11:13:24 INFO  : Registering command handlers for SDK TCF services
11:13:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
11:13:27 INFO  : XSCT server has started successfully.
11:13:27 INFO  : Successfully done setting XSCT server connection channel  
11:13:27 INFO  : Successfully done setting SDK workspace  
11:13:27 INFO  : Processing command line option -hwspec C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
11:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:16:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:17:09 INFO  : 'fpga -state' command is executed.
11:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:17:09 INFO  : 'jtag frequency' command is executed.
11:17:09 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:09 INFO  : Context for 'APU' is selected.
11:17:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:09 INFO  : Context for 'APU' is selected.
11:17:09 INFO  : 'stop' command is executed.
11:17:10 INFO  : 'ps7_init' command is executed.
11:17:10 INFO  : 'ps7_post_config' command is executed.
11:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:10 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:10 INFO  : Memory regions updated for context APU
11:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:10 INFO  : 'con' command is executed.
11:17:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:17:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
11:17:52 INFO  : Disconnected from the channel tcfchan#1.
11:17:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:17:53 INFO  : 'fpga -state' command is executed.
11:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:17:53 INFO  : 'jtag frequency' command is executed.
11:17:53 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:53 INFO  : Context for 'APU' is selected.
11:17:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:54 INFO  : Context for 'APU' is selected.
11:17:54 INFO  : 'stop' command is executed.
11:17:55 INFO  : 'ps7_init' command is executed.
11:17:55 INFO  : 'ps7_post_config' command is executed.
11:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:55 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:55 INFO  : Memory regions updated for context APU
11:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:55 INFO  : 'con' command is executed.
11:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:17:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
13:33:30 INFO  : Disconnected from the channel tcfchan#2.
08:20:55 INFO  : Registering command handlers for SDK TCF services
08:20:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
08:20:58 INFO  : XSCT server has started successfully.
08:20:59 INFO  : Successfully done setting XSCT server connection channel  
08:20:59 INFO  : Successfully done setting SDK workspace  
08:20:59 INFO  : Processing command line option -hwspec C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
08:20:59 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
14:06:08 INFO  : Registering command handlers for SDK TCF services
14:06:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
14:06:11 INFO  : XSCT server has started successfully.
14:06:11 INFO  : Successfully done setting XSCT server connection channel  
14:06:11 INFO  : Successfully done setting SDK workspace  
14:06:11 INFO  : Processing command line option -hwspec C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
14:06:11 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
14:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:08:08 INFO  : 'jtag frequency' command is executed.
14:08:08 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:08 INFO  : Context for 'APU' is selected.
14:08:08 INFO  : System reset is completed.
14:08:11 INFO  : 'after 3000' command is executed.
14:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:08:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:08:13 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:13 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : 'ps7_init' command is executed.
14:08:13 INFO  : 'ps7_post_config' command is executed.
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:13 INFO  : Memory regions updated for context APU
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : 'con' command is executed.
14:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:08:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:09:59 INFO  : Disconnected from the channel tcfchan#1.
14:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:10:00 INFO  : 'jtag frequency' command is executed.
14:10:00 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:00 INFO  : Context for 'APU' is selected.
14:10:01 INFO  : System reset is completed.
14:10:04 INFO  : 'after 3000' command is executed.
14:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:10:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:10:05 INFO  : Context for 'APU' is selected.
14:10:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:06 INFO  : Context for 'APU' is selected.
14:10:07 INFO  : 'ps7_init' command is executed.
14:10:07 INFO  : 'ps7_post_config' command is executed.
14:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:07 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:07 INFO  : Memory regions updated for context APU
14:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:07 INFO  : 'con' command is executed.
14:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:10:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:11:25 INFO  : Disconnected from the channel tcfchan#2.
14:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:11:26 INFO  : 'jtag frequency' command is executed.
14:11:26 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:26 INFO  : Context for 'APU' is selected.
14:11:27 INFO  : System reset is completed.
14:11:30 INFO  : 'after 3000' command is executed.
14:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:11:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:11:31 INFO  : Context for 'APU' is selected.
14:11:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:32 INFO  : Context for 'APU' is selected.
14:11:33 INFO  : 'ps7_init' command is executed.
14:11:33 INFO  : 'ps7_post_config' command is executed.
14:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:33 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:33 INFO  : Memory regions updated for context APU
14:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:33 INFO  : 'con' command is executed.
14:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:11:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:12:25 INFO  : Disconnected from the channel tcfchan#3.
14:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:12:26 INFO  : 'jtag frequency' command is executed.
14:12:26 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:26 INFO  : Context for 'APU' is selected.
14:12:27 INFO  : System reset is completed.
14:12:30 INFO  : 'after 3000' command is executed.
14:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:12:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:12:31 INFO  : Context for 'APU' is selected.
14:12:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:33 INFO  : Context for 'APU' is selected.
14:12:33 INFO  : 'ps7_init' command is executed.
14:12:33 INFO  : 'ps7_post_config' command is executed.
14:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:33 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:33 INFO  : Memory regions updated for context APU
14:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:33 INFO  : 'con' command is executed.
14:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:12:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:13:20 INFO  : Disconnected from the channel tcfchan#4.
14:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:13:21 INFO  : 'jtag frequency' command is executed.
14:13:21 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:13:21 INFO  : Context for 'APU' is selected.
14:13:21 INFO  : System reset is completed.
14:13:24 INFO  : 'after 3000' command is executed.
14:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:13:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:13:25 INFO  : Context for 'APU' is selected.
14:13:27 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:27 INFO  : Context for 'APU' is selected.
14:13:27 INFO  : 'ps7_init' command is executed.
14:13:27 INFO  : 'ps7_post_config' command is executed.
14:13:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:27 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:27 INFO  : Memory regions updated for context APU
14:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:28 INFO  : 'con' command is executed.
14:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:13:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:14:00 INFO  : Disconnected from the channel tcfchan#5.
14:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:14:01 INFO  : 'jtag frequency' command is executed.
14:14:01 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:01 INFO  : Context for 'APU' is selected.
14:14:01 INFO  : System reset is completed.
14:14:04 INFO  : 'after 3000' command is executed.
14:14:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:14:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:14:06 INFO  : Context for 'APU' is selected.
14:14:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:07 INFO  : Context for 'APU' is selected.
14:14:07 INFO  : 'ps7_init' command is executed.
14:14:07 INFO  : 'ps7_post_config' command is executed.
14:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:07 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:08 INFO  : Memory regions updated for context APU
14:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:08 INFO  : 'con' command is executed.
14:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:14:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:15:06 INFO  : Disconnected from the channel tcfchan#6.
14:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:15:07 INFO  : 'jtag frequency' command is executed.
14:15:07 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:07 INFO  : Context for 'APU' is selected.
14:15:07 INFO  : System reset is completed.
14:15:10 INFO  : 'after 3000' command is executed.
14:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:15:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:15:12 INFO  : Context for 'APU' is selected.
14:15:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:13 INFO  : Context for 'APU' is selected.
14:15:14 INFO  : 'ps7_init' command is executed.
14:15:14 INFO  : 'ps7_post_config' command is executed.
14:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:14 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:14 INFO  : Memory regions updated for context APU
14:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:14 INFO  : 'con' command is executed.
14:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:15:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:16:00 INFO  : Disconnected from the channel tcfchan#7.
14:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:16:01 INFO  : 'jtag frequency' command is executed.
14:16:01 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : System reset is completed.
14:16:04 INFO  : 'after 3000' command is executed.
14:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:16:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:16:05 INFO  : Context for 'APU' is selected.
14:16:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:16:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:07 INFO  : Context for 'APU' is selected.
14:16:07 INFO  : 'ps7_init' command is executed.
14:16:07 INFO  : 'ps7_post_config' command is executed.
14:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:07 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:08 INFO  : Memory regions updated for context APU
14:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:08 INFO  : 'con' command is executed.
14:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:16:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:16:34 INFO  : Disconnected from the channel tcfchan#8.
14:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:16:35 INFO  : 'jtag frequency' command is executed.
14:16:35 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:35 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : System reset is completed.
14:16:39 INFO  : 'after 3000' command is executed.
14:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:16:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:16:40 INFO  : Context for 'APU' is selected.
14:16:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:16:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:42 INFO  : Context for 'APU' is selected.
14:16:42 INFO  : 'ps7_init' command is executed.
14:16:42 INFO  : 'ps7_post_config' command is executed.
14:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:42 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:42 INFO  : Memory regions updated for context APU
14:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:42 INFO  : 'con' command is executed.
14:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:16:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:17:18 INFO  : Disconnected from the channel tcfchan#9.
14:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:17:19 INFO  : 'jtag frequency' command is executed.
14:17:19 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:19 INFO  : Context for 'APU' is selected.
14:17:20 INFO  : System reset is completed.
14:17:23 INFO  : 'after 3000' command is executed.
14:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:17:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:17:24 INFO  : Context for 'APU' is selected.
14:17:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:25 INFO  : Context for 'APU' is selected.
14:17:26 INFO  : 'ps7_init' command is executed.
14:17:26 INFO  : 'ps7_post_config' command is executed.
14:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:26 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:26 INFO  : Memory regions updated for context APU
14:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:26 INFO  : 'con' command is executed.
14:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:17:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:17:46 INFO  : Disconnected from the channel tcfchan#10.
14:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:17:47 INFO  : 'jtag frequency' command is executed.
14:17:47 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:47 INFO  : Context for 'APU' is selected.
14:17:47 INFO  : System reset is completed.
14:17:50 INFO  : 'after 3000' command is executed.
14:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:17:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:17:51 INFO  : Context for 'APU' is selected.
14:17:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:53 INFO  : Context for 'APU' is selected.
14:17:53 INFO  : 'ps7_init' command is executed.
14:17:53 INFO  : 'ps7_post_config' command is executed.
14:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:54 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:54 INFO  : Memory regions updated for context APU
14:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:54 INFO  : 'con' command is executed.
14:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:17:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:23:03 INFO  : Disconnected from the channel tcfchan#11.
14:23:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:23:04 INFO  : 'jtag frequency' command is executed.
14:23:04 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:04 INFO  : Context for 'APU' is selected.
14:23:04 INFO  : System reset is completed.
14:23:07 INFO  : 'after 3000' command is executed.
14:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:23:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:23:09 INFO  : Context for 'APU' is selected.
14:23:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:10 INFO  : Context for 'APU' is selected.
14:23:11 INFO  : 'ps7_init' command is executed.
14:23:11 INFO  : 'ps7_post_config' command is executed.
14:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:11 INFO  : The application 'C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:11 INFO  : Memory regions updated for context APU
14:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:11 INFO  : 'con' command is executed.
14:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:23:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
14:25:26 INFO  : Disconnected from the channel tcfchan#12.
09:28:17 INFO  : Registering command handlers for SDK TCF services
09:28:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Desktop\ece315_test\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
09:28:19 INFO  : XSCT server has started successfully.
09:28:19 INFO  : Successfully done setting XSCT server connection channel  
09:28:19 INFO  : Successfully done setting SDK workspace  
09:28:19 INFO  : Processing command line option -hwspec C:/Users/ecetech/Desktop/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
09:28:19 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:06:27 INFO  : Registering command handlers for SDK TCF services
15:06:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Desktop\ECE315_labs\ece315_test\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:06:29 INFO  : XSCT server has started successfully.
15:06:29 INFO  : Successfully done setting XSCT server connection channel  
15:06:29 INFO  : Successfully done setting SDK workspace  
15:06:29 INFO  : Processing command line option -hwspec C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:08:05 INFO  : 'jtag frequency' command is executed.
15:08:05 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:05 INFO  : Context for 'APU' is selected.
15:08:05 INFO  : System reset is completed.
15:08:08 INFO  : 'after 3000' command is executed.
15:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:08:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:08:09 INFO  : Context for 'APU' is selected.
15:08:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:10 INFO  : Context for 'APU' is selected.
15:08:10 INFO  : 'ps7_init' command is executed.
15:08:10 INFO  : 'ps7_post_config' command is executed.
15:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:10 INFO  : The application 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:10 INFO  : Memory regions updated for context APU
15:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:10 INFO  : 'con' command is executed.
15:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:08:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ECE315_labs\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
15:08:56 INFO  : Disconnected from the channel tcfchan#1.
15:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:08:57 INFO  : 'jtag frequency' command is executed.
15:08:57 INFO  : Sourcing of 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:57 INFO  : Context for 'APU' is selected.
15:08:57 INFO  : System reset is completed.
15:09:00 INFO  : 'after 3000' command is executed.
15:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:09:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:09:01 INFO  : Context for 'APU' is selected.
15:09:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:03 INFO  : Context for 'APU' is selected.
15:09:03 INFO  : 'ps7_init' command is executed.
15:09:03 INFO  : 'ps7_post_config' command is executed.
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : The application 'C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Desktop/ECE315_labs/ece315_test/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:03 INFO  : Memory regions updated for context APU
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : 'con' command is executed.
15:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:09:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Desktop\ECE315_labs\ece315_test\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
15:09:38 INFO  : Disconnected from the channel tcfchan#2.
15:34:05 INFO  : Registering command handlers for SDK TCF services
15:34:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:34:08 INFO  : XSCT server has started successfully.
15:34:08 INFO  : Successfully done setting XSCT server connection channel  
15:34:08 INFO  : Successfully done setting SDK workspace  
15:34:08 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:35:03 INFO  : 'jtag frequency' command is executed.
15:35:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:35:03 INFO  : Context for 'APU' is selected.
15:35:03 INFO  : System reset is completed.
15:35:06 INFO  : 'after 3000' command is executed.
15:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:35:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/design_test_wrapper.bit"
15:35:07 INFO  : Context for 'APU' is selected.
15:35:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/system.hdf'.
15:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:07 INFO  : Context for 'APU' is selected.
15:35:08 INFO  : 'ps7_init' command is executed.
15:35:08 INFO  : 'ps7_post_config' command is executed.
15:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:35:08 INFO  : Memory regions updated for context APU
15:35:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
15:35:34 INFO  : Disconnected from the channel tcfchan#1.
15:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:35:35 INFO  : 'jtag frequency' command is executed.
15:35:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:35 INFO  : Context for 'APU' is selected.
15:35:35 INFO  : System reset is completed.
15:35:38 INFO  : 'after 3000' command is executed.
15:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:35:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:35:40 INFO  : Context for 'APU' is selected.
15:35:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:40 INFO  : Context for 'APU' is selected.
15:35:40 INFO  : 'ps7_init' command is executed.
15:35:40 INFO  : 'ps7_post_config' command is executed.
15:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:35:40 INFO  : Memory regions updated for context APU
15:35:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
15:37:04 INFO  : Disconnected from the channel tcfchan#2.
15:37:17 INFO  : Registering command handlers for SDK TCF services
15:37:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:37:20 INFO  : XSCT server has started successfully.
15:37:20 INFO  : Successfully done setting XSCT server connection channel  
15:37:20 INFO  : Successfully done setting SDK workspace  
15:37:20 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:38:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

15:38:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:38:05 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
15:38:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

15:38:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

15:38:05 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
15:38:05 ERROR : Failed to closesw "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss'.
Design is not opened in the current session.


15:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:38:23 INFO  : 'jtag frequency' command is executed.
15:38:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:23 INFO  : Context for 'APU' is selected.
15:38:23 INFO  : System reset is completed.
15:38:26 INFO  : 'after 3000' command is executed.
15:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:38:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:38:28 INFO  : Context for 'APU' is selected.
15:38:28 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:28 INFO  : Context for 'APU' is selected.
15:38:28 INFO  : 'ps7_init' command is executed.
15:38:28 INFO  : 'ps7_post_config' command is executed.
15:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:28 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen/Debug/Pmod_screen.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:28 INFO  : Memory regions updated for context APU
15:38:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:28 INFO  : 'con' command is executed.
15:38:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:38:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local_(1).tcl'
15:38:40 INFO  : Disconnected from the channel tcfchan#1.
09:17:59 INFO  : Registering command handlers for SDK TCF services
09:17:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
09:18:02 INFO  : XSCT server has started successfully.
09:18:02 INFO  : Successfully done setting XSCT server connection channel  
09:18:02 INFO  : Successfully done setting SDK workspace  
09:18:02 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
09:18:02 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:16 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:18:19 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
09:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

09:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:40:53 INFO  : 'jtag frequency' command is executed.
09:40:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:40:53 INFO  : Context for 'APU' is selected.
09:40:54 INFO  : System reset is completed.
09:40:57 INFO  : 'after 3000' command is executed.
09:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:40:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:40:58 INFO  : Context for 'APU' is selected.
09:40:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:58 INFO  : Context for 'APU' is selected.
09:40:58 INFO  : 'ps7_init' command is executed.
09:40:58 INFO  : 'ps7_post_config' command is executed.
09:40:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:59 INFO  : Memory regions updated for context APU
09:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:59 INFO  : 'con' command is executed.
09:40:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:40:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:49:11 INFO  : Disconnected from the channel tcfchan#1.
09:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:49:12 INFO  : 'jtag frequency' command is executed.
09:49:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:12 INFO  : Context for 'APU' is selected.
09:49:12 INFO  : System reset is completed.
09:49:15 INFO  : 'after 3000' command is executed.
09:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:49:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:49:17 INFO  : Context for 'APU' is selected.
09:49:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:18 INFO  : Context for 'APU' is selected.
09:49:19 INFO  : 'ps7_init' command is executed.
09:49:19 INFO  : 'ps7_post_config' command is executed.
09:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:19 INFO  : Memory regions updated for context APU
09:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:19 INFO  : 'con' command is executed.
09:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:49:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:50:03 INFO  : Disconnected from the channel tcfchan#2.
09:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:50:04 INFO  : 'jtag frequency' command is executed.
09:50:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:04 INFO  : Context for 'APU' is selected.
09:50:04 INFO  : System reset is completed.
09:50:07 INFO  : 'after 3000' command is executed.
09:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:50:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:50:09 INFO  : Context for 'APU' is selected.
09:50:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:10 INFO  : Context for 'APU' is selected.
09:50:10 INFO  : 'ps7_init' command is executed.
09:50:10 INFO  : 'ps7_post_config' command is executed.
09:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:11 INFO  : Memory regions updated for context APU
09:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:11 INFO  : 'con' command is executed.
09:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:50:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:50:23 INFO  : Disconnected from the channel tcfchan#3.
09:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:50:24 INFO  : 'jtag frequency' command is executed.
09:50:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:24 INFO  : Context for 'APU' is selected.
09:50:25 INFO  : System reset is completed.
09:50:28 INFO  : 'after 3000' command is executed.
09:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:50:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:50:29 INFO  : Context for 'APU' is selected.
09:50:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:30 INFO  : Context for 'APU' is selected.
09:50:31 INFO  : 'ps7_init' command is executed.
09:50:31 INFO  : 'ps7_post_config' command is executed.
09:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:31 INFO  : Memory regions updated for context APU
09:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:31 INFO  : 'con' command is executed.
09:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:50:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:50:56 INFO  : Disconnected from the channel tcfchan#4.
09:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:50:57 INFO  : 'jtag frequency' command is executed.
09:50:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:57 INFO  : Context for 'APU' is selected.
09:50:57 INFO  : System reset is completed.
09:51:00 INFO  : 'after 3000' command is executed.
09:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:51:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:51:02 INFO  : Context for 'APU' is selected.
09:51:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:03 INFO  : Context for 'APU' is selected.
09:51:03 INFO  : 'ps7_init' command is executed.
09:51:03 INFO  : 'ps7_post_config' command is executed.
09:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:04 INFO  : Memory regions updated for context APU
09:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:04 INFO  : 'con' command is executed.
09:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:51:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:51:33 INFO  : Disconnected from the channel tcfchan#5.
09:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:51:34 INFO  : 'jtag frequency' command is executed.
09:51:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:34 INFO  : Context for 'APU' is selected.
09:51:34 INFO  : System reset is completed.
09:51:38 INFO  : 'after 3000' command is executed.
09:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:51:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:51:39 INFO  : Context for 'APU' is selected.
09:51:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:40 INFO  : Context for 'APU' is selected.
09:51:41 INFO  : 'ps7_init' command is executed.
09:51:41 INFO  : 'ps7_post_config' command is executed.
09:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:41 INFO  : Memory regions updated for context APU
09:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:41 INFO  : 'con' command is executed.
09:51:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:51:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:52:09 INFO  : Disconnected from the channel tcfchan#6.
09:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:52:10 INFO  : 'jtag frequency' command is executed.
09:52:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:10 INFO  : Context for 'APU' is selected.
09:52:10 INFO  : System reset is completed.
09:52:13 INFO  : 'after 3000' command is executed.
09:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:52:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:52:14 INFO  : Context for 'APU' is selected.
09:52:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:16 INFO  : Context for 'APU' is selected.
09:52:16 INFO  : 'ps7_init' command is executed.
09:52:16 INFO  : 'ps7_post_config' command is executed.
09:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:17 INFO  : Memory regions updated for context APU
09:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:17 INFO  : 'con' command is executed.
09:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:52:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:53:32 INFO  : Disconnected from the channel tcfchan#7.
09:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:53:33 INFO  : 'jtag frequency' command is executed.
09:53:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:33 INFO  : Context for 'APU' is selected.
09:53:34 INFO  : System reset is completed.
09:53:37 INFO  : 'after 3000' command is executed.
09:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:53:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:53:38 INFO  : Context for 'APU' is selected.
09:53:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:39 INFO  : Context for 'APU' is selected.
09:53:39 INFO  : 'ps7_init' command is executed.
09:53:39 INFO  : 'ps7_post_config' command is executed.
09:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:40 INFO  : Memory regions updated for context APU
09:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:40 INFO  : 'con' command is executed.
09:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:53:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:54:08 INFO  : Disconnected from the channel tcfchan#8.
09:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:54:09 INFO  : 'jtag frequency' command is executed.
09:54:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:09 INFO  : Context for 'APU' is selected.
09:54:09 INFO  : System reset is completed.
09:54:12 INFO  : 'after 3000' command is executed.
09:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:54:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:54:13 INFO  : Context for 'APU' is selected.
09:54:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:15 INFO  : Context for 'APU' is selected.
09:54:15 INFO  : 'ps7_init' command is executed.
09:54:15 INFO  : 'ps7_post_config' command is executed.
09:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:16 INFO  : Memory regions updated for context APU
09:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:16 INFO  : 'con' command is executed.
09:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:54:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:55:03 INFO  : Disconnected from the channel tcfchan#9.
09:55:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:55:05 INFO  : 'jtag frequency' command is executed.
09:55:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:05 INFO  : Context for 'APU' is selected.
09:55:05 INFO  : System reset is completed.
09:55:08 INFO  : 'after 3000' command is executed.
09:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:55:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:55:09 INFO  : Context for 'APU' is selected.
09:55:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:10 INFO  : Context for 'APU' is selected.
09:55:11 INFO  : 'ps7_init' command is executed.
09:55:11 INFO  : 'ps7_post_config' command is executed.
09:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:11 INFO  : Memory regions updated for context APU
09:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:11 INFO  : 'con' command is executed.
09:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:55:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:55:36 INFO  : Disconnected from the channel tcfchan#10.
09:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:55:37 INFO  : 'jtag frequency' command is executed.
09:55:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:37 INFO  : Context for 'APU' is selected.
09:55:37 INFO  : System reset is completed.
09:55:40 INFO  : 'after 3000' command is executed.
09:55:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:55:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:55:41 INFO  : Context for 'APU' is selected.
09:55:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:55:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:43 INFO  : Context for 'APU' is selected.
09:55:43 INFO  : 'ps7_init' command is executed.
09:55:43 INFO  : 'ps7_post_config' command is executed.
09:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:44 INFO  : Memory regions updated for context APU
09:55:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:44 INFO  : 'con' command is executed.
09:55:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:55:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:57:31 INFO  : Disconnected from the channel tcfchan#11.
09:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:57:33 INFO  : 'jtag frequency' command is executed.
09:57:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:33 INFO  : Context for 'APU' is selected.
09:57:33 INFO  : System reset is completed.
09:57:36 INFO  : 'after 3000' command is executed.
09:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:57:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:57:37 INFO  : Context for 'APU' is selected.
09:57:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:38 INFO  : Context for 'APU' is selected.
09:57:39 INFO  : 'ps7_init' command is executed.
09:57:39 INFO  : 'ps7_post_config' command is executed.
09:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:39 INFO  : Memory regions updated for context APU
09:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:39 INFO  : 'con' command is executed.
09:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:57:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:57:57 INFO  : Disconnected from the channel tcfchan#12.
09:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:57:58 INFO  : 'jtag frequency' command is executed.
09:57:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:58 INFO  : Context for 'APU' is selected.
09:57:58 INFO  : System reset is completed.
09:58:01 INFO  : 'after 3000' command is executed.
09:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:58:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:58:02 INFO  : Context for 'APU' is selected.
09:58:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:04 INFO  : Context for 'APU' is selected.
09:58:04 INFO  : 'ps7_init' command is executed.
09:58:04 INFO  : 'ps7_post_config' command is executed.
09:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:04 INFO  : Memory regions updated for context APU
09:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:04 INFO  : 'con' command is executed.
09:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:58:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:04:54 INFO  : Disconnected from the channel tcfchan#13.
10:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:04:56 INFO  : 'jtag frequency' command is executed.
10:04:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:56 INFO  : Context for 'APU' is selected.
10:04:56 INFO  : System reset is completed.
10:04:59 INFO  : 'after 3000' command is executed.
10:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:05:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:05:00 INFO  : Context for 'APU' is selected.
10:05:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:05:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:02 INFO  : Context for 'APU' is selected.
10:05:02 INFO  : 'ps7_init' command is executed.
10:05:02 INFO  : 'ps7_post_config' command is executed.
10:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:02 INFO  : Memory regions updated for context APU
10:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:02 INFO  : 'con' command is executed.
10:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:05:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:30:31 INFO  : Disconnected from the channel tcfchan#14.
10:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:30:32 INFO  : 'jtag frequency' command is executed.
10:30:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:32 INFO  : Context for 'APU' is selected.
10:30:32 INFO  : System reset is completed.
10:30:35 INFO  : 'after 3000' command is executed.
10:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:30:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:30:37 INFO  : Context for 'APU' is selected.
10:30:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:38 INFO  : Context for 'APU' is selected.
10:30:38 INFO  : 'ps7_init' command is executed.
10:30:38 INFO  : 'ps7_post_config' command is executed.
10:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:39 INFO  : Memory regions updated for context APU
10:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:39 INFO  : 'con' command is executed.
10:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:30:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:31:43 INFO  : Disconnected from the channel tcfchan#15.
10:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:31:44 INFO  : 'jtag frequency' command is executed.
10:31:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:44 INFO  : Context for 'APU' is selected.
10:31:44 INFO  : System reset is completed.
10:31:47 INFO  : 'after 3000' command is executed.
10:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:31:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:31:49 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:50 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : 'ps7_init' command is executed.
10:31:50 INFO  : 'ps7_post_config' command is executed.
10:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:51 INFO  : Memory regions updated for context APU
10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : 'con' command is executed.
10:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:31:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:32:52 INFO  : Disconnected from the channel tcfchan#16.
10:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:32:53 INFO  : 'jtag frequency' command is executed.
10:32:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:53 INFO  : Context for 'APU' is selected.
10:32:53 INFO  : System reset is completed.
10:32:56 INFO  : 'after 3000' command is executed.
10:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:32:58 INFO  : Context for 'APU' is selected.
10:32:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:59 INFO  : Context for 'APU' is selected.
10:32:59 INFO  : 'ps7_init' command is executed.
10:32:59 INFO  : 'ps7_post_config' command is executed.
10:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:00 INFO  : Memory regions updated for context APU
10:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:00 INFO  : 'con' command is executed.
10:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:33:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:38:52 INFO  : Disconnected from the channel tcfchan#17.
10:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:38:53 INFO  : 'jtag frequency' command is executed.
10:38:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:53 INFO  : Context for 'APU' is selected.
10:38:53 INFO  : System reset is completed.
10:38:56 INFO  : 'after 3000' command is executed.
10:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:38:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:38:57 INFO  : Context for 'APU' is selected.
10:38:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:59 INFO  : Context for 'APU' is selected.
10:38:59 INFO  : 'ps7_init' command is executed.
10:38:59 INFO  : 'ps7_post_config' command is executed.
10:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:59 INFO  : Memory regions updated for context APU
10:38:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:59 INFO  : 'con' command is executed.
10:38:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:38:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:39:36 INFO  : Disconnected from the channel tcfchan#18.
10:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:39:37 INFO  : 'jtag frequency' command is executed.
10:39:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:37 INFO  : Context for 'APU' is selected.
10:39:38 INFO  : System reset is completed.
10:39:41 INFO  : 'after 3000' command is executed.
10:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:39:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:39:42 INFO  : Context for 'APU' is selected.
10:39:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:44 INFO  : Context for 'APU' is selected.
10:39:44 INFO  : 'ps7_init' command is executed.
10:39:44 INFO  : 'ps7_post_config' command is executed.
10:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:44 INFO  : Memory regions updated for context APU
10:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:44 INFO  : 'con' command is executed.
10:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:39:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:42:39 INFO  : Disconnected from the channel tcfchan#19.
10:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:42:40 INFO  : 'jtag frequency' command is executed.
10:42:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:40 INFO  : Context for 'APU' is selected.
10:42:41 INFO  : System reset is completed.
10:42:44 INFO  : 'after 3000' command is executed.
10:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:42:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:42:45 INFO  : Context for 'APU' is selected.
10:42:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:46 INFO  : Context for 'APU' is selected.
10:42:47 INFO  : 'ps7_init' command is executed.
10:42:47 INFO  : 'ps7_post_config' command is executed.
10:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:47 INFO  : Memory regions updated for context APU
10:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:47 INFO  : 'con' command is executed.
10:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:42:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:45:25 INFO  : Disconnected from the channel tcfchan#20.
10:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:45:26 INFO  : 'jtag frequency' command is executed.
10:45:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:26 INFO  : Context for 'APU' is selected.
10:45:26 INFO  : System reset is completed.
10:45:29 INFO  : 'after 3000' command is executed.
10:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:45:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:45:30 INFO  : Context for 'APU' is selected.
10:45:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:32 INFO  : Context for 'APU' is selected.
10:45:32 INFO  : 'ps7_init' command is executed.
10:45:32 INFO  : 'ps7_post_config' command is executed.
10:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:32 INFO  : Memory regions updated for context APU
10:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:32 INFO  : 'con' command is executed.
10:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:45:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:46:58 INFO  : Disconnected from the channel tcfchan#21.
10:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:46:59 INFO  : 'jtag frequency' command is executed.
10:46:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:59 INFO  : Context for 'APU' is selected.
10:46:59 INFO  : System reset is completed.
10:47:02 INFO  : 'after 3000' command is executed.
10:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:47:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:47:04 INFO  : Context for 'APU' is selected.
10:47:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:05 INFO  : Context for 'APU' is selected.
10:47:05 INFO  : 'ps7_init' command is executed.
10:47:05 INFO  : 'ps7_post_config' command is executed.
10:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:06 INFO  : Memory regions updated for context APU
10:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:06 INFO  : 'con' command is executed.
10:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:47:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:48:36 INFO  : Disconnected from the channel tcfchan#22.
10:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:48:37 INFO  : 'jtag frequency' command is executed.
10:48:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:37 INFO  : Context for 'APU' is selected.
10:48:38 INFO  : System reset is completed.
10:48:41 INFO  : 'after 3000' command is executed.
10:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:48:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:48:42 INFO  : Context for 'APU' is selected.
10:48:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:43 INFO  : Context for 'APU' is selected.
10:48:44 INFO  : 'ps7_init' command is executed.
10:48:44 INFO  : 'ps7_post_config' command is executed.
10:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:44 INFO  : Memory regions updated for context APU
10:48:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:44 INFO  : 'con' command is executed.
10:48:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:48:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:50:24 INFO  : Disconnected from the channel tcfchan#23.
10:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:50:25 INFO  : 'jtag frequency' command is executed.
10:50:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:50:25 INFO  : Context for 'APU' is selected.
10:50:26 INFO  : System reset is completed.
10:50:29 INFO  : 'after 3000' command is executed.
10:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:50:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:50:30 INFO  : Context for 'APU' is selected.
10:50:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:32 INFO  : Context for 'APU' is selected.
10:50:32 INFO  : 'ps7_init' command is executed.
10:50:32 INFO  : 'ps7_post_config' command is executed.
10:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:32 INFO  : Memory regions updated for context APU
10:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:32 INFO  : 'con' command is executed.
10:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:50:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:53:51 INFO  : Disconnected from the channel tcfchan#24.
10:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:53:52 INFO  : 'jtag frequency' command is executed.
10:53:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:52 INFO  : Context for 'APU' is selected.
10:53:52 INFO  : System reset is completed.
10:53:55 INFO  : 'after 3000' command is executed.
10:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:53:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:53:56 INFO  : Context for 'APU' is selected.
10:53:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:58 INFO  : Context for 'APU' is selected.
10:53:58 INFO  : 'ps7_init' command is executed.
10:53:58 INFO  : 'ps7_post_config' command is executed.
10:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:58 INFO  : Memory regions updated for context APU
10:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:59 INFO  : 'con' command is executed.
10:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:53:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:54:20 INFO  : Disconnected from the channel tcfchan#25.
10:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:54:21 INFO  : 'jtag frequency' command is executed.
10:54:21 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:21 INFO  : Context for 'APU' is selected.
10:54:21 INFO  : System reset is completed.
10:54:24 INFO  : 'after 3000' command is executed.
10:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:54:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:54:26 INFO  : Context for 'APU' is selected.
10:54:27 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:54:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:27 INFO  : Context for 'APU' is selected.
10:54:27 INFO  : 'ps7_init' command is executed.
10:54:27 INFO  : 'ps7_post_config' command is executed.
10:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:28 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:28 INFO  : Memory regions updated for context APU
10:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:28 INFO  : 'con' command is executed.
10:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:54:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:56:15 INFO  : Disconnected from the channel tcfchan#26.
10:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:56:16 INFO  : 'jtag frequency' command is executed.
10:56:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:16 INFO  : Context for 'APU' is selected.
10:56:17 INFO  : System reset is completed.
10:56:20 INFO  : 'after 3000' command is executed.
10:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:56:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:56:21 INFO  : Context for 'APU' is selected.
10:56:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:22 INFO  : Context for 'APU' is selected.
10:56:23 INFO  : 'ps7_init' command is executed.
10:56:23 INFO  : 'ps7_post_config' command is executed.
10:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:23 INFO  : Memory regions updated for context APU
10:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:23 INFO  : 'con' command is executed.
10:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:56:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:57:26 INFO  : Disconnected from the channel tcfchan#27.
10:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:57:27 INFO  : 'jtag frequency' command is executed.
10:57:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:27 INFO  : Context for 'APU' is selected.
10:57:27 INFO  : System reset is completed.
10:57:30 INFO  : 'after 3000' command is executed.
10:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:57:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:57:32 INFO  : Context for 'APU' is selected.
10:57:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:33 INFO  : Context for 'APU' is selected.
10:57:33 INFO  : 'ps7_init' command is executed.
10:57:33 INFO  : 'ps7_post_config' command is executed.
10:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:34 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:34 INFO  : Memory regions updated for context APU
10:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:34 INFO  : 'con' command is executed.
10:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:57:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:58:42 INFO  : Disconnected from the channel tcfchan#28.
10:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:58:44 INFO  : 'jtag frequency' command is executed.
10:58:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:44 INFO  : Context for 'APU' is selected.
10:58:44 INFO  : System reset is completed.
10:58:47 INFO  : 'after 3000' command is executed.
10:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:58:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:58:48 INFO  : Context for 'APU' is selected.
10:58:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:49 INFO  : Context for 'APU' is selected.
10:58:50 INFO  : 'ps7_init' command is executed.
10:58:50 INFO  : 'ps7_post_config' command is executed.
10:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:50 INFO  : Memory regions updated for context APU
10:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:50 INFO  : 'con' command is executed.
10:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:58:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:59:33 INFO  : Disconnected from the channel tcfchan#29.
10:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:59:34 INFO  : 'jtag frequency' command is executed.
10:59:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:34 INFO  : Context for 'APU' is selected.
10:59:34 INFO  : System reset is completed.
10:59:37 INFO  : 'after 3000' command is executed.
10:59:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:59:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:59:38 INFO  : Context for 'APU' is selected.
10:59:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:40 INFO  : Context for 'APU' is selected.
10:59:40 INFO  : 'ps7_init' command is executed.
10:59:40 INFO  : 'ps7_post_config' command is executed.
10:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:40 INFO  : Memory regions updated for context APU
10:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:40 INFO  : 'con' command is executed.
10:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:59:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:00:43 INFO  : Disconnected from the channel tcfchan#30.
11:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:00:44 INFO  : 'jtag frequency' command is executed.
11:00:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:44 INFO  : Context for 'APU' is selected.
11:00:44 INFO  : System reset is completed.
11:00:47 INFO  : 'after 3000' command is executed.
11:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:00:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:00:48 INFO  : Context for 'APU' is selected.
11:00:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:50 INFO  : Context for 'APU' is selected.
11:00:50 INFO  : 'ps7_init' command is executed.
11:00:50 INFO  : 'ps7_post_config' command is executed.
11:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:50 INFO  : Memory regions updated for context APU
11:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:51 INFO  : 'con' command is executed.
11:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:00:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:02:15 INFO  : Disconnected from the channel tcfchan#31.
11:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:02:17 INFO  : 'jtag frequency' command is executed.
11:02:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:17 INFO  : Context for 'APU' is selected.
11:02:17 INFO  : System reset is completed.
11:02:20 INFO  : 'after 3000' command is executed.
11:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:02:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:02:21 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:22 INFO  : Context for 'APU' is selected.
11:02:23 INFO  : 'ps7_init' command is executed.
11:02:23 INFO  : 'ps7_post_config' command is executed.
11:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:23 INFO  : Memory regions updated for context APU
11:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:23 INFO  : 'con' command is executed.
11:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:02:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:03:28 INFO  : Disconnected from the channel tcfchan#32.
11:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:03:29 INFO  : 'jtag frequency' command is executed.
11:03:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:29 INFO  : Context for 'APU' is selected.
11:03:29 INFO  : System reset is completed.
11:03:32 INFO  : 'after 3000' command is executed.
11:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:03:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:03:34 INFO  : Context for 'APU' is selected.
11:03:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:35 INFO  : Context for 'APU' is selected.
11:03:36 INFO  : 'ps7_init' command is executed.
11:03:36 INFO  : 'ps7_post_config' command is executed.
11:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:36 INFO  : Memory regions updated for context APU
11:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:36 INFO  : 'con' command is executed.
11:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:03:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:04:54 INFO  : Disconnected from the channel tcfchan#33.
11:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:04:55 INFO  : 'jtag frequency' command is executed.
11:04:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:55 INFO  : Context for 'APU' is selected.
11:04:55 INFO  : System reset is completed.
11:04:58 INFO  : 'after 3000' command is executed.
11:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:05:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:05:00 INFO  : Context for 'APU' is selected.
11:05:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:01 INFO  : Context for 'APU' is selected.
11:05:02 INFO  : 'ps7_init' command is executed.
11:05:02 INFO  : 'ps7_post_config' command is executed.
11:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:02 INFO  : Memory regions updated for context APU
11:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:02 INFO  : 'con' command is executed.
11:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:05:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:05:45 INFO  : Disconnected from the channel tcfchan#34.
11:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:05:46 INFO  : 'jtag frequency' command is executed.
11:05:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:46 INFO  : Context for 'APU' is selected.
11:05:46 INFO  : System reset is completed.
11:05:49 INFO  : 'after 3000' command is executed.
11:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:05:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:05:51 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:52 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : 'ps7_init' command is executed.
11:05:52 INFO  : 'ps7_post_config' command is executed.
11:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:53 INFO  : Memory regions updated for context APU
11:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : 'con' command is executed.
11:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:05:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:08:13 INFO  : Disconnected from the channel tcfchan#35.
11:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:08:14 INFO  : 'jtag frequency' command is executed.
11:08:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:14 INFO  : Context for 'APU' is selected.
11:08:14 INFO  : System reset is completed.
11:08:17 INFO  : 'after 3000' command is executed.
11:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:08:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:08:19 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:20 INFO  : Context for 'APU' is selected.
11:08:20 INFO  : 'ps7_init' command is executed.
11:08:20 INFO  : 'ps7_post_config' command is executed.
11:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:21 INFO  : Memory regions updated for context APU
11:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:21 INFO  : 'con' command is executed.
11:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:08:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:08:52 INFO  : Disconnected from the channel tcfchan#36.
11:08:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:08:54 INFO  : 'jtag frequency' command is executed.
11:08:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:54 INFO  : Context for 'APU' is selected.
11:08:54 INFO  : System reset is completed.
11:08:57 INFO  : 'after 3000' command is executed.
11:08:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:08:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:08:58 INFO  : Context for 'APU' is selected.
11:08:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:08:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:59 INFO  : Context for 'APU' is selected.
11:09:00 INFO  : 'ps7_init' command is executed.
11:09:00 INFO  : 'ps7_post_config' command is executed.
11:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:00 INFO  : Memory regions updated for context APU
11:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:00 INFO  : 'con' command is executed.
11:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:09:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:09:37 INFO  : Disconnected from the channel tcfchan#37.
11:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:09:39 INFO  : 'jtag frequency' command is executed.
11:09:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:39 INFO  : Context for 'APU' is selected.
11:09:39 INFO  : System reset is completed.
11:09:42 INFO  : 'after 3000' command is executed.
11:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:09:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:09:43 INFO  : Context for 'APU' is selected.
11:09:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:45 INFO  : Context for 'APU' is selected.
11:09:45 INFO  : 'ps7_init' command is executed.
11:09:45 INFO  : 'ps7_post_config' command is executed.
11:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:45 INFO  : Memory regions updated for context APU
11:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:45 INFO  : 'con' command is executed.
11:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:09:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:30:53 INFO  : Disconnected from the channel tcfchan#38.
11:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:30:55 INFO  : 'jtag frequency' command is executed.
11:30:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:55 INFO  : Context for 'APU' is selected.
11:30:55 INFO  : System reset is completed.
11:30:58 INFO  : 'after 3000' command is executed.
11:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:30:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:30:59 INFO  : Context for 'APU' is selected.
11:31:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:00 INFO  : Context for 'APU' is selected.
11:31:01 INFO  : 'ps7_init' command is executed.
11:31:01 INFO  : 'ps7_post_config' command is executed.
11:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:01 INFO  : Memory regions updated for context APU
11:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:01 INFO  : 'con' command is executed.
11:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:31:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:32:39 INFO  : Disconnected from the channel tcfchan#39.
11:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:32:40 INFO  : 'jtag frequency' command is executed.
11:32:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:40 INFO  : Context for 'APU' is selected.
11:32:40 INFO  : System reset is completed.
11:32:43 INFO  : 'after 3000' command is executed.
11:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:32:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:32:44 INFO  : Context for 'APU' is selected.
11:32:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:46 INFO  : Context for 'APU' is selected.
11:32:46 INFO  : 'ps7_init' command is executed.
11:32:46 INFO  : 'ps7_post_config' command is executed.
11:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:47 INFO  : Memory regions updated for context APU
11:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:47 INFO  : 'con' command is executed.
11:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:32:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:34:10 INFO  : Disconnected from the channel tcfchan#40.
11:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:34:12 INFO  : 'jtag frequency' command is executed.
11:34:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:12 INFO  : Context for 'APU' is selected.
11:34:12 INFO  : System reset is completed.
11:34:15 INFO  : 'after 3000' command is executed.
11:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:34:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:34:16 INFO  : Context for 'APU' is selected.
11:34:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:17 INFO  : Context for 'APU' is selected.
11:34:18 INFO  : 'ps7_init' command is executed.
11:34:18 INFO  : 'ps7_post_config' command is executed.
11:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:18 INFO  : Memory regions updated for context APU
11:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:18 INFO  : 'con' command is executed.
11:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:34:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:35:04 INFO  : Disconnected from the channel tcfchan#41.
11:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:35:05 INFO  : 'jtag frequency' command is executed.
11:35:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:05 INFO  : Context for 'APU' is selected.
11:35:05 INFO  : System reset is completed.
11:35:08 INFO  : 'after 3000' command is executed.
11:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:35:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:35:09 INFO  : Context for 'APU' is selected.
11:35:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:11 INFO  : Context for 'APU' is selected.
11:35:11 INFO  : 'ps7_init' command is executed.
11:35:11 INFO  : 'ps7_post_config' command is executed.
11:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:11 INFO  : Memory regions updated for context APU
11:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:11 INFO  : 'con' command is executed.
11:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:35:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:35:39 INFO  : Disconnected from the channel tcfchan#42.
11:35:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:35:40 INFO  : 'jtag frequency' command is executed.
11:35:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:40 INFO  : Context for 'APU' is selected.
11:35:41 INFO  : System reset is completed.
11:35:44 INFO  : 'after 3000' command is executed.
11:35:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:35:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:35:45 INFO  : Context for 'APU' is selected.
11:35:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:46 INFO  : Context for 'APU' is selected.
11:35:47 INFO  : 'ps7_init' command is executed.
11:35:47 INFO  : 'ps7_post_config' command is executed.
11:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:47 INFO  : Memory regions updated for context APU
11:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:47 INFO  : 'con' command is executed.
11:35:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:35:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:36:26 INFO  : Disconnected from the channel tcfchan#43.
11:36:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:36:28 INFO  : 'jtag frequency' command is executed.
11:36:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:28 INFO  : Context for 'APU' is selected.
11:36:28 INFO  : System reset is completed.
11:36:31 INFO  : 'after 3000' command is executed.
11:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:36:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:36:32 INFO  : Context for 'APU' is selected.
11:36:34 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:34 INFO  : Context for 'APU' is selected.
11:36:34 INFO  : 'ps7_init' command is executed.
11:36:34 INFO  : 'ps7_post_config' command is executed.
11:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:34 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:34 INFO  : Memory regions updated for context APU
11:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:34 INFO  : 'con' command is executed.
11:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:36:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:38:04 INFO  : Disconnected from the channel tcfchan#44.
11:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:38:05 INFO  : 'jtag frequency' command is executed.
11:38:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:05 INFO  : Context for 'APU' is selected.
11:38:05 INFO  : System reset is completed.
11:38:08 INFO  : 'after 3000' command is executed.
11:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:38:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:38:10 INFO  : Context for 'APU' is selected.
11:38:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:11 INFO  : Context for 'APU' is selected.
11:38:11 INFO  : 'ps7_init' command is executed.
11:38:11 INFO  : 'ps7_post_config' command is executed.
11:38:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:12 INFO  : Memory regions updated for context APU
11:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:12 INFO  : 'con' command is executed.
11:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:38:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:39:01 INFO  : Disconnected from the channel tcfchan#45.
11:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:39:02 INFO  : 'jtag frequency' command is executed.
11:39:02 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:02 INFO  : Context for 'APU' is selected.
11:39:03 INFO  : System reset is completed.
11:39:06 INFO  : 'after 3000' command is executed.
11:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:39:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:39:07 INFO  : Context for 'APU' is selected.
11:39:08 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:39:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:08 INFO  : Context for 'APU' is selected.
11:39:08 INFO  : 'ps7_init' command is executed.
11:39:08 INFO  : 'ps7_post_config' command is executed.
11:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:09 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:09 INFO  : Memory regions updated for context APU
11:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:09 INFO  : 'con' command is executed.
11:39:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:39:09 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:39:36 INFO  : Disconnected from the channel tcfchan#46.
11:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:39:37 INFO  : 'jtag frequency' command is executed.
11:39:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:38 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : System reset is completed.
11:39:41 INFO  : 'after 3000' command is executed.
11:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:39:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:39:42 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:44 INFO  : Context for 'APU' is selected.
11:39:44 INFO  : 'ps7_init' command is executed.
11:39:44 INFO  : 'ps7_post_config' command is executed.
11:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:44 INFO  : Memory regions updated for context APU
11:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:39:44 INFO  : 'con' command is executed.
11:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:39:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:40:31 INFO  : Disconnected from the channel tcfchan#47.
11:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:40:33 INFO  : 'jtag frequency' command is executed.
11:40:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:33 INFO  : Context for 'APU' is selected.
11:40:33 INFO  : System reset is completed.
11:40:36 INFO  : 'after 3000' command is executed.
11:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:40:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:40:37 INFO  : Context for 'APU' is selected.
11:40:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:39 INFO  : Context for 'APU' is selected.
11:40:39 INFO  : 'ps7_init' command is executed.
11:40:39 INFO  : 'ps7_post_config' command is executed.
11:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:39 INFO  : Memory regions updated for context APU
11:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:39 INFO  : 'con' command is executed.
11:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:40:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:40:53 INFO  : Disconnected from the channel tcfchan#48.
11:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:40:54 INFO  : 'jtag frequency' command is executed.
11:40:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:55 INFO  : Context for 'APU' is selected.
11:40:55 INFO  : System reset is completed.
11:40:58 INFO  : 'after 3000' command is executed.
11:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:40:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:40:59 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:01 INFO  : 'ps7_init' command is executed.
11:41:01 INFO  : 'ps7_post_config' command is executed.
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:01 INFO  : Memory regions updated for context APU
11:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:01 INFO  : 'con' command is executed.
11:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:41:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:41:43 INFO  : Disconnected from the channel tcfchan#49.
11:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:41:44 INFO  : 'jtag frequency' command is executed.
11:41:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:44 INFO  : Context for 'APU' is selected.
11:41:45 INFO  : System reset is completed.
11:41:48 INFO  : 'after 3000' command is executed.
11:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:41:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:41:49 INFO  : Context for 'APU' is selected.
11:41:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:50 INFO  : Context for 'APU' is selected.
11:41:51 INFO  : 'ps7_init' command is executed.
11:41:51 INFO  : 'ps7_post_config' command is executed.
11:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:51 INFO  : Memory regions updated for context APU
11:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:51 INFO  : 'con' command is executed.
11:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:41:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:42:32 INFO  : Disconnected from the channel tcfchan#50.
11:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:42:33 INFO  : 'jtag frequency' command is executed.
11:42:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:33 INFO  : Context for 'APU' is selected.
11:42:33 INFO  : System reset is completed.
11:42:36 INFO  : 'after 3000' command is executed.
11:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:42:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:42:38 INFO  : Context for 'APU' is selected.
11:42:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:39 INFO  : Context for 'APU' is selected.
11:42:40 INFO  : 'ps7_init' command is executed.
11:42:40 INFO  : 'ps7_post_config' command is executed.
11:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:40 INFO  : Memory regions updated for context APU
11:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:40 INFO  : 'con' command is executed.
11:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:42:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:43:14 INFO  : Disconnected from the channel tcfchan#51.
11:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:43:15 INFO  : 'jtag frequency' command is executed.
11:43:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:15 INFO  : Context for 'APU' is selected.
11:43:15 INFO  : System reset is completed.
11:43:18 INFO  : 'after 3000' command is executed.
11:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:43:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:43:20 INFO  : Context for 'APU' is selected.
11:43:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:21 INFO  : Context for 'APU' is selected.
11:43:21 INFO  : 'ps7_init' command is executed.
11:43:21 INFO  : 'ps7_post_config' command is executed.
11:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:22 INFO  : Memory regions updated for context APU
11:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:22 INFO  : 'con' command is executed.
11:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:43:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:44:14 INFO  : Disconnected from the channel tcfchan#52.
11:44:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:44:15 INFO  : 'jtag frequency' command is executed.
11:44:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:15 INFO  : Context for 'APU' is selected.
11:44:15 INFO  : System reset is completed.
11:44:18 INFO  : 'after 3000' command is executed.
11:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:44:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:44:20 INFO  : Context for 'APU' is selected.
11:44:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:21 INFO  : Context for 'APU' is selected.
11:44:22 INFO  : 'ps7_init' command is executed.
11:44:22 INFO  : 'ps7_post_config' command is executed.
11:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:22 INFO  : Memory regions updated for context APU
11:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:22 INFO  : 'con' command is executed.
11:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:44:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:44:57 INFO  : Disconnected from the channel tcfchan#53.
11:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:44:58 INFO  : 'jtag frequency' command is executed.
11:44:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:59 INFO  : Context for 'APU' is selected.
11:44:59 INFO  : System reset is completed.
11:45:02 INFO  : 'after 3000' command is executed.
11:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:45:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:45:03 INFO  : Context for 'APU' is selected.
11:45:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:04 INFO  : Context for 'APU' is selected.
11:45:05 INFO  : 'ps7_init' command is executed.
11:45:05 INFO  : 'ps7_post_config' command is executed.
11:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:05 INFO  : Memory regions updated for context APU
11:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:05 INFO  : 'con' command is executed.
11:45:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:45:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:46:13 INFO  : Disconnected from the channel tcfchan#54.
11:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:46:14 INFO  : 'jtag frequency' command is executed.
11:46:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:14 INFO  : Context for 'APU' is selected.
11:46:14 INFO  : System reset is completed.
11:46:17 INFO  : 'after 3000' command is executed.
11:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:46:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:46:19 INFO  : Context for 'APU' is selected.
11:46:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:46:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:20 INFO  : Context for 'APU' is selected.
11:46:20 INFO  : 'ps7_init' command is executed.
11:46:20 INFO  : 'ps7_post_config' command is executed.
11:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:21 INFO  : Memory regions updated for context APU
11:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:21 INFO  : 'con' command is executed.
11:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:46:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:46:29 INFO  : Disconnected from the channel tcfchan#55.
11:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:46:30 INFO  : 'jtag frequency' command is executed.
11:46:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:30 INFO  : Context for 'APU' is selected.
11:46:30 INFO  : System reset is completed.
11:46:33 INFO  : 'after 3000' command is executed.
11:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:46:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:46:35 INFO  : Context for 'APU' is selected.
11:46:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:36 INFO  : Context for 'APU' is selected.
11:46:36 INFO  : 'ps7_init' command is executed.
11:46:36 INFO  : 'ps7_post_config' command is executed.
11:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:37 INFO  : Memory regions updated for context APU
11:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:37 INFO  : 'con' command is executed.
11:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:46:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:47:45 INFO  : Disconnected from the channel tcfchan#56.
11:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:47:47 INFO  : 'jtag frequency' command is executed.
11:47:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:47 INFO  : Context for 'APU' is selected.
11:47:47 INFO  : System reset is completed.
11:47:50 INFO  : 'after 3000' command is executed.
11:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:47:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:47:51 INFO  : Context for 'APU' is selected.
11:47:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:53 INFO  : Context for 'APU' is selected.
11:47:53 INFO  : 'ps7_init' command is executed.
11:47:53 INFO  : 'ps7_post_config' command is executed.
11:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:53 INFO  : Memory regions updated for context APU
11:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:53 INFO  : 'con' command is executed.
11:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:47:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:49:19 INFO  : Disconnected from the channel tcfchan#57.
11:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:49:20 INFO  : 'jtag frequency' command is executed.
11:49:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:20 INFO  : Context for 'APU' is selected.
11:49:21 INFO  : System reset is completed.
11:49:24 INFO  : 'after 3000' command is executed.
11:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:49:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:49:25 INFO  : Context for 'APU' is selected.
11:49:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:49:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:26 INFO  : Context for 'APU' is selected.
11:49:27 INFO  : 'ps7_init' command is executed.
11:49:27 INFO  : 'ps7_post_config' command is executed.
11:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:27 INFO  : Memory regions updated for context APU
11:49:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:27 INFO  : 'con' command is executed.
11:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:49:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:49:53 INFO  : Disconnected from the channel tcfchan#58.
11:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:49:54 INFO  : 'jtag frequency' command is executed.
11:49:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:54 INFO  : Context for 'APU' is selected.
11:49:54 INFO  : System reset is completed.
11:49:57 INFO  : 'after 3000' command is executed.
11:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:49:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:49:59 INFO  : Context for 'APU' is selected.
11:50:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:00 INFO  : Context for 'APU' is selected.
11:50:00 INFO  : 'ps7_init' command is executed.
11:50:00 INFO  : 'ps7_post_config' command is executed.
11:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:01 INFO  : Memory regions updated for context APU
11:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:01 INFO  : 'con' command is executed.
11:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:50:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:50:56 INFO  : Disconnected from the channel tcfchan#59.
11:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:50:57 INFO  : 'jtag frequency' command is executed.
11:50:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:57 INFO  : Context for 'APU' is selected.
11:50:57 INFO  : System reset is completed.
11:51:00 INFO  : 'after 3000' command is executed.
11:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:51:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:51:01 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:03 INFO  : Context for 'APU' is selected.
11:51:03 INFO  : 'ps7_init' command is executed.
11:51:03 INFO  : 'ps7_post_config' command is executed.
11:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:04 INFO  : Memory regions updated for context APU
11:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:04 INFO  : 'con' command is executed.
11:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:51:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:52:17 INFO  : Disconnected from the channel tcfchan#60.
11:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:52:18 INFO  : 'jtag frequency' command is executed.
11:52:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:18 INFO  : Context for 'APU' is selected.
11:52:18 INFO  : System reset is completed.
11:52:21 INFO  : 'after 3000' command is executed.
11:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:52:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:52:23 INFO  : Context for 'APU' is selected.
11:52:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:24 INFO  : Context for 'APU' is selected.
11:52:24 INFO  : 'ps7_init' command is executed.
11:52:24 INFO  : 'ps7_post_config' command is executed.
11:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:25 INFO  : Memory regions updated for context APU
11:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : 'con' command is executed.
11:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:52:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:52:44 INFO  : Disconnected from the channel tcfchan#61.
11:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:52:45 INFO  : 'jtag frequency' command is executed.
11:52:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:45 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : System reset is completed.
11:52:49 INFO  : 'after 3000' command is executed.
11:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:52:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:52:50 INFO  : Context for 'APU' is selected.
11:52:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:52:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:51 INFO  : Context for 'APU' is selected.
11:52:51 INFO  : 'ps7_init' command is executed.
11:52:52 INFO  : 'ps7_post_config' command is executed.
11:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:52 INFO  : Memory regions updated for context APU
11:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:52 INFO  : 'con' command is executed.
11:52:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:52:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:53:05 INFO  : Disconnected from the channel tcfchan#62.
11:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:53:06 INFO  : 'jtag frequency' command is executed.
11:53:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:06 INFO  : Context for 'APU' is selected.
11:53:06 INFO  : System reset is completed.
11:53:09 INFO  : 'after 3000' command is executed.
11:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:53:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:53:10 INFO  : Context for 'APU' is selected.
11:53:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:12 INFO  : Context for 'APU' is selected.
11:53:12 INFO  : 'ps7_init' command is executed.
11:53:12 INFO  : 'ps7_post_config' command is executed.
11:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:13 INFO  : Memory regions updated for context APU
11:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:13 INFO  : 'con' command is executed.
11:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:53:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:53:24 INFO  : Disconnected from the channel tcfchan#63.
11:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:53:25 INFO  : 'jtag frequency' command is executed.
11:53:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:25 INFO  : Context for 'APU' is selected.
11:53:25 INFO  : System reset is completed.
11:53:28 INFO  : 'after 3000' command is executed.
11:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:53:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:53:30 INFO  : Context for 'APU' is selected.
11:53:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:31 INFO  : Context for 'APU' is selected.
11:53:32 INFO  : 'ps7_init' command is executed.
11:53:32 INFO  : 'ps7_post_config' command is executed.
11:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:32 INFO  : Memory regions updated for context APU
11:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:32 INFO  : 'con' command is executed.
11:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:53:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:56:54 INFO  : Disconnected from the channel tcfchan#64.
11:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:56:56 INFO  : 'jtag frequency' command is executed.
11:56:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:56 INFO  : Context for 'APU' is selected.
11:56:56 INFO  : System reset is completed.
11:56:59 INFO  : 'after 3000' command is executed.
11:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:57:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:57:00 INFO  : Context for 'APU' is selected.
11:57:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:01 INFO  : Context for 'APU' is selected.
11:57:02 INFO  : 'ps7_init' command is executed.
11:57:02 INFO  : 'ps7_post_config' command is executed.
11:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:02 INFO  : Memory regions updated for context APU
11:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:02 INFO  : 'con' command is executed.
11:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:57:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:48:46 INFO  : Disconnected from the channel tcfchan#65.
12:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:48:47 INFO  : 'jtag frequency' command is executed.
12:48:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:47 INFO  : Context for 'APU' is selected.
12:48:47 INFO  : System reset is completed.
12:48:50 INFO  : 'after 3000' command is executed.
12:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:48:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:48:51 INFO  : Context for 'APU' is selected.
12:48:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:53 INFO  : Context for 'APU' is selected.
12:48:53 INFO  : 'ps7_init' command is executed.
12:48:53 INFO  : 'ps7_post_config' command is executed.
12:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:54 INFO  : Memory regions updated for context APU
12:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:54 INFO  : 'con' command is executed.
12:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:48:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:56:46 INFO  : Disconnected from the channel tcfchan#66.
12:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:56:47 INFO  : 'jtag frequency' command is executed.
12:56:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:47 INFO  : Context for 'APU' is selected.
12:56:47 INFO  : System reset is completed.
12:56:50 INFO  : 'after 3000' command is executed.
12:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:56:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:56:51 INFO  : Context for 'APU' is selected.
12:56:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:56:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:53 INFO  : Context for 'APU' is selected.
12:56:53 INFO  : 'ps7_init' command is executed.
12:56:53 INFO  : 'ps7_post_config' command is executed.
12:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:54 INFO  : Memory regions updated for context APU
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:54 INFO  : 'con' command is executed.
12:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:56:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:12:23 INFO  : Disconnected from the channel tcfchan#67.
13:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:12:25 INFO  : 'jtag frequency' command is executed.
13:12:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:25 INFO  : Context for 'APU' is selected.
13:12:25 INFO  : System reset is completed.
13:12:28 INFO  : 'after 3000' command is executed.
13:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:12:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:12:29 INFO  : Context for 'APU' is selected.
13:12:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:12:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:30 INFO  : Context for 'APU' is selected.
13:12:31 INFO  : 'ps7_init' command is executed.
13:12:31 INFO  : 'ps7_post_config' command is executed.
13:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:31 INFO  : Memory regions updated for context APU
13:12:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:31 INFO  : 'con' command is executed.
13:12:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:12:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:13:02 INFO  : Disconnected from the channel tcfchan#68.
13:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:13:03 INFO  : 'jtag frequency' command is executed.
13:13:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:03 INFO  : Context for 'APU' is selected.
13:13:03 INFO  : System reset is completed.
13:13:06 INFO  : 'after 3000' command is executed.
13:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:13:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:13:08 INFO  : Context for 'APU' is selected.
13:13:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:09 INFO  : Context for 'APU' is selected.
13:13:09 INFO  : 'ps7_init' command is executed.
13:13:09 INFO  : 'ps7_post_config' command is executed.
13:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:10 INFO  : Memory regions updated for context APU
13:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:10 INFO  : 'con' command is executed.
13:13:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:13:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:13:57 INFO  : Disconnected from the channel tcfchan#69.
13:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:13:58 INFO  : 'jtag frequency' command is executed.
13:13:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:58 INFO  : Context for 'APU' is selected.
13:13:59 INFO  : System reset is completed.
13:14:02 INFO  : 'after 3000' command is executed.
13:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:14:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:14:03 INFO  : Context for 'APU' is selected.
13:14:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:14:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:04 INFO  : Context for 'APU' is selected.
13:14:05 INFO  : 'ps7_init' command is executed.
13:14:05 INFO  : 'ps7_post_config' command is executed.
13:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:05 INFO  : Memory regions updated for context APU
13:14:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:05 INFO  : 'con' command is executed.
13:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:14:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:14:30 INFO  : Disconnected from the channel tcfchan#70.
13:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:14:31 INFO  : 'jtag frequency' command is executed.
13:14:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:31 INFO  : Context for 'APU' is selected.
13:14:32 INFO  : System reset is completed.
13:14:35 INFO  : 'after 3000' command is executed.
13:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:14:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:14:36 INFO  : Context for 'APU' is selected.
13:14:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:38 INFO  : Context for 'APU' is selected.
13:14:38 INFO  : 'ps7_init' command is executed.
13:14:38 INFO  : 'ps7_post_config' command is executed.
13:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:38 INFO  : Memory regions updated for context APU
13:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:38 INFO  : 'con' command is executed.
13:14:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:14:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:15:30 INFO  : Disconnected from the channel tcfchan#71.
13:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:15:32 INFO  : 'jtag frequency' command is executed.
13:15:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:32 INFO  : Context for 'APU' is selected.
13:15:32 INFO  : System reset is completed.
13:15:35 INFO  : 'after 3000' command is executed.
13:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:15:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:15:36 INFO  : Context for 'APU' is selected.
13:15:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:38 INFO  : Context for 'APU' is selected.
13:15:38 INFO  : 'ps7_init' command is executed.
13:15:38 INFO  : 'ps7_post_config' command is executed.
13:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:38 INFO  : Memory regions updated for context APU
13:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:39 INFO  : 'con' command is executed.
13:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:15:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:16:57 INFO  : Disconnected from the channel tcfchan#72.
13:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:16:58 INFO  : 'jtag frequency' command is executed.
13:16:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:58 INFO  : Context for 'APU' is selected.
13:16:58 INFO  : System reset is completed.
13:17:01 INFO  : 'after 3000' command is executed.
13:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:03 INFO  : Context for 'APU' is selected.
13:17:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:04 INFO  : Context for 'APU' is selected.
13:17:04 INFO  : 'ps7_init' command is executed.
13:17:04 INFO  : 'ps7_post_config' command is executed.
13:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:05 INFO  : Memory regions updated for context APU
13:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:05 INFO  : 'con' command is executed.
13:17:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:17:45 INFO  : Disconnected from the channel tcfchan#73.
13:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:47 INFO  : 'jtag frequency' command is executed.
13:17:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:47 INFO  : Context for 'APU' is selected.
13:17:47 INFO  : System reset is completed.
13:17:50 INFO  : 'after 3000' command is executed.
13:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:51 INFO  : Context for 'APU' is selected.
13:17:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:52 INFO  : Context for 'APU' is selected.
13:17:53 INFO  : 'ps7_init' command is executed.
13:17:53 INFO  : 'ps7_post_config' command is executed.
13:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:53 INFO  : Memory regions updated for context APU
13:17:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:53 INFO  : 'con' command is executed.
13:17:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:19:02 INFO  : Disconnected from the channel tcfchan#74.
13:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:19:03 INFO  : 'jtag frequency' command is executed.
13:19:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:03 INFO  : Context for 'APU' is selected.
13:19:03 INFO  : System reset is completed.
13:19:06 INFO  : 'after 3000' command is executed.
13:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:19:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:19:08 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:09 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : 'ps7_init' command is executed.
13:19:09 INFO  : 'ps7_post_config' command is executed.
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:10 INFO  : Memory regions updated for context APU
13:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:10 INFO  : 'con' command is executed.
13:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:19:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:19:23 INFO  : Disconnected from the channel tcfchan#75.
13:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:19:24 INFO  : 'jtag frequency' command is executed.
13:19:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:24 INFO  : Context for 'APU' is selected.
13:19:25 INFO  : System reset is completed.
13:19:28 INFO  : 'after 3000' command is executed.
13:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:19:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:19:29 INFO  : Context for 'APU' is selected.
13:19:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:19:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:31 INFO  : Context for 'APU' is selected.
13:19:31 INFO  : 'ps7_init' command is executed.
13:19:31 INFO  : 'ps7_post_config' command is executed.
13:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:31 INFO  : Memory regions updated for context APU
13:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:31 INFO  : 'con' command is executed.
13:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:19:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:20:31 INFO  : Disconnected from the channel tcfchan#76.
13:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:20:32 INFO  : 'jtag frequency' command is executed.
13:20:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:32 INFO  : Context for 'APU' is selected.
13:20:32 INFO  : System reset is completed.
13:20:35 INFO  : 'after 3000' command is executed.
13:20:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:20:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:20:36 INFO  : Context for 'APU' is selected.
13:20:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:38 INFO  : Context for 'APU' is selected.
13:20:38 INFO  : 'ps7_init' command is executed.
13:20:38 INFO  : 'ps7_post_config' command is executed.
13:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:38 INFO  : Memory regions updated for context APU
13:20:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:38 INFO  : 'con' command is executed.
13:20:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:20:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:21:02 INFO  : Disconnected from the channel tcfchan#77.
13:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:21:04 INFO  : 'jtag frequency' command is executed.
13:21:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:04 INFO  : Context for 'APU' is selected.
13:21:04 INFO  : System reset is completed.
13:21:07 INFO  : 'after 3000' command is executed.
13:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:21:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:21:08 INFO  : Context for 'APU' is selected.
13:21:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:10 INFO  : Context for 'APU' is selected.
13:21:10 INFO  : 'ps7_init' command is executed.
13:21:10 INFO  : 'ps7_post_config' command is executed.
13:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:10 INFO  : Memory regions updated for context APU
13:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:11 INFO  : 'con' command is executed.
13:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:21:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:21:25 INFO  : Disconnected from the channel tcfchan#78.
13:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:21:26 INFO  : 'jtag frequency' command is executed.
13:21:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:26 INFO  : Context for 'APU' is selected.
13:21:27 INFO  : System reset is completed.
13:21:30 INFO  : 'after 3000' command is executed.
13:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:21:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:21:31 INFO  : Context for 'APU' is selected.
13:21:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:33 INFO  : Context for 'APU' is selected.
13:21:33 INFO  : 'ps7_init' command is executed.
13:21:33 INFO  : 'ps7_post_config' command is executed.
13:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:33 INFO  : Memory regions updated for context APU
13:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:33 INFO  : 'con' command is executed.
13:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:21:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:21:45 INFO  : Disconnected from the channel tcfchan#79.
13:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:21:46 INFO  : 'jtag frequency' command is executed.
13:21:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:46 INFO  : Context for 'APU' is selected.
13:21:46 INFO  : System reset is completed.
13:21:49 INFO  : 'after 3000' command is executed.
13:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:21:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:21:51 INFO  : Context for 'APU' is selected.
13:21:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:52 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : 'ps7_init' command is executed.
13:21:53 INFO  : 'ps7_post_config' command is executed.
13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:53 INFO  : Memory regions updated for context APU
13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : 'con' command is executed.
13:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:21:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:00:18 INFO  : Disconnected from the channel tcfchan#80.
17:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:00:19 INFO  : 'jtag frequency' command is executed.
17:00:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:20 INFO  : Context for 'APU' is selected.
17:00:20 INFO  : System reset is completed.
17:00:23 INFO  : 'after 3000' command is executed.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:00:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:00:24 INFO  : Context for 'APU' is selected.
17:00:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:26 INFO  : Context for 'APU' is selected.
17:00:26 INFO  : 'ps7_init' command is executed.
17:00:26 INFO  : 'ps7_post_config' command is executed.
17:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:26 INFO  : Memory regions updated for context APU
17:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:26 INFO  : 'con' command is executed.
17:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:00:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:01:02 INFO  : Disconnected from the channel tcfchan#81.
17:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:01:03 INFO  : 'jtag frequency' command is executed.
17:01:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:03 INFO  : Context for 'APU' is selected.
17:01:03 INFO  : System reset is completed.
17:01:06 INFO  : 'after 3000' command is executed.
17:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:01:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:01:08 INFO  : Context for 'APU' is selected.
17:01:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:09 INFO  : Context for 'APU' is selected.
17:01:10 INFO  : 'ps7_init' command is executed.
17:01:10 INFO  : 'ps7_post_config' command is executed.
17:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:10 INFO  : Memory regions updated for context APU
17:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:10 INFO  : 'con' command is executed.
17:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:01:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:18:34 INFO  : Disconnected from the channel tcfchan#82.
11:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:18:35 INFO  : 'jtag frequency' command is executed.
11:18:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:35 INFO  : Context for 'APU' is selected.
11:18:35 INFO  : System reset is completed.
11:18:38 INFO  : 'after 3000' command is executed.
11:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:18:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:18:40 INFO  : Context for 'APU' is selected.
11:18:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:41 INFO  : Context for 'APU' is selected.
11:18:41 INFO  : 'ps7_init' command is executed.
11:18:41 INFO  : 'ps7_post_config' command is executed.
11:18:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:42 INFO  : Memory regions updated for context APU
11:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:42 INFO  : 'con' command is executed.
11:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:18:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:19:03 INFO  : Disconnected from the channel tcfchan#83.
11:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:19:04 INFO  : 'jtag frequency' command is executed.
11:19:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:04 INFO  : Context for 'APU' is selected.
11:19:04 INFO  : System reset is completed.
11:19:07 INFO  : 'after 3000' command is executed.
11:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:19:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:19:08 INFO  : Context for 'APU' is selected.
11:19:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:10 INFO  : Context for 'APU' is selected.
11:19:10 INFO  : 'ps7_init' command is executed.
11:19:10 INFO  : 'ps7_post_config' command is executed.
11:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:10 INFO  : Memory regions updated for context APU
11:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:10 INFO  : 'con' command is executed.
11:19:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:19:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:23:10 INFO  : Disconnected from the channel tcfchan#84.
11:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:23:11 INFO  : 'jtag frequency' command is executed.
11:23:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:11 INFO  : Context for 'APU' is selected.
11:23:12 INFO  : System reset is completed.
11:23:15 INFO  : 'after 3000' command is executed.
11:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:23:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:23:16 INFO  : Context for 'APU' is selected.
11:23:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:17 INFO  : Context for 'APU' is selected.
11:23:18 INFO  : 'ps7_init' command is executed.
11:23:18 INFO  : 'ps7_post_config' command is executed.
11:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:18 INFO  : Memory regions updated for context APU
11:23:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:18 INFO  : 'con' command is executed.
11:23:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:23:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:27:23 INFO  : Disconnected from the channel tcfchan#85.
11:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:27:24 INFO  : 'jtag frequency' command is executed.
11:27:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:24 INFO  : Context for 'APU' is selected.
11:27:24 INFO  : System reset is completed.
11:27:27 INFO  : 'after 3000' command is executed.
11:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:27:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:27:28 INFO  : Context for 'APU' is selected.
11:27:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:30 INFO  : Context for 'APU' is selected.
11:27:30 INFO  : 'ps7_init' command is executed.
11:27:30 INFO  : 'ps7_post_config' command is executed.
11:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:31 INFO  : Memory regions updated for context APU
11:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:31 INFO  : 'con' command is executed.
11:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:27:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:28:12 INFO  : Disconnected from the channel tcfchan#86.
11:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:28:13 INFO  : 'jtag frequency' command is executed.
11:28:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:13 INFO  : Context for 'APU' is selected.
11:28:13 INFO  : System reset is completed.
11:28:16 INFO  : 'after 3000' command is executed.
11:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:28:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:28:18 INFO  : Context for 'APU' is selected.
11:28:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:19 INFO  : Context for 'APU' is selected.
11:28:19 INFO  : 'ps7_init' command is executed.
11:28:19 INFO  : 'ps7_post_config' command is executed.
11:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:20 INFO  : Memory regions updated for context APU
11:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:20 INFO  : 'con' command is executed.
11:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:28:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:29:14 INFO  : Disconnected from the channel tcfchan#87.
11:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:29:16 INFO  : 'jtag frequency' command is executed.
11:29:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:16 INFO  : Context for 'APU' is selected.
11:29:16 INFO  : System reset is completed.
11:29:19 INFO  : 'after 3000' command is executed.
11:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:29:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:29:20 INFO  : Context for 'APU' is selected.
11:29:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:29:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:21 INFO  : Context for 'APU' is selected.
11:29:22 INFO  : 'ps7_init' command is executed.
11:29:22 INFO  : 'ps7_post_config' command is executed.
11:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:22 INFO  : Memory regions updated for context APU
11:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:22 INFO  : 'con' command is executed.
11:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:29:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:32:35 INFO  : Disconnected from the channel tcfchan#88.
11:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:32:36 INFO  : 'jtag frequency' command is executed.
11:32:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:36 INFO  : Context for 'APU' is selected.
11:32:37 INFO  : System reset is completed.
11:32:40 INFO  : 'after 3000' command is executed.
11:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:32:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:32:41 INFO  : Context for 'APU' is selected.
11:32:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:42 INFO  : Context for 'APU' is selected.
11:32:42 INFO  : 'ps7_init' command is executed.
11:32:42 INFO  : 'ps7_post_config' command is executed.
11:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:43 INFO  : Memory regions updated for context APU
11:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:43 INFO  : 'con' command is executed.
11:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:32:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:36:16 INFO  : Disconnected from the channel tcfchan#89.
11:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:36:17 INFO  : 'jtag frequency' command is executed.
11:36:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:17 INFO  : Context for 'APU' is selected.
11:36:17 INFO  : System reset is completed.
11:36:20 INFO  : 'after 3000' command is executed.
11:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:36:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:36:21 INFO  : Context for 'APU' is selected.
11:36:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:23 INFO  : Context for 'APU' is selected.
11:36:23 INFO  : 'ps7_init' command is executed.
11:36:23 INFO  : 'ps7_post_config' command is executed.
11:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:23 INFO  : Memory regions updated for context APU
11:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:23 INFO  : 'con' command is executed.
11:36:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:36:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:37:25 INFO  : Disconnected from the channel tcfchan#90.
11:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:37:26 INFO  : 'jtag frequency' command is executed.
11:37:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:26 INFO  : Context for 'APU' is selected.
11:37:27 INFO  : System reset is completed.
11:37:30 INFO  : 'after 3000' command is executed.
11:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:37:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:37:31 INFO  : Context for 'APU' is selected.
11:37:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:37:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:32 INFO  : Context for 'APU' is selected.
11:37:32 INFO  : 'ps7_init' command is executed.
11:37:32 INFO  : 'ps7_post_config' command is executed.
11:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:33 INFO  : Memory regions updated for context APU
11:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:33 INFO  : 'con' command is executed.
11:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:37:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:37:52 INFO  : Disconnected from the channel tcfchan#91.
11:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:37:53 INFO  : 'jtag frequency' command is executed.
11:37:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:53 INFO  : Context for 'APU' is selected.
11:37:53 INFO  : System reset is completed.
11:37:56 INFO  : 'after 3000' command is executed.
11:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:37:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:37:57 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : 'ps7_init' command is executed.
11:37:59 INFO  : 'ps7_post_config' command is executed.
11:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:59 INFO  : Memory regions updated for context APU
11:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:59 INFO  : 'con' command is executed.
11:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:37:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:38:12 INFO  : Disconnected from the channel tcfchan#92.
11:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:38:14 INFO  : 'jtag frequency' command is executed.
11:38:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:14 INFO  : Context for 'APU' is selected.
11:38:14 INFO  : System reset is completed.
11:38:17 INFO  : 'after 3000' command is executed.
11:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:38:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:38:18 INFO  : Context for 'APU' is selected.
11:38:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:19 INFO  : Context for 'APU' is selected.
11:38:20 INFO  : 'ps7_init' command is executed.
11:38:20 INFO  : 'ps7_post_config' command is executed.
11:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:20 INFO  : Memory regions updated for context APU
11:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:20 INFO  : 'con' command is executed.
11:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:38:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:41:19 INFO  : Disconnected from the channel tcfchan#93.
11:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:41:20 INFO  : 'jtag frequency' command is executed.
11:41:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:20 INFO  : Context for 'APU' is selected.
11:41:20 INFO  : System reset is completed.
11:41:23 INFO  : 'after 3000' command is executed.
11:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:41:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:41:24 INFO  : Context for 'APU' is selected.
11:41:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:26 INFO  : Context for 'APU' is selected.
11:41:26 INFO  : 'ps7_init' command is executed.
11:41:26 INFO  : 'ps7_post_config' command is executed.
11:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:26 INFO  : Memory regions updated for context APU
11:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:26 INFO  : 'con' command is executed.
11:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:41:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:42:13 INFO  : Disconnected from the channel tcfchan#94.
11:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:42:14 INFO  : 'jtag frequency' command is executed.
11:42:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:14 INFO  : Context for 'APU' is selected.
11:42:14 INFO  : System reset is completed.
11:42:17 INFO  : 'after 3000' command is executed.
11:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:42:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:42:19 INFO  : Context for 'APU' is selected.
11:42:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:20 INFO  : Context for 'APU' is selected.
11:42:20 INFO  : 'ps7_init' command is executed.
11:42:20 INFO  : 'ps7_post_config' command is executed.
11:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:21 INFO  : Memory regions updated for context APU
11:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:21 INFO  : 'con' command is executed.
11:42:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:42:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:44:27 INFO  : Disconnected from the channel tcfchan#95.
11:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:44:28 INFO  : 'jtag frequency' command is executed.
11:44:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:28 INFO  : Context for 'APU' is selected.
11:44:28 INFO  : System reset is completed.
11:44:31 INFO  : 'after 3000' command is executed.
11:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:44:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:44:32 INFO  : Context for 'APU' is selected.
11:44:34 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:34 INFO  : Context for 'APU' is selected.
11:44:34 INFO  : 'ps7_init' command is executed.
11:44:34 INFO  : 'ps7_post_config' command is executed.
11:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:34 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:34 INFO  : Memory regions updated for context APU
11:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:34 INFO  : 'con' command is executed.
11:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:44:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:45:23 INFO  : Disconnected from the channel tcfchan#96.
11:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:45:24 INFO  : 'jtag frequency' command is executed.
11:45:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:24 INFO  : Context for 'APU' is selected.
11:45:25 INFO  : System reset is completed.
11:45:28 INFO  : 'after 3000' command is executed.
11:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:45:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:45:29 INFO  : Context for 'APU' is selected.
11:45:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:30 INFO  : Context for 'APU' is selected.
11:45:31 INFO  : 'ps7_init' command is executed.
11:45:31 INFO  : 'ps7_post_config' command is executed.
11:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:31 INFO  : Memory regions updated for context APU
11:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:31 INFO  : 'con' command is executed.
11:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:45:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:50:45 INFO  : Disconnected from the channel tcfchan#97.
11:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:50:46 INFO  : 'jtag frequency' command is executed.
11:50:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:46 INFO  : Context for 'APU' is selected.
11:50:47 INFO  : System reset is completed.
11:50:50 INFO  : 'after 3000' command is executed.
11:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:50:51 INFO  : Context for 'APU' is selected.
11:50:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:53 INFO  : Context for 'APU' is selected.
11:50:53 INFO  : 'ps7_init' command is executed.
11:50:53 INFO  : 'ps7_post_config' command is executed.
11:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:53 INFO  : Memory regions updated for context APU
11:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:53 INFO  : 'con' command is executed.
11:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:50:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:51:45 INFO  : Disconnected from the channel tcfchan#98.
11:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:51:46 INFO  : 'jtag frequency' command is executed.
11:51:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:46 INFO  : Context for 'APU' is selected.
11:51:46 INFO  : System reset is completed.
11:51:49 INFO  : 'after 3000' command is executed.
11:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:51:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:51:50 INFO  : Context for 'APU' is selected.
11:51:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:52 INFO  : Context for 'APU' is selected.
11:51:52 INFO  : 'ps7_init' command is executed.
11:51:52 INFO  : 'ps7_post_config' command is executed.
11:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:52 INFO  : Memory regions updated for context APU
11:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:52 INFO  : 'con' command is executed.
11:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:51:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:52:55 INFO  : Disconnected from the channel tcfchan#99.
11:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:52:56 INFO  : 'jtag frequency' command is executed.
11:52:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:56 INFO  : Context for 'APU' is selected.
11:52:56 INFO  : System reset is completed.
11:52:59 INFO  : 'after 3000' command is executed.
11:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:53:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:53:00 INFO  : Context for 'APU' is selected.
11:53:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:02 INFO  : Context for 'APU' is selected.
11:53:02 INFO  : 'ps7_init' command is executed.
11:53:02 INFO  : 'ps7_post_config' command is executed.
11:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:02 INFO  : Memory regions updated for context APU
11:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:02 INFO  : 'con' command is executed.
11:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:53:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:01:24 INFO  : Disconnected from the channel tcfchan#100.
12:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:01:25 INFO  : 'jtag frequency' command is executed.
12:01:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:25 INFO  : Context for 'APU' is selected.
12:01:25 INFO  : System reset is completed.
12:01:28 INFO  : 'after 3000' command is executed.
12:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:01:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:01:30 INFO  : Context for 'APU' is selected.
12:01:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:31 INFO  : Context for 'APU' is selected.
12:01:31 INFO  : 'ps7_init' command is executed.
12:01:31 INFO  : 'ps7_post_config' command is executed.
12:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:32 INFO  : Memory regions updated for context APU
12:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:32 INFO  : 'con' command is executed.
12:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:01:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:02:33 INFO  : Disconnected from the channel tcfchan#101.
12:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:02:34 INFO  : 'jtag frequency' command is executed.
12:02:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:35 INFO  : Context for 'APU' is selected.
12:02:35 INFO  : System reset is completed.
12:02:38 INFO  : 'after 3000' command is executed.
12:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:02:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:02:39 INFO  : Context for 'APU' is selected.
12:02:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:02:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:40 INFO  : Context for 'APU' is selected.
12:02:41 INFO  : 'ps7_init' command is executed.
12:02:41 INFO  : 'ps7_post_config' command is executed.
12:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:41 INFO  : Memory regions updated for context APU
12:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:41 INFO  : 'con' command is executed.
12:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:02:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:03:39 INFO  : Disconnected from the channel tcfchan#102.
12:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:03:40 INFO  : 'jtag frequency' command is executed.
12:03:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:40 INFO  : Context for 'APU' is selected.
12:03:40 INFO  : System reset is completed.
12:03:43 INFO  : 'after 3000' command is executed.
12:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:03:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:03:44 INFO  : Context for 'APU' is selected.
12:03:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:46 INFO  : Context for 'APU' is selected.
12:03:46 INFO  : 'ps7_init' command is executed.
12:03:46 INFO  : 'ps7_post_config' command is executed.
12:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:47 INFO  : Memory regions updated for context APU
12:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:47 INFO  : 'con' command is executed.
12:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:03:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:09:23 INFO  : Disconnected from the channel tcfchan#103.
12:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:09:24 INFO  : 'jtag frequency' command is executed.
12:09:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:24 INFO  : Context for 'APU' is selected.
12:09:24 INFO  : System reset is completed.
12:09:27 INFO  : 'after 3000' command is executed.
12:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:09:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:09:28 INFO  : Context for 'APU' is selected.
12:09:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:30 INFO  : Context for 'APU' is selected.
12:09:30 INFO  : 'ps7_init' command is executed.
12:09:30 INFO  : 'ps7_post_config' command is executed.
12:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:30 INFO  : Memory regions updated for context APU
12:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:30 INFO  : 'con' command is executed.
12:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:09:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:12:03 INFO  : Disconnected from the channel tcfchan#104.
12:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:12:04 INFO  : 'jtag frequency' command is executed.
12:12:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:04 INFO  : Context for 'APU' is selected.
12:12:04 INFO  : System reset is completed.
12:12:07 INFO  : 'after 3000' command is executed.
12:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:12:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:12:08 INFO  : Context for 'APU' is selected.
12:12:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:10 INFO  : Context for 'APU' is selected.
12:12:10 INFO  : 'ps7_init' command is executed.
12:12:10 INFO  : 'ps7_post_config' command is executed.
12:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:11 INFO  : Memory regions updated for context APU
12:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:11 INFO  : 'con' command is executed.
12:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:12:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:21:15 INFO  : Disconnected from the channel tcfchan#105.
12:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:21:16 INFO  : 'jtag frequency' command is executed.
12:21:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:16 INFO  : Context for 'APU' is selected.
12:21:17 INFO  : System reset is completed.
12:21:20 INFO  : 'after 3000' command is executed.
12:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:21:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:21:21 INFO  : Context for 'APU' is selected.
12:21:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:21:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:22 INFO  : Context for 'APU' is selected.
12:21:23 INFO  : 'ps7_init' command is executed.
12:21:23 INFO  : 'ps7_post_config' command is executed.
12:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:23 INFO  : Memory regions updated for context APU
12:21:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:23 INFO  : 'con' command is executed.
12:21:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:21:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:11:31 INFO  : Disconnected from the channel tcfchan#106.
13:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:11:32 INFO  : 'jtag frequency' command is executed.
13:11:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:32 INFO  : Context for 'APU' is selected.
13:11:32 INFO  : System reset is completed.
13:11:35 INFO  : 'after 3000' command is executed.
13:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:11:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:11:37 INFO  : Context for 'APU' is selected.
13:11:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:38 INFO  : Context for 'APU' is selected.
13:11:38 INFO  : 'ps7_init' command is executed.
13:11:38 INFO  : 'ps7_post_config' command is executed.
13:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:39 INFO  : Memory regions updated for context APU
13:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:39 INFO  : 'con' command is executed.
13:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:11:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:12:52 INFO  : Disconnected from the channel tcfchan#107.
13:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:12:53 INFO  : 'jtag frequency' command is executed.
13:12:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:53 INFO  : Context for 'APU' is selected.
13:12:53 INFO  : System reset is completed.
13:12:56 INFO  : 'after 3000' command is executed.
13:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:12:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:12:57 INFO  : Context for 'APU' is selected.
13:12:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:59 INFO  : Context for 'APU' is selected.
13:12:59 INFO  : 'ps7_init' command is executed.
13:12:59 INFO  : 'ps7_post_config' command is executed.
13:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:59 INFO  : Memory regions updated for context APU
13:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:59 INFO  : 'con' command is executed.
13:12:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:12:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:15:09 INFO  : Disconnected from the channel tcfchan#108.
13:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:15:10 INFO  : 'jtag frequency' command is executed.
13:15:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:10 INFO  : Context for 'APU' is selected.
13:15:11 INFO  : System reset is completed.
13:15:14 INFO  : 'after 3000' command is executed.
13:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:15:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:15:15 INFO  : Context for 'APU' is selected.
13:15:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:16 INFO  : Context for 'APU' is selected.
13:15:17 INFO  : 'ps7_init' command is executed.
13:15:17 INFO  : 'ps7_post_config' command is executed.
13:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:17 INFO  : Memory regions updated for context APU
13:15:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:17 INFO  : 'con' command is executed.
13:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:15:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:16:06 INFO  : Disconnected from the channel tcfchan#109.
13:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:16:07 INFO  : 'jtag frequency' command is executed.
13:16:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:07 INFO  : Context for 'APU' is selected.
13:16:07 INFO  : System reset is completed.
13:16:10 INFO  : 'after 3000' command is executed.
13:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:16:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:16:12 INFO  : Context for 'APU' is selected.
13:16:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:13 INFO  : Context for 'APU' is selected.
13:16:13 INFO  : 'ps7_init' command is executed.
13:16:13 INFO  : 'ps7_post_config' command is executed.
13:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:14 INFO  : Memory regions updated for context APU
13:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:14 INFO  : 'con' command is executed.
13:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:16:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:17:50 INFO  : Disconnected from the channel tcfchan#110.
13:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:51 INFO  : 'jtag frequency' command is executed.
13:17:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:51 INFO  : Context for 'APU' is selected.
13:17:51 INFO  : System reset is completed.
13:17:54 INFO  : 'after 3000' command is executed.
13:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:55 INFO  : Context for 'APU' is selected.
13:17:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:57 INFO  : Context for 'APU' is selected.
13:17:57 INFO  : 'ps7_init' command is executed.
13:17:57 INFO  : 'ps7_post_config' command is executed.
13:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:57 INFO  : Memory regions updated for context APU
13:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:57 INFO  : 'con' command is executed.
13:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:18:49 INFO  : Disconnected from the channel tcfchan#111.
13:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:18:50 INFO  : 'jtag frequency' command is executed.
13:18:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:50 INFO  : Context for 'APU' is selected.
13:18:50 INFO  : System reset is completed.
13:18:53 INFO  : 'after 3000' command is executed.
13:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:18:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:18:54 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:56 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : 'ps7_init' command is executed.
13:18:56 INFO  : 'ps7_post_config' command is executed.
13:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:56 INFO  : Memory regions updated for context APU
13:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:56 INFO  : 'con' command is executed.
13:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:18:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:20:34 INFO  : Disconnected from the channel tcfchan#112.
13:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:20:35 INFO  : 'jtag frequency' command is executed.
13:20:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:35 INFO  : Context for 'APU' is selected.
13:20:35 INFO  : System reset is completed.
13:20:38 INFO  : 'after 3000' command is executed.
13:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:20:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:20:40 INFO  : Context for 'APU' is selected.
13:20:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:41 INFO  : Context for 'APU' is selected.
13:20:41 INFO  : 'ps7_init' command is executed.
13:20:41 INFO  : 'ps7_post_config' command is executed.
13:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:42 INFO  : Memory regions updated for context APU
13:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:42 INFO  : 'con' command is executed.
13:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:20:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:22:28 INFO  : Disconnected from the channel tcfchan#113.
13:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:22:29 INFO  : 'jtag frequency' command is executed.
13:22:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:29 INFO  : Context for 'APU' is selected.
13:22:29 INFO  : System reset is completed.
13:22:32 INFO  : 'after 3000' command is executed.
13:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:22:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:22:34 INFO  : Context for 'APU' is selected.
13:22:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:35 INFO  : Context for 'APU' is selected.
13:22:35 INFO  : 'ps7_init' command is executed.
13:22:35 INFO  : 'ps7_post_config' command is executed.
13:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:36 INFO  : Memory regions updated for context APU
13:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:36 INFO  : 'con' command is executed.
13:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:22:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:23:50 INFO  : Disconnected from the channel tcfchan#114.
13:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:23:51 INFO  : 'jtag frequency' command is executed.
13:23:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:51 INFO  : Context for 'APU' is selected.
13:23:52 INFO  : System reset is completed.
13:23:55 INFO  : 'after 3000' command is executed.
13:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:23:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:23:56 INFO  : Context for 'APU' is selected.
13:23:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:23:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:57 INFO  : Context for 'APU' is selected.
13:23:58 INFO  : 'ps7_init' command is executed.
13:23:58 INFO  : 'ps7_post_config' command is executed.
13:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:58 INFO  : Memory regions updated for context APU
13:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:58 INFO  : 'con' command is executed.
13:23:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:23:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:24:31 INFO  : Disconnected from the channel tcfchan#115.
13:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:24:32 INFO  : 'jtag frequency' command is executed.
13:24:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:32 INFO  : Context for 'APU' is selected.
13:24:32 INFO  : System reset is completed.
13:24:35 INFO  : 'after 3000' command is executed.
13:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:24:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:24:36 INFO  : Context for 'APU' is selected.
13:24:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:38 INFO  : Context for 'APU' is selected.
13:24:38 INFO  : 'ps7_init' command is executed.
13:24:38 INFO  : 'ps7_post_config' command is executed.
13:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:38 INFO  : Memory regions updated for context APU
13:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:38 INFO  : 'con' command is executed.
13:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:24:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:29:32 INFO  : Disconnected from the channel tcfchan#116.
13:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:29:33 INFO  : 'jtag frequency' command is executed.
13:29:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:33 INFO  : Context for 'APU' is selected.
13:29:33 INFO  : System reset is completed.
13:29:36 INFO  : 'after 3000' command is executed.
13:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:29:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:29:37 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:39 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : 'ps7_init' command is executed.
13:29:39 INFO  : 'ps7_post_config' command is executed.
13:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:39 INFO  : Memory regions updated for context APU
13:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:39 INFO  : 'con' command is executed.
13:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:29:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:30:15 INFO  : Disconnected from the channel tcfchan#117.
13:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:30:16 INFO  : 'jtag frequency' command is executed.
13:30:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:16 INFO  : Context for 'APU' is selected.
13:30:16 INFO  : System reset is completed.
13:30:19 INFO  : 'after 3000' command is executed.
13:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:30:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:30:20 INFO  : Context for 'APU' is selected.
13:30:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:22 INFO  : Context for 'APU' is selected.
13:30:22 INFO  : 'ps7_init' command is executed.
13:30:22 INFO  : 'ps7_post_config' command is executed.
13:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:23 INFO  : Memory regions updated for context APU
13:30:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:23 INFO  : 'con' command is executed.
13:30:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:30:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:30:54 INFO  : Disconnected from the channel tcfchan#118.
13:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:30:55 INFO  : 'jtag frequency' command is executed.
13:30:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:55 INFO  : Context for 'APU' is selected.
13:30:56 INFO  : System reset is completed.
13:30:59 INFO  : 'after 3000' command is executed.
13:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:31:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:31:00 INFO  : Context for 'APU' is selected.
13:31:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:01 INFO  : Context for 'APU' is selected.
13:31:02 INFO  : 'ps7_init' command is executed.
13:31:02 INFO  : 'ps7_post_config' command is executed.
13:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:02 INFO  : Memory regions updated for context APU
13:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:02 INFO  : 'con' command is executed.
13:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:31:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:32:28 INFO  : Disconnected from the channel tcfchan#119.
13:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:32:29 INFO  : 'jtag frequency' command is executed.
13:32:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:29 INFO  : Context for 'APU' is selected.
13:32:29 INFO  : System reset is completed.
13:32:32 INFO  : 'after 3000' command is executed.
13:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:32:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:32:34 INFO  : Context for 'APU' is selected.
13:32:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:35 INFO  : Context for 'APU' is selected.
13:32:35 INFO  : 'ps7_init' command is executed.
13:32:35 INFO  : 'ps7_post_config' command is executed.
13:32:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:36 INFO  : Memory regions updated for context APU
13:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:36 INFO  : 'con' command is executed.
13:32:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:32:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:33:09 INFO  : Disconnected from the channel tcfchan#120.
13:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:33:10 INFO  : 'jtag frequency' command is executed.
13:33:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:10 INFO  : Context for 'APU' is selected.
13:33:10 INFO  : System reset is completed.
13:33:13 INFO  : 'after 3000' command is executed.
13:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:33:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:33:14 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : 'ps7_init' command is executed.
13:33:16 INFO  : 'ps7_post_config' command is executed.
13:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:17 INFO  : Memory regions updated for context APU
13:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:17 INFO  : 'con' command is executed.
13:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:33:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:34:25 INFO  : Disconnected from the channel tcfchan#121.
13:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:34:27 INFO  : 'jtag frequency' command is executed.
13:34:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:27 INFO  : Context for 'APU' is selected.
13:34:27 INFO  : System reset is completed.
13:34:30 INFO  : 'after 3000' command is executed.
13:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:34:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:34:31 INFO  : Context for 'APU' is selected.
13:34:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:33 INFO  : Context for 'APU' is selected.
13:34:33 INFO  : 'ps7_init' command is executed.
13:34:33 INFO  : 'ps7_post_config' command is executed.
13:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:33 INFO  : Memory regions updated for context APU
13:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:33 INFO  : 'con' command is executed.
13:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:34:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:45:44 INFO  : Disconnected from the channel tcfchan#122.
13:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:45:45 INFO  : 'jtag frequency' command is executed.
13:45:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:45 INFO  : Context for 'APU' is selected.
13:45:46 INFO  : System reset is completed.
13:45:49 INFO  : 'after 3000' command is executed.
13:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:45:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:45:50 INFO  : Context for 'APU' is selected.
13:45:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:51 INFO  : Context for 'APU' is selected.
13:45:52 INFO  : 'ps7_init' command is executed.
13:45:52 INFO  : 'ps7_post_config' command is executed.
13:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:52 INFO  : Memory regions updated for context APU
13:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:52 INFO  : 'con' command is executed.
13:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:45:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:46:39 INFO  : Disconnected from the channel tcfchan#123.
13:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:46:40 INFO  : 'jtag frequency' command is executed.
13:46:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:40 INFO  : Context for 'APU' is selected.
13:46:40 INFO  : System reset is completed.
13:46:43 INFO  : 'after 3000' command is executed.
13:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:46:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:46:45 INFO  : Context for 'APU' is selected.
13:46:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:46:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:46 INFO  : Context for 'APU' is selected.
13:46:46 INFO  : 'ps7_init' command is executed.
13:46:46 INFO  : 'ps7_post_config' command is executed.
13:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:47 INFO  : Memory regions updated for context APU
13:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:47 INFO  : 'con' command is executed.
13:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:46:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:47:51 INFO  : Disconnected from the channel tcfchan#124.
13:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:47:52 INFO  : 'jtag frequency' command is executed.
13:47:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:52 INFO  : Context for 'APU' is selected.
13:47:52 INFO  : System reset is completed.
13:47:55 INFO  : 'after 3000' command is executed.
13:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:47:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:47:57 INFO  : Context for 'APU' is selected.
13:47:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:58 INFO  : Context for 'APU' is selected.
13:47:59 INFO  : 'ps7_init' command is executed.
13:47:59 INFO  : 'ps7_post_config' command is executed.
13:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:59 INFO  : Memory regions updated for context APU
13:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:59 INFO  : 'con' command is executed.
13:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:47:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:48:18 INFO  : Disconnected from the channel tcfchan#125.
13:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:48:19 INFO  : 'jtag frequency' command is executed.
13:48:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:19 INFO  : Context for 'APU' is selected.
13:48:20 INFO  : System reset is completed.
13:48:23 INFO  : 'after 3000' command is executed.
13:48:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:48:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:48:24 INFO  : Context for 'APU' is selected.
13:48:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:26 INFO  : Context for 'APU' is selected.
13:48:26 INFO  : 'ps7_init' command is executed.
13:48:26 INFO  : 'ps7_post_config' command is executed.
13:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:26 INFO  : Memory regions updated for context APU
13:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : 'con' command is executed.
13:48:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:48:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:48:59 INFO  : Disconnected from the channel tcfchan#126.
13:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:49:00 INFO  : 'jtag frequency' command is executed.
13:49:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:00 INFO  : Context for 'APU' is selected.
13:49:00 INFO  : System reset is completed.
13:49:03 INFO  : 'after 3000' command is executed.
13:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:49:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:49:05 INFO  : Context for 'APU' is selected.
13:49:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:06 INFO  : Context for 'APU' is selected.
13:49:06 INFO  : 'ps7_init' command is executed.
13:49:06 INFO  : 'ps7_post_config' command is executed.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:07 INFO  : Memory regions updated for context APU
13:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:07 INFO  : 'con' command is executed.
13:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:49:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:49:46 INFO  : Disconnected from the channel tcfchan#127.
13:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:49:47 INFO  : 'jtag frequency' command is executed.
13:49:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:47 INFO  : Context for 'APU' is selected.
13:49:47 INFO  : System reset is completed.
13:49:50 INFO  : 'after 3000' command is executed.
13:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:49:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:49:52 INFO  : Context for 'APU' is selected.
13:49:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:53 INFO  : Context for 'APU' is selected.
13:49:53 INFO  : 'ps7_init' command is executed.
13:49:53 INFO  : 'ps7_post_config' command is executed.
13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:53 INFO  : Memory regions updated for context APU
13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:54 INFO  : 'con' command is executed.
13:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:49:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:51:08 INFO  : Disconnected from the channel tcfchan#128.
13:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:51:09 INFO  : 'jtag frequency' command is executed.
13:51:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:09 INFO  : Context for 'APU' is selected.
13:51:09 INFO  : System reset is completed.
13:51:12 INFO  : 'after 3000' command is executed.
13:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:51:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:51:14 INFO  : Context for 'APU' is selected.
13:51:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:15 INFO  : Context for 'APU' is selected.
13:51:15 INFO  : 'ps7_init' command is executed.
13:51:15 INFO  : 'ps7_post_config' command is executed.
13:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:16 INFO  : Memory regions updated for context APU
13:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:16 INFO  : 'con' command is executed.
13:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:51:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:52:19 INFO  : Disconnected from the channel tcfchan#129.
13:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:52:20 INFO  : 'jtag frequency' command is executed.
13:52:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:20 INFO  : Context for 'APU' is selected.
13:52:20 INFO  : System reset is completed.
13:52:23 INFO  : 'after 3000' command is executed.
13:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:52:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:52:25 INFO  : Context for 'APU' is selected.
13:52:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:26 INFO  : Context for 'APU' is selected.
13:52:26 INFO  : 'ps7_init' command is executed.
13:52:26 INFO  : 'ps7_post_config' command is executed.
13:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:27 INFO  : Memory regions updated for context APU
13:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:27 INFO  : 'con' command is executed.
13:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:52:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:53:03 INFO  : Disconnected from the channel tcfchan#130.
13:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:53:04 INFO  : 'jtag frequency' command is executed.
13:53:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:04 INFO  : Context for 'APU' is selected.
13:53:04 INFO  : System reset is completed.
13:53:07 INFO  : 'after 3000' command is executed.
13:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:53:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:53:08 INFO  : Context for 'APU' is selected.
13:53:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:10 INFO  : Context for 'APU' is selected.
13:53:10 INFO  : 'ps7_init' command is executed.
13:53:10 INFO  : 'ps7_post_config' command is executed.
13:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:10 INFO  : Memory regions updated for context APU
13:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:10 INFO  : 'con' command is executed.
13:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:53:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:53:18 INFO  : Disconnected from the channel tcfchan#131.
13:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:53:19 INFO  : 'jtag frequency' command is executed.
13:53:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:20 INFO  : Context for 'APU' is selected.
13:53:20 INFO  : System reset is completed.
13:53:23 INFO  : 'after 3000' command is executed.
13:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:53:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:53:24 INFO  : Context for 'APU' is selected.
13:53:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:25 INFO  : Context for 'APU' is selected.
13:53:26 INFO  : 'ps7_init' command is executed.
13:53:26 INFO  : 'ps7_post_config' command is executed.
13:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:26 INFO  : Memory regions updated for context APU
13:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:26 INFO  : 'con' command is executed.
13:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:53:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:55:52 INFO  : Disconnected from the channel tcfchan#132.
13:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:55:53 INFO  : 'jtag frequency' command is executed.
13:55:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:53 INFO  : Context for 'APU' is selected.
13:55:53 INFO  : System reset is completed.
13:55:56 INFO  : 'after 3000' command is executed.
13:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:55:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:55:58 INFO  : Context for 'APU' is selected.
13:55:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:59 INFO  : Context for 'APU' is selected.
13:55:59 INFO  : 'ps7_init' command is executed.
13:55:59 INFO  : 'ps7_post_config' command is executed.
13:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:00 INFO  : Memory regions updated for context APU
13:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:00 INFO  : 'con' command is executed.
13:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:56:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:59:22 INFO  : Disconnected from the channel tcfchan#133.
13:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:59:23 INFO  : 'jtag frequency' command is executed.
13:59:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:23 INFO  : Context for 'APU' is selected.
13:59:23 INFO  : System reset is completed.
13:59:26 INFO  : 'after 3000' command is executed.
13:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:59:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:59:28 INFO  : Context for 'APU' is selected.
13:59:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:59:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:29 INFO  : Context for 'APU' is selected.
13:59:29 INFO  : 'ps7_init' command is executed.
13:59:29 INFO  : 'ps7_post_config' command is executed.
13:59:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:30 INFO  : Memory regions updated for context APU
13:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:30 INFO  : 'con' command is executed.
13:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:59:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:05:48 INFO  : Disconnected from the channel tcfchan#134.
14:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:05:49 INFO  : 'jtag frequency' command is executed.
14:05:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:49 INFO  : Context for 'APU' is selected.
14:05:49 INFO  : System reset is completed.
14:05:52 INFO  : 'after 3000' command is executed.
14:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:05:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:05:53 INFO  : Context for 'APU' is selected.
14:05:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:05:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:55 INFO  : Context for 'APU' is selected.
14:05:55 INFO  : 'ps7_init' command is executed.
14:05:55 INFO  : 'ps7_post_config' command is executed.
14:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:55 INFO  : Memory regions updated for context APU
14:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:55 INFO  : 'con' command is executed.
14:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:05:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:06:33 INFO  : Disconnected from the channel tcfchan#135.
14:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:06:34 INFO  : 'jtag frequency' command is executed.
14:06:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:34 INFO  : Context for 'APU' is selected.
14:06:34 INFO  : System reset is completed.
14:06:37 INFO  : 'after 3000' command is executed.
14:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:06:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:06:39 INFO  : Context for 'APU' is selected.
14:06:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:40 INFO  : Context for 'APU' is selected.
14:06:41 INFO  : 'ps7_init' command is executed.
14:06:41 INFO  : 'ps7_post_config' command is executed.
14:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:41 INFO  : Memory regions updated for context APU
14:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:41 INFO  : 'con' command is executed.
14:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:06:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:07:18 INFO  : Disconnected from the channel tcfchan#136.
14:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:07:19 INFO  : 'jtag frequency' command is executed.
14:07:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:19 INFO  : Context for 'APU' is selected.
14:07:19 INFO  : System reset is completed.
14:07:22 INFO  : 'after 3000' command is executed.
14:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:07:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:07:23 INFO  : Context for 'APU' is selected.
14:07:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:25 INFO  : Context for 'APU' is selected.
14:07:25 INFO  : 'ps7_init' command is executed.
14:07:25 INFO  : 'ps7_post_config' command is executed.
14:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:25 INFO  : Memory regions updated for context APU
14:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:25 INFO  : 'con' command is executed.
14:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:07:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:07:35 INFO  : Disconnected from the channel tcfchan#137.
14:07:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:07:36 INFO  : 'jtag frequency' command is executed.
14:07:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:36 INFO  : Context for 'APU' is selected.
14:07:36 INFO  : System reset is completed.
14:07:39 INFO  : 'after 3000' command is executed.
14:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:07:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:07:40 INFO  : Context for 'APU' is selected.
14:07:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:42 INFO  : Context for 'APU' is selected.
14:07:42 INFO  : 'ps7_init' command is executed.
14:07:42 INFO  : 'ps7_post_config' command is executed.
14:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:42 INFO  : Memory regions updated for context APU
14:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:42 INFO  : 'con' command is executed.
14:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:07:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:08:50 INFO  : Disconnected from the channel tcfchan#138.
14:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:08:51 INFO  : 'jtag frequency' command is executed.
14:08:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:51 INFO  : Context for 'APU' is selected.
14:08:52 INFO  : System reset is completed.
14:08:55 INFO  : 'after 3000' command is executed.
14:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:08:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:08:56 INFO  : Context for 'APU' is selected.
14:08:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:57 INFO  : Context for 'APU' is selected.
14:08:58 INFO  : 'ps7_init' command is executed.
14:08:58 INFO  : 'ps7_post_config' command is executed.
14:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:58 INFO  : Memory regions updated for context APU
14:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:58 INFO  : 'con' command is executed.
14:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:08:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:09:59 INFO  : Disconnected from the channel tcfchan#139.
14:10:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:10:00 INFO  : 'jtag frequency' command is executed.
14:10:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:00 INFO  : Context for 'APU' is selected.
14:10:01 INFO  : System reset is completed.
14:10:04 INFO  : 'after 3000' command is executed.
14:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:10:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:10:05 INFO  : Context for 'APU' is selected.
14:10:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:06 INFO  : Context for 'APU' is selected.
14:10:07 INFO  : 'ps7_init' command is executed.
14:10:07 INFO  : 'ps7_post_config' command is executed.
14:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:07 INFO  : Memory regions updated for context APU
14:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:07 INFO  : 'con' command is executed.
14:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:10:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:17:10 INFO  : Disconnected from the channel tcfchan#140.
14:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:17:11 INFO  : 'jtag frequency' command is executed.
14:17:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:11 INFO  : Context for 'APU' is selected.
14:17:11 INFO  : System reset is completed.
14:17:14 INFO  : 'after 3000' command is executed.
14:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:17:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:17:15 INFO  : Context for 'APU' is selected.
14:17:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:17 INFO  : Context for 'APU' is selected.
14:17:17 INFO  : 'ps7_init' command is executed.
14:17:17 INFO  : 'ps7_post_config' command is executed.
14:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:17 INFO  : Memory regions updated for context APU
14:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:17 INFO  : 'con' command is executed.
14:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:17:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:18:08 INFO  : Disconnected from the channel tcfchan#141.
14:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:18:09 INFO  : 'jtag frequency' command is executed.
14:18:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:10 INFO  : Context for 'APU' is selected.
14:18:10 INFO  : System reset is completed.
14:18:13 INFO  : 'after 3000' command is executed.
14:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:18:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:18:14 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : 'ps7_init' command is executed.
14:18:16 INFO  : 'ps7_post_config' command is executed.
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:16 INFO  : Memory regions updated for context APU
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : 'con' command is executed.
14:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:18:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:19:17 INFO  : Disconnected from the channel tcfchan#142.
14:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:19:18 INFO  : 'jtag frequency' command is executed.
14:19:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:18 INFO  : Context for 'APU' is selected.
14:19:18 INFO  : System reset is completed.
14:19:21 INFO  : 'after 3000' command is executed.
14:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:19:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:19:22 INFO  : Context for 'APU' is selected.
14:19:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:24 INFO  : Context for 'APU' is selected.
14:19:24 INFO  : 'ps7_init' command is executed.
14:19:24 INFO  : 'ps7_post_config' command is executed.
14:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:25 INFO  : Memory regions updated for context APU
14:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:25 INFO  : 'con' command is executed.
14:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:19:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:20:57 INFO  : Disconnected from the channel tcfchan#143.
14:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:20:58 INFO  : 'jtag frequency' command is executed.
14:20:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:58 INFO  : Context for 'APU' is selected.
14:20:58 INFO  : System reset is completed.
14:21:01 INFO  : 'after 3000' command is executed.
14:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:21:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:21:02 INFO  : Context for 'APU' is selected.
14:21:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:04 INFO  : Context for 'APU' is selected.
14:21:04 INFO  : 'ps7_init' command is executed.
14:21:04 INFO  : 'ps7_post_config' command is executed.
14:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:04 INFO  : Memory regions updated for context APU
14:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:05 INFO  : 'con' command is executed.
14:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:21:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:21:45 INFO  : Disconnected from the channel tcfchan#144.
14:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:21:46 INFO  : 'jtag frequency' command is executed.
14:21:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:46 INFO  : Context for 'APU' is selected.
14:21:46 INFO  : System reset is completed.
14:21:49 INFO  : 'after 3000' command is executed.
14:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:21:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:21:50 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : 'ps7_init' command is executed.
14:21:52 INFO  : 'ps7_post_config' command is executed.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:52 INFO  : Memory regions updated for context APU
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : 'con' command is executed.
14:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:21:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:22:48 INFO  : Disconnected from the channel tcfchan#145.
14:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:22:49 INFO  : 'jtag frequency' command is executed.
14:22:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : System reset is completed.
14:22:52 INFO  : 'after 3000' command is executed.
14:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:22:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:22:54 INFO  : Context for 'APU' is selected.
14:22:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:55 INFO  : Context for 'APU' is selected.
14:22:56 INFO  : 'ps7_init' command is executed.
14:22:56 INFO  : 'ps7_post_config' command is executed.
14:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:56 INFO  : Memory regions updated for context APU
14:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:56 INFO  : 'con' command is executed.
14:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:22:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:24:12 INFO  : Disconnected from the channel tcfchan#146.
14:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:24:14 INFO  : 'jtag frequency' command is executed.
14:24:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:14 INFO  : Context for 'APU' is selected.
14:24:14 INFO  : System reset is completed.
14:24:17 INFO  : 'after 3000' command is executed.
14:24:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:24:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:24:18 INFO  : Context for 'APU' is selected.
14:24:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:20 INFO  : Context for 'APU' is selected.
14:24:20 INFO  : 'ps7_init' command is executed.
14:24:20 INFO  : 'ps7_post_config' command is executed.
14:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:20 INFO  : Memory regions updated for context APU
14:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:20 INFO  : 'con' command is executed.
14:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:24:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:24:46 INFO  : Disconnected from the channel tcfchan#147.
14:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:24:48 INFO  : 'jtag frequency' command is executed.
14:24:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:48 INFO  : Context for 'APU' is selected.
14:24:48 INFO  : System reset is completed.
14:24:51 INFO  : 'after 3000' command is executed.
14:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:24:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:24:52 INFO  : Context for 'APU' is selected.
14:24:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:54 INFO  : Context for 'APU' is selected.
14:24:54 INFO  : 'ps7_init' command is executed.
14:24:54 INFO  : 'ps7_post_config' command is executed.
14:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:54 INFO  : Memory regions updated for context APU
14:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:54 INFO  : 'con' command is executed.
14:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:24:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:25:54 INFO  : Disconnected from the channel tcfchan#148.
14:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:25:55 INFO  : 'jtag frequency' command is executed.
14:25:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:56 INFO  : Context for 'APU' is selected.
14:25:56 INFO  : System reset is completed.
14:25:59 INFO  : 'after 3000' command is executed.
14:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:26:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:26:00 INFO  : Context for 'APU' is selected.
14:26:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:01 INFO  : Context for 'APU' is selected.
14:26:02 INFO  : 'ps7_init' command is executed.
14:26:02 INFO  : 'ps7_post_config' command is executed.
14:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:02 INFO  : Memory regions updated for context APU
14:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:02 INFO  : 'con' command is executed.
14:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:26:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:27:49 INFO  : Disconnected from the channel tcfchan#149.
14:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:27:50 INFO  : 'jtag frequency' command is executed.
14:27:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:50 INFO  : Context for 'APU' is selected.
14:27:51 INFO  : System reset is completed.
14:27:54 INFO  : 'after 3000' command is executed.
14:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:27:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:27:55 INFO  : Context for 'APU' is selected.
14:27:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:56 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : 'ps7_init' command is executed.
14:27:57 INFO  : 'ps7_post_config' command is executed.
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:57 INFO  : Memory regions updated for context APU
14:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:57 INFO  : 'con' command is executed.
14:27:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:27:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:28:28 INFO  : Disconnected from the channel tcfchan#150.
14:28:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:28:30 INFO  : 'jtag frequency' command is executed.
14:28:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:30 INFO  : Context for 'APU' is selected.
14:28:30 INFO  : System reset is completed.
14:28:33 INFO  : 'after 3000' command is executed.
14:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:28:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:28:34 INFO  : Context for 'APU' is selected.
14:28:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:36 INFO  : Context for 'APU' is selected.
14:28:36 INFO  : 'ps7_init' command is executed.
14:28:36 INFO  : 'ps7_post_config' command is executed.
14:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:36 INFO  : Memory regions updated for context APU
14:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:37 INFO  : 'con' command is executed.
14:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:28:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:30:59 INFO  : Disconnected from the channel tcfchan#151.
14:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:31:00 INFO  : 'jtag frequency' command is executed.
14:31:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:00 INFO  : Context for 'APU' is selected.
14:31:01 INFO  : System reset is completed.
14:31:04 INFO  : 'after 3000' command is executed.
14:31:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:31:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:31:05 INFO  : Context for 'APU' is selected.
14:31:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:06 INFO  : Context for 'APU' is selected.
14:31:07 INFO  : 'ps7_init' command is executed.
14:31:07 INFO  : 'ps7_post_config' command is executed.
14:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:07 INFO  : Memory regions updated for context APU
14:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:07 INFO  : 'con' command is executed.
14:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:31:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:34:23 INFO  : Disconnected from the channel tcfchan#152.
14:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:34:24 INFO  : 'jtag frequency' command is executed.
14:34:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:24 INFO  : Context for 'APU' is selected.
14:34:24 INFO  : System reset is completed.
14:34:27 INFO  : 'after 3000' command is executed.
14:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:34:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:34:28 INFO  : Context for 'APU' is selected.
14:34:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:30 INFO  : Context for 'APU' is selected.
14:34:30 INFO  : 'ps7_init' command is executed.
14:34:30 INFO  : 'ps7_post_config' command is executed.
14:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:30 INFO  : Memory regions updated for context APU
14:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:30 INFO  : 'con' command is executed.
14:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:34:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:36:03 INFO  : Disconnected from the channel tcfchan#153.
14:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:36:04 INFO  : 'jtag frequency' command is executed.
14:36:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:04 INFO  : Context for 'APU' is selected.
14:36:04 INFO  : System reset is completed.
14:36:07 INFO  : 'after 3000' command is executed.
14:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:36:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:36:08 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:10 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : 'ps7_init' command is executed.
14:36:10 INFO  : 'ps7_post_config' command is executed.
14:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:11 INFO  : Memory regions updated for context APU
14:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : 'con' command is executed.
14:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:36:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:38:01 INFO  : Disconnected from the channel tcfchan#154.
14:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:38:02 INFO  : 'jtag frequency' command is executed.
14:38:02 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:02 INFO  : Context for 'APU' is selected.
14:38:02 INFO  : System reset is completed.
14:38:05 INFO  : 'after 3000' command is executed.
14:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:38:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:38:06 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:08 INFO  : Context for 'APU' is selected.
14:38:08 INFO  : 'ps7_init' command is executed.
14:38:08 INFO  : 'ps7_post_config' command is executed.
14:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:08 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:08 INFO  : Memory regions updated for context APU
14:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:08 INFO  : 'con' command is executed.
14:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:38:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:42:48 INFO  : Disconnected from the channel tcfchan#155.
14:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:42:49 INFO  : 'jtag frequency' command is executed.
14:42:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:49 INFO  : Context for 'APU' is selected.
14:42:50 INFO  : System reset is completed.
14:42:53 INFO  : 'after 3000' command is executed.
14:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:42:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:42:54 INFO  : Context for 'APU' is selected.
14:42:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:55 INFO  : Context for 'APU' is selected.
14:42:56 INFO  : 'ps7_init' command is executed.
14:42:56 INFO  : 'ps7_post_config' command is executed.
14:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:56 INFO  : Memory regions updated for context APU
14:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:56 INFO  : 'con' command is executed.
14:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:42:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:56:14 INFO  : Disconnected from the channel tcfchan#156.
14:56:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:56:16 INFO  : 'jtag frequency' command is executed.
14:56:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:16 INFO  : Context for 'APU' is selected.
14:56:16 INFO  : System reset is completed.
14:56:19 INFO  : 'after 3000' command is executed.
14:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:56:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:56:20 INFO  : Context for 'APU' is selected.
14:56:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:22 INFO  : Context for 'APU' is selected.
14:56:22 INFO  : 'ps7_init' command is executed.
14:56:22 INFO  : 'ps7_post_config' command is executed.
14:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:22 INFO  : Memory regions updated for context APU
14:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:22 INFO  : 'con' command is executed.
14:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:56:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:58:02 INFO  : Disconnected from the channel tcfchan#157.
14:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:58:03 INFO  : 'jtag frequency' command is executed.
14:58:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:03 INFO  : Context for 'APU' is selected.
14:58:03 INFO  : System reset is completed.
14:58:06 INFO  : 'after 3000' command is executed.
14:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:58:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:58:08 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:09 INFO  : Context for 'APU' is selected.
14:58:10 INFO  : 'ps7_init' command is executed.
14:58:10 INFO  : 'ps7_post_config' command is executed.
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:10 INFO  : Memory regions updated for context APU
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : 'con' command is executed.
14:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:58:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:59:38 INFO  : Disconnected from the channel tcfchan#158.
14:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:59:39 INFO  : 'jtag frequency' command is executed.
14:59:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:39 INFO  : Context for 'APU' is selected.
14:59:40 INFO  : System reset is completed.
14:59:43 INFO  : 'after 3000' command is executed.
14:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:59:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:59:44 INFO  : Context for 'APU' is selected.
14:59:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:59:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:46 INFO  : Context for 'APU' is selected.
14:59:46 INFO  : 'ps7_init' command is executed.
14:59:46 INFO  : 'ps7_post_config' command is executed.
14:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:46 INFO  : Memory regions updated for context APU
14:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:46 INFO  : 'con' command is executed.
14:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:59:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:02:37 INFO  : Disconnected from the channel tcfchan#159.
15:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:02:38 INFO  : 'jtag frequency' command is executed.
15:02:38 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:38 INFO  : Context for 'APU' is selected.
15:02:38 INFO  : System reset is completed.
15:02:41 INFO  : 'after 3000' command is executed.
15:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:02:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:02:42 INFO  : Context for 'APU' is selected.
15:02:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:44 INFO  : Context for 'APU' is selected.
15:02:44 INFO  : 'ps7_init' command is executed.
15:02:44 INFO  : 'ps7_post_config' command is executed.
15:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:45 INFO  : Memory regions updated for context APU
15:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:45 INFO  : 'con' command is executed.
15:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:02:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:04:08 INFO  : Disconnected from the channel tcfchan#160.
15:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:04:10 INFO  : 'jtag frequency' command is executed.
15:04:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:10 INFO  : Context for 'APU' is selected.
15:04:10 INFO  : System reset is completed.
15:04:13 INFO  : 'after 3000' command is executed.
15:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:04:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:04:14 INFO  : Context for 'APU' is selected.
15:04:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:15 INFO  : Context for 'APU' is selected.
15:04:16 INFO  : 'ps7_init' command is executed.
15:04:16 INFO  : 'ps7_post_config' command is executed.
15:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:16 INFO  : Memory regions updated for context APU
15:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:16 INFO  : 'con' command is executed.
15:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:04:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:04:53 INFO  : Disconnected from the channel tcfchan#161.
15:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:04:54 INFO  : 'jtag frequency' command is executed.
15:04:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:54 INFO  : Context for 'APU' is selected.
15:04:54 INFO  : System reset is completed.
15:04:57 INFO  : 'after 3000' command is executed.
15:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:04:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:04:59 INFO  : Context for 'APU' is selected.
15:05:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:00 INFO  : Context for 'APU' is selected.
15:05:01 INFO  : 'ps7_init' command is executed.
15:05:01 INFO  : 'ps7_post_config' command is executed.
15:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:01 INFO  : Memory regions updated for context APU
15:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:01 INFO  : 'con' command is executed.
15:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:05:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:07:17 INFO  : Disconnected from the channel tcfchan#162.
15:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:07:18 INFO  : 'jtag frequency' command is executed.
15:07:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:18 INFO  : Context for 'APU' is selected.
15:07:18 INFO  : System reset is completed.
15:07:21 INFO  : 'after 3000' command is executed.
15:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:07:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:07:23 INFO  : Context for 'APU' is selected.
15:07:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:24 INFO  : Context for 'APU' is selected.
15:07:25 INFO  : 'ps7_init' command is executed.
15:07:25 INFO  : 'ps7_post_config' command is executed.
15:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:25 INFO  : Memory regions updated for context APU
15:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:25 INFO  : 'con' command is executed.
15:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:07:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:09:16 INFO  : Disconnected from the channel tcfchan#163.
15:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:09:18 INFO  : 'jtag frequency' command is executed.
15:09:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:18 INFO  : Context for 'APU' is selected.
15:09:18 INFO  : System reset is completed.
15:09:21 INFO  : 'after 3000' command is executed.
15:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:09:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:09:22 INFO  : Context for 'APU' is selected.
15:09:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:24 INFO  : Context for 'APU' is selected.
15:09:24 INFO  : 'ps7_init' command is executed.
15:09:24 INFO  : 'ps7_post_config' command is executed.
15:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:24 INFO  : Memory regions updated for context APU
15:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:24 INFO  : 'con' command is executed.
15:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:09:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:10:11 INFO  : Disconnected from the channel tcfchan#164.
15:10:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:10:12 INFO  : 'jtag frequency' command is executed.
15:10:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:12 INFO  : Context for 'APU' is selected.
15:10:13 INFO  : System reset is completed.
15:10:16 INFO  : 'after 3000' command is executed.
15:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:10:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:10:17 INFO  : Context for 'APU' is selected.
15:10:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:18 INFO  : Context for 'APU' is selected.
15:10:19 INFO  : 'ps7_init' command is executed.
15:10:19 INFO  : 'ps7_post_config' command is executed.
15:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:19 INFO  : Memory regions updated for context APU
15:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:19 INFO  : 'con' command is executed.
15:10:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:10:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:11:33 INFO  : Disconnected from the channel tcfchan#165.
15:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:11:34 INFO  : 'jtag frequency' command is executed.
15:11:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:34 INFO  : Context for 'APU' is selected.
15:11:34 INFO  : System reset is completed.
15:11:37 INFO  : 'after 3000' command is executed.
15:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:11:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:11:38 INFO  : Context for 'APU' is selected.
15:11:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:40 INFO  : Context for 'APU' is selected.
15:11:40 INFO  : 'ps7_init' command is executed.
15:11:40 INFO  : 'ps7_post_config' command is executed.
15:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:41 INFO  : Memory regions updated for context APU
15:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:41 INFO  : 'con' command is executed.
15:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:11:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:12:30 INFO  : Disconnected from the channel tcfchan#166.
15:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:12:31 INFO  : 'jtag frequency' command is executed.
15:12:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:31 INFO  : Context for 'APU' is selected.
15:12:31 INFO  : System reset is completed.
15:12:34 INFO  : 'after 3000' command is executed.
15:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:12:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:12:36 INFO  : Context for 'APU' is selected.
15:12:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:37 INFO  : Context for 'APU' is selected.
15:12:38 INFO  : 'ps7_init' command is executed.
15:12:38 INFO  : 'ps7_post_config' command is executed.
15:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:38 INFO  : Memory regions updated for context APU
15:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:38 INFO  : 'con' command is executed.
15:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:12:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:14:40 INFO  : Disconnected from the channel tcfchan#167.
15:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:14:41 INFO  : 'jtag frequency' command is executed.
15:14:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:41 INFO  : Context for 'APU' is selected.
15:14:41 INFO  : System reset is completed.
15:14:44 INFO  : 'after 3000' command is executed.
15:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:14:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:14:45 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:47 INFO  : Context for 'APU' is selected.
15:14:47 INFO  : 'ps7_init' command is executed.
15:14:47 INFO  : 'ps7_post_config' command is executed.
15:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:47 INFO  : Memory regions updated for context APU
15:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:47 INFO  : 'con' command is executed.
15:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:14:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:15:34 INFO  : Disconnected from the channel tcfchan#168.
15:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:15:35 INFO  : 'jtag frequency' command is executed.
15:15:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:35 INFO  : Context for 'APU' is selected.
15:15:35 INFO  : System reset is completed.
15:15:38 INFO  : 'after 3000' command is executed.
15:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:15:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:15:40 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:15:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:41 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : 'ps7_init' command is executed.
15:15:41 INFO  : 'ps7_post_config' command is executed.
15:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:42 INFO  : Memory regions updated for context APU
15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : 'con' command is executed.
15:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:15:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:16:24 INFO  : Disconnected from the channel tcfchan#169.
15:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:16:25 INFO  : 'jtag frequency' command is executed.
15:16:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:25 INFO  : Context for 'APU' is selected.
15:16:25 INFO  : System reset is completed.
15:16:28 INFO  : 'after 3000' command is executed.
15:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:16:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:16:29 INFO  : Context for 'APU' is selected.
15:16:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:31 INFO  : Context for 'APU' is selected.
15:16:31 INFO  : 'ps7_init' command is executed.
15:16:31 INFO  : 'ps7_post_config' command is executed.
15:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:32 INFO  : Memory regions updated for context APU
15:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:32 INFO  : 'con' command is executed.
15:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:16:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:16:55 INFO  : Disconnected from the channel tcfchan#170.
15:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:16:56 INFO  : 'jtag frequency' command is executed.
15:16:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:56 INFO  : Context for 'APU' is selected.
15:16:56 INFO  : System reset is completed.
15:16:59 INFO  : 'after 3000' command is executed.
15:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:17:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:17:01 INFO  : Context for 'APU' is selected.
15:17:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:02 INFO  : Context for 'APU' is selected.
15:17:03 INFO  : 'ps7_init' command is executed.
15:17:03 INFO  : 'ps7_post_config' command is executed.
15:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:03 INFO  : Memory regions updated for context APU
15:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:03 INFO  : 'con' command is executed.
15:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:17:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:19:41 INFO  : Disconnected from the channel tcfchan#171.
15:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:19:42 INFO  : 'jtag frequency' command is executed.
15:19:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:42 INFO  : Context for 'APU' is selected.
15:19:42 INFO  : System reset is completed.
15:19:45 INFO  : 'after 3000' command is executed.
15:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:19:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:19:47 INFO  : Context for 'APU' is selected.
15:19:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:48 INFO  : Context for 'APU' is selected.
15:19:49 INFO  : 'ps7_init' command is executed.
15:19:49 INFO  : 'ps7_post_config' command is executed.
15:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:49 INFO  : Memory regions updated for context APU
15:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:49 INFO  : 'con' command is executed.
15:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:19:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:20:47 INFO  : Disconnected from the channel tcfchan#172.
15:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:20:48 INFO  : 'jtag frequency' command is executed.
15:20:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:48 INFO  : Context for 'APU' is selected.
15:20:48 INFO  : System reset is completed.
15:20:51 INFO  : 'after 3000' command is executed.
15:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:20:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:20:52 INFO  : Context for 'APU' is selected.
15:20:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:54 INFO  : Context for 'APU' is selected.
15:20:54 INFO  : 'ps7_init' command is executed.
15:20:54 INFO  : 'ps7_post_config' command is executed.
15:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:54 INFO  : Memory regions updated for context APU
15:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:55 INFO  : 'con' command is executed.
15:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:20:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:21:45 INFO  : Disconnected from the channel tcfchan#173.
15:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:21:46 INFO  : 'jtag frequency' command is executed.
15:21:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:46 INFO  : Context for 'APU' is selected.
15:21:46 INFO  : System reset is completed.
15:21:49 INFO  : 'after 3000' command is executed.
15:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:21:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:21:50 INFO  : Context for 'APU' is selected.
15:21:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:52 INFO  : Context for 'APU' is selected.
15:21:52 INFO  : 'ps7_init' command is executed.
15:21:52 INFO  : 'ps7_post_config' command is executed.
15:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:52 INFO  : Memory regions updated for context APU
15:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:52 INFO  : 'con' command is executed.
15:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:21:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:22:37 INFO  : Disconnected from the channel tcfchan#174.
15:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:22:38 INFO  : 'jtag frequency' command is executed.
15:22:38 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:38 INFO  : Context for 'APU' is selected.
15:22:39 INFO  : System reset is completed.
15:22:42 INFO  : 'after 3000' command is executed.
15:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:22:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:22:43 INFO  : Context for 'APU' is selected.
15:22:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:44 INFO  : Context for 'APU' is selected.
15:22:45 INFO  : 'ps7_init' command is executed.
15:22:45 INFO  : 'ps7_post_config' command is executed.
15:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:45 INFO  : Memory regions updated for context APU
15:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:45 INFO  : 'con' command is executed.
15:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:22:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:23:16 INFO  : Disconnected from the channel tcfchan#175.
15:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:23:17 INFO  : 'jtag frequency' command is executed.
15:23:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:17 INFO  : Context for 'APU' is selected.
15:23:18 INFO  : System reset is completed.
15:23:21 INFO  : 'after 3000' command is executed.
15:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:23:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:23:22 INFO  : Context for 'APU' is selected.
15:23:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:24 INFO  : Context for 'APU' is selected.
15:23:24 INFO  : 'ps7_init' command is executed.
15:23:24 INFO  : 'ps7_post_config' command is executed.
15:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:24 INFO  : Memory regions updated for context APU
15:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:24 INFO  : 'con' command is executed.
15:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:23:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:24:08 INFO  : Disconnected from the channel tcfchan#176.
15:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:24:09 INFO  : 'jtag frequency' command is executed.
15:24:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:09 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : System reset is completed.
15:24:12 INFO  : 'after 3000' command is executed.
15:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:24:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:24:13 INFO  : Context for 'APU' is selected.
15:24:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:15 INFO  : Context for 'APU' is selected.
15:24:15 INFO  : 'ps7_init' command is executed.
15:24:15 INFO  : 'ps7_post_config' command is executed.
15:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:15 INFO  : Memory regions updated for context APU
15:24:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:15 INFO  : 'con' command is executed.
15:24:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:24:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:25:49 INFO  : Disconnected from the channel tcfchan#177.
15:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:25:50 INFO  : 'jtag frequency' command is executed.
15:25:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:50 INFO  : Context for 'APU' is selected.
15:25:50 INFO  : System reset is completed.
15:25:53 INFO  : 'after 3000' command is executed.
15:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:25:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:25:55 INFO  : Context for 'APU' is selected.
15:25:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:56 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : 'ps7_init' command is executed.
15:25:57 INFO  : 'ps7_post_config' command is executed.
15:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:57 INFO  : Memory regions updated for context APU
15:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : 'con' command is executed.
15:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:25:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:26:48 INFO  : Disconnected from the channel tcfchan#178.
15:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:26:49 INFO  : 'jtag frequency' command is executed.
15:26:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:49 INFO  : Context for 'APU' is selected.
15:26:49 INFO  : System reset is completed.
15:26:52 INFO  : 'after 3000' command is executed.
15:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:26:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:26:54 INFO  : Context for 'APU' is selected.
15:26:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:55 INFO  : Context for 'APU' is selected.
15:26:55 INFO  : 'ps7_init' command is executed.
15:26:55 INFO  : 'ps7_post_config' command is executed.
15:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:56 INFO  : Memory regions updated for context APU
15:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:56 INFO  : 'con' command is executed.
15:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:26:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:27:24 INFO  : Disconnected from the channel tcfchan#179.
15:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:27:25 INFO  : 'jtag frequency' command is executed.
15:27:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:25 INFO  : Context for 'APU' is selected.
15:27:25 INFO  : System reset is completed.
15:27:28 INFO  : 'after 3000' command is executed.
15:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:27:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:27:29 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:31 INFO  : Context for 'APU' is selected.
15:27:31 INFO  : 'ps7_init' command is executed.
15:27:31 INFO  : 'ps7_post_config' command is executed.
15:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:31 INFO  : Memory regions updated for context APU
15:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:32 INFO  : 'con' command is executed.
15:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:27:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:25:47 INFO  : Disconnected from the channel tcfchan#180.
16:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:25:48 INFO  : 'jtag frequency' command is executed.
16:25:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:48 INFO  : Context for 'APU' is selected.
16:25:48 INFO  : System reset is completed.
16:25:51 INFO  : 'after 3000' command is executed.
16:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:25:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:25:53 INFO  : Context for 'APU' is selected.
16:25:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:54 INFO  : Context for 'APU' is selected.
16:25:54 INFO  : 'ps7_init' command is executed.
16:25:54 INFO  : 'ps7_post_config' command is executed.
16:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:55 INFO  : Memory regions updated for context APU
16:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:55 INFO  : 'con' command is executed.
16:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:25:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:28:03 INFO  : Disconnected from the channel tcfchan#181.
16:28:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:28:05 INFO  : 'jtag frequency' command is executed.
16:28:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:05 INFO  : Context for 'APU' is selected.
16:28:05 INFO  : System reset is completed.
16:28:08 INFO  : 'after 3000' command is executed.
16:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:28:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:28:09 INFO  : Context for 'APU' is selected.
16:28:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:28:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:10 INFO  : Context for 'APU' is selected.
16:28:11 INFO  : 'ps7_init' command is executed.
16:28:11 INFO  : 'ps7_post_config' command is executed.
16:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:11 INFO  : Memory regions updated for context APU
16:28:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:11 INFO  : 'con' command is executed.
16:28:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:28:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:29:10 INFO  : Disconnected from the channel tcfchan#182.
16:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:29:11 INFO  : 'jtag frequency' command is executed.
16:29:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:11 INFO  : Context for 'APU' is selected.
16:29:11 INFO  : System reset is completed.
16:29:14 INFO  : 'after 3000' command is executed.
16:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:29:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:29:16 INFO  : Context for 'APU' is selected.
16:29:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:29:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:17 INFO  : Context for 'APU' is selected.
16:29:18 INFO  : 'ps7_init' command is executed.
16:29:18 INFO  : 'ps7_post_config' command is executed.
16:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:18 INFO  : Memory regions updated for context APU
16:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:18 INFO  : 'con' command is executed.
16:29:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:29:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:30:47 INFO  : Disconnected from the channel tcfchan#183.
16:30:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:30:48 INFO  : 'jtag frequency' command is executed.
16:30:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:48 INFO  : Context for 'APU' is selected.
16:30:49 INFO  : System reset is completed.
16:30:52 INFO  : 'after 3000' command is executed.
16:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:30:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:30:53 INFO  : Context for 'APU' is selected.
16:30:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:30:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:54 INFO  : Context for 'APU' is selected.
16:30:55 INFO  : 'ps7_init' command is executed.
16:30:55 INFO  : 'ps7_post_config' command is executed.
16:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:55 INFO  : Memory regions updated for context APU
16:30:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:55 INFO  : 'con' command is executed.
16:30:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:30:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:32:53 INFO  : Disconnected from the channel tcfchan#184.
16:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:32:54 INFO  : 'jtag frequency' command is executed.
16:32:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : System reset is completed.
16:32:57 INFO  : 'after 3000' command is executed.
16:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:32:59 INFO  : Context for 'APU' is selected.
16:33:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:33:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:00 INFO  : Context for 'APU' is selected.
16:33:00 INFO  : 'ps7_init' command is executed.
16:33:00 INFO  : 'ps7_post_config' command is executed.
16:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:01 INFO  : Memory regions updated for context APU
16:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:01 INFO  : 'con' command is executed.
16:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:33:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:34:14 INFO  : Disconnected from the channel tcfchan#185.
16:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:34:15 INFO  : 'jtag frequency' command is executed.
16:34:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:15 INFO  : Context for 'APU' is selected.
16:34:16 INFO  : System reset is completed.
16:34:19 INFO  : 'after 3000' command is executed.
16:34:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:34:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:34:20 INFO  : Context for 'APU' is selected.
16:34:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:22 INFO  : 'ps7_init' command is executed.
16:34:22 INFO  : 'ps7_post_config' command is executed.
16:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:22 INFO  : Memory regions updated for context APU
16:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:22 INFO  : 'con' command is executed.
16:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:34:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:35:18 INFO  : Disconnected from the channel tcfchan#186.
16:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:35:19 INFO  : 'jtag frequency' command is executed.
16:35:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:19 INFO  : Context for 'APU' is selected.
16:35:19 INFO  : System reset is completed.
16:35:22 INFO  : 'after 3000' command is executed.
16:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:35:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:35:23 INFO  : Context for 'APU' is selected.
16:35:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:25 INFO  : Context for 'APU' is selected.
16:35:25 INFO  : 'ps7_init' command is executed.
16:35:25 INFO  : 'ps7_post_config' command is executed.
16:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:26 INFO  : Memory regions updated for context APU
16:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:26 INFO  : 'con' command is executed.
16:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:35:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:37:50 INFO  : Disconnected from the channel tcfchan#187.
16:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:37:51 INFO  : 'jtag frequency' command is executed.
16:37:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:51 INFO  : Context for 'APU' is selected.
16:37:51 INFO  : System reset is completed.
16:37:54 INFO  : 'after 3000' command is executed.
16:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:37:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:37:55 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:57 INFO  : Context for 'APU' is selected.
16:37:57 INFO  : 'ps7_init' command is executed.
16:37:57 INFO  : 'ps7_post_config' command is executed.
16:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:57 INFO  : Memory regions updated for context APU
16:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:57 INFO  : 'con' command is executed.
16:37:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:37:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:39:07 INFO  : Disconnected from the channel tcfchan#188.
16:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:39:08 INFO  : 'jtag frequency' command is executed.
16:39:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:08 INFO  : Context for 'APU' is selected.
16:39:08 INFO  : System reset is completed.
16:39:11 INFO  : 'after 3000' command is executed.
16:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:39:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:39:13 INFO  : Context for 'APU' is selected.
16:39:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:14 INFO  : Context for 'APU' is selected.
16:39:14 INFO  : 'ps7_init' command is executed.
16:39:14 INFO  : 'ps7_post_config' command is executed.
16:39:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:15 INFO  : Memory regions updated for context APU
16:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:15 INFO  : 'con' command is executed.
16:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:39:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:40:12 INFO  : Disconnected from the channel tcfchan#189.
16:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:40:13 INFO  : 'jtag frequency' command is executed.
16:40:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:13 INFO  : Context for 'APU' is selected.
16:40:13 INFO  : System reset is completed.
16:40:16 INFO  : 'after 3000' command is executed.
16:40:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:40:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:40:18 INFO  : Context for 'APU' is selected.
16:40:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:19 INFO  : Context for 'APU' is selected.
16:40:19 INFO  : 'ps7_init' command is executed.
16:40:19 INFO  : 'ps7_post_config' command is executed.
16:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:20 INFO  : Memory regions updated for context APU
16:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:20 INFO  : 'con' command is executed.
16:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:40:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:44:29 INFO  : Disconnected from the channel tcfchan#190.
16:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:44:30 INFO  : 'jtag frequency' command is executed.
16:44:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:30 INFO  : Context for 'APU' is selected.
16:44:30 INFO  : System reset is completed.
16:44:33 INFO  : 'after 3000' command is executed.
16:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:44:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:44:35 INFO  : Context for 'APU' is selected.
16:44:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:36 INFO  : Context for 'APU' is selected.
16:44:36 INFO  : 'ps7_init' command is executed.
16:44:36 INFO  : 'ps7_post_config' command is executed.
16:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:37 INFO  : Memory regions updated for context APU
16:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:37 INFO  : 'con' command is executed.
16:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:44:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:46:00 INFO  : Disconnected from the channel tcfchan#191.
15:59:27 INFO  : Registering command handlers for SDK TCF services
15:59:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:59:30 INFO  : XSCT server has started successfully.
15:59:30 INFO  : Successfully done setting XSCT server connection channel  
15:59:30 INFO  : Successfully done setting SDK workspace  
15:59:30 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:59:30 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:59:48 INFO  : 'jtag frequency' command is executed.
15:59:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:48 INFO  : Context for 'APU' is selected.
15:59:48 INFO  : System reset is completed.
15:59:51 INFO  : 'after 3000' command is executed.
15:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:59:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:59:53 INFO  : Context for 'APU' is selected.
15:59:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:53 INFO  : Context for 'APU' is selected.
15:59:53 INFO  : 'ps7_init' command is executed.
15:59:53 INFO  : 'ps7_post_config' command is executed.
15:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:54 INFO  : Memory regions updated for context APU
15:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:54 INFO  : 'con' command is executed.
15:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:59:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:11:24 INFO  : Disconnected from the channel tcfchan#1.
09:05:17 INFO  : Registering command handlers for SDK TCF services
09:05:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
09:05:20 INFO  : XSCT server has started successfully.
09:05:20 INFO  : Successfully done setting XSCT server connection channel  
09:05:20 INFO  : Successfully done setting SDK workspace  
09:05:20 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
09:05:20 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
09:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:06:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:06:28 INFO  : 'jtag frequency' command is executed.
09:06:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:06:28 INFO  : Context for 'APU' is selected.
09:06:28 INFO  : System reset is completed.
09:06:31 INFO  : 'after 3000' command is executed.
09:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:06:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:06:32 INFO  : Context for 'APU' is selected.
09:06:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:06:32 INFO  : Context for 'APU' is selected.
09:06:33 INFO  : 'ps7_init' command is executed.
09:06:33 INFO  : 'ps7_post_config' command is executed.
09:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:06:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:06:33 INFO  : Memory regions updated for context APU
09:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:06:33 INFO  : 'con' command is executed.
09:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:06:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:06:58 INFO  : Disconnected from the channel tcfchan#1.
09:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:06:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:06:59 INFO  : 'jtag frequency' command is executed.
09:06:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:06:59 INFO  : Context for 'APU' is selected.
09:06:59 INFO  : System reset is completed.
09:07:02 INFO  : 'after 3000' command is executed.
09:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:07:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:07:03 INFO  : Context for 'APU' is selected.
09:07:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:05 INFO  : Context for 'APU' is selected.
09:07:05 INFO  : 'ps7_init' command is executed.
09:07:05 INFO  : 'ps7_post_config' command is executed.
09:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:05 INFO  : Memory regions updated for context APU
09:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:06 INFO  : 'con' command is executed.
09:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:07:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:07:39 INFO  : Disconnected from the channel tcfchan#2.
09:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:07:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:07:40 INFO  : 'jtag frequency' command is executed.
09:07:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:07:40 INFO  : Context for 'APU' is selected.
09:07:40 INFO  : System reset is completed.
09:07:43 INFO  : 'after 3000' command is executed.
09:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:07:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:07:44 INFO  : Context for 'APU' is selected.
09:07:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:07:46 INFO  : Context for 'APU' is selected.
09:07:46 INFO  : 'ps7_init' command is executed.
09:07:46 INFO  : 'ps7_post_config' command is executed.
09:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:07:47 INFO  : Memory regions updated for context APU
09:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:07:47 INFO  : 'con' command is executed.
09:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:07:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:11:17 INFO  : Disconnected from the channel tcfchan#3.
09:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:11:18 INFO  : 'jtag frequency' command is executed.
09:11:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:18 INFO  : Context for 'APU' is selected.
09:11:18 INFO  : System reset is completed.
09:11:21 INFO  : 'after 3000' command is executed.
09:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:11:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:11:23 INFO  : Context for 'APU' is selected.
09:11:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:24 INFO  : Context for 'APU' is selected.
09:11:24 INFO  : 'ps7_init' command is executed.
09:11:24 INFO  : 'ps7_post_config' command is executed.
09:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:25 INFO  : Memory regions updated for context APU
09:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:25 INFO  : 'con' command is executed.
09:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:11:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:12:47 INFO  : Disconnected from the channel tcfchan#4.
09:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:12:48 INFO  : 'jtag frequency' command is executed.
09:12:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:48 INFO  : Context for 'APU' is selected.
09:12:48 INFO  : System reset is completed.
09:12:51 INFO  : 'after 3000' command is executed.
09:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:12:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:12:53 INFO  : Context for 'APU' is selected.
09:12:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:12:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:54 INFO  : Context for 'APU' is selected.
09:12:54 INFO  : 'ps7_init' command is executed.
09:12:54 INFO  : 'ps7_post_config' command is executed.
09:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:55 INFO  : Memory regions updated for context APU
09:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:55 INFO  : 'con' command is executed.
09:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:12:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:21:03 INFO  : Disconnected from the channel tcfchan#5.
09:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:21:04 INFO  : 'jtag frequency' command is executed.
09:21:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:21:04 INFO  : Context for 'APU' is selected.
09:21:04 INFO  : System reset is completed.
09:21:07 INFO  : 'after 3000' command is executed.
09:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:21:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:21:08 INFO  : Context for 'APU' is selected.
09:21:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:10 INFO  : Context for 'APU' is selected.
09:21:10 INFO  : 'ps7_init' command is executed.
09:21:10 INFO  : 'ps7_post_config' command is executed.
09:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:10 INFO  : Memory regions updated for context APU
09:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:10 INFO  : 'con' command is executed.
09:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:21:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:21:37 INFO  : Disconnected from the channel tcfchan#6.
09:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:21:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:21:38 INFO  : 'jtag frequency' command is executed.
09:21:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:21:39 INFO  : Context for 'APU' is selected.
09:21:39 INFO  : System reset is completed.
09:21:42 INFO  : 'after 3000' command is executed.
09:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:21:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:21:43 INFO  : Context for 'APU' is selected.
09:21:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:44 INFO  : Context for 'APU' is selected.
09:21:45 INFO  : 'ps7_init' command is executed.
09:21:45 INFO  : 'ps7_post_config' command is executed.
09:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:45 INFO  : Memory regions updated for context APU
09:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:45 INFO  : 'con' command is executed.
09:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:21:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:23:06 INFO  : Disconnected from the channel tcfchan#7.
09:23:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:23:07 INFO  : 'jtag frequency' command is executed.
09:23:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:07 INFO  : Context for 'APU' is selected.
09:23:07 INFO  : System reset is completed.
09:23:10 INFO  : 'after 3000' command is executed.
09:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:23:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:23:12 INFO  : Context for 'APU' is selected.
09:23:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:23:13 INFO  : Context for 'APU' is selected.
09:23:13 INFO  : 'ps7_init' command is executed.
09:23:13 INFO  : 'ps7_post_config' command is executed.
09:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:23:14 INFO  : Memory regions updated for context APU
09:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:14 INFO  : 'con' command is executed.
09:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:23:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:26:39 INFO  : Disconnected from the channel tcfchan#8.
09:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:26:40 INFO  : 'jtag frequency' command is executed.
09:26:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:40 INFO  : Context for 'APU' is selected.
09:26:40 INFO  : System reset is completed.
09:26:43 INFO  : 'after 3000' command is executed.
09:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:26:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:26:44 INFO  : Context for 'APU' is selected.
09:26:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:46 INFO  : Context for 'APU' is selected.
09:26:46 INFO  : 'ps7_init' command is executed.
09:26:46 INFO  : 'ps7_post_config' command is executed.
09:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:47 INFO  : Memory regions updated for context APU
09:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:47 INFO  : 'con' command is executed.
09:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:26:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:28:50 INFO  : Disconnected from the channel tcfchan#9.
09:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:28:51 INFO  : 'jtag frequency' command is executed.
09:28:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:51 INFO  : Context for 'APU' is selected.
09:28:52 INFO  : System reset is completed.
09:28:55 INFO  : 'after 3000' command is executed.
09:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:28:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:28:56 INFO  : Context for 'APU' is selected.
09:28:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:57 INFO  : Context for 'APU' is selected.
09:28:58 INFO  : 'ps7_init' command is executed.
09:28:58 INFO  : 'ps7_post_config' command is executed.
09:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:58 INFO  : Memory regions updated for context APU
09:28:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:58 INFO  : 'con' command is executed.
09:28:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:28:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:29:57 INFO  : Disconnected from the channel tcfchan#10.
09:29:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:29:58 INFO  : 'jtag frequency' command is executed.
09:29:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:29:58 INFO  : Context for 'APU' is selected.
09:29:58 INFO  : System reset is completed.
09:30:01 INFO  : 'after 3000' command is executed.
09:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:30:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:30:03 INFO  : Context for 'APU' is selected.
09:30:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:04 INFO  : Context for 'APU' is selected.
09:30:04 INFO  : 'ps7_init' command is executed.
09:30:04 INFO  : 'ps7_post_config' command is executed.
09:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:05 INFO  : Memory regions updated for context APU
09:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:05 INFO  : 'con' command is executed.
09:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:30:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:31:39 INFO  : Disconnected from the channel tcfchan#11.
09:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:31:40 INFO  : 'jtag frequency' command is executed.
09:31:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:31:40 INFO  : Context for 'APU' is selected.
09:31:40 INFO  : System reset is completed.
09:31:43 INFO  : 'after 3000' command is executed.
09:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:31:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:31:44 INFO  : Context for 'APU' is selected.
09:31:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:46 INFO  : Context for 'APU' is selected.
09:31:46 INFO  : 'ps7_init' command is executed.
09:31:46 INFO  : 'ps7_post_config' command is executed.
09:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:47 INFO  : Memory regions updated for context APU
09:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:47 INFO  : 'con' command is executed.
09:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:31:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:33:24 INFO  : Disconnected from the channel tcfchan#12.
09:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:33:25 INFO  : 'jtag frequency' command is executed.
09:33:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:25 INFO  : Context for 'APU' is selected.
09:33:26 INFO  : System reset is completed.
09:33:29 INFO  : 'after 3000' command is executed.
09:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:33:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:33:30 INFO  : Context for 'APU' is selected.
09:33:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:31 INFO  : Context for 'APU' is selected.
09:33:31 INFO  : 'ps7_init' command is executed.
09:33:31 INFO  : 'ps7_post_config' command is executed.
09:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:32 INFO  : Memory regions updated for context APU
09:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:32 INFO  : 'con' command is executed.
09:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:33:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:35:44 INFO  : Disconnected from the channel tcfchan#13.
09:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:35:45 INFO  : 'jtag frequency' command is executed.
09:35:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:45 INFO  : Context for 'APU' is selected.
09:35:45 INFO  : System reset is completed.
09:35:48 INFO  : 'after 3000' command is executed.
09:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:35:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:35:50 INFO  : Context for 'APU' is selected.
09:35:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:51 INFO  : Context for 'APU' is selected.
09:35:51 INFO  : 'ps7_init' command is executed.
09:35:51 INFO  : 'ps7_post_config' command is executed.
09:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:52 INFO  : Memory regions updated for context APU
09:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:52 INFO  : 'con' command is executed.
09:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:35:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:36:48 INFO  : Disconnected from the channel tcfchan#14.
09:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:36:49 INFO  : 'jtag frequency' command is executed.
09:36:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:49 INFO  : Context for 'APU' is selected.
09:36:50 INFO  : System reset is completed.
09:36:53 INFO  : 'after 3000' command is executed.
09:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:36:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:36:54 INFO  : Context for 'APU' is selected.
09:36:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:55 INFO  : Context for 'APU' is selected.
09:36:56 INFO  : 'ps7_init' command is executed.
09:36:56 INFO  : 'ps7_post_config' command is executed.
09:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:56 INFO  : Memory regions updated for context APU
09:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:56 INFO  : 'con' command is executed.
09:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:36:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:38:16 INFO  : Disconnected from the channel tcfchan#15.
09:38:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:38:18 INFO  : 'jtag frequency' command is executed.
09:38:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:18 INFO  : Context for 'APU' is selected.
09:38:18 INFO  : System reset is completed.
09:38:21 INFO  : 'after 3000' command is executed.
09:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:38:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:38:22 INFO  : Context for 'APU' is selected.
09:38:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:23 INFO  : Context for 'APU' is selected.
09:38:24 INFO  : 'ps7_init' command is executed.
09:38:24 INFO  : 'ps7_post_config' command is executed.
09:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:24 INFO  : Memory regions updated for context APU
09:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:24 INFO  : 'con' command is executed.
09:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:38:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:39:07 INFO  : Disconnected from the channel tcfchan#16.
09:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:39:08 INFO  : 'jtag frequency' command is executed.
09:39:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:08 INFO  : Context for 'APU' is selected.
09:39:09 INFO  : System reset is completed.
09:39:12 INFO  : 'after 3000' command is executed.
09:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:39:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:39:13 INFO  : Context for 'APU' is selected.
09:39:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:14 INFO  : Context for 'APU' is selected.
09:39:15 INFO  : 'ps7_init' command is executed.
09:39:15 INFO  : 'ps7_post_config' command is executed.
09:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:15 INFO  : Memory regions updated for context APU
09:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:15 INFO  : 'con' command is executed.
09:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:39:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:39:34 INFO  : Disconnected from the channel tcfchan#17.
09:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:39:35 INFO  : 'jtag frequency' command is executed.
09:39:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:35 INFO  : Context for 'APU' is selected.
09:39:35 INFO  : System reset is completed.
09:39:38 INFO  : 'after 3000' command is executed.
09:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:39:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:39:40 INFO  : Context for 'APU' is selected.
09:39:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:41 INFO  : Context for 'APU' is selected.
09:39:41 INFO  : 'ps7_init' command is executed.
09:39:41 INFO  : 'ps7_post_config' command is executed.
09:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:42 INFO  : Memory regions updated for context APU
09:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:42 INFO  : 'con' command is executed.
09:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:39:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:44:32 INFO  : Disconnected from the channel tcfchan#18.
09:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:44:33 INFO  : 'jtag frequency' command is executed.
09:44:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:44:33 INFO  : Context for 'APU' is selected.
09:44:33 INFO  : System reset is completed.
09:44:36 INFO  : 'after 3000' command is executed.
09:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:44:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:44:38 INFO  : Context for 'APU' is selected.
09:44:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:39 INFO  : Context for 'APU' is selected.
09:44:40 INFO  : 'ps7_init' command is executed.
09:44:40 INFO  : 'ps7_post_config' command is executed.
09:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:40 INFO  : Memory regions updated for context APU
09:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:40 INFO  : 'con' command is executed.
09:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:44:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:45:33 INFO  : Disconnected from the channel tcfchan#19.
09:45:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:45:34 INFO  : 'jtag frequency' command is executed.
09:45:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:34 INFO  : Context for 'APU' is selected.
09:45:34 INFO  : System reset is completed.
09:45:37 INFO  : 'after 3000' command is executed.
09:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:45:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:45:39 INFO  : Context for 'APU' is selected.
09:45:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:45:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:40 INFO  : Context for 'APU' is selected.
09:45:41 INFO  : 'ps7_init' command is executed.
09:45:41 INFO  : 'ps7_post_config' command is executed.
09:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:41 INFO  : Memory regions updated for context APU
09:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:41 INFO  : 'con' command is executed.
09:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:45:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:46:03 INFO  : Disconnected from the channel tcfchan#20.
09:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:46:04 INFO  : 'jtag frequency' command is executed.
09:46:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:04 INFO  : Context for 'APU' is selected.
09:46:04 INFO  : System reset is completed.
09:46:07 INFO  : 'after 3000' command is executed.
09:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:46:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:46:09 INFO  : Context for 'APU' is selected.
09:46:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:10 INFO  : Context for 'APU' is selected.
09:46:10 INFO  : 'ps7_init' command is executed.
09:46:10 INFO  : 'ps7_post_config' command is executed.
09:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:11 INFO  : Memory regions updated for context APU
09:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:11 INFO  : 'con' command is executed.
09:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:46:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:46:27 INFO  : Disconnected from the channel tcfchan#21.
09:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:46:28 INFO  : 'jtag frequency' command is executed.
09:46:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:28 INFO  : Context for 'APU' is selected.
09:46:28 INFO  : System reset is completed.
09:46:31 INFO  : 'after 3000' command is executed.
09:46:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:46:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:46:33 INFO  : Context for 'APU' is selected.
09:46:34 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:46:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:34 INFO  : Context for 'APU' is selected.
09:46:34 INFO  : 'ps7_init' command is executed.
09:46:35 INFO  : 'ps7_post_config' command is executed.
09:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:35 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:35 INFO  : Memory regions updated for context APU
09:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:35 INFO  : 'con' command is executed.
09:46:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:46:35 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:47:39 INFO  : Disconnected from the channel tcfchan#22.
09:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:47:41 INFO  : 'jtag frequency' command is executed.
09:47:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:41 INFO  : Context for 'APU' is selected.
09:47:41 INFO  : System reset is completed.
09:47:44 INFO  : 'after 3000' command is executed.
09:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:47:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:47:45 INFO  : Context for 'APU' is selected.
09:47:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:46 INFO  : Context for 'APU' is selected.
09:47:47 INFO  : 'ps7_init' command is executed.
09:47:47 INFO  : 'ps7_post_config' command is executed.
09:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:47 INFO  : Memory regions updated for context APU
09:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:47 INFO  : 'con' command is executed.
09:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:47:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:48:25 INFO  : Disconnected from the channel tcfchan#23.
09:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:48:26 INFO  : 'jtag frequency' command is executed.
09:48:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:26 INFO  : Context for 'APU' is selected.
09:48:26 INFO  : System reset is completed.
09:48:29 INFO  : 'after 3000' command is executed.
09:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:48:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:48:31 INFO  : Context for 'APU' is selected.
09:48:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:32 INFO  : Context for 'APU' is selected.
09:48:32 INFO  : 'ps7_init' command is executed.
09:48:32 INFO  : 'ps7_post_config' command is executed.
09:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:33 INFO  : Memory regions updated for context APU
09:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:33 INFO  : 'con' command is executed.
09:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:48:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:49:01 INFO  : Disconnected from the channel tcfchan#24.
09:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:49:03 INFO  : 'jtag frequency' command is executed.
09:49:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:03 INFO  : Context for 'APU' is selected.
09:49:03 INFO  : System reset is completed.
09:49:06 INFO  : 'after 3000' command is executed.
09:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:49:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:49:07 INFO  : Context for 'APU' is selected.
09:49:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:09 INFO  : Context for 'APU' is selected.
09:49:09 INFO  : 'ps7_init' command is executed.
09:49:09 INFO  : 'ps7_post_config' command is executed.
09:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:09 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:09 INFO  : Memory regions updated for context APU
09:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:09 INFO  : 'con' command is executed.
09:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:49:09 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:49:58 INFO  : Disconnected from the channel tcfchan#25.
09:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:49:59 INFO  : 'jtag frequency' command is executed.
09:49:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:49:59 INFO  : Context for 'APU' is selected.
09:49:59 INFO  : System reset is completed.
09:50:02 INFO  : 'after 3000' command is executed.
09:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:50:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:50:03 INFO  : Context for 'APU' is selected.
09:50:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:05 INFO  : Context for 'APU' is selected.
09:50:05 INFO  : 'ps7_init' command is executed.
09:50:05 INFO  : 'ps7_post_config' command is executed.
09:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:05 INFO  : Memory regions updated for context APU
09:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:06 INFO  : 'con' command is executed.
09:50:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:50:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:51:57 INFO  : Disconnected from the channel tcfchan#26.
09:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:51:59 INFO  : 'jtag frequency' command is executed.
09:51:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:59 INFO  : Context for 'APU' is selected.
09:51:59 INFO  : System reset is completed.
09:52:02 INFO  : 'after 3000' command is executed.
09:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:52:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:52:03 INFO  : Context for 'APU' is selected.
09:52:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:04 INFO  : Context for 'APU' is selected.
09:52:05 INFO  : 'ps7_init' command is executed.
09:52:05 INFO  : 'ps7_post_config' command is executed.
09:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:05 INFO  : Memory regions updated for context APU
09:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:05 INFO  : 'con' command is executed.
09:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:52:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:59:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
11:48:46 INFO  : Registering command handlers for SDK TCF services
11:48:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
11:48:50 INFO  : XSCT server has started successfully.
11:48:50 INFO  : Successfully done setting XSCT server connection channel  
11:48:50 INFO  : Successfully done setting SDK workspace  
11:48:50 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
11:48:50 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
11:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:49:06 INFO  : 'jtag frequency' command is executed.
11:49:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:06 INFO  : Context for 'APU' is selected.
11:49:06 INFO  : System reset is completed.
11:49:09 INFO  : 'after 3000' command is executed.
11:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:49:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:49:10 INFO  : Context for 'APU' is selected.
11:49:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:10 INFO  : Context for 'APU' is selected.
11:49:11 INFO  : 'ps7_init' command is executed.
11:49:11 INFO  : 'ps7_post_config' command is executed.
11:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:11 INFO  : Memory regions updated for context APU
11:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:11 INFO  : 'con' command is executed.
11:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:49:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:56:42 INFO  : Disconnected from the channel tcfchan#1.
11:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:56:43 INFO  : 'jtag frequency' command is executed.
11:56:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:43 INFO  : Context for 'APU' is selected.
11:56:43 INFO  : System reset is completed.
11:56:46 INFO  : 'after 3000' command is executed.
11:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:56:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:56:48 INFO  : Context for 'APU' is selected.
11:56:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:49 INFO  : Context for 'APU' is selected.
11:56:49 INFO  : 'ps7_init' command is executed.
11:56:49 INFO  : 'ps7_post_config' command is executed.
11:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:50 INFO  : Memory regions updated for context APU
11:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:50 INFO  : 'con' command is executed.
11:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:56:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:58:28 INFO  : Disconnected from the channel tcfchan#2.
11:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:58:29 INFO  : 'jtag frequency' command is executed.
11:58:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:30 INFO  : Context for 'APU' is selected.
11:58:30 INFO  : System reset is completed.
11:58:33 INFO  : 'after 3000' command is executed.
11:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:58:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:58:34 INFO  : Context for 'APU' is selected.
11:58:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:35 INFO  : Context for 'APU' is selected.
11:58:36 INFO  : 'ps7_init' command is executed.
11:58:36 INFO  : 'ps7_post_config' command is executed.
11:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:36 INFO  : Memory regions updated for context APU
11:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:36 INFO  : 'con' command is executed.
11:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:58:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:59:00 INFO  : Disconnected from the channel tcfchan#3.
11:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:59:01 INFO  : 'jtag frequency' command is executed.
11:59:01 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:01 INFO  : Context for 'APU' is selected.
11:59:01 INFO  : System reset is completed.
11:59:04 INFO  : 'after 3000' command is executed.
11:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:59:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:59:05 INFO  : Context for 'APU' is selected.
11:59:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:07 INFO  : Context for 'APU' is selected.
11:59:07 INFO  : 'ps7_init' command is executed.
11:59:07 INFO  : 'ps7_post_config' command is executed.
11:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:07 INFO  : Memory regions updated for context APU
11:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:07 INFO  : 'con' command is executed.
11:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:59:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:59:31 INFO  : Disconnected from the channel tcfchan#4.
11:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:59:32 INFO  : 'jtag frequency' command is executed.
11:59:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:32 INFO  : Context for 'APU' is selected.
11:59:32 INFO  : System reset is completed.
11:59:35 INFO  : 'after 3000' command is executed.
11:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:59:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:59:36 INFO  : Context for 'APU' is selected.
11:59:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:38 INFO  : Context for 'APU' is selected.
11:59:38 INFO  : 'ps7_init' command is executed.
11:59:38 INFO  : 'ps7_post_config' command is executed.
11:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:38 INFO  : Memory regions updated for context APU
11:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:38 INFO  : 'con' command is executed.
11:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:59:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:59:57 INFO  : Disconnected from the channel tcfchan#5.
11:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:59:58 INFO  : 'jtag frequency' command is executed.
11:59:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:58 INFO  : Context for 'APU' is selected.
11:59:58 INFO  : System reset is completed.
12:00:01 INFO  : 'after 3000' command is executed.
12:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:00:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:00:02 INFO  : Context for 'APU' is selected.
12:00:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:04 INFO  : Context for 'APU' is selected.
12:00:04 INFO  : 'ps7_init' command is executed.
12:00:04 INFO  : 'ps7_post_config' command is executed.
12:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:05 INFO  : Memory regions updated for context APU
12:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:05 INFO  : 'con' command is executed.
12:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:00:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:01:13 INFO  : Disconnected from the channel tcfchan#6.
12:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:01:14 INFO  : 'jtag frequency' command is executed.
12:01:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:14 INFO  : Context for 'APU' is selected.
12:01:15 INFO  : System reset is completed.
12:01:18 INFO  : 'after 3000' command is executed.
12:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:01:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:01:19 INFO  : Context for 'APU' is selected.
12:01:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:01:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:20 INFO  : Context for 'APU' is selected.
12:01:21 INFO  : 'ps7_init' command is executed.
12:01:21 INFO  : 'ps7_post_config' command is executed.
12:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:21 INFO  : Memory regions updated for context APU
12:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:21 INFO  : 'con' command is executed.
12:01:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:01:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:01:55 INFO  : Disconnected from the channel tcfchan#7.
12:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:01:56 INFO  : 'jtag frequency' command is executed.
12:01:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:56 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : System reset is completed.
12:01:59 INFO  : 'after 3000' command is executed.
12:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:02:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:02:01 INFO  : Context for 'APU' is selected.
12:02:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:02 INFO  : Context for 'APU' is selected.
12:02:02 INFO  : 'ps7_init' command is executed.
12:02:02 INFO  : 'ps7_post_config' command is executed.
12:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:03 INFO  : Memory regions updated for context APU
12:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:03 INFO  : 'con' command is executed.
12:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:02:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:04:04 INFO  : Disconnected from the channel tcfchan#8.
12:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:04:05 INFO  : 'jtag frequency' command is executed.
12:04:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:05 INFO  : Context for 'APU' is selected.
12:04:06 INFO  : System reset is completed.
12:04:09 INFO  : 'after 3000' command is executed.
12:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:04:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:04:10 INFO  : Context for 'APU' is selected.
12:04:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:12 INFO  : Context for 'APU' is selected.
12:04:12 INFO  : 'ps7_init' command is executed.
12:04:12 INFO  : 'ps7_post_config' command is executed.
12:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:12 INFO  : Memory regions updated for context APU
12:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:12 INFO  : 'con' command is executed.
12:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:04:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:04:45 INFO  : Disconnected from the channel tcfchan#9.
12:04:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:04:46 INFO  : 'jtag frequency' command is executed.
12:04:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:46 INFO  : Context for 'APU' is selected.
12:04:46 INFO  : System reset is completed.
12:04:49 INFO  : 'after 3000' command is executed.
12:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:04:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:04:51 INFO  : Context for 'APU' is selected.
12:04:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:52 INFO  : Context for 'APU' is selected.
12:04:52 INFO  : 'ps7_init' command is executed.
12:04:52 INFO  : 'ps7_post_config' command is executed.
12:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:53 INFO  : Memory regions updated for context APU
12:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:53 INFO  : 'con' command is executed.
12:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:04:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:05:39 INFO  : Disconnected from the channel tcfchan#10.
12:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:05:40 INFO  : 'jtag frequency' command is executed.
12:05:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:40 INFO  : Context for 'APU' is selected.
12:05:40 INFO  : System reset is completed.
12:05:43 INFO  : 'after 3000' command is executed.
12:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:05:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:05:44 INFO  : Context for 'APU' is selected.
12:05:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:05:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:45 INFO  : Context for 'APU' is selected.
12:05:46 INFO  : 'ps7_init' command is executed.
12:05:46 INFO  : 'ps7_post_config' command is executed.
12:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:46 INFO  : Memory regions updated for context APU
12:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:46 INFO  : 'con' command is executed.
12:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:05:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:11:16 INFO  : Disconnected from the channel tcfchan#11.
12:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:11:17 INFO  : 'jtag frequency' command is executed.
12:11:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:17 INFO  : Context for 'APU' is selected.
12:11:17 INFO  : System reset is completed.
12:11:20 INFO  : 'after 3000' command is executed.
12:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:11:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:11:22 INFO  : Context for 'APU' is selected.
12:11:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:23 INFO  : Context for 'APU' is selected.
12:11:23 INFO  : 'ps7_init' command is executed.
12:11:23 INFO  : 'ps7_post_config' command is executed.
12:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:24 INFO  : Memory regions updated for context APU
12:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:24 INFO  : 'con' command is executed.
12:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:11:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:13:17 INFO  : Disconnected from the channel tcfchan#12.
12:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:13:18 INFO  : 'jtag frequency' command is executed.
12:13:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:18 INFO  : Context for 'APU' is selected.
12:13:19 INFO  : System reset is completed.
12:13:22 INFO  : 'after 3000' command is executed.
12:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:13:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:13:23 INFO  : Context for 'APU' is selected.
12:13:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:24 INFO  : Context for 'APU' is selected.
12:13:25 INFO  : 'ps7_init' command is executed.
12:13:25 INFO  : 'ps7_post_config' command is executed.
12:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:25 INFO  : Memory regions updated for context APU
12:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:25 INFO  : 'con' command is executed.
12:13:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:13:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:15:04 INFO  : Disconnected from the channel tcfchan#13.
12:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:15:06 INFO  : 'jtag frequency' command is executed.
12:15:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:06 INFO  : Context for 'APU' is selected.
12:15:06 INFO  : System reset is completed.
12:15:09 INFO  : 'after 3000' command is executed.
12:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:15:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:15:10 INFO  : Context for 'APU' is selected.
12:15:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:12 INFO  : Context for 'APU' is selected.
12:15:12 INFO  : 'ps7_init' command is executed.
12:15:12 INFO  : 'ps7_post_config' command is executed.
12:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:12 INFO  : Memory regions updated for context APU
12:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:13 INFO  : 'con' command is executed.
12:15:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:15:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:22:39 INFO  : Disconnected from the channel tcfchan#14.
12:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:22:40 INFO  : 'jtag frequency' command is executed.
12:22:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:40 INFO  : Context for 'APU' is selected.
12:22:40 INFO  : System reset is completed.
12:22:43 INFO  : 'after 3000' command is executed.
12:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:22:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:22:45 INFO  : Context for 'APU' is selected.
12:22:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:22:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:46 INFO  : Context for 'APU' is selected.
12:22:46 INFO  : 'ps7_init' command is executed.
12:22:46 INFO  : 'ps7_post_config' command is executed.
12:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:47 INFO  : Memory regions updated for context APU
12:22:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:47 INFO  : 'con' command is executed.
12:22:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:22:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:32:43 INFO  : Disconnected from the channel tcfchan#15.
12:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:32:44 INFO  : 'jtag frequency' command is executed.
12:32:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:44 INFO  : Context for 'APU' is selected.
12:32:44 INFO  : System reset is completed.
12:32:47 INFO  : 'after 3000' command is executed.
12:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:32:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:32:49 INFO  : Context for 'APU' is selected.
12:32:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:50 INFO  : Context for 'APU' is selected.
12:32:50 INFO  : 'ps7_init' command is executed.
12:32:50 INFO  : 'ps7_post_config' command is executed.
12:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:32:50 INFO  : Memory regions updated for context APU
12:32:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:35:36 INFO  : Disconnected from the channel tcfchan#16.
12:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:35:37 INFO  : 'jtag frequency' command is executed.
12:35:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:37 INFO  : Context for 'APU' is selected.
12:35:37 INFO  : System reset is completed.
12:35:40 INFO  : 'after 3000' command is executed.
12:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:35:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:35:42 INFO  : Context for 'APU' is selected.
12:35:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:43 INFO  : Context for 'APU' is selected.
12:35:44 INFO  : 'ps7_init' command is executed.
12:35:44 INFO  : 'ps7_post_config' command is executed.
12:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:35:44 INFO  : Memory regions updated for context APU
12:35:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:36:21 INFO  : Disconnected from the channel tcfchan#17.
12:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:36:22 INFO  : 'jtag frequency' command is executed.
12:36:22 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:22 INFO  : Context for 'APU' is selected.
12:36:22 INFO  : System reset is completed.
12:36:25 INFO  : 'after 3000' command is executed.
12:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:36:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:36:26 INFO  : Context for 'APU' is selected.
12:36:28 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:28 INFO  : Context for 'APU' is selected.
12:36:28 INFO  : 'ps7_init' command is executed.
12:36:28 INFO  : 'ps7_post_config' command is executed.
12:36:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:36:28 INFO  : Memory regions updated for context APU
12:36:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:41:09 INFO  : Disconnected from the channel tcfchan#18.
12:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:41:10 INFO  : 'jtag frequency' command is executed.
12:41:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:10 INFO  : Context for 'APU' is selected.
12:41:10 INFO  : System reset is completed.
12:41:13 INFO  : 'after 3000' command is executed.
12:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:41:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:41:14 INFO  : Context for 'APU' is selected.
12:41:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:16 INFO  : Context for 'APU' is selected.
12:41:16 INFO  : 'ps7_init' command is executed.
12:41:16 INFO  : 'ps7_post_config' command is executed.
12:41:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:41:16 INFO  : Memory regions updated for context APU
12:41:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:41:41 INFO  : Disconnected from the channel tcfchan#19.
12:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:41:42 INFO  : 'jtag frequency' command is executed.
12:41:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:42 INFO  : Context for 'APU' is selected.
12:41:43 INFO  : System reset is completed.
12:41:46 INFO  : 'after 3000' command is executed.
12:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:41:47 INFO  : Context for 'APU' is selected.
12:41:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:48 INFO  : Context for 'APU' is selected.
12:41:49 INFO  : 'ps7_init' command is executed.
12:41:49 INFO  : 'ps7_post_config' command is executed.
12:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:41:49 INFO  : Memory regions updated for context APU
12:41:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:42:43 INFO  : Disconnected from the channel tcfchan#20.
12:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:42:44 INFO  : 'jtag frequency' command is executed.
12:42:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:44 INFO  : Context for 'APU' is selected.
12:42:44 INFO  : System reset is completed.
12:42:47 INFO  : 'after 3000' command is executed.
12:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:42:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:42:48 INFO  : Context for 'APU' is selected.
12:42:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:50 INFO  : Context for 'APU' is selected.
12:42:50 INFO  : 'ps7_init' command is executed.
12:42:50 INFO  : 'ps7_post_config' command is executed.
12:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:42:50 INFO  : Memory regions updated for context APU
12:42:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:43:38 INFO  : Disconnected from the channel tcfchan#21.
12:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:43:40 INFO  : 'jtag frequency' command is executed.
12:43:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:40 INFO  : Context for 'APU' is selected.
12:43:40 INFO  : System reset is completed.
12:43:43 INFO  : 'after 3000' command is executed.
12:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:43:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:43:44 INFO  : Context for 'APU' is selected.
12:43:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:46 INFO  : Context for 'APU' is selected.
12:43:46 INFO  : 'ps7_init' command is executed.
12:43:46 INFO  : 'ps7_post_config' command is executed.
12:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:43:46 INFO  : Memory regions updated for context APU
12:43:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:45:09 INFO  : Disconnected from the channel tcfchan#22.
12:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:45:10 INFO  : 'jtag frequency' command is executed.
12:45:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:10 INFO  : Context for 'APU' is selected.
12:45:11 INFO  : System reset is completed.
12:45:14 INFO  : 'after 3000' command is executed.
12:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:45:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:45:15 INFO  : Context for 'APU' is selected.
12:45:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:16 INFO  : Context for 'APU' is selected.
12:45:17 INFO  : 'ps7_init' command is executed.
12:45:17 INFO  : 'ps7_post_config' command is executed.
12:45:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:45:17 INFO  : Memory regions updated for context APU
12:45:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pmod_screen.elf_on_local.tcl'
12:45:48 INFO  : Disconnected from the channel tcfchan#23.
12:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:45:50 INFO  : 'jtag frequency' command is executed.
12:45:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:50 INFO  : Context for 'APU' is selected.
12:45:50 INFO  : System reset is completed.
12:45:53 INFO  : 'after 3000' command is executed.
12:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:45:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:45:54 INFO  : Context for 'APU' is selected.
12:45:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:55 INFO  : Context for 'APU' is selected.
12:45:56 INFO  : 'ps7_init' command is executed.
12:45:56 INFO  : 'ps7_post_config' command is executed.
12:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:56 INFO  : Memory regions updated for context APU
12:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:56 INFO  : 'con' command is executed.
12:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:45:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:46:23 INFO  : Disconnected from the channel tcfchan#24.
12:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:46:25 INFO  : 'jtag frequency' command is executed.
12:46:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:25 INFO  : Context for 'APU' is selected.
12:46:25 INFO  : System reset is completed.
12:46:28 INFO  : 'after 3000' command is executed.
12:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:46:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:46:29 INFO  : Context for 'APU' is selected.
12:46:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:46:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:31 INFO  : Context for 'APU' is selected.
12:46:31 INFO  : 'ps7_init' command is executed.
12:46:31 INFO  : 'ps7_post_config' command is executed.
12:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:31 INFO  : Memory regions updated for context APU
12:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:32 INFO  : 'con' command is executed.
12:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:46:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:47:39 INFO  : Disconnected from the channel tcfchan#25.
12:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:47:40 INFO  : 'jtag frequency' command is executed.
12:47:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:40 INFO  : Context for 'APU' is selected.
12:47:41 INFO  : System reset is completed.
12:47:44 INFO  : 'after 3000' command is executed.
12:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:47:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:47:45 INFO  : Context for 'APU' is selected.
12:47:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:47 INFO  : Context for 'APU' is selected.
12:47:47 INFO  : 'ps7_init' command is executed.
12:47:47 INFO  : 'ps7_post_config' command is executed.
12:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:47 INFO  : Memory regions updated for context APU
12:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:47 INFO  : 'con' command is executed.
12:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:47:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:49:56 INFO  : Disconnected from the channel tcfchan#26.
12:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:49:57 INFO  : 'jtag frequency' command is executed.
12:49:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:57 INFO  : Context for 'APU' is selected.
12:49:57 INFO  : System reset is completed.
12:50:00 INFO  : 'after 3000' command is executed.
12:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:50:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:50:01 INFO  : Context for 'APU' is selected.
12:50:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:03 INFO  : Context for 'APU' is selected.
12:50:03 INFO  : 'ps7_init' command is executed.
12:50:03 INFO  : 'ps7_post_config' command is executed.
12:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:03 INFO  : Memory regions updated for context APU
12:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:03 INFO  : 'con' command is executed.
12:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:50:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:51:25 INFO  : Disconnected from the channel tcfchan#27.
12:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:51:27 INFO  : 'jtag frequency' command is executed.
12:51:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:27 INFO  : Context for 'APU' is selected.
12:51:27 INFO  : System reset is completed.
12:51:30 INFO  : 'after 3000' command is executed.
12:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:51:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:51:31 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : 'ps7_init' command is executed.
12:51:33 INFO  : 'ps7_post_config' command is executed.
12:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:33 INFO  : Memory regions updated for context APU
12:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:33 INFO  : 'con' command is executed.
12:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:51:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:06:54 INFO  : Disconnected from the channel tcfchan#28.
15:13:32 INFO  : Registering command handlers for SDK TCF services
15:13:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:13:35 INFO  : XSCT server has started successfully.
15:13:35 INFO  : Successfully done setting XSCT server connection channel  
15:13:35 INFO  : Successfully done setting SDK workspace  
15:13:35 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:13:36 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:39:59 INFO  : Registering command handlers for SDK TCF services
15:39:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:40:02 INFO  : XSCT server has started successfully.
15:40:03 INFO  : Successfully done setting XSCT server connection channel  
15:40:03 INFO  : Successfully done setting SDK workspace  
15:40:03 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:40:03 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
09:53:46 INFO  : Registering command handlers for SDK TCF services
09:53:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
09:53:49 INFO  : XSCT server has started successfully.
09:53:49 INFO  : Successfully done setting XSCT server connection channel  
09:53:49 INFO  : Successfully done setting SDK workspace  
09:53:49 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
09:53:49 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
10:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:06:15 INFO  : 'jtag frequency' command is executed.
10:06:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:15 INFO  : Context for 'APU' is selected.
10:06:16 INFO  : System reset is completed.
10:06:19 INFO  : 'after 3000' command is executed.
10:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:06:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:06:20 INFO  : Context for 'APU' is selected.
10:06:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:06:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:20 INFO  : Context for 'APU' is selected.
10:06:21 INFO  : 'ps7_init' command is executed.
10:06:21 INFO  : 'ps7_post_config' command is executed.
10:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:21 INFO  : Memory regions updated for context APU
10:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:21 INFO  : 'con' command is executed.
10:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:06:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:06:58 INFO  : Disconnected from the channel tcfchan#1.
10:06:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:06:59 INFO  : 'jtag frequency' command is executed.
10:06:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:59 INFO  : Context for 'APU' is selected.
10:06:59 INFO  : System reset is completed.
10:07:02 INFO  : 'after 3000' command is executed.
10:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:07:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:07:04 INFO  : Context for 'APU' is selected.
10:07:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:05 INFO  : Context for 'APU' is selected.
10:07:05 INFO  : 'ps7_init' command is executed.
10:07:05 INFO  : 'ps7_post_config' command is executed.
10:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:06 INFO  : Memory regions updated for context APU
10:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:06 INFO  : 'con' command is executed.
10:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:07:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:09:34 INFO  : Disconnected from the channel tcfchan#2.
10:10:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:10:42 INFO  : 'jtag frequency' command is executed.
10:10:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:42 INFO  : Context for 'APU' is selected.
10:10:42 INFO  : System reset is completed.
10:10:45 INFO  : 'after 3000' command is executed.
10:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:10:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:10:47 INFO  : Context for 'APU' is selected.
10:10:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:48 INFO  : Context for 'APU' is selected.
10:10:48 INFO  : 'ps7_init' command is executed.
10:10:48 INFO  : 'ps7_post_config' command is executed.
10:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:49 INFO  : Memory regions updated for context APU
10:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:49 INFO  : 'con' command is executed.
10:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:10:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:17:06 INFO  : Disconnected from the channel tcfchan#3.
10:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:17:07 INFO  : 'jtag frequency' command is executed.
10:17:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:07 INFO  : Context for 'APU' is selected.
10:17:07 INFO  : System reset is completed.
10:17:11 INFO  : 'after 3000' command is executed.
10:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:17:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:17:12 INFO  : Context for 'APU' is selected.
10:17:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:17:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:13 INFO  : Context for 'APU' is selected.
10:17:14 INFO  : 'ps7_init' command is executed.
10:17:14 INFO  : 'ps7_post_config' command is executed.
10:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:14 INFO  : Memory regions updated for context APU
10:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:14 INFO  : 'con' command is executed.
10:17:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:17:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:19:10 INFO  : Disconnected from the channel tcfchan#4.
10:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:19:11 INFO  : 'jtag frequency' command is executed.
10:19:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:11 INFO  : Context for 'APU' is selected.
10:19:11 INFO  : System reset is completed.
10:19:14 INFO  : 'after 3000' command is executed.
10:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:19:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:19:16 INFO  : Context for 'APU' is selected.
10:19:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:17 INFO  : Context for 'APU' is selected.
10:19:17 INFO  : 'ps7_init' command is executed.
10:19:17 INFO  : 'ps7_post_config' command is executed.
10:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:17 INFO  : Memory regions updated for context APU
10:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:17 INFO  : 'con' command is executed.
10:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:19:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:35:11 INFO  : Disconnected from the channel tcfchan#5.
10:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:35:12 INFO  : 'jtag frequency' command is executed.
10:35:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:12 INFO  : Context for 'APU' is selected.
10:35:12 INFO  : System reset is completed.
10:35:15 INFO  : 'after 3000' command is executed.
10:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:35:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:35:17 INFO  : Context for 'APU' is selected.
10:35:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:18 INFO  : Context for 'APU' is selected.
10:35:19 INFO  : 'ps7_init' command is executed.
10:35:19 INFO  : 'ps7_post_config' command is executed.
10:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:19 INFO  : Memory regions updated for context APU
10:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:19 INFO  : 'con' command is executed.
10:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:35:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:35:53 INFO  : Disconnected from the channel tcfchan#6.
10:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:35:54 INFO  : 'jtag frequency' command is executed.
10:35:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:54 INFO  : Context for 'APU' is selected.
10:35:54 INFO  : System reset is completed.
10:35:57 INFO  : 'after 3000' command is executed.
10:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:35:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:35:58 INFO  : Context for 'APU' is selected.
10:36:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:00 INFO  : Context for 'APU' is selected.
10:36:00 INFO  : 'ps7_init' command is executed.
10:36:00 INFO  : 'ps7_post_config' command is executed.
10:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:01 INFO  : Memory regions updated for context APU
10:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:01 INFO  : 'con' command is executed.
10:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:36:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:36:45 INFO  : Disconnected from the channel tcfchan#7.
10:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:36:46 INFO  : 'jtag frequency' command is executed.
10:36:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:36:46 INFO  : Context for 'APU' is selected.
10:36:46 INFO  : System reset is completed.
10:36:49 INFO  : 'after 3000' command is executed.
10:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:36:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:36:50 INFO  : Context for 'APU' is selected.
10:36:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:52 INFO  : Context for 'APU' is selected.
10:36:52 INFO  : 'ps7_init' command is executed.
10:36:52 INFO  : 'ps7_post_config' command is executed.
10:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:53 INFO  : Memory regions updated for context APU
10:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:53 INFO  : 'con' command is executed.
10:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:36:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:38:07 INFO  : Disconnected from the channel tcfchan#8.
10:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:38:08 INFO  : 'jtag frequency' command is executed.
10:38:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:08 INFO  : Context for 'APU' is selected.
10:38:08 INFO  : System reset is completed.
10:38:11 INFO  : 'after 3000' command is executed.
10:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:38:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:38:12 INFO  : Context for 'APU' is selected.
10:38:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:14 INFO  : Context for 'APU' is selected.
10:38:14 INFO  : 'ps7_init' command is executed.
10:38:14 INFO  : 'ps7_post_config' command is executed.
10:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:15 INFO  : Memory regions updated for context APU
10:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:15 INFO  : 'con' command is executed.
10:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:38:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:42:48 INFO  : Disconnected from the channel tcfchan#9.
10:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:42:49 INFO  : 'jtag frequency' command is executed.
10:42:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:49 INFO  : Context for 'APU' is selected.
10:42:49 INFO  : System reset is completed.
10:42:52 INFO  : 'after 3000' command is executed.
10:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:42:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:42:53 INFO  : Context for 'APU' is selected.
10:42:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:55 INFO  : Context for 'APU' is selected.
10:42:55 INFO  : 'ps7_init' command is executed.
10:42:55 INFO  : 'ps7_post_config' command is executed.
10:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:56 INFO  : Memory regions updated for context APU
10:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:56 INFO  : 'con' command is executed.
10:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:42:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:43:26 INFO  : Disconnected from the channel tcfchan#10.
10:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:43:27 INFO  : 'jtag frequency' command is executed.
10:43:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:27 INFO  : Context for 'APU' is selected.
10:43:27 INFO  : System reset is completed.
10:43:30 INFO  : 'after 3000' command is executed.
10:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:43:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:43:31 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:33 INFO  : Context for 'APU' is selected.
10:43:33 INFO  : 'ps7_init' command is executed.
10:43:33 INFO  : 'ps7_post_config' command is executed.
10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:33 INFO  : Memory regions updated for context APU
10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:33 INFO  : 'con' command is executed.
10:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:43:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:00:54 INFO  : Disconnected from the channel tcfchan#11.
12:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:00:55 INFO  : 'jtag frequency' command is executed.
12:00:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:55 INFO  : Context for 'APU' is selected.
12:00:55 INFO  : System reset is completed.
12:00:58 INFO  : 'after 3000' command is executed.
12:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:01:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:01:00 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : 'ps7_init' command is executed.
12:01:01 INFO  : 'ps7_post_config' command is executed.
12:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:02 INFO  : Memory regions updated for context APU
12:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:02 INFO  : 'con' command is executed.
12:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:01:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:01:38 INFO  : Disconnected from the channel tcfchan#12.
12:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:01:40 INFO  : 'jtag frequency' command is executed.
12:01:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:40 INFO  : Context for 'APU' is selected.
12:01:40 INFO  : System reset is completed.
12:01:43 INFO  : 'after 3000' command is executed.
12:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:01:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:01:44 INFO  : Context for 'APU' is selected.
12:01:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:46 INFO  : Context for 'APU' is selected.
12:01:46 INFO  : 'ps7_init' command is executed.
12:01:46 INFO  : 'ps7_post_config' command is executed.
12:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:46 INFO  : Memory regions updated for context APU
12:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:46 INFO  : 'con' command is executed.
12:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:01:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:01:54 INFO  : Disconnected from the channel tcfchan#13.
12:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:01:56 INFO  : 'jtag frequency' command is executed.
12:01:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:56 INFO  : Context for 'APU' is selected.
12:01:56 INFO  : System reset is completed.
12:01:59 INFO  : 'after 3000' command is executed.
12:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:02:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:02:00 INFO  : Context for 'APU' is selected.
12:02:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:02:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:01 INFO  : Context for 'APU' is selected.
12:02:02 INFO  : 'ps7_init' command is executed.
12:02:02 INFO  : 'ps7_post_config' command is executed.
12:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:02 INFO  : Memory regions updated for context APU
12:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:02 INFO  : 'con' command is executed.
12:02:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:02:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:03:18 INFO  : Disconnected from the channel tcfchan#14.
12:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:03:19 INFO  : 'jtag frequency' command is executed.
12:03:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:19 INFO  : Context for 'APU' is selected.
12:03:20 INFO  : System reset is completed.
12:03:23 INFO  : 'after 3000' command is executed.
12:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:03:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:03:24 INFO  : Context for 'APU' is selected.
12:03:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:25 INFO  : Context for 'APU' is selected.
12:03:26 INFO  : 'ps7_init' command is executed.
12:03:26 INFO  : 'ps7_post_config' command is executed.
12:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:26 INFO  : Memory regions updated for context APU
12:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:26 INFO  : 'con' command is executed.
12:03:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:03:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:04:22 INFO  : Disconnected from the channel tcfchan#15.
12:04:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:04:23 INFO  : 'jtag frequency' command is executed.
12:04:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:23 INFO  : Context for 'APU' is selected.
12:04:23 INFO  : System reset is completed.
12:04:26 INFO  : 'after 3000' command is executed.
12:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:04:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:04:28 INFO  : Context for 'APU' is selected.
12:04:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:29 INFO  : Context for 'APU' is selected.
12:04:29 INFO  : 'ps7_init' command is executed.
12:04:29 INFO  : 'ps7_post_config' command is executed.
12:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:30 INFO  : Memory regions updated for context APU
12:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:30 INFO  : 'con' command is executed.
12:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:04:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:05:18 INFO  : Disconnected from the channel tcfchan#16.
12:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:05:19 INFO  : 'jtag frequency' command is executed.
12:05:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:19 INFO  : Context for 'APU' is selected.
12:05:20 INFO  : System reset is completed.
12:05:23 INFO  : 'after 3000' command is executed.
12:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:05:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:05:24 INFO  : Context for 'APU' is selected.
12:05:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:25 INFO  : Context for 'APU' is selected.
12:05:26 INFO  : 'ps7_init' command is executed.
12:05:26 INFO  : 'ps7_post_config' command is executed.
12:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:26 INFO  : Memory regions updated for context APU
12:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:26 INFO  : 'con' command is executed.
12:05:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:05:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:08:40 INFO  : Disconnected from the channel tcfchan#17.
12:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:08:42 INFO  : 'jtag frequency' command is executed.
12:08:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:42 INFO  : Context for 'APU' is selected.
12:08:42 INFO  : System reset is completed.
12:08:45 INFO  : 'after 3000' command is executed.
12:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:08:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:08:46 INFO  : Context for 'APU' is selected.
12:08:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:08:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:48 INFO  : Context for 'APU' is selected.
12:08:48 INFO  : 'ps7_init' command is executed.
12:08:48 INFO  : 'ps7_post_config' command is executed.
12:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:48 INFO  : Memory regions updated for context APU
12:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:48 INFO  : 'con' command is executed.
12:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:08:48 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:11:23 INFO  : Disconnected from the channel tcfchan#18.
12:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:11:24 INFO  : 'jtag frequency' command is executed.
12:11:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:24 INFO  : Context for 'APU' is selected.
12:11:24 INFO  : System reset is completed.
12:11:27 INFO  : 'after 3000' command is executed.
12:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:11:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:11:29 INFO  : Context for 'APU' is selected.
12:11:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:30 INFO  : Context for 'APU' is selected.
12:11:30 INFO  : 'ps7_init' command is executed.
12:11:30 INFO  : 'ps7_post_config' command is executed.
12:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:31 INFO  : Memory regions updated for context APU
12:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:31 INFO  : 'con' command is executed.
12:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:11:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:12:48 INFO  : Disconnected from the channel tcfchan#19.
12:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:12:49 INFO  : 'jtag frequency' command is executed.
12:12:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:49 INFO  : Context for 'APU' is selected.
12:12:49 INFO  : System reset is completed.
12:12:52 INFO  : 'after 3000' command is executed.
12:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:12:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:12:54 INFO  : Context for 'APU' is selected.
12:12:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:55 INFO  : Context for 'APU' is selected.
12:12:55 INFO  : 'ps7_init' command is executed.
12:12:55 INFO  : 'ps7_post_config' command is executed.
12:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:55 INFO  : Memory regions updated for context APU
12:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:55 INFO  : 'con' command is executed.
12:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:12:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:16:17 INFO  : Disconnected from the channel tcfchan#20.
12:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:16:18 INFO  : 'jtag frequency' command is executed.
12:16:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:18 INFO  : Context for 'APU' is selected.
12:16:18 INFO  : System reset is completed.
12:16:21 INFO  : 'after 3000' command is executed.
12:16:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:16:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:16:22 INFO  : Context for 'APU' is selected.
12:16:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:24 INFO  : Context for 'APU' is selected.
12:16:24 INFO  : 'ps7_init' command is executed.
12:16:24 INFO  : 'ps7_post_config' command is executed.
12:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:24 INFO  : Memory regions updated for context APU
12:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:24 INFO  : 'con' command is executed.
12:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:16:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:16:39 INFO  : Disconnected from the channel tcfchan#21.
12:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:16:40 INFO  : 'jtag frequency' command is executed.
12:16:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:40 INFO  : Context for 'APU' is selected.
12:16:40 INFO  : System reset is completed.
12:16:43 INFO  : 'after 3000' command is executed.
12:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:16:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:16:45 INFO  : Context for 'APU' is selected.
12:16:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:46 INFO  : Context for 'APU' is selected.
12:16:46 INFO  : 'ps7_init' command is executed.
12:16:46 INFO  : 'ps7_post_config' command is executed.
12:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:46 INFO  : Memory regions updated for context APU
12:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:46 INFO  : 'con' command is executed.
12:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:16:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:16:57 INFO  : Disconnected from the channel tcfchan#22.
12:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:16:58 INFO  : 'jtag frequency' command is executed.
12:16:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:58 INFO  : Context for 'APU' is selected.
12:16:58 INFO  : System reset is completed.
12:17:01 INFO  : 'after 3000' command is executed.
12:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:17:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:17:02 INFO  : Context for 'APU' is selected.
12:17:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:17:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:03 INFO  : Context for 'APU' is selected.
12:17:04 INFO  : 'ps7_init' command is executed.
12:17:04 INFO  : 'ps7_post_config' command is executed.
12:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:04 INFO  : Memory regions updated for context APU
12:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:04 INFO  : 'con' command is executed.
12:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:17:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:18:17 INFO  : Disconnected from the channel tcfchan#23.
12:18:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:18:18 INFO  : 'jtag frequency' command is executed.
12:18:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:18 INFO  : Context for 'APU' is selected.
12:18:18 INFO  : System reset is completed.
12:18:21 INFO  : 'after 3000' command is executed.
12:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:18:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:18:23 INFO  : Context for 'APU' is selected.
12:18:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:24 INFO  : Context for 'APU' is selected.
12:18:24 INFO  : 'ps7_init' command is executed.
12:18:24 INFO  : 'ps7_post_config' command is executed.
12:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:25 INFO  : Memory regions updated for context APU
12:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:25 INFO  : 'con' command is executed.
12:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:18:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:20:07 INFO  : Disconnected from the channel tcfchan#24.
12:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:20:09 INFO  : 'jtag frequency' command is executed.
12:20:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:09 INFO  : Context for 'APU' is selected.
12:20:09 INFO  : System reset is completed.
12:20:12 INFO  : 'after 3000' command is executed.
12:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:20:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:20:13 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:15 INFO  : Context for 'APU' is selected.
12:20:15 INFO  : 'ps7_init' command is executed.
12:20:15 INFO  : 'ps7_post_config' command is executed.
12:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:15 INFO  : Memory regions updated for context APU
12:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:15 INFO  : 'con' command is executed.
12:20:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:20:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:20:59 INFO  : Disconnected from the channel tcfchan#25.
12:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:21:00 INFO  : 'jtag frequency' command is executed.
12:21:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:00 INFO  : Context for 'APU' is selected.
12:21:00 INFO  : System reset is completed.
12:21:03 INFO  : 'after 3000' command is executed.
12:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:21:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:21:04 INFO  : Context for 'APU' is selected.
12:21:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:06 INFO  : Context for 'APU' is selected.
12:21:06 INFO  : 'ps7_init' command is executed.
12:21:06 INFO  : 'ps7_post_config' command is executed.
12:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:06 INFO  : Memory regions updated for context APU
12:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:06 INFO  : 'con' command is executed.
12:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:21:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:21:48 INFO  : Disconnected from the channel tcfchan#26.
12:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:21:49 INFO  : 'jtag frequency' command is executed.
12:21:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:49 INFO  : Context for 'APU' is selected.
12:21:49 INFO  : System reset is completed.
12:21:52 INFO  : 'after 3000' command is executed.
12:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:21:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:21:53 INFO  : Context for 'APU' is selected.
12:21:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:55 INFO  : Context for 'APU' is selected.
12:21:55 INFO  : 'ps7_init' command is executed.
12:21:55 INFO  : 'ps7_post_config' command is executed.
12:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:55 INFO  : Memory regions updated for context APU
12:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:55 INFO  : 'con' command is executed.
12:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:21:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:22:13 INFO  : Disconnected from the channel tcfchan#27.
12:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:22:14 INFO  : 'jtag frequency' command is executed.
12:22:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:14 INFO  : Context for 'APU' is selected.
12:22:14 INFO  : System reset is completed.
12:22:17 INFO  : 'after 3000' command is executed.
12:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:22:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:22:18 INFO  : Context for 'APU' is selected.
12:22:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:22:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:20 INFO  : Context for 'APU' is selected.
12:22:20 INFO  : 'ps7_init' command is executed.
12:22:20 INFO  : 'ps7_post_config' command is executed.
12:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:20 INFO  : Memory regions updated for context APU
12:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:21 INFO  : 'con' command is executed.
12:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:22:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:22:29 INFO  : Disconnected from the channel tcfchan#28.
12:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:22:30 INFO  : 'jtag frequency' command is executed.
12:22:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:30 INFO  : Context for 'APU' is selected.
12:22:30 INFO  : System reset is completed.
12:22:33 INFO  : 'after 3000' command is executed.
12:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:22:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:22:35 INFO  : Context for 'APU' is selected.
12:22:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:36 INFO  : Context for 'APU' is selected.
12:22:36 INFO  : 'ps7_init' command is executed.
12:22:36 INFO  : 'ps7_post_config' command is executed.
12:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:37 INFO  : Memory regions updated for context APU
12:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:37 INFO  : 'con' command is executed.
12:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:22:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:24:06 INFO  : Disconnected from the channel tcfchan#29.
12:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:24:07 INFO  : 'jtag frequency' command is executed.
12:24:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:07 INFO  : Context for 'APU' is selected.
12:24:08 INFO  : System reset is completed.
12:24:11 INFO  : 'after 3000' command is executed.
12:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:24:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:24:12 INFO  : Context for 'APU' is selected.
12:24:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:13 INFO  : Context for 'APU' is selected.
12:24:14 INFO  : 'ps7_init' command is executed.
12:24:14 INFO  : 'ps7_post_config' command is executed.
12:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:14 INFO  : Memory regions updated for context APU
12:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:14 INFO  : 'con' command is executed.
12:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:24:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:26:16 INFO  : Disconnected from the channel tcfchan#30.
12:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:26:17 INFO  : 'jtag frequency' command is executed.
12:26:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:17 INFO  : Context for 'APU' is selected.
12:26:18 INFO  : System reset is completed.
12:26:21 INFO  : 'after 3000' command is executed.
12:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:26:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:26:22 INFO  : Context for 'APU' is selected.
12:26:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:26:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:23 INFO  : Context for 'APU' is selected.
12:26:23 INFO  : 'ps7_init' command is executed.
12:26:23 INFO  : 'ps7_post_config' command is executed.
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:24 INFO  : Memory regions updated for context APU
12:26:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:24 INFO  : 'con' command is executed.
12:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:26:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:29:06 INFO  : Disconnected from the channel tcfchan#31.
12:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:29:07 INFO  : 'jtag frequency' command is executed.
12:29:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:07 INFO  : Context for 'APU' is selected.
12:29:08 INFO  : System reset is completed.
12:29:11 INFO  : 'after 3000' command is executed.
12:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:29:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:29:12 INFO  : Context for 'APU' is selected.
12:29:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:13 INFO  : Context for 'APU' is selected.
12:29:14 INFO  : 'ps7_init' command is executed.
12:29:14 INFO  : 'ps7_post_config' command is executed.
12:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:14 INFO  : Memory regions updated for context APU
12:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:14 INFO  : 'con' command is executed.
12:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:29:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:33:37 INFO  : Disconnected from the channel tcfchan#32.
12:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:33:38 INFO  : 'jtag frequency' command is executed.
12:33:38 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:33:38 INFO  : Context for 'APU' is selected.
12:33:39 INFO  : System reset is completed.
12:33:42 INFO  : 'after 3000' command is executed.
12:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:33:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:33:43 INFO  : Context for 'APU' is selected.
12:33:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:44 INFO  : Context for 'APU' is selected.
12:33:44 INFO  : 'ps7_init' command is executed.
12:33:44 INFO  : 'ps7_post_config' command is executed.
12:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:45 INFO  : Memory regions updated for context APU
12:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:45 INFO  : 'con' command is executed.
12:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:33:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:35:48 INFO  : Disconnected from the channel tcfchan#33.
12:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:35:49 INFO  : 'jtag frequency' command is executed.
12:35:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:49 INFO  : Context for 'APU' is selected.
12:35:49 INFO  : System reset is completed.
12:35:52 INFO  : 'after 3000' command is executed.
12:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:35:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:35:54 INFO  : Context for 'APU' is selected.
12:35:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:55 INFO  : Context for 'APU' is selected.
12:35:56 INFO  : 'ps7_init' command is executed.
12:35:56 INFO  : 'ps7_post_config' command is executed.
12:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:56 INFO  : Memory regions updated for context APU
12:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:56 INFO  : 'con' command is executed.
12:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:35:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:37:36 INFO  : Disconnected from the channel tcfchan#34.
12:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:37:37 INFO  : 'jtag frequency' command is executed.
12:37:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:37 INFO  : Context for 'APU' is selected.
12:37:37 INFO  : System reset is completed.
12:37:40 INFO  : 'after 3000' command is executed.
12:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:37:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:37:42 INFO  : Context for 'APU' is selected.
12:37:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:37:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:43 INFO  : Context for 'APU' is selected.
12:37:43 INFO  : 'ps7_init' command is executed.
12:37:43 INFO  : 'ps7_post_config' command is executed.
12:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:44 INFO  : Memory regions updated for context APU
12:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:44 INFO  : 'con' command is executed.
12:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:37:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:39:05 INFO  : Disconnected from the channel tcfchan#35.
12:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:39:06 INFO  : 'jtag frequency' command is executed.
12:39:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:06 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : System reset is completed.
12:39:09 INFO  : 'after 3000' command is executed.
12:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:39:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:39:10 INFO  : Context for 'APU' is selected.
12:39:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:12 INFO  : Context for 'APU' is selected.
12:39:12 INFO  : 'ps7_init' command is executed.
12:39:12 INFO  : 'ps7_post_config' command is executed.
12:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:12 INFO  : Memory regions updated for context APU
12:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:12 INFO  : 'con' command is executed.
12:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:39:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:40:30 INFO  : Disconnected from the channel tcfchan#36.
12:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:40:31 INFO  : 'jtag frequency' command is executed.
12:40:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:31 INFO  : Context for 'APU' is selected.
12:40:31 INFO  : System reset is completed.
12:40:34 INFO  : 'after 3000' command is executed.
12:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:40:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:40:35 INFO  : Context for 'APU' is selected.
12:40:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:37 INFO  : Context for 'APU' is selected.
12:40:37 INFO  : 'ps7_init' command is executed.
12:40:37 INFO  : 'ps7_post_config' command is executed.
12:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:37 INFO  : Memory regions updated for context APU
12:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:37 INFO  : 'con' command is executed.
12:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:40:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:06:11 INFO  : Disconnected from the channel tcfchan#37.
13:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:06:12 INFO  : 'jtag frequency' command is executed.
13:06:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:12 INFO  : Context for 'APU' is selected.
13:06:12 INFO  : System reset is completed.
13:06:15 INFO  : 'after 3000' command is executed.
13:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:06:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:06:17 INFO  : Context for 'APU' is selected.
13:06:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:18 INFO  : Context for 'APU' is selected.
13:06:18 INFO  : 'ps7_init' command is executed.
13:06:18 INFO  : 'ps7_post_config' command is executed.
13:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:19 INFO  : Memory regions updated for context APU
13:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:19 INFO  : 'con' command is executed.
13:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:06:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:08:35 INFO  : Disconnected from the channel tcfchan#38.
13:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:08:36 INFO  : 'jtag frequency' command is executed.
13:08:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:36 INFO  : Context for 'APU' is selected.
13:08:37 INFO  : System reset is completed.
13:08:40 INFO  : 'after 3000' command is executed.
13:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:08:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:08:41 INFO  : Context for 'APU' is selected.
13:08:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:42 INFO  : Context for 'APU' is selected.
13:08:42 INFO  : 'ps7_init' command is executed.
13:08:43 INFO  : 'ps7_post_config' command is executed.
13:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:43 INFO  : Memory regions updated for context APU
13:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:43 INFO  : 'con' command is executed.
13:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:08:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:09:16 INFO  : Disconnected from the channel tcfchan#39.
13:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:09:17 INFO  : 'jtag frequency' command is executed.
13:09:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:17 INFO  : Context for 'APU' is selected.
13:09:17 INFO  : System reset is completed.
13:09:20 INFO  : 'after 3000' command is executed.
13:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:09:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:09:21 INFO  : Context for 'APU' is selected.
13:09:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:09:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:23 INFO  : Context for 'APU' is selected.
13:09:23 INFO  : 'ps7_init' command is executed.
13:09:23 INFO  : 'ps7_post_config' command is executed.
13:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:23 INFO  : Memory regions updated for context APU
13:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:23 INFO  : 'con' command is executed.
13:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:09:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:10:57 INFO  : Disconnected from the channel tcfchan#40.
13:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:10:58 INFO  : 'jtag frequency' command is executed.
13:10:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:58 INFO  : Context for 'APU' is selected.
13:10:58 INFO  : System reset is completed.
13:11:01 INFO  : 'after 3000' command is executed.
13:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:11:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:11:03 INFO  : Context for 'APU' is selected.
13:11:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:05 INFO  : Context for 'APU' is selected.
13:11:05 INFO  : 'ps7_init' command is executed.
13:11:05 INFO  : 'ps7_post_config' command is executed.
13:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:05 INFO  : Memory regions updated for context APU
13:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:05 INFO  : 'con' command is executed.
13:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:11:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:13:24 INFO  : Disconnected from the channel tcfchan#41.
13:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:13:25 INFO  : 'jtag frequency' command is executed.
13:13:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:25 INFO  : Context for 'APU' is selected.
13:13:25 INFO  : System reset is completed.
13:13:28 INFO  : 'after 3000' command is executed.
13:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:13:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:13:30 INFO  : Context for 'APU' is selected.
13:13:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:31 INFO  : Context for 'APU' is selected.
13:13:31 INFO  : 'ps7_init' command is executed.
13:13:31 INFO  : 'ps7_post_config' command is executed.
13:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:32 INFO  : Memory regions updated for context APU
13:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:32 INFO  : 'con' command is executed.
13:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:13:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:14:05 INFO  : Disconnected from the channel tcfchan#42.
13:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:14:06 INFO  : 'jtag frequency' command is executed.
13:14:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:06 INFO  : Context for 'APU' is selected.
13:14:07 INFO  : System reset is completed.
13:14:10 INFO  : 'after 3000' command is executed.
13:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:14:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:14:11 INFO  : Context for 'APU' is selected.
13:14:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:13 INFO  : Context for 'APU' is selected.
13:14:13 INFO  : 'ps7_init' command is executed.
13:14:13 INFO  : 'ps7_post_config' command is executed.
13:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:13 INFO  : Memory regions updated for context APU
13:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:13 INFO  : 'con' command is executed.
13:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:14:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:15:14 INFO  : Disconnected from the channel tcfchan#43.
13:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:15:15 INFO  : 'jtag frequency' command is executed.
13:15:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:15 INFO  : Context for 'APU' is selected.
13:15:15 INFO  : System reset is completed.
13:15:18 INFO  : 'after 3000' command is executed.
13:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:15:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:15:19 INFO  : Context for 'APU' is selected.
13:15:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:21 INFO  : Context for 'APU' is selected.
13:15:21 INFO  : 'ps7_init' command is executed.
13:15:21 INFO  : 'ps7_post_config' command is executed.
13:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:21 INFO  : Memory regions updated for context APU
13:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:21 INFO  : 'con' command is executed.
13:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:15:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:16:58 INFO  : Disconnected from the channel tcfchan#44.
13:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:00 INFO  : 'jtag frequency' command is executed.
13:17:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:00 INFO  : Context for 'APU' is selected.
13:17:00 INFO  : System reset is completed.
13:17:03 INFO  : 'after 3000' command is executed.
13:17:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:04 INFO  : Context for 'APU' is selected.
13:17:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:06 INFO  : Context for 'APU' is selected.
13:17:06 INFO  : 'ps7_init' command is executed.
13:17:06 INFO  : 'ps7_post_config' command is executed.
13:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:06 INFO  : Memory regions updated for context APU
13:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:06 INFO  : 'con' command is executed.
13:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:17:42 INFO  : Disconnected from the channel tcfchan#45.
13:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:43 INFO  : 'jtag frequency' command is executed.
13:17:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:43 INFO  : Context for 'APU' is selected.
13:17:43 INFO  : System reset is completed.
13:17:46 INFO  : 'after 3000' command is executed.
13:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:47 INFO  : Context for 'APU' is selected.
13:17:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:49 INFO  : Context for 'APU' is selected.
13:17:49 INFO  : 'ps7_init' command is executed.
13:17:49 INFO  : 'ps7_post_config' command is executed.
13:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:49 INFO  : Memory regions updated for context APU
13:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:49 INFO  : 'con' command is executed.
13:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:18:19 INFO  : Disconnected from the channel tcfchan#46.
13:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:18:20 INFO  : 'jtag frequency' command is executed.
13:18:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:20 INFO  : Context for 'APU' is selected.
13:18:20 INFO  : System reset is completed.
13:18:23 INFO  : 'after 3000' command is executed.
13:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:18:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:18:25 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:26 INFO  : Context for 'APU' is selected.
13:18:27 INFO  : 'ps7_init' command is executed.
13:18:27 INFO  : 'ps7_post_config' command is executed.
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:27 INFO  : Memory regions updated for context APU
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : 'con' command is executed.
13:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:18:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:19:01 INFO  : Disconnected from the channel tcfchan#47.
13:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:19:03 INFO  : 'jtag frequency' command is executed.
13:19:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:03 INFO  : Context for 'APU' is selected.
13:19:03 INFO  : System reset is completed.
13:19:06 INFO  : 'after 3000' command is executed.
13:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:19:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:19:07 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:09 INFO  : Context for 'APU' is selected.
13:19:09 INFO  : 'ps7_init' command is executed.
13:19:09 INFO  : 'ps7_post_config' command is executed.
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:09 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:09 INFO  : Memory regions updated for context APU
13:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:09 INFO  : 'con' command is executed.
13:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:19:09 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:19:28 INFO  : Disconnected from the channel tcfchan#48.
13:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:19:29 INFO  : 'jtag frequency' command is executed.
13:19:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:29 INFO  : Context for 'APU' is selected.
13:19:29 INFO  : System reset is completed.
13:19:32 INFO  : 'after 3000' command is executed.
13:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:19:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:19:34 INFO  : Context for 'APU' is selected.
13:19:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:35 INFO  : Context for 'APU' is selected.
13:19:36 INFO  : 'ps7_init' command is executed.
13:19:36 INFO  : 'ps7_post_config' command is executed.
13:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:36 INFO  : Memory regions updated for context APU
13:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:36 INFO  : 'con' command is executed.
13:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:19:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:19:48 INFO  : Disconnected from the channel tcfchan#49.
13:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:19:49 INFO  : 'jtag frequency' command is executed.
13:19:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:49 INFO  : Context for 'APU' is selected.
13:19:49 INFO  : System reset is completed.
13:19:52 INFO  : 'after 3000' command is executed.
13:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:19:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:19:53 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:55 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : 'ps7_init' command is executed.
13:19:55 INFO  : 'ps7_post_config' command is executed.
13:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:55 INFO  : Memory regions updated for context APU
13:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:55 INFO  : 'con' command is executed.
13:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:19:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:20:18 INFO  : Disconnected from the channel tcfchan#50.
13:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:20:19 INFO  : 'jtag frequency' command is executed.
13:20:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:19 INFO  : Context for 'APU' is selected.
13:20:19 INFO  : System reset is completed.
13:20:22 INFO  : 'after 3000' command is executed.
13:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:20:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:20:23 INFO  : Context for 'APU' is selected.
13:20:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:20:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:25 INFO  : Context for 'APU' is selected.
13:20:25 INFO  : 'ps7_init' command is executed.
13:20:25 INFO  : 'ps7_post_config' command is executed.
13:20:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:26 INFO  : Memory regions updated for context APU
13:20:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:26 INFO  : 'con' command is executed.
13:20:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:20:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:21:04 INFO  : Disconnected from the channel tcfchan#51.
13:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:21:05 INFO  : 'jtag frequency' command is executed.
13:21:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:05 INFO  : Context for 'APU' is selected.
13:21:06 INFO  : System reset is completed.
13:21:09 INFO  : 'after 3000' command is executed.
13:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:21:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:21:10 INFO  : Context for 'APU' is selected.
13:21:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:11 INFO  : Context for 'APU' is selected.
13:21:12 INFO  : 'ps7_init' command is executed.
13:21:12 INFO  : 'ps7_post_config' command is executed.
13:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:12 INFO  : Memory regions updated for context APU
13:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:12 INFO  : 'con' command is executed.
13:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:21:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:22:03 INFO  : Disconnected from the channel tcfchan#52.
13:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:22:05 INFO  : 'jtag frequency' command is executed.
13:22:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:05 INFO  : Context for 'APU' is selected.
13:22:05 INFO  : System reset is completed.
13:22:08 INFO  : 'after 3000' command is executed.
13:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:22:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:22:09 INFO  : Context for 'APU' is selected.
13:22:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:11 INFO  : Context for 'APU' is selected.
13:22:11 INFO  : 'ps7_init' command is executed.
13:22:11 INFO  : 'ps7_post_config' command is executed.
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:11 INFO  : Memory regions updated for context APU
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : 'con' command is executed.
13:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:22:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:22:30 INFO  : Disconnected from the channel tcfchan#53.
13:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:22:31 INFO  : 'jtag frequency' command is executed.
13:22:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:31 INFO  : Context for 'APU' is selected.
13:22:32 INFO  : System reset is completed.
13:22:35 INFO  : 'after 3000' command is executed.
13:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:22:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:22:36 INFO  : Context for 'APU' is selected.
13:22:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:22:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:37 INFO  : Context for 'APU' is selected.
13:22:38 INFO  : 'ps7_init' command is executed.
13:22:38 INFO  : 'ps7_post_config' command is executed.
13:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:38 INFO  : Memory regions updated for context APU
13:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:38 INFO  : 'con' command is executed.
13:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:22:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:23:26 INFO  : Disconnected from the channel tcfchan#54.
13:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:23:27 INFO  : 'jtag frequency' command is executed.
13:23:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:27 INFO  : Context for 'APU' is selected.
13:23:27 INFO  : System reset is completed.
13:23:30 INFO  : 'after 3000' command is executed.
13:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:23:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:23:31 INFO  : Context for 'APU' is selected.
13:23:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:33 INFO  : Context for 'APU' is selected.
13:23:33 INFO  : 'ps7_init' command is executed.
13:23:33 INFO  : 'ps7_post_config' command is executed.
13:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:34 INFO  : Memory regions updated for context APU
13:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : 'con' command is executed.
13:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:23:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:23:56 INFO  : Disconnected from the channel tcfchan#55.
13:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:23:57 INFO  : 'jtag frequency' command is executed.
13:23:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:57 INFO  : Context for 'APU' is selected.
13:23:58 INFO  : System reset is completed.
13:24:01 INFO  : 'after 3000' command is executed.
13:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:24:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:24:02 INFO  : Context for 'APU' is selected.
13:24:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:03 INFO  : Context for 'APU' is selected.
13:24:03 INFO  : 'ps7_init' command is executed.
13:24:03 INFO  : 'ps7_post_config' command is executed.
13:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:04 INFO  : Memory regions updated for context APU
13:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:04 INFO  : 'con' command is executed.
13:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:24:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:24:36 INFO  : Disconnected from the channel tcfchan#56.
13:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:24:37 INFO  : 'jtag frequency' command is executed.
13:24:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:37 INFO  : Context for 'APU' is selected.
13:24:37 INFO  : System reset is completed.
13:24:40 INFO  : 'after 3000' command is executed.
13:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:24:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:24:41 INFO  : Context for 'APU' is selected.
13:24:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:43 INFO  : Context for 'APU' is selected.
13:24:43 INFO  : 'ps7_init' command is executed.
13:24:43 INFO  : 'ps7_post_config' command is executed.
13:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:44 INFO  : Memory regions updated for context APU
13:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:44 INFO  : 'con' command is executed.
13:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:24:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:24:54 INFO  : Disconnected from the channel tcfchan#57.
13:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:24:55 INFO  : 'jtag frequency' command is executed.
13:24:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:55 INFO  : Context for 'APU' is selected.
13:24:55 INFO  : System reset is completed.
13:24:59 INFO  : 'after 3000' command is executed.
13:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:25:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:25:00 INFO  : Context for 'APU' is selected.
13:25:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:25:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:01 INFO  : Context for 'APU' is selected.
13:25:01 INFO  : 'ps7_init' command is executed.
13:25:01 INFO  : 'ps7_post_config' command is executed.
13:25:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:02 INFO  : Memory regions updated for context APU
13:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:02 INFO  : 'con' command is executed.
13:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:25:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:25:20 INFO  : Disconnected from the channel tcfchan#58.
13:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:25:21 INFO  : 'jtag frequency' command is executed.
13:25:21 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:21 INFO  : Context for 'APU' is selected.
13:25:21 INFO  : System reset is completed.
13:25:24 INFO  : 'after 3000' command is executed.
13:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:25:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:25:26 INFO  : Context for 'APU' is selected.
13:25:27 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:25:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:27 INFO  : Context for 'APU' is selected.
13:25:27 INFO  : 'ps7_init' command is executed.
13:25:27 INFO  : 'ps7_post_config' command is executed.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:28 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:28 INFO  : Memory regions updated for context APU
13:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:28 INFO  : 'con' command is executed.
13:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:25:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:25:53 INFO  : Disconnected from the channel tcfchan#59.
13:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:25:55 INFO  : 'jtag frequency' command is executed.
13:25:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:55 INFO  : Context for 'APU' is selected.
13:25:55 INFO  : System reset is completed.
13:25:58 INFO  : 'after 3000' command is executed.
13:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:25:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:25:59 INFO  : Context for 'APU' is selected.
13:26:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:01 INFO  : Context for 'APU' is selected.
13:26:01 INFO  : 'ps7_init' command is executed.
13:26:01 INFO  : 'ps7_post_config' command is executed.
13:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:02 INFO  : Memory regions updated for context APU
13:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:02 INFO  : 'con' command is executed.
13:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:26:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:27:04 INFO  : Disconnected from the channel tcfchan#60.
13:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:27:05 INFO  : 'jtag frequency' command is executed.
13:27:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:05 INFO  : Context for 'APU' is selected.
13:27:05 INFO  : System reset is completed.
13:27:08 INFO  : 'after 3000' command is executed.
13:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:27:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:27:10 INFO  : Context for 'APU' is selected.
13:27:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:11 INFO  : Context for 'APU' is selected.
13:27:11 INFO  : 'ps7_init' command is executed.
13:27:11 INFO  : 'ps7_post_config' command is executed.
13:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:12 INFO  : Memory regions updated for context APU
13:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:12 INFO  : 'con' command is executed.
13:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:27:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:27:40 INFO  : Disconnected from the channel tcfchan#61.
13:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:27:41 INFO  : 'jtag frequency' command is executed.
13:27:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:41 INFO  : Context for 'APU' is selected.
13:27:41 INFO  : System reset is completed.
13:27:44 INFO  : 'after 3000' command is executed.
13:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:27:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:27:46 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:27:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : 'ps7_init' command is executed.
13:27:47 INFO  : 'ps7_post_config' command is executed.
13:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:48 INFO  : Memory regions updated for context APU
13:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:48 INFO  : 'con' command is executed.
13:27:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:27:48 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:28:23 INFO  : Disconnected from the channel tcfchan#62.
13:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:28:24 INFO  : 'jtag frequency' command is executed.
13:28:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:24 INFO  : Context for 'APU' is selected.
13:28:24 INFO  : System reset is completed.
13:28:27 INFO  : 'after 3000' command is executed.
13:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:28:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:28:28 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:30 INFO  : Context for 'APU' is selected.
13:28:30 INFO  : 'ps7_init' command is executed.
13:28:30 INFO  : 'ps7_post_config' command is executed.
13:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:30 INFO  : Memory regions updated for context APU
13:28:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:30 INFO  : 'con' command is executed.
13:28:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:28:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:29:18 INFO  : Disconnected from the channel tcfchan#63.
13:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:29:19 INFO  : 'jtag frequency' command is executed.
13:29:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:19 INFO  : Context for 'APU' is selected.
13:29:19 INFO  : System reset is completed.
13:29:22 INFO  : 'after 3000' command is executed.
13:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:29:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:29:23 INFO  : Context for 'APU' is selected.
13:29:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:29:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:25 INFO  : Context for 'APU' is selected.
13:29:25 INFO  : 'ps7_init' command is executed.
13:29:25 INFO  : 'ps7_post_config' command is executed.
13:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:25 INFO  : Memory regions updated for context APU
13:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:25 INFO  : 'con' command is executed.
13:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:29:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:30:08 INFO  : Disconnected from the channel tcfchan#64.
13:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:30:09 INFO  : 'jtag frequency' command is executed.
13:30:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:09 INFO  : Context for 'APU' is selected.
13:30:09 INFO  : System reset is completed.
13:30:12 INFO  : 'after 3000' command is executed.
13:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:30:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:30:13 INFO  : Context for 'APU' is selected.
13:30:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:15 INFO  : Context for 'APU' is selected.
13:30:15 INFO  : 'ps7_init' command is executed.
13:30:15 INFO  : 'ps7_post_config' command is executed.
13:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:15 INFO  : Memory regions updated for context APU
13:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:15 INFO  : 'con' command is executed.
13:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:30:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:31:09 INFO  : Disconnected from the channel tcfchan#65.
13:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:31:10 INFO  : 'jtag frequency' command is executed.
13:31:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:10 INFO  : Context for 'APU' is selected.
13:31:10 INFO  : System reset is completed.
13:31:13 INFO  : 'after 3000' command is executed.
13:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:31:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:31:14 INFO  : Context for 'APU' is selected.
13:31:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:31:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:16 INFO  : Context for 'APU' is selected.
13:31:16 INFO  : 'ps7_init' command is executed.
13:31:16 INFO  : 'ps7_post_config' command is executed.
13:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:16 INFO  : Memory regions updated for context APU
13:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:16 INFO  : 'con' command is executed.
13:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:31:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:31:33 INFO  : Disconnected from the channel tcfchan#66.
13:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:31:34 INFO  : 'jtag frequency' command is executed.
13:31:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:34 INFO  : Context for 'APU' is selected.
13:31:34 INFO  : System reset is completed.
13:31:37 INFO  : 'after 3000' command is executed.
13:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:31:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:31:39 INFO  : Context for 'APU' is selected.
13:31:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:40 INFO  : Context for 'APU' is selected.
13:31:40 INFO  : 'ps7_init' command is executed.
13:31:40 INFO  : 'ps7_post_config' command is executed.
13:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:41 INFO  : Memory regions updated for context APU
13:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:41 INFO  : 'con' command is executed.
13:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:31:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:32:11 INFO  : Disconnected from the channel tcfchan#67.
13:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:32:12 INFO  : 'jtag frequency' command is executed.
13:32:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:12 INFO  : Context for 'APU' is selected.
13:32:12 INFO  : System reset is completed.
13:32:15 INFO  : 'after 3000' command is executed.
13:32:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:32:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:32:16 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:18 INFO  : Context for 'APU' is selected.
13:32:18 INFO  : 'ps7_init' command is executed.
13:32:18 INFO  : 'ps7_post_config' command is executed.
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:18 INFO  : Memory regions updated for context APU
13:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:18 INFO  : 'con' command is executed.
13:32:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:32:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:32:32 INFO  : Disconnected from the channel tcfchan#68.
13:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:32:33 INFO  : 'jtag frequency' command is executed.
13:32:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:33 INFO  : Context for 'APU' is selected.
13:32:33 INFO  : System reset is completed.
13:32:36 INFO  : 'after 3000' command is executed.
13:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:32:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:32:38 INFO  : Context for 'APU' is selected.
13:32:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:39 INFO  : Context for 'APU' is selected.
13:32:39 INFO  : 'ps7_init' command is executed.
13:32:39 INFO  : 'ps7_post_config' command is executed.
13:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:40 INFO  : Memory regions updated for context APU
13:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:40 INFO  : 'con' command is executed.
13:32:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:32:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:33:47 INFO  : Disconnected from the channel tcfchan#69.
13:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:33:48 INFO  : 'jtag frequency' command is executed.
13:33:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:48 INFO  : Context for 'APU' is selected.
13:33:48 INFO  : System reset is completed.
13:33:51 INFO  : 'after 3000' command is executed.
13:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:33:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:33:52 INFO  : Context for 'APU' is selected.
13:33:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:54 INFO  : Context for 'APU' is selected.
13:33:54 INFO  : 'ps7_init' command is executed.
13:33:54 INFO  : 'ps7_post_config' command is executed.
13:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:54 INFO  : Memory regions updated for context APU
13:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:55 INFO  : 'con' command is executed.
13:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:33:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:34:07 INFO  : Disconnected from the channel tcfchan#70.
13:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:34:08 INFO  : 'jtag frequency' command is executed.
13:34:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:08 INFO  : Context for 'APU' is selected.
13:34:09 INFO  : System reset is completed.
13:34:12 INFO  : 'after 3000' command is executed.
13:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:34:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:34:13 INFO  : Context for 'APU' is selected.
13:34:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:34:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:14 INFO  : Context for 'APU' is selected.
13:34:15 INFO  : 'ps7_init' command is executed.
13:34:15 INFO  : 'ps7_post_config' command is executed.
13:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:15 INFO  : Memory regions updated for context APU
13:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:15 INFO  : 'con' command is executed.
13:34:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:34:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:36:07 INFO  : Disconnected from the channel tcfchan#71.
13:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:36:08 INFO  : 'jtag frequency' command is executed.
13:36:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:08 INFO  : Context for 'APU' is selected.
13:36:08 INFO  : System reset is completed.
13:36:11 INFO  : 'after 3000' command is executed.
13:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:36:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:36:12 INFO  : Context for 'APU' is selected.
13:36:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:14 INFO  : Context for 'APU' is selected.
13:36:14 INFO  : 'ps7_init' command is executed.
13:36:14 INFO  : 'ps7_post_config' command is executed.
13:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:14 INFO  : Memory regions updated for context APU
13:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:14 INFO  : 'con' command is executed.
13:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:36:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:38:47 INFO  : Disconnected from the channel tcfchan#72.
13:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:38:48 INFO  : 'jtag frequency' command is executed.
13:38:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:48 INFO  : Context for 'APU' is selected.
13:38:48 INFO  : System reset is completed.
13:38:51 INFO  : 'after 3000' command is executed.
13:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:38:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:38:53 INFO  : Context for 'APU' is selected.
13:38:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:54 INFO  : Context for 'APU' is selected.
13:38:55 INFO  : 'ps7_init' command is executed.
13:38:55 INFO  : 'ps7_post_config' command is executed.
13:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:55 INFO  : Memory regions updated for context APU
13:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:55 INFO  : 'con' command is executed.
13:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:38:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:40:25 INFO  : Disconnected from the channel tcfchan#73.
13:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:40:26 INFO  : 'jtag frequency' command is executed.
13:40:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:26 INFO  : Context for 'APU' is selected.
13:40:26 INFO  : System reset is completed.
13:40:29 INFO  : 'after 3000' command is executed.
13:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:40:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:40:30 INFO  : Context for 'APU' is selected.
13:40:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:32 INFO  : Context for 'APU' is selected.
13:40:32 INFO  : 'ps7_init' command is executed.
13:40:32 INFO  : 'ps7_post_config' command is executed.
13:40:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:32 INFO  : Memory regions updated for context APU
13:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:33 INFO  : 'con' command is executed.
13:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:40:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:24:31 INFO  : Disconnected from the channel tcfchan#74.
13:31:23 INFO  : Registering command handlers for SDK TCF services
13:31:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
13:31:25 INFO  : XSCT server has started successfully.
13:31:25 INFO  : Successfully done setting XSCT server connection channel  
13:31:25 INFO  : Successfully done setting SDK workspace  
13:31:25 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
13:31:25 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
13:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:31:58 INFO  : 'jtag frequency' command is executed.
13:31:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:58 INFO  : Context for 'APU' is selected.
13:31:58 INFO  : System reset is completed.
13:32:01 INFO  : 'after 3000' command is executed.
13:32:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:32:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:32:02 INFO  : Context for 'APU' is selected.
13:32:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:02 INFO  : Context for 'APU' is selected.
13:32:03 INFO  : 'ps7_init' command is executed.
13:32:03 INFO  : 'ps7_post_config' command is executed.
13:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:03 INFO  : Memory regions updated for context APU
13:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:03 INFO  : 'con' command is executed.
13:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:32:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:34:23 INFO  : Disconnected from the channel tcfchan#1.
13:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:34:24 INFO  : 'jtag frequency' command is executed.
13:34:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:24 INFO  : Context for 'APU' is selected.
13:34:24 INFO  : System reset is completed.
13:34:27 INFO  : 'after 3000' command is executed.
13:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:34:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:34:28 INFO  : Context for 'APU' is selected.
13:34:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:30 INFO  : Context for 'APU' is selected.
13:34:30 INFO  : 'ps7_init' command is executed.
13:34:30 INFO  : 'ps7_post_config' command is executed.
13:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:30 INFO  : Memory regions updated for context APU
13:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:31 INFO  : 'con' command is executed.
13:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:34:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:34:52 INFO  : Disconnected from the channel tcfchan#2.
13:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:34:53 INFO  : 'jtag frequency' command is executed.
13:34:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:53 INFO  : Context for 'APU' is selected.
13:34:53 INFO  : System reset is completed.
13:34:56 INFO  : 'after 3000' command is executed.
13:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:34:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:34:57 INFO  : Context for 'APU' is selected.
13:34:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:34:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:59 INFO  : Context for 'APU' is selected.
13:34:59 INFO  : 'ps7_init' command is executed.
13:34:59 INFO  : 'ps7_post_config' command is executed.
13:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:59 INFO  : Memory regions updated for context APU
13:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:59 INFO  : 'con' command is executed.
13:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:34:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:35:15 INFO  : Disconnected from the channel tcfchan#3.
13:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:35:16 INFO  : 'jtag frequency' command is executed.
13:35:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:16 INFO  : Context for 'APU' is selected.
13:35:16 INFO  : System reset is completed.
13:35:19 INFO  : 'after 3000' command is executed.
13:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:35:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:35:21 INFO  : Context for 'APU' is selected.
13:35:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:35:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:22 INFO  : Context for 'APU' is selected.
13:35:22 INFO  : 'ps7_init' command is executed.
13:35:22 INFO  : 'ps7_post_config' command is executed.
13:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:22 INFO  : Memory regions updated for context APU
13:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:22 INFO  : 'con' command is executed.
13:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:35:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:35:36 INFO  : Disconnected from the channel tcfchan#4.
13:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:35:37 INFO  : 'jtag frequency' command is executed.
13:35:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:37 INFO  : Context for 'APU' is selected.
13:35:38 INFO  : System reset is completed.
13:35:41 INFO  : 'after 3000' command is executed.
13:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:35:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:35:42 INFO  : Context for 'APU' is selected.
13:35:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:43 INFO  : Context for 'APU' is selected.
13:35:43 INFO  : 'ps7_init' command is executed.
13:35:43 INFO  : 'ps7_post_config' command is executed.
13:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:44 INFO  : Memory regions updated for context APU
13:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:44 INFO  : 'con' command is executed.
13:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:35:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:38:35 INFO  : Disconnected from the channel tcfchan#5.
13:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:38:36 INFO  : 'jtag frequency' command is executed.
13:38:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:37 INFO  : Context for 'APU' is selected.
13:38:37 INFO  : System reset is completed.
13:38:40 INFO  : 'after 3000' command is executed.
13:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:38:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:38:41 INFO  : Context for 'APU' is selected.
13:38:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:42 INFO  : Context for 'APU' is selected.
13:38:43 INFO  : 'ps7_init' command is executed.
13:38:43 INFO  : 'ps7_post_config' command is executed.
13:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:43 INFO  : Memory regions updated for context APU
13:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:43 INFO  : 'con' command is executed.
13:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:38:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:39:25 INFO  : Disconnected from the channel tcfchan#6.
13:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:39:26 INFO  : 'jtag frequency' command is executed.
13:39:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:26 INFO  : Context for 'APU' is selected.
13:39:26 INFO  : System reset is completed.
13:39:29 INFO  : 'after 3000' command is executed.
13:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:39:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:39:30 INFO  : Context for 'APU' is selected.
13:39:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:32 INFO  : Context for 'APU' is selected.
13:39:32 INFO  : 'ps7_init' command is executed.
13:39:32 INFO  : 'ps7_post_config' command is executed.
13:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:33 INFO  : Memory regions updated for context APU
13:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:33 INFO  : 'con' command is executed.
13:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:39:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:41:42 INFO  : Disconnected from the channel tcfchan#7.
13:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:41:43 INFO  : 'jtag frequency' command is executed.
13:41:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:43 INFO  : Context for 'APU' is selected.
13:41:43 INFO  : System reset is completed.
13:41:46 INFO  : 'after 3000' command is executed.
13:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:41:47 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:49 INFO  : Context for 'APU' is selected.
13:41:49 INFO  : 'ps7_init' command is executed.
13:41:49 INFO  : 'ps7_post_config' command is executed.
13:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:49 INFO  : Memory regions updated for context APU
13:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:49 INFO  : 'con' command is executed.
13:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:41:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:42:55 INFO  : Disconnected from the channel tcfchan#8.
13:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:42:56 INFO  : 'jtag frequency' command is executed.
13:42:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:56 INFO  : Context for 'APU' is selected.
13:42:56 INFO  : System reset is completed.
13:42:59 INFO  : 'after 3000' command is executed.
13:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:43:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:43:01 INFO  : Context for 'APU' is selected.
13:43:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:02 INFO  : Context for 'APU' is selected.
13:43:02 INFO  : 'ps7_init' command is executed.
13:43:02 INFO  : 'ps7_post_config' command is executed.
13:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:03 INFO  : Memory regions updated for context APU
13:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:03 INFO  : 'con' command is executed.
13:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:43:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:43:39 INFO  : Disconnected from the channel tcfchan#9.
13:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:43:40 INFO  : 'jtag frequency' command is executed.
13:43:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:40 INFO  : Context for 'APU' is selected.
13:43:40 INFO  : System reset is completed.
13:43:43 INFO  : 'after 3000' command is executed.
13:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:43:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:43:45 INFO  : Context for 'APU' is selected.
13:43:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:46 INFO  : Context for 'APU' is selected.
13:43:46 INFO  : 'ps7_init' command is executed.
13:43:46 INFO  : 'ps7_post_config' command is executed.
13:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:47 INFO  : Memory regions updated for context APU
13:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:47 INFO  : 'con' command is executed.
13:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:43:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:57:17 INFO  : Disconnected from the channel tcfchan#10.
13:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:57:19 INFO  : 'jtag frequency' command is executed.
13:57:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:19 INFO  : Context for 'APU' is selected.
13:57:19 INFO  : System reset is completed.
13:57:22 INFO  : 'after 3000' command is executed.
13:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:57:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:57:23 INFO  : Context for 'APU' is selected.
13:57:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:25 INFO  : 'ps7_init' command is executed.
13:57:25 INFO  : 'ps7_post_config' command is executed.
13:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:25 INFO  : Memory regions updated for context APU
13:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:25 INFO  : 'con' command is executed.
13:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:57:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:14:16 INFO  : Disconnected from the channel tcfchan#11.
14:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:14:17 INFO  : 'jtag frequency' command is executed.
14:14:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:17 INFO  : System reset is completed.
14:14:20 INFO  : 'after 3000' command is executed.
14:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:14:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:14:22 INFO  : Context for 'APU' is selected.
14:14:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:23 INFO  : Context for 'APU' is selected.
14:14:23 INFO  : 'ps7_init' command is executed.
14:14:23 INFO  : 'ps7_post_config' command is executed.
14:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:24 INFO  : Memory regions updated for context APU
14:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:24 INFO  : 'con' command is executed.
14:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:14:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:17:34 INFO  : Disconnected from the channel tcfchan#12.
14:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:17:35 INFO  : 'jtag frequency' command is executed.
14:17:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:35 INFO  : Context for 'APU' is selected.
14:17:35 INFO  : System reset is completed.
14:17:38 INFO  : 'after 3000' command is executed.
14:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:17:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:17:39 INFO  : Context for 'APU' is selected.
14:17:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:41 INFO  : Context for 'APU' is selected.
14:17:41 INFO  : 'ps7_init' command is executed.
14:17:41 INFO  : 'ps7_post_config' command is executed.
14:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:41 INFO  : Memory regions updated for context APU
14:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:41 INFO  : 'con' command is executed.
14:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:17:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:18:18 INFO  : Disconnected from the channel tcfchan#13.
14:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:18:19 INFO  : 'jtag frequency' command is executed.
14:18:19 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:19 INFO  : Context for 'APU' is selected.
14:18:20 INFO  : System reset is completed.
14:18:23 INFO  : 'after 3000' command is executed.
14:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:18:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:18:24 INFO  : Context for 'APU' is selected.
14:18:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:25 INFO  : Context for 'APU' is selected.
14:18:26 INFO  : 'ps7_init' command is executed.
14:18:26 INFO  : 'ps7_post_config' command is executed.
14:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:26 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:26 INFO  : Memory regions updated for context APU
14:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:26 INFO  : 'con' command is executed.
14:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:18:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:20:14 INFO  : Disconnected from the channel tcfchan#14.
14:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:20:15 INFO  : 'jtag frequency' command is executed.
14:20:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:15 INFO  : Context for 'APU' is selected.
14:20:15 INFO  : System reset is completed.
14:20:18 INFO  : 'after 3000' command is executed.
14:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:20:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:20:19 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:21 INFO  : Context for 'APU' is selected.
14:20:21 INFO  : 'ps7_init' command is executed.
14:20:21 INFO  : 'ps7_post_config' command is executed.
14:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:21 INFO  : Memory regions updated for context APU
14:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:22 INFO  : 'con' command is executed.
14:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:20:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:20:42 INFO  : Disconnected from the channel tcfchan#15.
14:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:20:44 INFO  : 'jtag frequency' command is executed.
14:20:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:44 INFO  : Context for 'APU' is selected.
14:20:44 INFO  : System reset is completed.
14:20:47 INFO  : 'after 3000' command is executed.
14:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:20:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:20:48 INFO  : Context for 'APU' is selected.
14:20:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:50 INFO  : Context for 'APU' is selected.
14:20:50 INFO  : 'ps7_init' command is executed.
14:20:50 INFO  : 'ps7_post_config' command is executed.
14:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:50 INFO  : Memory regions updated for context APU
14:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:50 INFO  : 'con' command is executed.
14:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:20:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:22:09 INFO  : Disconnected from the channel tcfchan#16.
14:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:22:10 INFO  : 'jtag frequency' command is executed.
14:22:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:10 INFO  : Context for 'APU' is selected.
14:22:11 INFO  : System reset is completed.
14:22:14 INFO  : 'after 3000' command is executed.
14:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:22:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:22:15 INFO  : Context for 'APU' is selected.
14:22:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:16 INFO  : Context for 'APU' is selected.
14:22:16 INFO  : 'ps7_init' command is executed.
14:22:16 INFO  : 'ps7_post_config' command is executed.
14:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:17 INFO  : Memory regions updated for context APU
14:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:17 INFO  : 'con' command is executed.
14:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:22:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:25:37 INFO  : Disconnected from the channel tcfchan#17.
14:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:25:38 INFO  : 'jtag frequency' command is executed.
14:25:38 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:38 INFO  : Context for 'APU' is selected.
14:25:39 INFO  : System reset is completed.
14:25:42 INFO  : 'after 3000' command is executed.
14:25:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:25:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:25:43 INFO  : Context for 'APU' is selected.
14:25:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:44 INFO  : Context for 'APU' is selected.
14:25:45 INFO  : 'ps7_init' command is executed.
14:25:45 INFO  : 'ps7_post_config' command is executed.
14:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:45 INFO  : Memory regions updated for context APU
14:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:45 INFO  : 'con' command is executed.
14:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:25:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:26:44 INFO  : Disconnected from the channel tcfchan#18.
14:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:26:46 INFO  : 'jtag frequency' command is executed.
14:26:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:46 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : System reset is completed.
14:26:49 INFO  : 'after 3000' command is executed.
14:26:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:26:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:26:50 INFO  : Context for 'APU' is selected.
14:26:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:51 INFO  : Context for 'APU' is selected.
14:26:52 INFO  : 'ps7_init' command is executed.
14:26:52 INFO  : 'ps7_post_config' command is executed.
14:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:52 INFO  : Memory regions updated for context APU
14:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:52 INFO  : 'con' command is executed.
14:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:26:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:27:16 INFO  : Disconnected from the channel tcfchan#19.
14:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:27:18 INFO  : 'jtag frequency' command is executed.
14:27:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:18 INFO  : Context for 'APU' is selected.
14:27:18 INFO  : System reset is completed.
14:27:21 INFO  : 'after 3000' command is executed.
14:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:27:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:27:22 INFO  : Context for 'APU' is selected.
14:27:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:27:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:23 INFO  : Context for 'APU' is selected.
14:27:24 INFO  : 'ps7_init' command is executed.
14:27:24 INFO  : 'ps7_post_config' command is executed.
14:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:24 INFO  : Memory regions updated for context APU
14:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:24 INFO  : 'con' command is executed.
14:27:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:27:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:28:25 INFO  : Disconnected from the channel tcfchan#20.
14:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:28:27 INFO  : 'jtag frequency' command is executed.
14:28:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:27 INFO  : Context for 'APU' is selected.
14:28:27 INFO  : System reset is completed.
14:28:30 INFO  : 'after 3000' command is executed.
14:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:28:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:28:31 INFO  : Context for 'APU' is selected.
14:28:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:33 INFO  : Context for 'APU' is selected.
14:28:33 INFO  : 'ps7_init' command is executed.
14:28:33 INFO  : 'ps7_post_config' command is executed.
14:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:33 INFO  : Memory regions updated for context APU
14:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:34 INFO  : 'con' command is executed.
14:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:28:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:29:07 INFO  : Disconnected from the channel tcfchan#21.
14:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:29:08 INFO  : 'jtag frequency' command is executed.
14:29:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:08 INFO  : Context for 'APU' is selected.
14:29:08 INFO  : System reset is completed.
14:29:11 INFO  : 'after 3000' command is executed.
14:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:29:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:29:12 INFO  : Context for 'APU' is selected.
14:29:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:13 INFO  : Context for 'APU' is selected.
14:29:14 INFO  : 'ps7_init' command is executed.
14:29:14 INFO  : 'ps7_post_config' command is executed.
14:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:14 INFO  : Memory regions updated for context APU
14:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:14 INFO  : 'con' command is executed.
14:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:29:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:33:47 INFO  : Disconnected from the channel tcfchan#22.
14:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:33:48 INFO  : 'jtag frequency' command is executed.
14:33:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:48 INFO  : Context for 'APU' is selected.
14:33:48 INFO  : System reset is completed.
14:33:51 INFO  : 'after 3000' command is executed.
14:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:33:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:33:52 INFO  : Context for 'APU' is selected.
14:33:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:54 INFO  : Context for 'APU' is selected.
14:33:54 INFO  : 'ps7_init' command is executed.
14:33:54 INFO  : 'ps7_post_config' command is executed.
14:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:54 INFO  : Memory regions updated for context APU
14:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:54 INFO  : 'con' command is executed.
14:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:33:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:34:39 INFO  : Disconnected from the channel tcfchan#23.
14:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:34:40 INFO  : 'jtag frequency' command is executed.
14:34:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:40 INFO  : Context for 'APU' is selected.
14:34:40 INFO  : System reset is completed.
14:34:43 INFO  : 'after 3000' command is executed.
14:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:34:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:34:45 INFO  : Context for 'APU' is selected.
14:34:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:46 INFO  : Context for 'APU' is selected.
14:34:47 INFO  : 'ps7_init' command is executed.
14:34:47 INFO  : 'ps7_post_config' command is executed.
14:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:47 INFO  : Memory regions updated for context APU
14:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:47 INFO  : 'con' command is executed.
14:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:34:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:36:03 INFO  : Disconnected from the channel tcfchan#24.
14:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:36:04 INFO  : 'jtag frequency' command is executed.
14:36:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:04 INFO  : Context for 'APU' is selected.
14:36:04 INFO  : System reset is completed.
14:36:07 INFO  : 'after 3000' command is executed.
14:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:36:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:36:09 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:36:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:10 INFO  : Context for 'APU' is selected.
14:36:10 INFO  : 'ps7_init' command is executed.
14:36:10 INFO  : 'ps7_post_config' command is executed.
14:36:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:11 INFO  : Memory regions updated for context APU
14:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : 'con' command is executed.
14:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:36:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:36:37 INFO  : Disconnected from the channel tcfchan#25.
14:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:36:39 INFO  : 'jtag frequency' command is executed.
14:36:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:39 INFO  : Context for 'APU' is selected.
14:36:39 INFO  : System reset is completed.
14:36:42 INFO  : 'after 3000' command is executed.
14:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:36:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:36:43 INFO  : Context for 'APU' is selected.
14:36:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:45 INFO  : Context for 'APU' is selected.
14:36:45 INFO  : 'ps7_init' command is executed.
14:36:45 INFO  : 'ps7_post_config' command is executed.
14:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:45 INFO  : Memory regions updated for context APU
14:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:45 INFO  : 'con' command is executed.
14:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:36:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:36:55 INFO  : Disconnected from the channel tcfchan#26.
14:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:36:57 INFO  : 'jtag frequency' command is executed.
14:36:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:57 INFO  : Context for 'APU' is selected.
14:36:57 INFO  : System reset is completed.
14:37:00 INFO  : 'after 3000' command is executed.
14:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:37:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:37:01 INFO  : Context for 'APU' is selected.
14:37:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:03 INFO  : Context for 'APU' is selected.
14:37:03 INFO  : 'ps7_init' command is executed.
14:37:03 INFO  : 'ps7_post_config' command is executed.
14:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:03 INFO  : Memory regions updated for context APU
14:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:03 INFO  : 'con' command is executed.
14:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:37:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:37:21 INFO  : Disconnected from the channel tcfchan#27.
14:37:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:37:22 INFO  : 'jtag frequency' command is executed.
14:37:22 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:22 INFO  : Context for 'APU' is selected.
14:37:23 INFO  : System reset is completed.
14:37:26 INFO  : 'after 3000' command is executed.
14:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:37:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:37:27 INFO  : Context for 'APU' is selected.
14:37:28 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:37:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:28 INFO  : Context for 'APU' is selected.
14:37:29 INFO  : 'ps7_init' command is executed.
14:37:29 INFO  : 'ps7_post_config' command is executed.
14:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:29 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:29 INFO  : Memory regions updated for context APU
14:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:29 INFO  : 'con' command is executed.
14:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:37:29 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:37:42 INFO  : Disconnected from the channel tcfchan#28.
14:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:37:43 INFO  : 'jtag frequency' command is executed.
14:37:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:43 INFO  : Context for 'APU' is selected.
14:37:43 INFO  : System reset is completed.
14:37:46 INFO  : 'after 3000' command is executed.
14:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:37:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:37:48 INFO  : Context for 'APU' is selected.
14:37:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:49 INFO  : Context for 'APU' is selected.
14:37:50 INFO  : 'ps7_init' command is executed.
14:37:50 INFO  : 'ps7_post_config' command is executed.
14:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:50 INFO  : Memory regions updated for context APU
14:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:50 INFO  : 'con' command is executed.
14:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:37:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:38:08 INFO  : Disconnected from the channel tcfchan#29.
14:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:38:09 INFO  : 'jtag frequency' command is executed.
14:38:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:09 INFO  : Context for 'APU' is selected.
14:38:09 INFO  : System reset is completed.
14:38:12 INFO  : 'after 3000' command is executed.
14:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:38:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:38:14 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : 'ps7_init' command is executed.
14:38:15 INFO  : 'ps7_post_config' command is executed.
14:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:16 INFO  : Memory regions updated for context APU
14:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:16 INFO  : 'con' command is executed.
14:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:38:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:39:44 INFO  : Disconnected from the channel tcfchan#30.
14:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:39:45 INFO  : 'jtag frequency' command is executed.
14:39:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:46 INFO  : Context for 'APU' is selected.
14:39:46 INFO  : System reset is completed.
14:39:49 INFO  : 'after 3000' command is executed.
14:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:39:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:39:50 INFO  : Context for 'APU' is selected.
14:39:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:51 INFO  : Context for 'APU' is selected.
14:39:52 INFO  : 'ps7_init' command is executed.
14:39:52 INFO  : 'ps7_post_config' command is executed.
14:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:52 INFO  : Memory regions updated for context APU
14:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:52 INFO  : 'con' command is executed.
14:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:39:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:40:09 INFO  : Disconnected from the channel tcfchan#31.
14:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:40:10 INFO  : 'jtag frequency' command is executed.
14:40:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:10 INFO  : Context for 'APU' is selected.
14:40:10 INFO  : System reset is completed.
14:40:13 INFO  : 'after 3000' command is executed.
14:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:40:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:40:14 INFO  : Context for 'APU' is selected.
14:40:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:16 INFO  : Context for 'APU' is selected.
14:40:16 INFO  : 'ps7_init' command is executed.
14:40:16 INFO  : 'ps7_post_config' command is executed.
14:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:16 INFO  : Memory regions updated for context APU
14:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:17 INFO  : 'con' command is executed.
14:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:40:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:40:40 INFO  : Disconnected from the channel tcfchan#32.
14:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:40:41 INFO  : 'jtag frequency' command is executed.
14:40:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : System reset is completed.
14:40:45 INFO  : 'after 3000' command is executed.
14:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:40:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:40:46 INFO  : Context for 'APU' is selected.
14:40:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:47 INFO  : Context for 'APU' is selected.
14:40:48 INFO  : 'ps7_init' command is executed.
14:40:48 INFO  : 'ps7_post_config' command is executed.
14:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:48 INFO  : Memory regions updated for context APU
14:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:48 INFO  : 'con' command is executed.
14:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:40:48 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:41:30 INFO  : Disconnected from the channel tcfchan#33.
14:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:41:31 INFO  : 'jtag frequency' command is executed.
14:41:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:31 INFO  : Context for 'APU' is selected.
14:41:31 INFO  : System reset is completed.
14:41:34 INFO  : 'after 3000' command is executed.
14:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:41:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:41:36 INFO  : Context for 'APU' is selected.
14:41:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:37 INFO  : Context for 'APU' is selected.
14:41:37 INFO  : 'ps7_init' command is executed.
14:41:37 INFO  : 'ps7_post_config' command is executed.
14:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:38 INFO  : Memory regions updated for context APU
14:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:38 INFO  : 'con' command is executed.
14:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:41:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:42:54 INFO  : Disconnected from the channel tcfchan#34.
14:42:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:42:55 INFO  : 'jtag frequency' command is executed.
14:42:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:55 INFO  : Context for 'APU' is selected.
14:42:55 INFO  : System reset is completed.
14:42:58 INFO  : 'after 3000' command is executed.
14:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:42:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:42:59 INFO  : Context for 'APU' is selected.
14:43:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:01 INFO  : Context for 'APU' is selected.
14:43:01 INFO  : 'ps7_init' command is executed.
14:43:01 INFO  : 'ps7_post_config' command is executed.
14:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:01 INFO  : Memory regions updated for context APU
14:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:02 INFO  : 'con' command is executed.
14:43:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:43:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:43:25 INFO  : Disconnected from the channel tcfchan#35.
14:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:43:27 INFO  : 'jtag frequency' command is executed.
14:43:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:27 INFO  : Context for 'APU' is selected.
14:43:27 INFO  : System reset is completed.
14:43:30 INFO  : 'after 3000' command is executed.
14:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:43:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:43:31 INFO  : Context for 'APU' is selected.
14:43:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:33 INFO  : Context for 'APU' is selected.
14:43:33 INFO  : 'ps7_init' command is executed.
14:43:33 INFO  : 'ps7_post_config' command is executed.
14:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:34 INFO  : Memory regions updated for context APU
14:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:34 INFO  : 'con' command is executed.
14:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:43:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:44:15 INFO  : Disconnected from the channel tcfchan#36.
14:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:44:16 INFO  : 'jtag frequency' command is executed.
14:44:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:16 INFO  : Context for 'APU' is selected.
14:44:16 INFO  : System reset is completed.
14:44:19 INFO  : 'after 3000' command is executed.
14:44:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:44:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:44:20 INFO  : Context for 'APU' is selected.
14:44:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:44:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:22 INFO  : Context for 'APU' is selected.
14:44:22 INFO  : 'ps7_init' command is executed.
14:44:22 INFO  : 'ps7_post_config' command is executed.
14:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:23 INFO  : Memory regions updated for context APU
14:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:23 INFO  : 'con' command is executed.
14:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:44:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:44:43 INFO  : Disconnected from the channel tcfchan#37.
14:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:44:45 INFO  : 'jtag frequency' command is executed.
14:44:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:45 INFO  : Context for 'APU' is selected.
14:44:45 INFO  : System reset is completed.
14:44:48 INFO  : 'after 3000' command is executed.
14:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:44:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:44:49 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:51 INFO  : Context for 'APU' is selected.
14:44:51 INFO  : 'ps7_init' command is executed.
14:44:51 INFO  : 'ps7_post_config' command is executed.
14:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:51 INFO  : Memory regions updated for context APU
14:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:51 INFO  : 'con' command is executed.
14:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:44:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:45:20 INFO  : Disconnected from the channel tcfchan#38.
14:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:45:22 INFO  : 'jtag frequency' command is executed.
14:45:22 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:22 INFO  : Context for 'APU' is selected.
14:45:22 INFO  : System reset is completed.
14:45:25 INFO  : 'after 3000' command is executed.
14:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:45:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:45:26 INFO  : Context for 'APU' is selected.
14:45:27 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:27 INFO  : Context for 'APU' is selected.
14:45:28 INFO  : 'ps7_init' command is executed.
14:45:28 INFO  : 'ps7_post_config' command is executed.
14:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:28 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:28 INFO  : Memory regions updated for context APU
14:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:28 INFO  : 'con' command is executed.
14:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:45:28 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:45:43 INFO  : Disconnected from the channel tcfchan#39.
14:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:45:44 INFO  : 'jtag frequency' command is executed.
14:45:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:44 INFO  : Context for 'APU' is selected.
14:45:44 INFO  : System reset is completed.
14:45:47 INFO  : 'after 3000' command is executed.
14:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:45:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:45:48 INFO  : Context for 'APU' is selected.
14:45:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:50 INFO  : Context for 'APU' is selected.
14:45:50 INFO  : 'ps7_init' command is executed.
14:45:50 INFO  : 'ps7_post_config' command is executed.
14:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:51 INFO  : Memory regions updated for context APU
14:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:51 INFO  : 'con' command is executed.
14:45:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:45:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:47:55 INFO  : Disconnected from the channel tcfchan#40.
14:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:47:56 INFO  : 'jtag frequency' command is executed.
14:47:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:56 INFO  : Context for 'APU' is selected.
14:47:56 INFO  : System reset is completed.
14:47:59 INFO  : 'after 3000' command is executed.
14:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:48:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:48:00 INFO  : Context for 'APU' is selected.
14:48:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:02 INFO  : Context for 'APU' is selected.
14:48:02 INFO  : 'ps7_init' command is executed.
14:48:02 INFO  : 'ps7_post_config' command is executed.
14:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:02 INFO  : Memory regions updated for context APU
14:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:02 INFO  : 'con' command is executed.
14:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:48:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
14:51:12 INFO  : Disconnected from the channel tcfchan#41.
14:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
14:51:13 INFO  : 'jtag frequency' command is executed.
14:51:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:13 INFO  : Context for 'APU' is selected.
14:51:13 INFO  : System reset is completed.
14:51:16 INFO  : 'after 3000' command is executed.
14:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
14:51:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
14:51:17 INFO  : Context for 'APU' is selected.
14:51:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
14:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:19 INFO  : Context for 'APU' is selected.
14:51:19 INFO  : 'ps7_init' command is executed.
14:51:19 INFO  : 'ps7_post_config' command is executed.
14:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:20 INFO  : Memory regions updated for context APU
14:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:20 INFO  : 'con' command is executed.
14:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

14:51:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:05:38 INFO  : Disconnected from the channel tcfchan#42.
15:05:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:05:40 INFO  : 'jtag frequency' command is executed.
15:05:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:40 INFO  : Context for 'APU' is selected.
15:05:40 INFO  : System reset is completed.
15:05:43 INFO  : 'after 3000' command is executed.
15:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:05:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:05:44 INFO  : Context for 'APU' is selected.
15:05:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:46 INFO  : Context for 'APU' is selected.
15:05:46 INFO  : 'ps7_init' command is executed.
15:05:46 INFO  : 'ps7_post_config' command is executed.
15:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:46 INFO  : Memory regions updated for context APU
15:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:46 INFO  : 'con' command is executed.
15:05:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:05:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:06:16 INFO  : Disconnected from the channel tcfchan#43.
15:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:06:17 INFO  : 'jtag frequency' command is executed.
15:06:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:17 INFO  : Context for 'APU' is selected.
15:06:17 INFO  : System reset is completed.
15:06:20 INFO  : 'after 3000' command is executed.
15:06:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:06:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:06:21 INFO  : Context for 'APU' is selected.
15:06:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:23 INFO  : Context for 'APU' is selected.
15:06:23 INFO  : 'ps7_init' command is executed.
15:06:23 INFO  : 'ps7_post_config' command is executed.
15:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:23 INFO  : Memory regions updated for context APU
15:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:23 INFO  : 'con' command is executed.
15:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:06:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:07:58 INFO  : Disconnected from the channel tcfchan#44.
15:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:07:59 INFO  : 'jtag frequency' command is executed.
15:07:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:59 INFO  : Context for 'APU' is selected.
15:07:59 INFO  : System reset is completed.
15:08:02 INFO  : 'after 3000' command is executed.
15:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:08:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:08:04 INFO  : Context for 'APU' is selected.
15:08:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:05 INFO  : Context for 'APU' is selected.
15:08:05 INFO  : 'ps7_init' command is executed.
15:08:05 INFO  : 'ps7_post_config' command is executed.
15:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:06 INFO  : Memory regions updated for context APU
15:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:06 INFO  : 'con' command is executed.
15:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:08:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:09:33 INFO  : Disconnected from the channel tcfchan#45.
15:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:09:34 INFO  : 'jtag frequency' command is executed.
15:09:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:09:34 INFO  : Context for 'APU' is selected.
15:09:34 INFO  : System reset is completed.
15:09:37 INFO  : 'after 3000' command is executed.
15:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:09:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:09:38 INFO  : Context for 'APU' is selected.
15:09:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:40 INFO  : Context for 'APU' is selected.
15:09:40 INFO  : 'ps7_init' command is executed.
15:09:40 INFO  : 'ps7_post_config' command is executed.
15:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:40 INFO  : Memory regions updated for context APU
15:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:40 INFO  : 'con' command is executed.
15:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:09:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:11:28 INFO  : Disconnected from the channel tcfchan#46.
15:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:11:29 INFO  : 'jtag frequency' command is executed.
15:11:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:29 INFO  : Context for 'APU' is selected.
15:11:30 INFO  : System reset is completed.
15:11:33 INFO  : 'after 3000' command is executed.
15:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:11:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:11:34 INFO  : Context for 'APU' is selected.
15:11:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:35 INFO  : Context for 'APU' is selected.
15:11:36 INFO  : 'ps7_init' command is executed.
15:11:36 INFO  : 'ps7_post_config' command is executed.
15:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:36 INFO  : Memory regions updated for context APU
15:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:36 INFO  : 'con' command is executed.
15:11:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:11:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:12:02 INFO  : Disconnected from the channel tcfchan#47.
15:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:12:03 INFO  : 'jtag frequency' command is executed.
15:12:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:03 INFO  : Context for 'APU' is selected.
15:12:03 INFO  : System reset is completed.
15:12:06 INFO  : 'after 3000' command is executed.
15:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:12:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:12:08 INFO  : Context for 'APU' is selected.
15:12:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:09 INFO  : Context for 'APU' is selected.
15:12:09 INFO  : 'ps7_init' command is executed.
15:12:09 INFO  : 'ps7_post_config' command is executed.
15:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:10 INFO  : Memory regions updated for context APU
15:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:10 INFO  : 'con' command is executed.
15:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:12:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:12:45 INFO  : Disconnected from the channel tcfchan#48.
15:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:12:46 INFO  : 'jtag frequency' command is executed.
15:12:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:46 INFO  : Context for 'APU' is selected.
15:12:46 INFO  : System reset is completed.
15:12:49 INFO  : 'after 3000' command is executed.
15:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:12:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:12:50 INFO  : Context for 'APU' is selected.
15:12:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:52 INFO  : Context for 'APU' is selected.
15:12:52 INFO  : 'ps7_init' command is executed.
15:12:52 INFO  : 'ps7_post_config' command is executed.
15:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:53 INFO  : Memory regions updated for context APU
15:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:53 INFO  : 'con' command is executed.
15:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:12:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:14:16 INFO  : Disconnected from the channel tcfchan#49.
15:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:14:17 INFO  : 'jtag frequency' command is executed.
15:14:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:17 INFO  : Context for 'APU' is selected.
15:14:17 INFO  : System reset is completed.
15:14:20 INFO  : 'after 3000' command is executed.
15:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:14:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:14:21 INFO  : Context for 'APU' is selected.
15:14:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:23 INFO  : Context for 'APU' is selected.
15:14:23 INFO  : 'ps7_init' command is executed.
15:14:23 INFO  : 'ps7_post_config' command is executed.
15:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:23 INFO  : Memory regions updated for context APU
15:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:23 INFO  : 'con' command is executed.
15:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:14:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:14:24 INFO  : 'jtag frequency' command is executed.
15:14:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:24 INFO  : Context for 'APU' is selected.
15:14:25 INFO  : System reset is completed.
15:14:28 INFO  : 'after 3000' command is executed.
15:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:14:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:29 INFO  : Context for 'APU' is selected.
15:14:29 INFO  : 'ps7_init' command is executed.
15:14:29 INFO  : 'ps7_post_config' command is executed.
15:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:29 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:30 INFO  : Memory regions updated for context APU
15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : 'con' command is executed.
15:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:14:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:16:19 INFO  : Disconnected from the channel tcfchan#50.
15:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:16:20 INFO  : 'jtag frequency' command is executed.
15:16:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:20 INFO  : Context for 'APU' is selected.
15:16:21 INFO  : System reset is completed.
15:16:24 INFO  : 'after 3000' command is executed.
15:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:16:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:16:25 INFO  : Context for 'APU' is selected.
15:16:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:16:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:26 INFO  : Context for 'APU' is selected.
15:16:27 INFO  : 'ps7_init' command is executed.
15:16:27 INFO  : 'ps7_post_config' command is executed.
15:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:27 INFO  : Memory regions updated for context APU
15:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:27 INFO  : 'con' command is executed.
15:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:16:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:17:24 INFO  : Disconnected from the channel tcfchan#51.
15:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:17:26 INFO  : 'jtag frequency' command is executed.
15:17:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:26 INFO  : Context for 'APU' is selected.
15:17:26 INFO  : System reset is completed.
15:17:29 INFO  : 'after 3000' command is executed.
15:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:17:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:17:30 INFO  : Context for 'APU' is selected.
15:17:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:32 INFO  : Context for 'APU' is selected.
15:17:32 INFO  : 'ps7_init' command is executed.
15:17:32 INFO  : 'ps7_post_config' command is executed.
15:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:32 INFO  : Memory regions updated for context APU
15:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:32 INFO  : 'con' command is executed.
15:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:17:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:17:51 INFO  : Disconnected from the channel tcfchan#52.
15:17:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:17:52 INFO  : 'jtag frequency' command is executed.
15:17:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:52 INFO  : Context for 'APU' is selected.
15:17:52 INFO  : System reset is completed.
15:17:55 INFO  : 'after 3000' command is executed.
15:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:17:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:17:56 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:58 INFO  : Context for 'APU' is selected.
15:17:58 INFO  : 'ps7_init' command is executed.
15:17:58 INFO  : 'ps7_post_config' command is executed.
15:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:58 INFO  : Memory regions updated for context APU
15:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:58 INFO  : 'con' command is executed.
15:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:17:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:18:31 INFO  : Disconnected from the channel tcfchan#53.
15:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:18:32 INFO  : 'jtag frequency' command is executed.
15:18:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:32 INFO  : Context for 'APU' is selected.
15:18:32 INFO  : System reset is completed.
15:18:35 INFO  : 'after 3000' command is executed.
15:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:18:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:18:36 INFO  : Context for 'APU' is selected.
15:18:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:38 INFO  : Context for 'APU' is selected.
15:18:38 INFO  : 'ps7_init' command is executed.
15:18:38 INFO  : 'ps7_post_config' command is executed.
15:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:38 INFO  : Memory regions updated for context APU
15:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:38 INFO  : 'con' command is executed.
15:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:18:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:20:08 INFO  : Disconnected from the channel tcfchan#54.
15:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:20:09 INFO  : 'jtag frequency' command is executed.
15:20:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:09 INFO  : Context for 'APU' is selected.
15:20:09 INFO  : System reset is completed.
15:20:12 INFO  : 'after 3000' command is executed.
15:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:20:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:20:14 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:15 INFO  : Context for 'APU' is selected.
15:20:15 INFO  : 'ps7_init' command is executed.
15:20:15 INFO  : 'ps7_post_config' command is executed.
15:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:16 INFO  : Memory regions updated for context APU
15:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:16 INFO  : 'con' command is executed.
15:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:20:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:22:15 INFO  : Disconnected from the channel tcfchan#55.
15:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:22:16 INFO  : 'jtag frequency' command is executed.
15:22:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:16 INFO  : Context for 'APU' is selected.
15:22:16 INFO  : System reset is completed.
15:22:19 INFO  : 'after 3000' command is executed.
15:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:22:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:22:20 INFO  : Context for 'APU' is selected.
15:22:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:22 INFO  : Context for 'APU' is selected.
15:22:22 INFO  : 'ps7_init' command is executed.
15:22:22 INFO  : 'ps7_post_config' command is executed.
15:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:23 INFO  : Memory regions updated for context APU
15:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:23 INFO  : 'con' command is executed.
15:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:22:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:23:24 INFO  : Disconnected from the channel tcfchan#56.
15:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:23:25 INFO  : 'jtag frequency' command is executed.
15:23:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:25 INFO  : Context for 'APU' is selected.
15:23:26 INFO  : System reset is completed.
15:23:29 INFO  : 'after 3000' command is executed.
15:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:23:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:23:30 INFO  : Context for 'APU' is selected.
15:23:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:31 INFO  : Context for 'APU' is selected.
15:23:32 INFO  : 'ps7_init' command is executed.
15:23:32 INFO  : 'ps7_post_config' command is executed.
15:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:32 INFO  : Memory regions updated for context APU
15:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:32 INFO  : 'con' command is executed.
15:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:23:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:24:34 INFO  : Disconnected from the channel tcfchan#57.
15:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:24:35 INFO  : 'jtag frequency' command is executed.
15:24:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:35 INFO  : Context for 'APU' is selected.
15:24:35 INFO  : System reset is completed.
15:24:38 INFO  : 'after 3000' command is executed.
15:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:24:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:24:39 INFO  : Context for 'APU' is selected.
15:24:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:41 INFO  : Context for 'APU' is selected.
15:24:41 INFO  : 'ps7_init' command is executed.
15:24:41 INFO  : 'ps7_post_config' command is executed.
15:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:42 INFO  : Memory regions updated for context APU
15:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:42 INFO  : 'con' command is executed.
15:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:24:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:24:55 INFO  : Disconnected from the channel tcfchan#58.
15:24:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:24:56 INFO  : 'jtag frequency' command is executed.
15:24:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:56 INFO  : Context for 'APU' is selected.
15:24:57 INFO  : System reset is completed.
15:25:00 INFO  : 'after 3000' command is executed.
15:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:25:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:25:01 INFO  : Context for 'APU' is selected.
15:25:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:02 INFO  : Context for 'APU' is selected.
15:25:03 INFO  : 'ps7_init' command is executed.
15:25:03 INFO  : 'ps7_post_config' command is executed.
15:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:03 INFO  : Memory regions updated for context APU
15:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:03 INFO  : 'con' command is executed.
15:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:25:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:26:14 INFO  : Disconnected from the channel tcfchan#59.
15:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:26:15 INFO  : 'jtag frequency' command is executed.
15:26:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:15 INFO  : Context for 'APU' is selected.
15:26:16 INFO  : System reset is completed.
15:26:19 INFO  : 'after 3000' command is executed.
15:26:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:26:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:26:20 INFO  : Context for 'APU' is selected.
15:26:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:21 INFO  : Context for 'APU' is selected.
15:26:21 INFO  : 'ps7_init' command is executed.
15:26:21 INFO  : 'ps7_post_config' command is executed.
15:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:22 INFO  : Memory regions updated for context APU
15:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:22 INFO  : 'con' command is executed.
15:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:26:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:26:46 INFO  : Disconnected from the channel tcfchan#60.
15:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:26:47 INFO  : 'jtag frequency' command is executed.
15:26:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:47 INFO  : Context for 'APU' is selected.
15:26:47 INFO  : System reset is completed.
15:26:50 INFO  : 'after 3000' command is executed.
15:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:26:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:26:52 INFO  : Context for 'APU' is selected.
15:26:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:26:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:53 INFO  : Context for 'APU' is selected.
15:26:53 INFO  : 'ps7_init' command is executed.
15:26:53 INFO  : 'ps7_post_config' command is executed.
15:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:54 INFO  : Memory regions updated for context APU
15:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:54 INFO  : 'con' command is executed.
15:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:26:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:27:22 INFO  : Disconnected from the channel tcfchan#61.
15:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:27:24 INFO  : 'jtag frequency' command is executed.
15:27:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:24 INFO  : Context for 'APU' is selected.
15:27:24 INFO  : System reset is completed.
15:27:27 INFO  : 'after 3000' command is executed.
15:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:27:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:27:28 INFO  : Context for 'APU' is selected.
15:27:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:30 INFO  : Context for 'APU' is selected.
15:27:30 INFO  : 'ps7_init' command is executed.
15:27:30 INFO  : 'ps7_post_config' command is executed.
15:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:30 INFO  : Memory regions updated for context APU
15:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:30 INFO  : 'con' command is executed.
15:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:27:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:27:42 INFO  : Disconnected from the channel tcfchan#62.
15:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:27:44 INFO  : 'jtag frequency' command is executed.
15:27:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:44 INFO  : Context for 'APU' is selected.
15:27:44 INFO  : System reset is completed.
15:27:47 INFO  : 'after 3000' command is executed.
15:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:27:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:27:48 INFO  : Context for 'APU' is selected.
15:27:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:49 INFO  : Context for 'APU' is selected.
15:27:50 INFO  : 'ps7_init' command is executed.
15:27:50 INFO  : 'ps7_post_config' command is executed.
15:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:50 INFO  : Memory regions updated for context APU
15:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:50 INFO  : 'con' command is executed.
15:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:27:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:28:05 INFO  : Disconnected from the channel tcfchan#63.
15:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:28:06 INFO  : 'jtag frequency' command is executed.
15:28:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:06 INFO  : Context for 'APU' is selected.
15:28:07 INFO  : System reset is completed.
15:28:10 INFO  : 'after 3000' command is executed.
15:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:28:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:28:11 INFO  : Context for 'APU' is selected.
15:28:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:12 INFO  : Context for 'APU' is selected.
15:28:13 INFO  : 'ps7_init' command is executed.
15:28:13 INFO  : 'ps7_post_config' command is executed.
15:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:13 INFO  : Memory regions updated for context APU
15:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:13 INFO  : 'con' command is executed.
15:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:28:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:28:51 INFO  : Disconnected from the channel tcfchan#64.
15:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:28:53 INFO  : 'jtag frequency' command is executed.
15:28:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:53 INFO  : Context for 'APU' is selected.
15:28:53 INFO  : System reset is completed.
15:28:56 INFO  : 'after 3000' command is executed.
15:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:28:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:28:57 INFO  : Context for 'APU' is selected.
15:28:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:59 INFO  : Context for 'APU' is selected.
15:28:59 INFO  : 'ps7_init' command is executed.
15:28:59 INFO  : 'ps7_post_config' command is executed.
15:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:59 INFO  : Memory regions updated for context APU
15:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:59 INFO  : 'con' command is executed.
15:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:28:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:29:23 INFO  : Disconnected from the channel tcfchan#65.
15:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:29:24 INFO  : 'jtag frequency' command is executed.
15:29:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:24 INFO  : Context for 'APU' is selected.
15:29:24 INFO  : System reset is completed.
15:29:27 INFO  : 'after 3000' command is executed.
15:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:29:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:29:28 INFO  : Context for 'APU' is selected.
15:29:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:30 INFO  : Context for 'APU' is selected.
15:29:30 INFO  : 'ps7_init' command is executed.
15:29:30 INFO  : 'ps7_post_config' command is executed.
15:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:31 INFO  : Memory regions updated for context APU
15:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:31 INFO  : 'con' command is executed.
15:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:29:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:30:28 INFO  : Disconnected from the channel tcfchan#66.
15:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:30:29 INFO  : 'jtag frequency' command is executed.
15:30:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:29 INFO  : Context for 'APU' is selected.
15:30:30 INFO  : System reset is completed.
15:30:33 INFO  : 'after 3000' command is executed.
15:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:30:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:30:34 INFO  : Context for 'APU' is selected.
15:30:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:35 INFO  : Context for 'APU' is selected.
15:30:36 INFO  : 'ps7_init' command is executed.
15:30:36 INFO  : 'ps7_post_config' command is executed.
15:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:36 INFO  : Memory regions updated for context APU
15:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:36 INFO  : 'con' command is executed.
15:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:30:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:30:46 INFO  : Disconnected from the channel tcfchan#67.
15:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:30:47 INFO  : 'jtag frequency' command is executed.
15:30:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:47 INFO  : Context for 'APU' is selected.
15:30:47 INFO  : System reset is completed.
15:30:50 INFO  : 'after 3000' command is executed.
15:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:30:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:30:51 INFO  : Context for 'APU' is selected.
15:30:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:53 INFO  : Context for 'APU' is selected.
15:30:53 INFO  : 'ps7_init' command is executed.
15:30:53 INFO  : 'ps7_post_config' command is executed.
15:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:54 INFO  : Memory regions updated for context APU
15:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:54 INFO  : 'con' command is executed.
15:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:30:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:33:21 INFO  : Disconnected from the channel tcfchan#68.
15:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:33:22 INFO  : 'jtag frequency' command is executed.
15:33:22 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:22 INFO  : System reset is completed.
15:33:25 INFO  : 'after 3000' command is executed.
15:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:33:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:33:26 INFO  : Context for 'APU' is selected.
15:33:28 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:28 INFO  : Context for 'APU' is selected.
15:33:28 INFO  : 'ps7_init' command is executed.
15:33:28 INFO  : 'ps7_post_config' command is executed.
15:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:29 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:29 INFO  : Memory regions updated for context APU
15:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:29 INFO  : 'con' command is executed.
15:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:33:29 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:35:47 INFO  : Disconnected from the channel tcfchan#69.
15:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:35:48 INFO  : 'jtag frequency' command is executed.
15:35:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:48 INFO  : Context for 'APU' is selected.
15:35:48 INFO  : System reset is completed.
15:35:51 INFO  : 'after 3000' command is executed.
15:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:35:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:35:53 INFO  : Context for 'APU' is selected.
15:35:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:54 INFO  : Context for 'APU' is selected.
15:35:54 INFO  : 'ps7_init' command is executed.
15:35:54 INFO  : 'ps7_post_config' command is executed.
15:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:55 INFO  : Memory regions updated for context APU
15:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : 'con' command is executed.
15:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:35:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:36:50 INFO  : Disconnected from the channel tcfchan#70.
15:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:36:51 INFO  : 'jtag frequency' command is executed.
15:36:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:51 INFO  : Context for 'APU' is selected.
15:36:51 INFO  : System reset is completed.
15:36:54 INFO  : 'after 3000' command is executed.
15:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:36:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:36:56 INFO  : Context for 'APU' is selected.
15:36:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:57 INFO  : Context for 'APU' is selected.
15:36:57 INFO  : 'ps7_init' command is executed.
15:36:57 INFO  : 'ps7_post_config' command is executed.
15:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:58 INFO  : Memory regions updated for context APU
15:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:58 INFO  : 'con' command is executed.
15:36:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:36:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:37:13 INFO  : Disconnected from the channel tcfchan#71.
15:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:37:15 INFO  : 'jtag frequency' command is executed.
15:37:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:15 INFO  : Context for 'APU' is selected.
15:37:15 INFO  : System reset is completed.
15:37:18 INFO  : 'after 3000' command is executed.
15:37:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:37:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:37:19 INFO  : Context for 'APU' is selected.
15:37:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:20 INFO  : Context for 'APU' is selected.
15:37:21 INFO  : 'ps7_init' command is executed.
15:37:21 INFO  : 'ps7_post_config' command is executed.
15:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:21 INFO  : Memory regions updated for context APU
15:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:21 INFO  : 'con' command is executed.
15:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:37:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:39:52 INFO  : Disconnected from the channel tcfchan#72.
15:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:39:53 INFO  : 'jtag frequency' command is executed.
15:39:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:53 INFO  : Context for 'APU' is selected.
15:39:54 INFO  : System reset is completed.
15:39:57 INFO  : 'after 3000' command is executed.
15:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:39:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:39:58 INFO  : Context for 'APU' is selected.
15:39:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:59 INFO  : Context for 'APU' is selected.
15:40:00 INFO  : 'ps7_init' command is executed.
15:40:00 INFO  : 'ps7_post_config' command is executed.
15:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:00 INFO  : Memory regions updated for context APU
15:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:00 INFO  : 'con' command is executed.
15:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:40:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:42:11 INFO  : Disconnected from the channel tcfchan#73.
15:42:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:42:12 INFO  : 'jtag frequency' command is executed.
15:42:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:12 INFO  : Context for 'APU' is selected.
15:42:12 INFO  : System reset is completed.
15:42:15 INFO  : 'after 3000' command is executed.
15:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:42:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:42:16 INFO  : Context for 'APU' is selected.
15:42:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:18 INFO  : Context for 'APU' is selected.
15:42:18 INFO  : 'ps7_init' command is executed.
15:42:18 INFO  : 'ps7_post_config' command is executed.
15:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:18 INFO  : Memory regions updated for context APU
15:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:19 INFO  : 'con' command is executed.
15:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:42:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:43:55 INFO  : Disconnected from the channel tcfchan#74.
15:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:43:56 INFO  : 'jtag frequency' command is executed.
15:43:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:56 INFO  : Context for 'APU' is selected.
15:43:56 INFO  : System reset is completed.
15:43:59 INFO  : 'after 3000' command is executed.
15:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:44:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:44:01 INFO  : Context for 'APU' is selected.
15:44:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:02 INFO  : Context for 'APU' is selected.
15:44:02 INFO  : 'ps7_init' command is executed.
15:44:02 INFO  : 'ps7_post_config' command is executed.
15:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:03 INFO  : Memory regions updated for context APU
15:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:03 INFO  : 'con' command is executed.
15:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:44:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:44:12 INFO  : Disconnected from the channel tcfchan#75.
15:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:44:13 INFO  : 'jtag frequency' command is executed.
15:44:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:13 INFO  : Context for 'APU' is selected.
15:44:13 INFO  : System reset is completed.
15:44:16 INFO  : 'after 3000' command is executed.
15:44:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:44:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:44:18 INFO  : Context for 'APU' is selected.
15:44:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:44:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:19 INFO  : Context for 'APU' is selected.
15:44:20 INFO  : 'ps7_init' command is executed.
15:44:20 INFO  : 'ps7_post_config' command is executed.
15:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:20 INFO  : Memory regions updated for context APU
15:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:20 INFO  : 'con' command is executed.
15:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:44:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:44:41 INFO  : Disconnected from the channel tcfchan#76.
15:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:44:42 INFO  : 'jtag frequency' command is executed.
15:44:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:42 INFO  : Context for 'APU' is selected.
15:44:43 INFO  : System reset is completed.
15:44:46 INFO  : 'after 3000' command is executed.
15:44:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:44:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:44:47 INFO  : Context for 'APU' is selected.
15:44:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:48 INFO  : Context for 'APU' is selected.
15:44:48 INFO  : 'ps7_init' command is executed.
15:44:48 INFO  : 'ps7_post_config' command is executed.
15:44:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:49 INFO  : Memory regions updated for context APU
15:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:49 INFO  : 'con' command is executed.
15:44:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:44:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:45:52 INFO  : Disconnected from the channel tcfchan#77.
15:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:45:53 INFO  : 'jtag frequency' command is executed.
15:45:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:53 INFO  : Context for 'APU' is selected.
15:45:53 INFO  : System reset is completed.
15:45:56 INFO  : 'after 3000' command is executed.
15:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:45:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:45:58 INFO  : Context for 'APU' is selected.
15:45:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:59 INFO  : Context for 'APU' is selected.
15:46:00 INFO  : 'ps7_init' command is executed.
15:46:00 INFO  : 'ps7_post_config' command is executed.
15:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:00 INFO  : Memory regions updated for context APU
15:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:00 INFO  : 'con' command is executed.
15:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:46:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:48:11 INFO  : Disconnected from the channel tcfchan#78.
15:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:48:12 INFO  : 'jtag frequency' command is executed.
15:48:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:12 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : System reset is completed.
15:48:15 INFO  : 'after 3000' command is executed.
15:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:48:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:48:16 INFO  : Context for 'APU' is selected.
15:48:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : 'ps7_init' command is executed.
15:48:18 INFO  : 'ps7_post_config' command is executed.
15:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:18 INFO  : Memory regions updated for context APU
15:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:18 INFO  : 'con' command is executed.
15:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:48:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:48:43 INFO  : Disconnected from the channel tcfchan#79.
15:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:48:44 INFO  : 'jtag frequency' command is executed.
15:48:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:44 INFO  : Context for 'APU' is selected.
15:48:45 INFO  : System reset is completed.
15:48:48 INFO  : 'after 3000' command is executed.
15:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:48:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:48:49 INFO  : Context for 'APU' is selected.
15:48:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:50 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : 'ps7_init' command is executed.
15:48:51 INFO  : 'ps7_post_config' command is executed.
15:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:51 INFO  : Memory regions updated for context APU
15:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:51 INFO  : 'con' command is executed.
15:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:48:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:49:50 INFO  : Disconnected from the channel tcfchan#80.
15:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:49:51 INFO  : 'jtag frequency' command is executed.
15:49:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:51 INFO  : Context for 'APU' is selected.
15:49:52 INFO  : System reset is completed.
15:49:55 INFO  : 'after 3000' command is executed.
15:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:49:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:49:56 INFO  : Context for 'APU' is selected.
15:49:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:49:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:57 INFO  : Context for 'APU' is selected.
15:49:58 INFO  : 'ps7_init' command is executed.
15:49:58 INFO  : 'ps7_post_config' command is executed.
15:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:58 INFO  : Memory regions updated for context APU
15:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:58 INFO  : 'con' command is executed.
15:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:49:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:50:17 INFO  : Disconnected from the channel tcfchan#81.
15:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:50:18 INFO  : 'jtag frequency' command is executed.
15:50:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:18 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : System reset is completed.
15:50:22 INFO  : 'after 3000' command is executed.
15:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:50:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:50:23 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:24 INFO  : Context for 'APU' is selected.
15:50:25 INFO  : 'ps7_init' command is executed.
15:50:25 INFO  : 'ps7_post_config' command is executed.
15:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:25 INFO  : Memory regions updated for context APU
15:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:25 INFO  : 'con' command is executed.
15:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:50:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:51:46 INFO  : Disconnected from the channel tcfchan#82.
15:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:51:48 INFO  : 'jtag frequency' command is executed.
15:51:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:48 INFO  : Context for 'APU' is selected.
15:51:48 INFO  : System reset is completed.
15:51:51 INFO  : 'after 3000' command is executed.
15:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:51:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:51:52 INFO  : Context for 'APU' is selected.
15:51:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:51:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:54 INFO  : Context for 'APU' is selected.
15:51:54 INFO  : 'ps7_init' command is executed.
15:51:54 INFO  : 'ps7_post_config' command is executed.
15:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:54 INFO  : Memory regions updated for context APU
15:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:54 INFO  : 'con' command is executed.
15:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:51:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:52:51 INFO  : Disconnected from the channel tcfchan#83.
15:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:52:52 INFO  : 'jtag frequency' command is executed.
15:52:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:52 INFO  : Context for 'APU' is selected.
15:52:53 INFO  : System reset is completed.
15:52:56 INFO  : 'after 3000' command is executed.
15:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:52:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:52:57 INFO  : Context for 'APU' is selected.
15:52:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:58 INFO  : Context for 'APU' is selected.
15:52:58 INFO  : 'ps7_init' command is executed.
15:52:58 INFO  : 'ps7_post_config' command is executed.
15:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:59 INFO  : Memory regions updated for context APU
15:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:59 INFO  : 'con' command is executed.
15:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:52:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:54:31 INFO  : Disconnected from the channel tcfchan#84.
15:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:54:32 INFO  : 'jtag frequency' command is executed.
15:54:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:32 INFO  : Context for 'APU' is selected.
15:54:33 INFO  : System reset is completed.
15:54:36 INFO  : 'after 3000' command is executed.
15:54:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:54:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:54:37 INFO  : Context for 'APU' is selected.
15:54:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:38 INFO  : Context for 'APU' is selected.
15:54:39 INFO  : 'ps7_init' command is executed.
15:54:39 INFO  : 'ps7_post_config' command is executed.
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:39 INFO  : Memory regions updated for context APU
15:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:39 INFO  : 'con' command is executed.
15:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:54:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:54:52 INFO  : Disconnected from the channel tcfchan#85.
15:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:54:53 INFO  : 'jtag frequency' command is executed.
15:54:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:54 INFO  : Context for 'APU' is selected.
15:54:54 INFO  : System reset is completed.
15:54:57 INFO  : 'after 3000' command is executed.
15:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:54:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:54:58 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:59 INFO  : Context for 'APU' is selected.
15:55:00 INFO  : 'ps7_init' command is executed.
15:55:00 INFO  : 'ps7_post_config' command is executed.
15:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:00 INFO  : Memory regions updated for context APU
15:55:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:00 INFO  : 'con' command is executed.
15:55:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:55:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:56:53 INFO  : Disconnected from the channel tcfchan#86.
15:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:56:55 INFO  : 'jtag frequency' command is executed.
15:56:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : System reset is completed.
15:56:58 INFO  : 'after 3000' command is executed.
15:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:56:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:56:59 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:01 INFO  : Context for 'APU' is selected.
15:57:01 INFO  : 'ps7_init' command is executed.
15:57:01 INFO  : 'ps7_post_config' command is executed.
15:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:01 INFO  : Memory regions updated for context APU
15:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:01 INFO  : 'con' command is executed.
15:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:57:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:57:11 INFO  : Disconnected from the channel tcfchan#87.
15:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:57:12 INFO  : 'jtag frequency' command is executed.
15:57:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:12 INFO  : Context for 'APU' is selected.
15:57:12 INFO  : System reset is completed.
15:57:15 INFO  : 'after 3000' command is executed.
15:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:57:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:57:17 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:18 INFO  : Context for 'APU' is selected.
15:57:18 INFO  : 'ps7_init' command is executed.
15:57:18 INFO  : 'ps7_post_config' command is executed.
15:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:19 INFO  : Memory regions updated for context APU
15:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:19 INFO  : 'con' command is executed.
15:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:57:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:57:51 INFO  : Disconnected from the channel tcfchan#88.
15:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:57:53 INFO  : 'jtag frequency' command is executed.
15:57:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:53 INFO  : Context for 'APU' is selected.
15:57:53 INFO  : System reset is completed.
15:57:56 INFO  : 'after 3000' command is executed.
15:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:57:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:57:57 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : 'ps7_init' command is executed.
15:57:59 INFO  : 'ps7_post_config' command is executed.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:59 INFO  : Memory regions updated for context APU
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:59 INFO  : 'con' command is executed.
15:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:57:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:58:35 INFO  : Disconnected from the channel tcfchan#89.
15:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
15:58:37 INFO  : 'jtag frequency' command is executed.
15:58:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:37 INFO  : Context for 'APU' is selected.
15:58:37 INFO  : System reset is completed.
15:58:40 INFO  : 'after 3000' command is executed.
15:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
15:58:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:58:41 INFO  : Context for 'APU' is selected.
15:58:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:42 INFO  : Context for 'APU' is selected.
15:58:43 INFO  : 'ps7_init' command is executed.
15:58:43 INFO  : 'ps7_post_config' command is executed.
15:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:43 INFO  : Memory regions updated for context APU
15:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:43 INFO  : 'con' command is executed.
15:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

15:58:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
15:59:59 INFO  : Disconnected from the channel tcfchan#90.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:00 INFO  : System reset is completed.
16:00:03 INFO  : 'after 3000' command is executed.
16:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:00:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:00:05 INFO  : Context for 'APU' is selected.
16:00:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:00:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:06 INFO  : Context for 'APU' is selected.
16:00:07 INFO  : 'ps7_init' command is executed.
16:00:07 INFO  : 'ps7_post_config' command is executed.
16:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:07 INFO  : Memory regions updated for context APU
16:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:07 INFO  : 'con' command is executed.
16:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:00:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:01:11 INFO  : Disconnected from the channel tcfchan#91.
16:01:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:01:13 INFO  : 'jtag frequency' command is executed.
16:01:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:13 INFO  : Context for 'APU' is selected.
16:01:13 INFO  : System reset is completed.
16:01:16 INFO  : 'after 3000' command is executed.
16:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:01:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:01:17 INFO  : Context for 'APU' is selected.
16:01:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:01:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:18 INFO  : Context for 'APU' is selected.
16:01:19 INFO  : 'ps7_init' command is executed.
16:01:19 INFO  : 'ps7_post_config' command is executed.
16:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:19 INFO  : Memory regions updated for context APU
16:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:19 INFO  : 'con' command is executed.
16:01:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:01:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:01:34 INFO  : Disconnected from the channel tcfchan#92.
16:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:01:35 INFO  : 'jtag frequency' command is executed.
16:01:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:35 INFO  : Context for 'APU' is selected.
16:01:35 INFO  : System reset is completed.
16:01:38 INFO  : 'after 3000' command is executed.
16:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:01:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:01:40 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:01:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:41 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : 'ps7_init' command is executed.
16:01:41 INFO  : 'ps7_post_config' command is executed.
16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:42 INFO  : Memory regions updated for context APU
16:01:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:42 INFO  : 'con' command is executed.
16:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:01:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:03:34 INFO  : Disconnected from the channel tcfchan#93.
16:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:03:35 INFO  : 'jtag frequency' command is executed.
16:03:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:35 INFO  : Context for 'APU' is selected.
16:03:36 INFO  : System reset is completed.
16:03:39 INFO  : 'after 3000' command is executed.
16:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:03:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:03:40 INFO  : Context for 'APU' is selected.
16:03:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:41 INFO  : Context for 'APU' is selected.
16:03:42 INFO  : 'ps7_init' command is executed.
16:03:42 INFO  : 'ps7_post_config' command is executed.
16:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:42 INFO  : Memory regions updated for context APU
16:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:42 INFO  : 'con' command is executed.
16:03:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:03:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:04:14 INFO  : Disconnected from the channel tcfchan#94.
16:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:04:16 INFO  : 'jtag frequency' command is executed.
16:04:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : System reset is completed.
16:04:19 INFO  : 'after 3000' command is executed.
16:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:04:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:04:20 INFO  : Context for 'APU' is selected.
16:04:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:21 INFO  : Context for 'APU' is selected.
16:04:22 INFO  : 'ps7_init' command is executed.
16:04:22 INFO  : 'ps7_post_config' command is executed.
16:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:22 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:22 INFO  : Memory regions updated for context APU
16:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:22 INFO  : 'con' command is executed.
16:04:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:04:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:04:33 INFO  : Disconnected from the channel tcfchan#95.
16:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:04:34 INFO  : 'jtag frequency' command is executed.
16:04:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:34 INFO  : Context for 'APU' is selected.
16:04:34 INFO  : System reset is completed.
16:04:37 INFO  : 'after 3000' command is executed.
16:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:04:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:04:38 INFO  : Context for 'APU' is selected.
16:04:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:40 INFO  : Context for 'APU' is selected.
16:04:40 INFO  : 'ps7_init' command is executed.
16:04:40 INFO  : 'ps7_post_config' command is executed.
16:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:41 INFO  : Memory regions updated for context APU
16:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:41 INFO  : 'con' command is executed.
16:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:04:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:04:54 INFO  : Disconnected from the channel tcfchan#96.
16:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:04:55 INFO  : 'jtag frequency' command is executed.
16:04:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:04:55 INFO  : Context for 'APU' is selected.
16:04:55 INFO  : System reset is completed.
16:04:58 INFO  : 'after 3000' command is executed.
16:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:05:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:05:00 INFO  : Context for 'APU' is selected.
16:05:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:01 INFO  : Context for 'APU' is selected.
16:05:02 INFO  : 'ps7_init' command is executed.
16:05:02 INFO  : 'ps7_post_config' command is executed.
16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:02 INFO  : Memory regions updated for context APU
16:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:02 INFO  : 'con' command is executed.
16:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:05:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:10:22 INFO  : Disconnected from the channel tcfchan#97.
16:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:10:23 INFO  : 'jtag frequency' command is executed.
16:10:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:24 INFO  : Context for 'APU' is selected.
16:10:24 INFO  : System reset is completed.
16:10:27 INFO  : 'after 3000' command is executed.
16:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:10:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:10:28 INFO  : Context for 'APU' is selected.
16:10:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:29 INFO  : Context for 'APU' is selected.
16:10:30 INFO  : 'ps7_init' command is executed.
16:10:30 INFO  : 'ps7_post_config' command is executed.
16:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:30 INFO  : Memory regions updated for context APU
16:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:30 INFO  : 'con' command is executed.
16:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:10:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:10:51 INFO  : Disconnected from the channel tcfchan#98.
16:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:10:52 INFO  : 'jtag frequency' command is executed.
16:10:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:52 INFO  : Context for 'APU' is selected.
16:10:52 INFO  : System reset is completed.
16:10:55 INFO  : 'after 3000' command is executed.
16:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:10:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:10:56 INFO  : Context for 'APU' is selected.
16:10:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:58 INFO  : Context for 'APU' is selected.
16:10:58 INFO  : 'ps7_init' command is executed.
16:10:58 INFO  : 'ps7_post_config' command is executed.
16:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:58 INFO  : Memory regions updated for context APU
16:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:58 INFO  : 'con' command is executed.
16:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:10:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:11:08 INFO  : Disconnected from the channel tcfchan#99.
16:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:11:10 INFO  : 'jtag frequency' command is executed.
16:11:10 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:10 INFO  : Context for 'APU' is selected.
16:11:10 INFO  : System reset is completed.
16:11:13 INFO  : 'after 3000' command is executed.
16:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:11:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:11:14 INFO  : Context for 'APU' is selected.
16:11:16 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:16 INFO  : Context for 'APU' is selected.
16:11:16 INFO  : 'ps7_init' command is executed.
16:11:16 INFO  : 'ps7_post_config' command is executed.
16:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:16 INFO  : Memory regions updated for context APU
16:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:16 INFO  : 'con' command is executed.
16:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:11:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:12:02 INFO  : Disconnected from the channel tcfchan#100.
16:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:12:03 INFO  : 'jtag frequency' command is executed.
16:12:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:03 INFO  : Context for 'APU' is selected.
16:12:03 INFO  : System reset is completed.
16:12:06 INFO  : 'after 3000' command is executed.
16:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:12:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:12:08 INFO  : Context for 'APU' is selected.
16:12:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:09 INFO  : Context for 'APU' is selected.
16:12:09 INFO  : 'ps7_init' command is executed.
16:12:09 INFO  : 'ps7_post_config' command is executed.
16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:10 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:10 INFO  : Memory regions updated for context APU
16:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:10 INFO  : 'con' command is executed.
16:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:12:10 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:13:15 INFO  : Disconnected from the channel tcfchan#101.
16:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:13:17 INFO  : 'jtag frequency' command is executed.
16:13:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:17 INFO  : Context for 'APU' is selected.
16:13:17 INFO  : System reset is completed.
16:13:20 INFO  : 'after 3000' command is executed.
16:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:13:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:13:21 INFO  : Context for 'APU' is selected.
16:13:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:23 INFO  : Context for 'APU' is selected.
16:13:23 INFO  : 'ps7_init' command is executed.
16:13:23 INFO  : 'ps7_post_config' command is executed.
16:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:23 INFO  : Memory regions updated for context APU
16:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:23 INFO  : 'con' command is executed.
16:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:13:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:13:24 INFO  : Disconnected from the channel tcfchan#102.
16:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:13:25 INFO  : 'jtag frequency' command is executed.
16:13:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:25 INFO  : Context for 'APU' is selected.
16:13:25 INFO  : System reset is completed.
16:13:28 INFO  : 'after 3000' command is executed.
16:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:13:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:13:29 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:31 INFO  : Context for 'APU' is selected.
16:13:31 INFO  : 'ps7_init' command is executed.
16:13:31 INFO  : 'ps7_post_config' command is executed.
16:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:31 INFO  : Memory regions updated for context APU
16:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:32 INFO  : 'con' command is executed.
16:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:13:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:14:10 INFO  : Disconnected from the channel tcfchan#103.
16:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:14:11 INFO  : 'jtag frequency' command is executed.
16:14:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:11 INFO  : Context for 'APU' is selected.
16:14:11 INFO  : System reset is completed.
16:14:14 INFO  : 'after 3000' command is executed.
16:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:14:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:14:15 INFO  : Context for 'APU' is selected.
16:14:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:17 INFO  : Context for 'APU' is selected.
16:14:17 INFO  : 'ps7_init' command is executed.
16:14:17 INFO  : 'ps7_post_config' command is executed.
16:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:17 INFO  : Memory regions updated for context APU
16:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:17 INFO  : 'con' command is executed.
16:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:14:17 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:15:23 INFO  : Disconnected from the channel tcfchan#104.
16:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:15:25 INFO  : 'jtag frequency' command is executed.
16:15:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:25 INFO  : Context for 'APU' is selected.
16:15:25 INFO  : System reset is completed.
16:15:28 INFO  : 'after 3000' command is executed.
16:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:15:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:15:29 INFO  : Context for 'APU' is selected.
16:15:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:15:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:30 INFO  : Context for 'APU' is selected.
16:15:31 INFO  : 'ps7_init' command is executed.
16:15:31 INFO  : 'ps7_post_config' command is executed.
16:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:31 INFO  : Memory regions updated for context APU
16:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:31 INFO  : 'con' command is executed.
16:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:15:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:15:38 INFO  : Disconnected from the channel tcfchan#105.
16:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:15:39 INFO  : 'jtag frequency' command is executed.
16:15:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:39 INFO  : Context for 'APU' is selected.
16:15:40 INFO  : System reset is completed.
16:15:43 INFO  : 'after 3000' command is executed.
16:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:15:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:15:44 INFO  : Context for 'APU' is selected.
16:15:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:46 INFO  : Context for 'APU' is selected.
16:15:46 INFO  : 'ps7_init' command is executed.
16:15:46 INFO  : 'ps7_post_config' command is executed.
16:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:46 INFO  : Memory regions updated for context APU
16:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:46 INFO  : 'con' command is executed.
16:15:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:15:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:16:07 INFO  : Disconnected from the channel tcfchan#106.
16:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:16:08 INFO  : 'jtag frequency' command is executed.
16:16:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:08 INFO  : Context for 'APU' is selected.
16:16:08 INFO  : System reset is completed.
16:16:11 INFO  : 'after 3000' command is executed.
16:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:16:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:16:13 INFO  : Context for 'APU' is selected.
16:16:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:14 INFO  : Context for 'APU' is selected.
16:16:15 INFO  : 'ps7_init' command is executed.
16:16:15 INFO  : 'ps7_post_config' command is executed.
16:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:15 INFO  : Memory regions updated for context APU
16:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:15 INFO  : 'con' command is executed.
16:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:16:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:16:55 INFO  : Disconnected from the channel tcfchan#107.
16:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:16:56 INFO  : 'jtag frequency' command is executed.
16:16:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:56 INFO  : Context for 'APU' is selected.
16:16:56 INFO  : System reset is completed.
16:16:59 INFO  : 'after 3000' command is executed.
16:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:17:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:17:01 INFO  : Context for 'APU' is selected.
16:17:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:02 INFO  : Context for 'APU' is selected.
16:17:02 INFO  : 'ps7_init' command is executed.
16:17:02 INFO  : 'ps7_post_config' command is executed.
16:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:03 INFO  : Memory regions updated for context APU
16:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:03 INFO  : 'con' command is executed.
16:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:17:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:19:48 INFO  : Disconnected from the channel tcfchan#108.
16:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:19:49 INFO  : 'jtag frequency' command is executed.
16:19:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:49 INFO  : Context for 'APU' is selected.
16:19:49 INFO  : System reset is completed.
16:19:52 INFO  : 'after 3000' command is executed.
16:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:19:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:19:54 INFO  : Context for 'APU' is selected.
16:19:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:55 INFO  : Context for 'APU' is selected.
16:19:55 INFO  : 'ps7_init' command is executed.
16:19:55 INFO  : 'ps7_post_config' command is executed.
16:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:56 INFO  : Memory regions updated for context APU
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : 'con' command is executed.
16:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:19:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:21:28 INFO  : Disconnected from the channel tcfchan#109.
16:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:21:29 INFO  : 'jtag frequency' command is executed.
16:21:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : System reset is completed.
16:21:32 INFO  : 'after 3000' command is executed.
16:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:21:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:21:34 INFO  : Context for 'APU' is selected.
16:21:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:35 INFO  : Context for 'APU' is selected.
16:21:35 INFO  : 'ps7_init' command is executed.
16:21:35 INFO  : 'ps7_post_config' command is executed.
16:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:36 INFO  : Memory regions updated for context APU
16:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:36 INFO  : 'con' command is executed.
16:21:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:21:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:25:25 INFO  : Disconnected from the channel tcfchan#110.
16:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:25:26 INFO  : 'jtag frequency' command is executed.
16:25:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:26 INFO  : Context for 'APU' is selected.
16:25:27 INFO  : System reset is completed.
16:25:30 INFO  : 'after 3000' command is executed.
16:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:25:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:25:31 INFO  : Context for 'APU' is selected.
16:25:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:32 INFO  : Context for 'APU' is selected.
16:25:33 INFO  : 'ps7_init' command is executed.
16:25:33 INFO  : 'ps7_post_config' command is executed.
16:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:33 INFO  : Memory regions updated for context APU
16:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:33 INFO  : 'con' command is executed.
16:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:25:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:26:55 INFO  : Disconnected from the channel tcfchan#111.
16:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:26:56 INFO  : 'jtag frequency' command is executed.
16:26:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:56 INFO  : Context for 'APU' is selected.
16:26:57 INFO  : System reset is completed.
16:27:00 INFO  : 'after 3000' command is executed.
16:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:27:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:27:01 INFO  : Context for 'APU' is selected.
16:27:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:02 INFO  : Context for 'APU' is selected.
16:27:03 INFO  : 'ps7_init' command is executed.
16:27:03 INFO  : 'ps7_post_config' command is executed.
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:03 INFO  : Memory regions updated for context APU
16:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:03 INFO  : 'con' command is executed.
16:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:27:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:27:23 INFO  : Disconnected from the channel tcfchan#112.
16:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:27:24 INFO  : 'jtag frequency' command is executed.
16:27:24 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:24 INFO  : Context for 'APU' is selected.
16:27:25 INFO  : System reset is completed.
16:27:28 INFO  : 'after 3000' command is executed.
16:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:27:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:27:29 INFO  : Context for 'APU' is selected.
16:27:30 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:30 INFO  : Context for 'APU' is selected.
16:27:31 INFO  : 'ps7_init' command is executed.
16:27:31 INFO  : 'ps7_post_config' command is executed.
16:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:31 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:31 INFO  : Memory regions updated for context APU
16:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:31 INFO  : 'con' command is executed.
16:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:27:31 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:27:46 INFO  : Disconnected from the channel tcfchan#113.
16:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:27:47 INFO  : 'jtag frequency' command is executed.
16:27:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:47 INFO  : Context for 'APU' is selected.
16:27:47 INFO  : System reset is completed.
16:27:50 INFO  : 'after 3000' command is executed.
16:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:27:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:27:52 INFO  : Context for 'APU' is selected.
16:27:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:53 INFO  : Context for 'APU' is selected.
16:27:53 INFO  : 'ps7_init' command is executed.
16:27:53 INFO  : 'ps7_post_config' command is executed.
16:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:54 INFO  : Memory regions updated for context APU
16:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:54 INFO  : 'con' command is executed.
16:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:27:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:31:28 INFO  : Disconnected from the channel tcfchan#114.
16:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:31:29 INFO  : 'jtag frequency' command is executed.
16:31:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:29 INFO  : Context for 'APU' is selected.
16:31:29 INFO  : System reset is completed.
16:31:32 INFO  : 'after 3000' command is executed.
16:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:31:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:31:34 INFO  : Context for 'APU' is selected.
16:31:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:35 INFO  : Context for 'APU' is selected.
16:31:36 INFO  : 'ps7_init' command is executed.
16:31:36 INFO  : 'ps7_post_config' command is executed.
16:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:36 INFO  : Memory regions updated for context APU
16:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:36 INFO  : 'con' command is executed.
16:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:31:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:31:51 INFO  : Disconnected from the channel tcfchan#115.
16:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:31:52 INFO  : 'jtag frequency' command is executed.
16:31:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:52 INFO  : Context for 'APU' is selected.
16:31:53 INFO  : System reset is completed.
16:31:56 INFO  : 'after 3000' command is executed.
16:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:31:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:31:57 INFO  : Context for 'APU' is selected.
16:31:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:59 INFO  : Context for 'APU' is selected.
16:31:59 INFO  : 'ps7_init' command is executed.
16:31:59 INFO  : 'ps7_post_config' command is executed.
16:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:59 INFO  : Memory regions updated for context APU
16:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:00 INFO  : 'con' command is executed.
16:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:32:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:32:49 INFO  : Disconnected from the channel tcfchan#116.
16:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:32:50 INFO  : 'jtag frequency' command is executed.
16:32:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:50 INFO  : Context for 'APU' is selected.
16:32:50 INFO  : System reset is completed.
16:32:53 INFO  : 'after 3000' command is executed.
16:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:32:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:32:55 INFO  : Context for 'APU' is selected.
16:32:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:56 INFO  : Context for 'APU' is selected.
16:32:57 INFO  : 'ps7_init' command is executed.
16:32:57 INFO  : 'ps7_post_config' command is executed.
16:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:57 INFO  : Memory regions updated for context APU
16:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:57 INFO  : 'con' command is executed.
16:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:32:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:34:48 INFO  : Disconnected from the channel tcfchan#117.
16:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:34:49 INFO  : 'jtag frequency' command is executed.
16:34:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:49 INFO  : Context for 'APU' is selected.
16:34:49 INFO  : System reset is completed.
16:34:52 INFO  : 'after 3000' command is executed.
16:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:34:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:34:54 INFO  : Context for 'APU' is selected.
16:34:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:55 INFO  : Context for 'APU' is selected.
16:34:55 INFO  : 'ps7_init' command is executed.
16:34:55 INFO  : 'ps7_post_config' command is executed.
16:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:56 INFO  : Memory regions updated for context APU
16:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:56 INFO  : 'con' command is executed.
16:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:34:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:40:31 INFO  : Disconnected from the channel tcfchan#118.
16:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:40:32 INFO  : 'jtag frequency' command is executed.
16:40:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:32 INFO  : Context for 'APU' is selected.
16:40:32 INFO  : System reset is completed.
16:40:35 INFO  : 'after 3000' command is executed.
16:40:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:40:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:40:37 INFO  : Context for 'APU' is selected.
16:40:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:38 INFO  : Context for 'APU' is selected.
16:40:38 INFO  : 'ps7_init' command is executed.
16:40:38 INFO  : 'ps7_post_config' command is executed.
16:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:39 INFO  : Memory regions updated for context APU
16:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:39 INFO  : 'con' command is executed.
16:40:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:40:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:41:54 INFO  : Disconnected from the channel tcfchan#119.
16:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:41:55 INFO  : 'jtag frequency' command is executed.
16:41:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:55 INFO  : Context for 'APU' is selected.
16:41:55 INFO  : System reset is completed.
16:41:58 INFO  : 'after 3000' command is executed.
16:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:41:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:41:59 INFO  : Context for 'APU' is selected.
16:42:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:01 INFO  : Context for 'APU' is selected.
16:42:01 INFO  : 'ps7_init' command is executed.
16:42:01 INFO  : 'ps7_post_config' command is executed.
16:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:01 INFO  : Memory regions updated for context APU
16:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:01 INFO  : 'con' command is executed.
16:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:42:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:47:55 INFO  : Disconnected from the channel tcfchan#120.
16:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:47:56 INFO  : 'jtag frequency' command is executed.
16:47:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:56 INFO  : Context for 'APU' is selected.
16:47:56 INFO  : System reset is completed.
16:47:59 INFO  : 'after 3000' command is executed.
16:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:48:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:48:01 INFO  : Context for 'APU' is selected.
16:48:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:02 INFO  : Context for 'APU' is selected.
16:48:03 INFO  : 'ps7_init' command is executed.
16:48:03 INFO  : 'ps7_post_config' command is executed.
16:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:03 INFO  : Memory regions updated for context APU
16:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:03 INFO  : 'con' command is executed.
16:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:48:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:49:03 INFO  : Disconnected from the channel tcfchan#121.
16:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:49:04 INFO  : 'jtag frequency' command is executed.
16:49:04 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:04 INFO  : Context for 'APU' is selected.
16:49:04 INFO  : System reset is completed.
16:49:07 INFO  : 'after 3000' command is executed.
16:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:49:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:49:09 INFO  : Context for 'APU' is selected.
16:49:10 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:10 INFO  : Context for 'APU' is selected.
16:49:11 INFO  : 'ps7_init' command is executed.
16:49:11 INFO  : 'ps7_post_config' command is executed.
16:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:11 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:11 INFO  : Memory regions updated for context APU
16:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:11 INFO  : 'con' command is executed.
16:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:49:11 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:49:54 INFO  : Disconnected from the channel tcfchan#122.
16:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:49:56 INFO  : 'jtag frequency' command is executed.
16:49:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:56 INFO  : Context for 'APU' is selected.
16:49:56 INFO  : System reset is completed.
16:49:59 INFO  : 'after 3000' command is executed.
16:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:50:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:50:00 INFO  : Context for 'APU' is selected.
16:50:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:50:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:02 INFO  : Context for 'APU' is selected.
16:50:02 INFO  : 'ps7_init' command is executed.
16:50:02 INFO  : 'ps7_post_config' command is executed.
16:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:02 INFO  : Memory regions updated for context APU
16:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:02 INFO  : 'con' command is executed.
16:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:50:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
16:51:53 INFO  : Disconnected from the channel tcfchan#123.
16:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
16:51:54 INFO  : 'jtag frequency' command is executed.
16:51:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:54 INFO  : Context for 'APU' is selected.
16:51:55 INFO  : System reset is completed.
16:51:58 INFO  : 'after 3000' command is executed.
16:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
16:51:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
16:51:59 INFO  : Context for 'APU' is selected.
16:52:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
16:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:00 INFO  : Context for 'APU' is selected.
16:52:01 INFO  : 'ps7_init' command is executed.
16:52:01 INFO  : 'ps7_post_config' command is executed.
16:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:01 INFO  : Memory regions updated for context APU
16:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:01 INFO  : 'con' command is executed.
16:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

16:52:01 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:06:36 INFO  : Disconnected from the channel tcfchan#124.
17:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:06:37 INFO  : 'jtag frequency' command is executed.
17:06:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:37 INFO  : Context for 'APU' is selected.
17:06:37 INFO  : System reset is completed.
17:06:40 INFO  : 'after 3000' command is executed.
17:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:06:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:06:42 INFO  : Context for 'APU' is selected.
17:06:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:43 INFO  : Context for 'APU' is selected.
17:06:43 INFO  : 'ps7_init' command is executed.
17:06:43 INFO  : 'ps7_post_config' command is executed.
17:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:44 INFO  : Memory regions updated for context APU
17:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:44 INFO  : 'con' command is executed.
17:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:06:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:07:06 INFO  : Disconnected from the channel tcfchan#125.
17:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:07:07 INFO  : 'jtag frequency' command is executed.
17:07:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:07 INFO  : Context for 'APU' is selected.
17:07:08 INFO  : System reset is completed.
17:07:11 INFO  : 'after 3000' command is executed.
17:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:07:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:07:12 INFO  : Context for 'APU' is selected.
17:07:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:07:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:14 INFO  : Context for 'APU' is selected.
17:07:14 INFO  : 'ps7_init' command is executed.
17:07:14 INFO  : 'ps7_post_config' command is executed.
17:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:14 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:14 INFO  : Memory regions updated for context APU
17:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:14 INFO  : 'con' command is executed.
17:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:07:14 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:08:07 INFO  : Disconnected from the channel tcfchan#126.
17:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:08:08 INFO  : 'jtag frequency' command is executed.
17:08:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:08 INFO  : Context for 'APU' is selected.
17:08:08 INFO  : System reset is completed.
17:08:11 INFO  : 'after 3000' command is executed.
17:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:08:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:08:13 INFO  : Context for 'APU' is selected.
17:08:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:14 INFO  : Context for 'APU' is selected.
17:08:15 INFO  : 'ps7_init' command is executed.
17:08:15 INFO  : 'ps7_post_config' command is executed.
17:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:15 INFO  : Memory regions updated for context APU
17:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:15 INFO  : 'con' command is executed.
17:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:08:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
17:10:22 INFO  : Disconnected from the channel tcfchan#127.
17:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
17:10:23 INFO  : 'jtag frequency' command is executed.
17:10:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:23 INFO  : Context for 'APU' is selected.
17:10:23 INFO  : System reset is completed.
17:10:26 INFO  : 'after 3000' command is executed.
17:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
17:10:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
17:10:27 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
17:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:29 INFO  : Context for 'APU' is selected.
17:10:29 INFO  : 'ps7_init' command is executed.
17:10:29 INFO  : 'ps7_post_config' command is executed.
17:10:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:30 INFO  : Memory regions updated for context APU
17:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:30 INFO  : 'con' command is executed.
17:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

17:10:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:11:27 INFO  : Disconnected from the channel tcfchan#128.
09:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:11:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:11:53 INFO  : 'jtag frequency' command is executed.
09:11:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:53 INFO  : Context for 'APU' is selected.
09:11:53 INFO  : System reset is completed.
09:11:56 INFO  : 'after 3000' command is executed.
09:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:11:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:58 INFO  : Context for 'APU' is selected.
09:11:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:59 INFO  : Context for 'APU' is selected.
09:12:00 INFO  : 'ps7_init' command is executed.
09:12:00 INFO  : 'ps7_post_config' command is executed.
09:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:12:00 INFO  : 'jtag frequency' command is executed.
09:12:00 INFO  : Memory regions updated for context APU
09:12:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:00 INFO  : Context for 'APU' is selected.
09:12:00 INFO  : 'con' command is executed.
09:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:12:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:12:01 INFO  : System reset is completed.
09:12:04 INFO  : 'after 3000' command is executed.
09:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:12:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:12:05 INFO  : Context for 'APU' is selected.
09:12:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:05 INFO  : Context for 'APU' is selected.
09:12:05 INFO  : 'ps7_init' command is executed.
09:12:05 INFO  : 'ps7_post_config' command is executed.
09:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:06 INFO  : Memory regions updated for context APU
09:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:06 INFO  : 'con' command is executed.
09:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:12:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:12:28 INFO  : Disconnected from the channel tcfchan#129.
09:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:12:29 INFO  : 'jtag frequency' command is executed.
09:12:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:29 INFO  : Context for 'APU' is selected.
09:12:30 INFO  : System reset is completed.
09:12:33 INFO  : 'after 3000' command is executed.
09:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:12:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:12:34 INFO  : Context for 'APU' is selected.
09:12:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:35 INFO  : Context for 'APU' is selected.
09:12:36 INFO  : 'ps7_init' command is executed.
09:12:36 INFO  : 'ps7_post_config' command is executed.
09:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:36 INFO  : Memory regions updated for context APU
09:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:36 INFO  : 'con' command is executed.
09:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:12:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:13:39 INFO  : Disconnected from the channel tcfchan#130.
09:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:13:40 INFO  : 'jtag frequency' command is executed.
09:13:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:13:40 INFO  : Context for 'APU' is selected.
09:13:40 INFO  : System reset is completed.
09:13:43 INFO  : 'after 3000' command is executed.
09:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:13:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:13:44 INFO  : Context for 'APU' is selected.
09:13:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:46 INFO  : Context for 'APU' is selected.
09:13:46 INFO  : 'ps7_init' command is executed.
09:13:46 INFO  : 'ps7_post_config' command is executed.
09:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:46 INFO  : Memory regions updated for context APU
09:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:46 INFO  : 'con' command is executed.
09:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:13:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:14:11 INFO  : Disconnected from the channel tcfchan#131.
09:14:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:14:12 INFO  : 'jtag frequency' command is executed.
09:14:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:12 INFO  : Context for 'APU' is selected.
09:14:13 INFO  : System reset is completed.
09:14:16 INFO  : 'after 3000' command is executed.
09:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:14:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:14:17 INFO  : Context for 'APU' is selected.
09:14:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:14:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:18 INFO  : Context for 'APU' is selected.
09:14:19 INFO  : 'ps7_init' command is executed.
09:14:19 INFO  : 'ps7_post_config' command is executed.
09:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:14:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:14:19 INFO  : Memory regions updated for context APU
09:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:14:19 INFO  : 'con' command is executed.
09:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:14:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:14:58 INFO  : Disconnected from the channel tcfchan#132.
09:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:14:59 INFO  : 'jtag frequency' command is executed.
09:14:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:14:59 INFO  : Context for 'APU' is selected.
09:14:59 INFO  : System reset is completed.
09:15:02 INFO  : 'after 3000' command is executed.
09:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:15:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:15:03 INFO  : Context for 'APU' is selected.
09:15:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:15:05 INFO  : Context for 'APU' is selected.
09:15:05 INFO  : 'ps7_init' command is executed.
09:15:05 INFO  : 'ps7_post_config' command is executed.
09:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:15:06 INFO  : Memory regions updated for context APU
09:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:15:06 INFO  : 'con' command is executed.
09:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:15:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:18:50 INFO  : Disconnected from the channel tcfchan#133.
09:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:18:51 INFO  : 'jtag frequency' command is executed.
09:18:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:18:51 INFO  : Context for 'APU' is selected.
09:18:51 INFO  : System reset is completed.
09:18:54 INFO  : 'after 3000' command is executed.
09:18:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:18:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:18:56 INFO  : Context for 'APU' is selected.
09:18:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:18:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:18:57 INFO  : Context for 'APU' is selected.
09:18:58 INFO  : 'ps7_init' command is executed.
09:18:58 INFO  : 'ps7_post_config' command is executed.
09:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:18:58 INFO  : Memory regions updated for context APU
09:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:58 INFO  : 'con' command is executed.
09:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:18:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:20:12 INFO  : Disconnected from the channel tcfchan#134.
09:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:20:13 INFO  : 'jtag frequency' command is executed.
09:20:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:20:13 INFO  : Context for 'APU' is selected.
09:20:13 INFO  : System reset is completed.
09:20:16 INFO  : 'after 3000' command is executed.
09:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:20:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:20:17 INFO  : Context for 'APU' is selected.
09:20:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:19 INFO  : Context for 'APU' is selected.
09:20:19 INFO  : 'ps7_init' command is executed.
09:20:19 INFO  : 'ps7_post_config' command is executed.
09:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:20 INFO  : Memory regions updated for context APU
09:20:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:20 INFO  : 'con' command is executed.
09:20:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:20:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:20:33 INFO  : Disconnected from the channel tcfchan#135.
09:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:20:34 INFO  : 'jtag frequency' command is executed.
09:20:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:20:34 INFO  : Context for 'APU' is selected.
09:20:34 INFO  : System reset is completed.
09:20:37 INFO  : 'after 3000' command is executed.
09:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:20:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:20:39 INFO  : Context for 'APU' is selected.
09:20:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:40 INFO  : Context for 'APU' is selected.
09:20:41 INFO  : 'ps7_init' command is executed.
09:20:41 INFO  : 'ps7_post_config' command is executed.
09:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:41 INFO  : Memory regions updated for context APU
09:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:41 INFO  : 'con' command is executed.
09:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:20:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:20:55 INFO  : Disconnected from the channel tcfchan#136.
09:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:20:56 INFO  : 'jtag frequency' command is executed.
09:20:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:20:56 INFO  : Context for 'APU' is selected.
09:20:56 INFO  : System reset is completed.
09:20:59 INFO  : 'after 3000' command is executed.
09:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:21:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:21:01 INFO  : Context for 'APU' is selected.
09:21:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:21:02 INFO  : Context for 'APU' is selected.
09:21:03 INFO  : 'ps7_init' command is executed.
09:21:03 INFO  : 'ps7_post_config' command is executed.
09:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:03 INFO  : Memory regions updated for context APU
09:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:03 INFO  : 'con' command is executed.
09:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:21:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:22:38 INFO  : Disconnected from the channel tcfchan#137.
09:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:22:39 INFO  : 'jtag frequency' command is executed.
09:22:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:22:39 INFO  : Context for 'APU' is selected.
09:22:39 INFO  : System reset is completed.
09:22:42 INFO  : 'after 3000' command is executed.
09:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:22:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:22:44 INFO  : Context for 'APU' is selected.
09:22:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:45 INFO  : Context for 'APU' is selected.
09:22:46 INFO  : 'ps7_init' command is executed.
09:22:46 INFO  : 'ps7_post_config' command is executed.
09:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:46 INFO  : Memory regions updated for context APU
09:22:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:46 INFO  : 'con' command is executed.
09:22:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:22:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:23:24 INFO  : Disconnected from the channel tcfchan#138.
09:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:23:25 INFO  : 'jtag frequency' command is executed.
09:23:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:25 INFO  : Context for 'APU' is selected.
09:23:25 INFO  : System reset is completed.
09:23:28 INFO  : 'after 3000' command is executed.
09:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:23:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:23:30 INFO  : Context for 'APU' is selected.
09:23:31 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:23:31 INFO  : Context for 'APU' is selected.
09:23:32 INFO  : 'ps7_init' command is executed.
09:23:32 INFO  : 'ps7_post_config' command is executed.
09:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:23:32 INFO  : Memory regions updated for context APU
09:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:32 INFO  : 'con' command is executed.
09:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:23:32 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:24:35 INFO  : Disconnected from the channel tcfchan#139.
09:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:24:36 INFO  : 'jtag frequency' command is executed.
09:24:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:36 INFO  : Context for 'APU' is selected.
09:24:36 INFO  : System reset is completed.
09:24:39 INFO  : 'after 3000' command is executed.
09:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:24:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:24:40 INFO  : Context for 'APU' is selected.
09:24:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:42 INFO  : Context for 'APU' is selected.
09:24:42 INFO  : 'ps7_init' command is executed.
09:24:42 INFO  : 'ps7_post_config' command is executed.
09:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:42 INFO  : Memory regions updated for context APU
09:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:43 INFO  : 'con' command is executed.
09:24:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:24:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:24:58 INFO  : Disconnected from the channel tcfchan#140.
09:24:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:24:59 INFO  : 'jtag frequency' command is executed.
09:24:59 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:59 INFO  : Context for 'APU' is selected.
09:25:00 INFO  : System reset is completed.
09:25:03 INFO  : 'after 3000' command is executed.
09:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:25:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:25:04 INFO  : Context for 'APU' is selected.
09:25:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:05 INFO  : Context for 'APU' is selected.
09:25:06 INFO  : 'ps7_init' command is executed.
09:25:06 INFO  : 'ps7_post_config' command is executed.
09:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:06 INFO  : Memory regions updated for context APU
09:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:06 INFO  : 'con' command is executed.
09:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:25:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:25:38 INFO  : Disconnected from the channel tcfchan#141.
09:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:25:39 INFO  : 'jtag frequency' command is executed.
09:25:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:25:39 INFO  : Context for 'APU' is selected.
09:25:40 INFO  : System reset is completed.
09:25:43 INFO  : 'after 3000' command is executed.
09:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:25:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:25:44 INFO  : Context for 'APU' is selected.
09:25:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:45 INFO  : Context for 'APU' is selected.
09:25:46 INFO  : 'ps7_init' command is executed.
09:25:46 INFO  : 'ps7_post_config' command is executed.
09:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:46 INFO  : Memory regions updated for context APU
09:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:46 INFO  : 'con' command is executed.
09:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:25:46 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:26:48 INFO  : Disconnected from the channel tcfchan#142.
09:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:26:50 INFO  : 'jtag frequency' command is executed.
09:26:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:50 INFO  : Context for 'APU' is selected.
09:26:50 INFO  : System reset is completed.
09:26:53 INFO  : 'after 3000' command is executed.
09:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:26:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:26:54 INFO  : Context for 'APU' is selected.
09:26:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:55 INFO  : Context for 'APU' is selected.
09:26:56 INFO  : 'ps7_init' command is executed.
09:26:56 INFO  : 'ps7_post_config' command is executed.
09:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:56 INFO  : Memory regions updated for context APU
09:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:56 INFO  : 'con' command is executed.
09:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:26:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:27:52 INFO  : Disconnected from the channel tcfchan#143.
09:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:27:53 INFO  : 'jtag frequency' command is executed.
09:27:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:27:53 INFO  : Context for 'APU' is selected.
09:27:53 INFO  : System reset is completed.
09:27:56 INFO  : 'after 3000' command is executed.
09:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:27:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:27:58 INFO  : Context for 'APU' is selected.
09:27:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:59 INFO  : Context for 'APU' is selected.
09:28:00 INFO  : 'ps7_init' command is executed.
09:28:00 INFO  : 'ps7_post_config' command is executed.
09:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:00 INFO  : Memory regions updated for context APU
09:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:00 INFO  : 'con' command is executed.
09:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:28:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:29:45 INFO  : Disconnected from the channel tcfchan#144.
09:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:29:46 INFO  : 'jtag frequency' command is executed.
09:29:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:29:46 INFO  : Context for 'APU' is selected.
09:29:46 INFO  : System reset is completed.
09:29:49 INFO  : 'after 3000' command is executed.
09:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:29:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:29:51 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:52 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : 'ps7_init' command is executed.
09:29:52 INFO  : 'ps7_post_config' command is executed.
09:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:53 INFO  : Memory regions updated for context APU
09:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:53 INFO  : 'con' command is executed.
09:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:29:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:32:56 INFO  : Disconnected from the channel tcfchan#145.
09:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:32:57 INFO  : 'jtag frequency' command is executed.
09:32:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:57 INFO  : Context for 'APU' is selected.
09:32:58 INFO  : System reset is completed.
09:33:01 INFO  : 'after 3000' command is executed.
09:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:33:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:33:02 INFO  : Context for 'APU' is selected.
09:33:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:03 INFO  : Context for 'APU' is selected.
09:33:04 INFO  : 'ps7_init' command is executed.
09:33:04 INFO  : 'ps7_post_config' command is executed.
09:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:04 INFO  : Memory regions updated for context APU
09:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:04 INFO  : 'con' command is executed.
09:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:33:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:33:37 INFO  : Disconnected from the channel tcfchan#146.
09:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:33:38 INFO  : 'jtag frequency' command is executed.
09:33:38 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:38 INFO  : Context for 'APU' is selected.
09:33:38 INFO  : System reset is completed.
09:33:41 INFO  : 'after 3000' command is executed.
09:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:33:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:33:42 INFO  : Context for 'APU' is selected.
09:33:44 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:44 INFO  : Context for 'APU' is selected.
09:33:44 INFO  : 'ps7_init' command is executed.
09:33:44 INFO  : 'ps7_post_config' command is executed.
09:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:45 INFO  : Memory regions updated for context APU
09:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:45 INFO  : 'con' command is executed.
09:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:33:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:34:17 INFO  : Disconnected from the channel tcfchan#147.
09:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:34:18 INFO  : 'jtag frequency' command is executed.
09:34:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:19 INFO  : Context for 'APU' is selected.
09:34:19 INFO  : System reset is completed.
09:34:22 INFO  : 'after 3000' command is executed.
09:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:34:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:34:23 INFO  : Context for 'APU' is selected.
09:34:25 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:25 INFO  : Context for 'APU' is selected.
09:34:25 INFO  : 'ps7_init' command is executed.
09:34:25 INFO  : 'ps7_post_config' command is executed.
09:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:25 INFO  : Memory regions updated for context APU
09:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:26 INFO  : 'con' command is executed.
09:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:34:26 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:35:13 INFO  : Disconnected from the channel tcfchan#148.
09:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:35:14 INFO  : 'jtag frequency' command is executed.
09:35:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:14 INFO  : Context for 'APU' is selected.
09:35:15 INFO  : System reset is completed.
09:35:18 INFO  : 'after 3000' command is executed.
09:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:35:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:35:19 INFO  : Context for 'APU' is selected.
09:35:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:20 INFO  : Context for 'APU' is selected.
09:35:21 INFO  : 'ps7_init' command is executed.
09:35:21 INFO  : 'ps7_post_config' command is executed.
09:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:21 INFO  : Memory regions updated for context APU
09:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:21 INFO  : 'con' command is executed.
09:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:35:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:35:44 INFO  : Disconnected from the channel tcfchan#149.
09:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:35:45 INFO  : 'jtag frequency' command is executed.
09:35:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:45 INFO  : Context for 'APU' is selected.
09:35:46 INFO  : System reset is completed.
09:35:49 INFO  : 'after 3000' command is executed.
09:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:35:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:35:50 INFO  : Context for 'APU' is selected.
09:35:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:35:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:51 INFO  : Context for 'APU' is selected.
09:35:52 INFO  : 'ps7_init' command is executed.
09:35:52 INFO  : 'ps7_post_config' command is executed.
09:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:52 INFO  : Memory regions updated for context APU
09:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:52 INFO  : 'con' command is executed.
09:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:35:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:36:30 INFO  : Disconnected from the channel tcfchan#150.
09:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:36:32 INFO  : 'jtag frequency' command is executed.
09:36:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:32 INFO  : Context for 'APU' is selected.
09:36:32 INFO  : System reset is completed.
09:36:35 INFO  : 'after 3000' command is executed.
09:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:36:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:36:36 INFO  : Context for 'APU' is selected.
09:36:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:38 INFO  : Context for 'APU' is selected.
09:36:38 INFO  : 'ps7_init' command is executed.
09:36:38 INFO  : 'ps7_post_config' command is executed.
09:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:38 INFO  : Memory regions updated for context APU
09:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:38 INFO  : 'con' command is executed.
09:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:36:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:37:27 INFO  : Disconnected from the channel tcfchan#151.
09:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:37:28 INFO  : 'jtag frequency' command is executed.
09:37:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:37:28 INFO  : Context for 'APU' is selected.
09:37:28 INFO  : System reset is completed.
09:37:31 INFO  : 'after 3000' command is executed.
09:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:37:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:37:33 INFO  : Context for 'APU' is selected.
09:37:34 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:34 INFO  : Context for 'APU' is selected.
09:37:35 INFO  : 'ps7_init' command is executed.
09:37:35 INFO  : 'ps7_post_config' command is executed.
09:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:35 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:35 INFO  : Memory regions updated for context APU
09:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:35 INFO  : 'con' command is executed.
09:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:37:35 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:37:51 INFO  : Disconnected from the channel tcfchan#152.
09:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:37:52 INFO  : 'jtag frequency' command is executed.
09:37:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:37:52 INFO  : Context for 'APU' is selected.
09:37:52 INFO  : System reset is completed.
09:37:55 INFO  : 'after 3000' command is executed.
09:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:37:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:37:57 INFO  : Context for 'APU' is selected.
09:37:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:58 INFO  : Context for 'APU' is selected.
09:37:59 INFO  : 'ps7_init' command is executed.
09:37:59 INFO  : 'ps7_post_config' command is executed.
09:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:59 INFO  : Memory regions updated for context APU
09:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:59 INFO  : 'con' command is executed.
09:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:37:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:38:17 INFO  : Disconnected from the channel tcfchan#153.
09:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:38:18 INFO  : 'jtag frequency' command is executed.
09:38:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:18 INFO  : Context for 'APU' is selected.
09:38:19 INFO  : System reset is completed.
09:38:22 INFO  : 'after 3000' command is executed.
09:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:38:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:38:23 INFO  : Context for 'APU' is selected.
09:38:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:24 INFO  : Context for 'APU' is selected.
09:38:25 INFO  : 'ps7_init' command is executed.
09:38:25 INFO  : 'ps7_post_config' command is executed.
09:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:25 INFO  : Memory regions updated for context APU
09:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:25 INFO  : 'con' command is executed.
09:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:38:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:38:50 INFO  : Disconnected from the channel tcfchan#154.
09:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:38:51 INFO  : 'jtag frequency' command is executed.
09:38:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:51 INFO  : Context for 'APU' is selected.
09:38:51 INFO  : System reset is completed.
09:38:54 INFO  : 'after 3000' command is executed.
09:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:38:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:38:56 INFO  : Context for 'APU' is selected.
09:38:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:57 INFO  : Context for 'APU' is selected.
09:38:58 INFO  : 'ps7_init' command is executed.
09:38:58 INFO  : 'ps7_post_config' command is executed.
09:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:58 INFO  : Memory regions updated for context APU
09:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:58 INFO  : 'con' command is executed.
09:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:38:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:39:22 INFO  : Disconnected from the channel tcfchan#155.
09:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:39:23 INFO  : 'jtag frequency' command is executed.
09:39:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:23 INFO  : Context for 'APU' is selected.
09:39:23 INFO  : System reset is completed.
09:39:26 INFO  : 'after 3000' command is executed.
09:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:39:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:39:27 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:29 INFO  : Context for 'APU' is selected.
09:39:29 INFO  : 'ps7_init' command is executed.
09:39:29 INFO  : 'ps7_post_config' command is executed.
09:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:30 INFO  : Memory regions updated for context APU
09:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:30 INFO  : 'con' command is executed.
09:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:39:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:39:56 INFO  : Disconnected from the channel tcfchan#156.
09:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:39:57 INFO  : 'jtag frequency' command is executed.
09:39:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:57 INFO  : Context for 'APU' is selected.
09:39:57 INFO  : System reset is completed.
09:40:00 INFO  : 'after 3000' command is executed.
09:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:40:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:40:01 INFO  : Context for 'APU' is selected.
09:40:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:03 INFO  : Context for 'APU' is selected.
09:40:03 INFO  : 'ps7_init' command is executed.
09:40:03 INFO  : 'ps7_post_config' command is executed.
09:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:03 INFO  : Memory regions updated for context APU
09:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:04 INFO  : 'con' command is executed.
09:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:40:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:41:35 INFO  : Disconnected from the channel tcfchan#157.
09:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:41:37 INFO  : 'jtag frequency' command is executed.
09:41:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:37 INFO  : Context for 'APU' is selected.
09:41:37 INFO  : System reset is completed.
09:41:40 INFO  : 'after 3000' command is executed.
09:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:41:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:41:41 INFO  : Context for 'APU' is selected.
09:41:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:43 INFO  : Context for 'APU' is selected.
09:41:43 INFO  : 'ps7_init' command is executed.
09:41:43 INFO  : 'ps7_post_config' command is executed.
09:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:43 INFO  : Memory regions updated for context APU
09:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:43 INFO  : 'con' command is executed.
09:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:41:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:42:05 INFO  : Disconnected from the channel tcfchan#158.
09:42:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:42:07 INFO  : 'jtag frequency' command is executed.
09:42:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:07 INFO  : Context for 'APU' is selected.
09:42:07 INFO  : System reset is completed.
09:42:10 INFO  : 'after 3000' command is executed.
09:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:42:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:42:11 INFO  : Context for 'APU' is selected.
09:42:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:13 INFO  : Context for 'APU' is selected.
09:42:13 INFO  : 'ps7_init' command is executed.
09:42:13 INFO  : 'ps7_post_config' command is executed.
09:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:13 INFO  : Memory regions updated for context APU
09:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:13 INFO  : 'con' command is executed.
09:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:42:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:51:15 INFO  : Disconnected from the channel tcfchan#159.
09:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:51:16 INFO  : 'jtag frequency' command is executed.
09:51:16 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:16 INFO  : Context for 'APU' is selected.
09:51:16 INFO  : System reset is completed.
09:51:19 INFO  : 'after 3000' command is executed.
09:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:51:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:51:20 INFO  : Context for 'APU' is selected.
09:51:22 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:51:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:22 INFO  : Context for 'APU' is selected.
09:51:22 INFO  : 'ps7_init' command is executed.
09:51:22 INFO  : 'ps7_post_config' command is executed.
09:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:23 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:23 INFO  : Memory regions updated for context APU
09:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:23 INFO  : 'con' command is executed.
09:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:51:23 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:53:22 INFO  : Disconnected from the channel tcfchan#160.
09:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:53:23 INFO  : 'jtag frequency' command is executed.
09:53:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:53:23 INFO  : Context for 'APU' is selected.
09:53:23 INFO  : System reset is completed.
09:53:26 INFO  : 'after 3000' command is executed.
09:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:53:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:53:27 INFO  : Context for 'APU' is selected.
09:53:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:29 INFO  : Context for 'APU' is selected.
09:53:29 INFO  : 'ps7_init' command is executed.
09:53:29 INFO  : 'ps7_post_config' command is executed.
09:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:29 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:30 INFO  : Memory regions updated for context APU
09:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:30 INFO  : 'con' command is executed.
09:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:53:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:54:13 INFO  : Disconnected from the channel tcfchan#161.
09:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:54:14 INFO  : 'jtag frequency' command is executed.
09:54:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:54:14 INFO  : Context for 'APU' is selected.
09:54:14 INFO  : System reset is completed.
09:54:17 INFO  : 'after 3000' command is executed.
09:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:54:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:54:19 INFO  : Context for 'APU' is selected.
09:54:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:20 INFO  : Context for 'APU' is selected.
09:54:21 INFO  : 'ps7_init' command is executed.
09:54:21 INFO  : 'ps7_post_config' command is executed.
09:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:21 INFO  : Memory regions updated for context APU
09:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:21 INFO  : 'con' command is executed.
09:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:54:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:57:57 INFO  : Disconnected from the channel tcfchan#162.
09:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:57:58 INFO  : 'jtag frequency' command is executed.
09:57:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:58 INFO  : Context for 'APU' is selected.
09:57:59 INFO  : System reset is completed.
09:58:02 INFO  : 'after 3000' command is executed.
09:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:58:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:58:03 INFO  : Context for 'APU' is selected.
09:58:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:04 INFO  : Context for 'APU' is selected.
09:58:05 INFO  : 'ps7_init' command is executed.
09:58:05 INFO  : 'ps7_post_config' command is executed.
09:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:05 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:05 INFO  : Memory regions updated for context APU
09:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:05 INFO  : 'con' command is executed.
09:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:58:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:01:41 INFO  : Disconnected from the channel tcfchan#163.
10:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:01:42 INFO  : 'jtag frequency' command is executed.
10:01:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:01:42 INFO  : Context for 'APU' is selected.
10:01:42 INFO  : System reset is completed.
10:01:45 INFO  : 'after 3000' command is executed.
10:01:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:01:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:01:46 INFO  : Context for 'APU' is selected.
10:01:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:48 INFO  : Context for 'APU' is selected.
10:01:48 INFO  : 'ps7_init' command is executed.
10:01:48 INFO  : 'ps7_post_config' command is executed.
10:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:49 INFO  : Memory regions updated for context APU
10:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:49 INFO  : 'con' command is executed.
10:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:01:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:02:19 INFO  : Disconnected from the channel tcfchan#164.
10:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:02:20 INFO  : 'jtag frequency' command is executed.
10:02:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:02:20 INFO  : Context for 'APU' is selected.
10:02:20 INFO  : System reset is completed.
10:02:23 INFO  : 'after 3000' command is executed.
10:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:02:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:02:25 INFO  : Context for 'APU' is selected.
10:02:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:26 INFO  : Context for 'APU' is selected.
10:02:26 INFO  : 'ps7_init' command is executed.
10:02:26 INFO  : 'ps7_post_config' command is executed.
10:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:27 INFO  : Memory regions updated for context APU
10:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:27 INFO  : 'con' command is executed.
10:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:02:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:03:10 INFO  : Disconnected from the channel tcfchan#165.
10:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:03:11 INFO  : 'jtag frequency' command is executed.
10:03:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:11 INFO  : Context for 'APU' is selected.
10:03:11 INFO  : System reset is completed.
10:03:14 INFO  : 'after 3000' command is executed.
10:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:03:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:03:15 INFO  : Context for 'APU' is selected.
10:03:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:03:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:17 INFO  : Context for 'APU' is selected.
10:03:17 INFO  : 'ps7_init' command is executed.
10:03:17 INFO  : 'ps7_post_config' command is executed.
10:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:17 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:18 INFO  : Memory regions updated for context APU
10:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:18 INFO  : 'con' command is executed.
10:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:03:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:03:49 INFO  : Disconnected from the channel tcfchan#166.
10:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:03:50 INFO  : 'jtag frequency' command is executed.
10:03:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:50 INFO  : Context for 'APU' is selected.
10:03:50 INFO  : System reset is completed.
10:03:53 INFO  : 'after 3000' command is executed.
10:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:03:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:03:54 INFO  : Context for 'APU' is selected.
10:03:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:56 INFO  : Context for 'APU' is selected.
10:03:56 INFO  : 'ps7_init' command is executed.
10:03:56 INFO  : 'ps7_post_config' command is executed.
10:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:57 INFO  : Memory regions updated for context APU
10:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:57 INFO  : 'con' command is executed.
10:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:03:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:04:13 INFO  : Disconnected from the channel tcfchan#167.
10:04:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:04:14 INFO  : 'jtag frequency' command is executed.
10:04:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:04:14 INFO  : Context for 'APU' is selected.
10:04:14 INFO  : System reset is completed.
10:04:17 INFO  : 'after 3000' command is executed.
10:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:04:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:04:19 INFO  : Context for 'APU' is selected.
10:04:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:04:20 INFO  : Context for 'APU' is selected.
10:04:21 INFO  : 'ps7_init' command is executed.
10:04:21 INFO  : 'ps7_post_config' command is executed.
10:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:04:21 INFO  : Memory regions updated for context APU
10:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:04:21 INFO  : 'con' command is executed.
10:04:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:04:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:05:00 INFO  : Disconnected from the channel tcfchan#168.
10:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:05:01 INFO  : 'jtag frequency' command is executed.
10:05:01 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:01 INFO  : Context for 'APU' is selected.
10:05:01 INFO  : System reset is completed.
10:05:04 INFO  : 'after 3000' command is executed.
10:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:05:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:05:06 INFO  : Context for 'APU' is selected.
10:05:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:07 INFO  : Context for 'APU' is selected.
10:05:08 INFO  : 'ps7_init' command is executed.
10:05:08 INFO  : 'ps7_post_config' command is executed.
10:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:08 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:08 INFO  : Memory regions updated for context APU
10:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:08 INFO  : 'con' command is executed.
10:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:05:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:06:17 INFO  : Disconnected from the channel tcfchan#169.
10:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:06:18 INFO  : 'jtag frequency' command is executed.
10:06:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:18 INFO  : Context for 'APU' is selected.
10:06:18 INFO  : System reset is completed.
10:06:21 INFO  : 'after 3000' command is executed.
10:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:06:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:06:23 INFO  : Context for 'APU' is selected.
10:06:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:06:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:24 INFO  : Context for 'APU' is selected.
10:06:24 INFO  : 'ps7_init' command is executed.
10:06:24 INFO  : 'ps7_post_config' command is executed.
10:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:25 INFO  : Memory regions updated for context APU
10:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:25 INFO  : 'con' command is executed.
10:06:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:06:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:06:45 INFO  : Disconnected from the channel tcfchan#170.
10:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:06:47 INFO  : 'jtag frequency' command is executed.
10:06:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:47 INFO  : Context for 'APU' is selected.
10:06:47 INFO  : System reset is completed.
10:06:50 INFO  : 'after 3000' command is executed.
10:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:06:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:06:51 INFO  : Context for 'APU' is selected.
10:06:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:53 INFO  : Context for 'APU' is selected.
10:06:53 INFO  : 'ps7_init' command is executed.
10:06:53 INFO  : 'ps7_post_config' command is executed.
10:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:53 INFO  : Memory regions updated for context APU
10:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:54 INFO  : 'con' command is executed.
10:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:06:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:07:50 INFO  : Disconnected from the channel tcfchan#171.
10:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:07:51 INFO  : 'jtag frequency' command is executed.
10:07:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:51 INFO  : Context for 'APU' is selected.
10:07:51 INFO  : System reset is completed.
10:07:54 INFO  : 'after 3000' command is executed.
10:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:07:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:07:56 INFO  : Context for 'APU' is selected.
10:07:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:57 INFO  : Context for 'APU' is selected.
10:07:57 INFO  : 'ps7_init' command is executed.
10:07:57 INFO  : 'ps7_post_config' command is executed.
10:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:58 INFO  : Memory regions updated for context APU
10:07:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:58 INFO  : 'con' command is executed.
10:07:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:07:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:10:34 INFO  : Disconnected from the channel tcfchan#172.
10:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:10:35 INFO  : 'jtag frequency' command is executed.
10:10:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:35 INFO  : Context for 'APU' is selected.
10:10:35 INFO  : System reset is completed.
10:10:38 INFO  : 'after 3000' command is executed.
10:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:10:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:10:39 INFO  : Context for 'APU' is selected.
10:10:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:41 INFO  : Context for 'APU' is selected.
10:10:41 INFO  : 'ps7_init' command is executed.
10:10:41 INFO  : 'ps7_post_config' command is executed.
10:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:41 INFO  : Memory regions updated for context APU
10:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:41 INFO  : 'con' command is executed.
10:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:10:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:11:50 INFO  : Disconnected from the channel tcfchan#173.
10:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:11:51 INFO  : 'jtag frequency' command is executed.
10:11:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:51 INFO  : Context for 'APU' is selected.
10:11:52 INFO  : System reset is completed.
10:11:55 INFO  : 'after 3000' command is executed.
10:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:11:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:11:56 INFO  : Context for 'APU' is selected.
10:11:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:57 INFO  : Context for 'APU' is selected.
10:11:58 INFO  : 'ps7_init' command is executed.
10:11:58 INFO  : 'ps7_post_config' command is executed.
10:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:58 INFO  : Memory regions updated for context APU
10:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:58 INFO  : 'con' command is executed.
10:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:11:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:14:13 INFO  : Disconnected from the channel tcfchan#174.
10:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:14:14 INFO  : 'jtag frequency' command is executed.
10:14:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:14 INFO  : Context for 'APU' is selected.
10:14:14 INFO  : System reset is completed.
10:14:17 INFO  : 'after 3000' command is executed.
10:14:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:14:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:14:19 INFO  : Context for 'APU' is selected.
10:14:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:20 INFO  : Context for 'APU' is selected.
10:14:20 INFO  : 'ps7_init' command is executed.
10:14:20 INFO  : 'ps7_post_config' command is executed.
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:21 INFO  : Memory regions updated for context APU
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : 'con' command is executed.
10:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:14:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:16:26 INFO  : Disconnected from the channel tcfchan#175.
10:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:16:27 INFO  : 'jtag frequency' command is executed.
10:16:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:27 INFO  : Context for 'APU' is selected.
10:16:27 INFO  : System reset is completed.
10:16:30 INFO  : 'after 3000' command is executed.
10:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:16:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:16:31 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:33 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : 'ps7_init' command is executed.
10:16:33 INFO  : 'ps7_post_config' command is executed.
10:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:34 INFO  : Memory regions updated for context APU
10:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : 'con' command is executed.
10:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:16:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:18:49 INFO  : Disconnected from the channel tcfchan#176.
10:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:18:50 INFO  : 'jtag frequency' command is executed.
10:18:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:50 INFO  : Context for 'APU' is selected.
10:18:50 INFO  : System reset is completed.
10:18:53 INFO  : 'after 3000' command is executed.
10:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:18:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:18:55 INFO  : Context for 'APU' is selected.
10:18:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:56 INFO  : Context for 'APU' is selected.
10:18:56 INFO  : 'ps7_init' command is executed.
10:18:56 INFO  : 'ps7_post_config' command is executed.
10:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:57 INFO  : Memory regions updated for context APU
10:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:57 INFO  : 'con' command is executed.
10:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:18:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:22:55 INFO  : Disconnected from the channel tcfchan#177.
10:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:22:57 INFO  : 'jtag frequency' command is executed.
10:22:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:22:57 INFO  : Context for 'APU' is selected.
10:22:57 INFO  : System reset is completed.
10:23:00 INFO  : 'after 3000' command is executed.
10:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:23:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:23:01 INFO  : Context for 'APU' is selected.
10:23:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:03 INFO  : Context for 'APU' is selected.
10:23:03 INFO  : 'ps7_init' command is executed.
10:23:03 INFO  : 'ps7_post_config' command is executed.
10:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:03 INFO  : Memory regions updated for context APU
10:23:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:03 INFO  : 'con' command is executed.
10:23:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:23:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:28:19 INFO  : Disconnected from the channel tcfchan#178.
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:39 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:28:45 INFO  : Unable to read in MSS file C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\Pmod_screen_bsp\system.mss : null
10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/Pmod_screen_bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design

10:28:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:32:54 INFO  : 'jtag frequency' command is executed.
10:32:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:54 INFO  : Context for 'APU' is selected.
10:32:54 INFO  : System reset is completed.
10:32:57 INFO  : 'after 3000' command is executed.
10:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:32:58 INFO  : Context for 'APU' is selected.
10:32:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:58 INFO  : Context for 'APU' is selected.
10:32:59 INFO  : 'ps7_init' command is executed.
10:32:59 INFO  : 'ps7_post_config' command is executed.
10:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:59 INFO  : Memory regions updated for context APU
10:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:59 INFO  : 'con' command is executed.
10:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:32:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:34:14 INFO  : Disconnected from the channel tcfchan#179.
10:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:34:15 INFO  : 'jtag frequency' command is executed.
10:34:15 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:15 INFO  : Context for 'APU' is selected.
10:34:15 INFO  : System reset is completed.
10:34:18 INFO  : 'after 3000' command is executed.
10:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:34:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:34:19 INFO  : Context for 'APU' is selected.
10:34:21 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:21 INFO  : Context for 'APU' is selected.
10:34:21 INFO  : 'ps7_init' command is executed.
10:34:21 INFO  : 'ps7_post_config' command is executed.
10:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:22 INFO  : Memory regions updated for context APU
10:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:22 INFO  : 'con' command is executed.
10:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:34:22 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:02:53 INFO  : Disconnected from the channel tcfchan#180.
11:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:02:54 INFO  : 'jtag frequency' command is executed.
11:02:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:54 INFO  : Context for 'APU' is selected.
11:02:54 INFO  : System reset is completed.
11:02:57 INFO  : 'after 3000' command is executed.
11:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:02:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:02:58 INFO  : Context for 'APU' is selected.
11:03:00 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:00 INFO  : Context for 'APU' is selected.
11:03:00 INFO  : 'ps7_init' command is executed.
11:03:00 INFO  : 'ps7_post_config' command is executed.
11:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:00 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:00 INFO  : Memory regions updated for context APU
11:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:00 INFO  : 'con' command is executed.
11:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:03:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:03:19 INFO  : Disconnected from the channel tcfchan#181.
11:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:03:21 INFO  : 'jtag frequency' command is executed.
11:03:21 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:21 INFO  : Context for 'APU' is selected.
11:03:21 INFO  : System reset is completed.
11:03:24 INFO  : 'after 3000' command is executed.
11:03:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:03:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:03:25 INFO  : Context for 'APU' is selected.
11:03:27 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:03:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:27 INFO  : Context for 'APU' is selected.
11:03:27 INFO  : 'ps7_init' command is executed.
11:03:27 INFO  : 'ps7_post_config' command is executed.
11:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:27 INFO  : Memory regions updated for context APU
11:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:27 INFO  : 'con' command is executed.
11:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:03:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:04:32 INFO  : Disconnected from the channel tcfchan#182.
11:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:04:33 INFO  : 'jtag frequency' command is executed.
11:04:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:33 INFO  : Context for 'APU' is selected.
11:04:34 INFO  : System reset is completed.
11:04:37 INFO  : 'after 3000' command is executed.
11:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:04:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:04:38 INFO  : Context for 'APU' is selected.
11:04:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:39 INFO  : Context for 'APU' is selected.
11:04:40 INFO  : 'ps7_init' command is executed.
11:04:40 INFO  : 'ps7_post_config' command is executed.
11:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:40 INFO  : Memory regions updated for context APU
11:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:40 INFO  : 'con' command is executed.
11:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:04:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:06:51 INFO  : Disconnected from the channel tcfchan#183.
11:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:06:52 INFO  : 'jtag frequency' command is executed.
11:06:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:52 INFO  : Context for 'APU' is selected.
11:06:53 INFO  : System reset is completed.
11:06:56 INFO  : 'after 3000' command is executed.
11:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:06:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:06:57 INFO  : Context for 'APU' is selected.
11:06:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:58 INFO  : Context for 'APU' is selected.
11:06:59 INFO  : 'ps7_init' command is executed.
11:06:59 INFO  : 'ps7_post_config' command is executed.
11:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:59 INFO  : Memory regions updated for context APU
11:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:59 INFO  : 'con' command is executed.
11:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:06:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:07:13 INFO  : Disconnected from the channel tcfchan#184.
11:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:07:14 INFO  : 'jtag frequency' command is executed.
11:07:14 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:14 INFO  : Context for 'APU' is selected.
11:07:14 INFO  : System reset is completed.
11:07:17 INFO  : 'after 3000' command is executed.
11:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:07:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:07:19 INFO  : Context for 'APU' is selected.
11:07:20 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:20 INFO  : Context for 'APU' is selected.
11:07:20 INFO  : 'ps7_init' command is executed.
11:07:20 INFO  : 'ps7_post_config' command is executed.
11:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:21 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:21 INFO  : Memory regions updated for context APU
11:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:21 INFO  : 'con' command is executed.
11:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:07:21 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:07:40 INFO  : Disconnected from the channel tcfchan#185.
11:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:07:41 INFO  : 'jtag frequency' command is executed.
11:07:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:41 INFO  : Context for 'APU' is selected.
11:07:41 INFO  : System reset is completed.
11:07:44 INFO  : 'after 3000' command is executed.
11:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:07:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:07:46 INFO  : Context for 'APU' is selected.
11:07:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:47 INFO  : Context for 'APU' is selected.
11:07:48 INFO  : 'ps7_init' command is executed.
11:07:48 INFO  : 'ps7_post_config' command is executed.
11:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:48 INFO  : Memory regions updated for context APU
11:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:48 INFO  : 'con' command is executed.
11:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:07:48 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:08:34 INFO  : Disconnected from the channel tcfchan#186.
11:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:08:35 INFO  : 'jtag frequency' command is executed.
11:08:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:35 INFO  : Context for 'APU' is selected.
11:08:35 INFO  : System reset is completed.
11:08:38 INFO  : 'after 3000' command is executed.
11:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:08:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:08:40 INFO  : Context for 'APU' is selected.
11:08:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:41 INFO  : Context for 'APU' is selected.
11:08:42 INFO  : 'ps7_init' command is executed.
11:08:42 INFO  : 'ps7_post_config' command is executed.
11:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:42 INFO  : Memory regions updated for context APU
11:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:42 INFO  : 'con' command is executed.
11:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:08:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:11:12 INFO  : Disconnected from the channel tcfchan#187.
11:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:11:13 INFO  : 'jtag frequency' command is executed.
11:11:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:13 INFO  : Context for 'APU' is selected.
11:11:13 INFO  : System reset is completed.
11:11:16 INFO  : 'after 3000' command is executed.
11:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:11:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:11:18 INFO  : Context for 'APU' is selected.
11:11:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:19 INFO  : Context for 'APU' is selected.
11:11:20 INFO  : 'ps7_init' command is executed.
11:11:20 INFO  : 'ps7_post_config' command is executed.
11:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:20 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:20 INFO  : Memory regions updated for context APU
11:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:20 INFO  : 'con' command is executed.
11:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:11:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:12:10 INFO  : Disconnected from the channel tcfchan#188.
11:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:12:11 INFO  : 'jtag frequency' command is executed.
11:12:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:11 INFO  : Context for 'APU' is selected.
11:12:11 INFO  : System reset is completed.
11:12:14 INFO  : 'after 3000' command is executed.
11:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:12:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:12:16 INFO  : Context for 'APU' is selected.
11:12:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:17 INFO  : Context for 'APU' is selected.
11:12:17 INFO  : 'ps7_init' command is executed.
11:12:18 INFO  : 'ps7_post_config' command is executed.
11:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:18 INFO  : Memory regions updated for context APU
11:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:18 INFO  : 'con' command is executed.
11:12:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:12:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:12:30 INFO  : Disconnected from the channel tcfchan#189.
11:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:12:31 INFO  : 'jtag frequency' command is executed.
11:12:31 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:31 INFO  : Context for 'APU' is selected.
11:12:32 INFO  : System reset is completed.
11:12:35 INFO  : 'after 3000' command is executed.
11:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:12:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:12:36 INFO  : Context for 'APU' is selected.
11:12:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:37 INFO  : Context for 'APU' is selected.
11:12:38 INFO  : 'ps7_init' command is executed.
11:12:38 INFO  : 'ps7_post_config' command is executed.
11:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:38 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:38 INFO  : Memory regions updated for context APU
11:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:38 INFO  : 'con' command is executed.
11:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:12:38 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:15:56 INFO  : Disconnected from the channel tcfchan#190.
11:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:15:57 INFO  : 'jtag frequency' command is executed.
11:15:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:57 INFO  : Context for 'APU' is selected.
11:15:57 INFO  : System reset is completed.
11:16:00 INFO  : 'after 3000' command is executed.
11:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:16:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:16:02 INFO  : Context for 'APU' is selected.
11:16:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:16:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:03 INFO  : Context for 'APU' is selected.
11:16:04 INFO  : 'ps7_init' command is executed.
11:16:04 INFO  : 'ps7_post_config' command is executed.
11:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:04 INFO  : Memory regions updated for context APU
11:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:04 INFO  : 'con' command is executed.
11:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:16:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:16:47 INFO  : Disconnected from the channel tcfchan#191.
11:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:16:48 INFO  : 'jtag frequency' command is executed.
11:16:48 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:48 INFO  : Context for 'APU' is selected.
11:16:48 INFO  : System reset is completed.
11:16:51 INFO  : 'after 3000' command is executed.
11:16:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:16:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:16:52 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:54 INFO  : Context for 'APU' is selected.
11:16:54 INFO  : 'ps7_init' command is executed.
11:16:54 INFO  : 'ps7_post_config' command is executed.
11:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:55 INFO  : Memory regions updated for context APU
11:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:55 INFO  : 'con' command is executed.
11:16:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:16:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:21:25 INFO  : Disconnected from the channel tcfchan#192.
11:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:21:26 INFO  : 'jtag frequency' command is executed.
11:21:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:26 INFO  : Context for 'APU' is selected.
11:21:27 INFO  : System reset is completed.
11:21:30 INFO  : 'after 3000' command is executed.
11:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:21:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:21:31 INFO  : Context for 'APU' is selected.
11:21:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:32 INFO  : Context for 'APU' is selected.
11:21:33 INFO  : 'ps7_init' command is executed.
11:21:33 INFO  : 'ps7_post_config' command is executed.
11:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:33 INFO  : Memory regions updated for context APU
11:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:33 INFO  : 'con' command is executed.
11:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:21:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:23:00 INFO  : Disconnected from the channel tcfchan#193.
11:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:23:01 INFO  : 'jtag frequency' command is executed.
11:23:01 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:01 INFO  : Context for 'APU' is selected.
11:23:01 INFO  : System reset is completed.
11:23:04 INFO  : 'after 3000' command is executed.
11:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:23:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:23:05 INFO  : Context for 'APU' is selected.
11:23:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:07 INFO  : Context for 'APU' is selected.
11:23:07 INFO  : 'ps7_init' command is executed.
11:23:07 INFO  : 'ps7_post_config' command is executed.
11:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:08 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:08 INFO  : Memory regions updated for context APU
11:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:08 INFO  : 'con' command is executed.
11:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:23:08 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:24:42 INFO  : Disconnected from the channel tcfchan#194.
11:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:24:43 INFO  : 'jtag frequency' command is executed.
11:24:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:43 INFO  : Context for 'APU' is selected.
11:24:44 INFO  : System reset is completed.
11:24:47 INFO  : 'after 3000' command is executed.
11:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:24:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:24:48 INFO  : Context for 'APU' is selected.
11:24:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:49 INFO  : Context for 'APU' is selected.
11:24:50 INFO  : 'ps7_init' command is executed.
11:24:50 INFO  : 'ps7_post_config' command is executed.
11:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:50 INFO  : Memory regions updated for context APU
11:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:50 INFO  : 'con' command is executed.
11:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:24:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:27:35 INFO  : Disconnected from the channel tcfchan#195.
11:27:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:27:36 INFO  : 'jtag frequency' command is executed.
11:27:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:36 INFO  : Context for 'APU' is selected.
11:27:36 INFO  : System reset is completed.
11:27:39 INFO  : 'after 3000' command is executed.
11:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:27:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:27:40 INFO  : Context for 'APU' is selected.
11:27:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:42 INFO  : Context for 'APU' is selected.
11:27:42 INFO  : 'ps7_init' command is executed.
11:27:42 INFO  : 'ps7_post_config' command is executed.
11:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:43 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:43 INFO  : Memory regions updated for context APU
11:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:43 INFO  : 'con' command is executed.
11:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:27:43 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:31:07 INFO  : Disconnected from the channel tcfchan#196.
11:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:31:08 INFO  : 'jtag frequency' command is executed.
11:31:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:08 INFO  : Context for 'APU' is selected.
11:31:08 INFO  : System reset is completed.
11:31:11 INFO  : 'after 3000' command is executed.
11:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:31:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:31:13 INFO  : Context for 'APU' is selected.
11:31:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:14 INFO  : Context for 'APU' is selected.
11:31:14 INFO  : 'ps7_init' command is executed.
11:31:14 INFO  : 'ps7_post_config' command is executed.
11:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:15 INFO  : Memory regions updated for context APU
11:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:15 INFO  : 'con' command is executed.
11:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:31:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:32:29 INFO  : Disconnected from the channel tcfchan#197.
11:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:32:30 INFO  : 'jtag frequency' command is executed.
11:32:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:30 INFO  : Context for 'APU' is selected.
11:32:31 INFO  : System reset is completed.
11:32:34 INFO  : 'after 3000' command is executed.
11:32:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:32:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:32:35 INFO  : Context for 'APU' is selected.
11:32:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:37 INFO  : Context for 'APU' is selected.
11:32:37 INFO  : 'ps7_init' command is executed.
11:32:37 INFO  : 'ps7_post_config' command is executed.
11:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:37 INFO  : Memory regions updated for context APU
11:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:37 INFO  : 'con' command is executed.
11:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:32:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:35:24 INFO  : Disconnected from the channel tcfchan#198.
11:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:35:25 INFO  : 'jtag frequency' command is executed.
11:35:25 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:25 INFO  : Context for 'APU' is selected.
11:35:25 INFO  : System reset is completed.
11:35:28 INFO  : 'after 3000' command is executed.
11:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:35:28 INFO  : 'jtag frequency' command is executed.
11:35:28 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:35:28 INFO  : Context for 'APU' is selected.
11:35:29 INFO  : System reset is completed.
11:35:32 INFO  : 'after 3000' command is executed.
11:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:35:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:35:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:35:34 INFO  : Context for 'APU' is selected.
11:35:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:35:36 INFO  : Context for 'APU' is selected.
11:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:35:36 INFO  : Context for 'APU' is selected.
11:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:36 INFO  : 'ps7_init' command is executed.
11:35:36 INFO  : Context for 'APU' is selected.
11:35:36 INFO  : 'ps7_post_config' command is executed.
11:35:36 INFO  : 'ps7_init' command is executed.
11:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:36 INFO  : 'ps7_post_config' command is executed.
11:35:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:37 INFO  : Memory regions updated for context APU
11:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:37 INFO  : 'con' command is executed.
11:35:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:35:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:35:37 INFO  : Memory regions updated for context APU
11:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:37 ERROR : Already running
11:35:37 INFO  : Disconnected from the channel tcfchan#199.
11:37:25 WARN  : channel "tcfchan#199" closed
11:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:37:26 INFO  : 'jtag frequency' command is executed.
11:37:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:26 INFO  : Context for 'APU' is selected.
11:37:26 INFO  : System reset is completed.
11:37:29 INFO  : 'after 3000' command is executed.
11:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:37:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:37:52 INFO  : Context for 'APU' is selected.
11:37:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:53 INFO  : Context for 'APU' is selected.
11:37:54 INFO  : 'ps7_init' command is executed.
11:37:54 INFO  : 'ps7_post_config' command is executed.
11:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:54 INFO  : Memory regions updated for context APU
11:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:54 INFO  : 'con' command is executed.
11:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:37:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:37:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:37:54 INFO  : 'jtag frequency' command is executed.
11:37:54 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:54 INFO  : Context for 'APU' is selected.
11:37:55 INFO  : System reset is completed.
11:37:58 INFO  : 'after 3000' command is executed.
11:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:37:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : 'ps7_init' command is executed.
11:37:59 INFO  : 'ps7_post_config' command is executed.
11:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:59 INFO  : Memory regions updated for context APU
11:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:00 INFO  : 'con' command is executed.
11:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:38:00 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:39:36 INFO  : Disconnected from the channel tcfchan#200.
11:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:39:37 INFO  : 'jtag frequency' command is executed.
11:39:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:39:37 INFO  : Context for 'APU' is selected.
11:39:38 INFO  : System reset is completed.
11:39:41 INFO  : 'after 3000' command is executed.
11:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:39:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:40:16 INFO  : Context for 'APU' is selected.
11:40:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:17 INFO  : Context for 'APU' is selected.
11:40:18 INFO  : 'ps7_init' command is executed.
11:40:18 INFO  : 'ps7_post_config' command is executed.
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:18 INFO  : Memory regions updated for context APU
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : 'con' command is executed.
11:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:40:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:42:46 INFO  : Disconnected from the channel tcfchan#201.
11:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:42:47 INFO  : 'jtag frequency' command is executed.
11:42:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:47 INFO  : Context for 'APU' is selected.
11:42:47 INFO  : System reset is completed.
11:42:50 INFO  : 'after 3000' command is executed.
11:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:42:50 INFO  : 'jtag frequency' command is executed.
11:42:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:50 INFO  : Context for 'APU' is selected.
11:42:50 INFO  : System reset is completed.
11:42:53 INFO  : 'after 3000' command is executed.
11:43:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:43:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:43:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:43:35 INFO  : Context for 'APU' is selected.
11:43:35 INFO  : Context for 'APU' is selected.
11:43:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:43:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:37 INFO  : Context for 'APU' is selected.
11:43:37 INFO  : Context for 'APU' is selected.
11:43:37 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
11:43:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
----------------End of Script----------------

11:43:38 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
11:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
----------------End of Script----------------

11:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:44:01 INFO  : 'jtag frequency' command is executed.
11:44:01 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:01 INFO  : Context for 'APU' is selected.
11:44:01 INFO  : System reset is completed.
11:44:04 INFO  : 'after 3000' command is executed.
11:44:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:44:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:44:05 INFO  : Context for 'APU' is selected.
11:44:05 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:05 INFO  : Context for 'APU' is selected.
11:44:05 INFO  : 'ps7_init' command is executed.
11:44:05 INFO  : 'ps7_post_config' command is executed.
11:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:06 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:06 INFO  : Memory regions updated for context APU
11:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:06 INFO  : 'con' command is executed.
11:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:44:06 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:45:12 INFO  : Disconnected from the channel tcfchan#202.
11:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:45:13 INFO  : 'jtag frequency' command is executed.
11:45:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:13 INFO  : Context for 'APU' is selected.
11:45:13 INFO  : System reset is completed.
11:45:16 INFO  : 'after 3000' command is executed.
11:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:45:17 INFO  : Context for 'APU' is selected.
11:45:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:45:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:19 INFO  : Context for 'APU' is selected.
11:45:19 INFO  : 'ps7_init' command is executed.
11:45:19 INFO  : 'ps7_post_config' command is executed.
11:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:20 INFO  : Memory regions updated for context APU
11:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:20 INFO  : 'con' command is executed.
11:45:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:45:20 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:47:46 INFO  : Disconnected from the channel tcfchan#203.
11:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:47:47 INFO  : 'jtag frequency' command is executed.
11:47:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:47 INFO  : Context for 'APU' is selected.
11:47:47 INFO  : System reset is completed.
11:47:50 INFO  : 'after 3000' command is executed.
11:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:47:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:47:52 INFO  : Context for 'APU' is selected.
11:47:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:53 INFO  : Context for 'APU' is selected.
11:47:54 INFO  : 'ps7_init' command is executed.
11:47:54 INFO  : 'ps7_post_config' command is executed.
11:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:54 INFO  : Memory regions updated for context APU
11:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:54 INFO  : 'con' command is executed.
11:47:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:47:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:53:41 INFO  : Disconnected from the channel tcfchan#204.
11:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:53:42 INFO  : 'jtag frequency' command is executed.
11:53:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:42 INFO  : Context for 'APU' is selected.
11:53:42 INFO  : System reset is completed.
11:53:45 INFO  : 'after 3000' command is executed.
11:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:53:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:53:51 INFO  : Context for 'APU' is selected.
11:53:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:53:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:53 INFO  : Context for 'APU' is selected.
11:53:53 INFO  : 'ps7_init' command is executed.
11:53:53 INFO  : 'ps7_post_config' command is executed.
11:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:53 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:53 INFO  : Memory regions updated for context APU
11:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:53 INFO  : 'con' command is executed.
11:53:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:53:53 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:55:52 INFO  : Disconnected from the channel tcfchan#205.
09:18:41 INFO  : Registering command handlers for SDK TCF services
09:18:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
09:18:43 INFO  : XSCT server has started successfully.
09:18:43 INFO  : Successfully done setting XSCT server connection channel  
09:18:43 INFO  : Successfully done setting SDK workspace  
09:18:43 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
09:18:43 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
09:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:27:32 INFO  : 'jtag frequency' command is executed.
09:27:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:27:32 INFO  : Context for 'APU' is selected.
09:27:32 INFO  : System reset is completed.
09:27:35 INFO  : 'after 3000' command is executed.
09:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:27:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:27:37 INFO  : Context for 'APU' is selected.
09:27:37 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:27:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:37 INFO  : Context for 'APU' is selected.
09:27:37 INFO  : 'ps7_init' command is executed.
09:27:37 INFO  : 'ps7_post_config' command is executed.
09:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:37 INFO  : Memory regions updated for context APU
09:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:37 INFO  : 'con' command is executed.
09:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:27:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:28:17 INFO  : Disconnected from the channel tcfchan#1.
09:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:28:18 INFO  : 'jtag frequency' command is executed.
09:28:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:18 INFO  : Context for 'APU' is selected.
09:28:18 INFO  : System reset is completed.
09:28:21 INFO  : 'after 3000' command is executed.
09:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:28:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:28:23 INFO  : Context for 'APU' is selected.
09:28:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:24 INFO  : Context for 'APU' is selected.
09:28:25 INFO  : 'ps7_init' command is executed.
09:28:25 INFO  : 'ps7_post_config' command is executed.
09:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:25 INFO  : Memory regions updated for context APU
09:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:25 INFO  : 'con' command is executed.
09:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:28:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:29:39 INFO  : Disconnected from the channel tcfchan#2.
09:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:29:40 INFO  : 'jtag frequency' command is executed.
09:29:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:29:40 INFO  : Context for 'APU' is selected.
09:29:40 INFO  : System reset is completed.
09:29:43 INFO  : 'after 3000' command is executed.
09:29:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:29:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:29:45 INFO  : Context for 'APU' is selected.
09:29:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:46 INFO  : Context for 'APU' is selected.
09:29:46 INFO  : 'ps7_init' command is executed.
09:29:46 INFO  : 'ps7_post_config' command is executed.
09:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:46 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:47 INFO  : Memory regions updated for context APU
09:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:47 INFO  : 'con' command is executed.
09:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:29:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:29:54 INFO  : Disconnected from the channel tcfchan#3.
09:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:29:55 INFO  : 'jtag frequency' command is executed.
09:29:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:29:55 INFO  : Context for 'APU' is selected.
09:29:55 INFO  : System reset is completed.
09:29:58 INFO  : 'after 3000' command is executed.
09:29:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:29:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:30:00 INFO  : Context for 'APU' is selected.
09:30:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:30:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:01 INFO  : Context for 'APU' is selected.
09:30:01 INFO  : 'ps7_init' command is executed.
09:30:01 INFO  : 'ps7_post_config' command is executed.
09:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:01 INFO  : Memory regions updated for context APU
09:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:02 INFO  : 'con' command is executed.
09:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:30:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:30:40 INFO  : Disconnected from the channel tcfchan#4.
09:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:30:41 INFO  : 'jtag frequency' command is executed.
09:30:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:30:41 INFO  : Context for 'APU' is selected.
09:30:42 INFO  : System reset is completed.
09:30:45 INFO  : 'after 3000' command is executed.
09:30:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:30:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:30:46 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:48 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : 'ps7_init' command is executed.
09:30:48 INFO  : 'ps7_post_config' command is executed.
09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:48 INFO  : Memory regions updated for context APU
09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : 'con' command is executed.
09:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:30:48 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:33:08 INFO  : Disconnected from the channel tcfchan#5.
09:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:33:09 INFO  : 'jtag frequency' command is executed.
09:33:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:33:09 INFO  : Context for 'APU' is selected.
09:33:10 INFO  : System reset is completed.
09:33:13 INFO  : 'after 3000' command is executed.
09:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:33:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:33:14 INFO  : Context for 'APU' is selected.
09:33:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:33:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:15 INFO  : Context for 'APU' is selected.
09:33:15 INFO  : 'ps7_init' command is executed.
09:33:15 INFO  : 'ps7_post_config' command is executed.
09:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:16 INFO  : Memory regions updated for context APU
09:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:16 INFO  : 'con' command is executed.
09:33:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:33:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:34:16 INFO  : Disconnected from the channel tcfchan#6.
09:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:34:17 INFO  : 'jtag frequency' command is executed.
09:34:17 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:34:17 INFO  : Context for 'APU' is selected.
09:34:17 INFO  : System reset is completed.
09:34:20 INFO  : 'after 3000' command is executed.
09:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:34:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:34:22 INFO  : Context for 'APU' is selected.
09:34:23 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:34:23 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:23 INFO  : Context for 'APU' is selected.
09:34:23 INFO  : 'ps7_init' command is executed.
09:34:23 INFO  : 'ps7_post_config' command is executed.
09:34:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:24 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:24 INFO  : Memory regions updated for context APU
09:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:24 INFO  : 'con' command is executed.
09:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:34:24 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:35:01 INFO  : Disconnected from the channel tcfchan#7.
09:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:35:02 INFO  : 'jtag frequency' command is executed.
09:35:02 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:02 INFO  : Context for 'APU' is selected.
09:35:03 INFO  : System reset is completed.
09:35:06 INFO  : 'after 3000' command is executed.
09:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:35:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:35:07 INFO  : Context for 'APU' is selected.
09:35:08 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:35:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:08 INFO  : Context for 'APU' is selected.
09:35:09 INFO  : 'ps7_init' command is executed.
09:35:09 INFO  : 'ps7_post_config' command is executed.
09:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:09 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:09 INFO  : Memory regions updated for context APU
09:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:09 INFO  : 'con' command is executed.
09:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:35:09 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:41:41 INFO  : Disconnected from the channel tcfchan#8.
09:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:41:42 INFO  : 'jtag frequency' command is executed.
09:41:42 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:41:42 INFO  : Context for 'APU' is selected.
09:41:42 INFO  : System reset is completed.
09:41:45 INFO  : 'after 3000' command is executed.
09:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:41:47 INFO  : Context for 'APU' is selected.
09:41:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:48 INFO  : Context for 'APU' is selected.
09:41:48 INFO  : 'ps7_init' command is executed.
09:41:48 INFO  : 'ps7_post_config' command is executed.
09:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:48 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:49 INFO  : Memory regions updated for context APU
09:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:49 INFO  : 'con' command is executed.
09:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:41:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:46:12 INFO  : Disconnected from the channel tcfchan#9.
09:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:46:13 INFO  : 'jtag frequency' command is executed.
09:46:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:46:13 INFO  : Context for 'APU' is selected.
09:46:13 INFO  : System reset is completed.
09:46:16 INFO  : 'after 3000' command is executed.
09:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:46:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:46:17 INFO  : Context for 'APU' is selected.
09:46:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:19 INFO  : Context for 'APU' is selected.
09:46:19 INFO  : 'ps7_init' command is executed.
09:46:19 INFO  : 'ps7_post_config' command is executed.
09:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:19 INFO  : Memory regions updated for context APU
09:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:19 INFO  : 'con' command is executed.
09:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:46:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:47:04 INFO  : Disconnected from the channel tcfchan#10.
09:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:47:05 INFO  : 'jtag frequency' command is executed.
09:47:05 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:05 INFO  : Context for 'APU' is selected.
09:47:05 INFO  : System reset is completed.
09:47:08 INFO  : 'after 3000' command is executed.
09:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:47:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:47:10 INFO  : Context for 'APU' is selected.
09:47:11 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:11 INFO  : Context for 'APU' is selected.
09:47:11 INFO  : 'ps7_init' command is executed.
09:47:11 INFO  : 'ps7_post_config' command is executed.
09:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:12 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:12 INFO  : Memory regions updated for context APU
09:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:12 INFO  : 'con' command is executed.
09:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:47:12 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:47:39 INFO  : Disconnected from the channel tcfchan#11.
09:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:47:40 INFO  : 'jtag frequency' command is executed.
09:47:40 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:47:40 INFO  : Context for 'APU' is selected.
09:47:41 INFO  : System reset is completed.
09:47:44 INFO  : 'after 3000' command is executed.
09:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:47:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:47:45 INFO  : Context for 'APU' is selected.
09:47:46 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:46 INFO  : Context for 'APU' is selected.
09:47:47 INFO  : 'ps7_init' command is executed.
09:47:47 INFO  : 'ps7_post_config' command is executed.
09:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:47 INFO  : Memory regions updated for context APU
09:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:47 INFO  : 'con' command is executed.
09:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:47:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:48:00 INFO  : Disconnected from the channel tcfchan#12.
09:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:48:01 INFO  : 'jtag frequency' command is executed.
09:48:01 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:01 INFO  : Context for 'APU' is selected.
09:48:01 INFO  : System reset is completed.
09:48:04 INFO  : 'after 3000' command is executed.
09:48:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:48:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:48:05 INFO  : Context for 'APU' is selected.
09:48:07 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:07 INFO  : Context for 'APU' is selected.
09:48:07 INFO  : 'ps7_init' command is executed.
09:48:07 INFO  : 'ps7_post_config' command is executed.
09:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:07 INFO  : Memory regions updated for context APU
09:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:07 INFO  : 'con' command is executed.
09:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:48:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:48:22 INFO  : Disconnected from the channel tcfchan#13.
09:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:48:23 INFO  : 'jtag frequency' command is executed.
09:48:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:48:23 INFO  : Context for 'APU' is selected.
09:48:23 INFO  : System reset is completed.
09:48:26 INFO  : 'after 3000' command is executed.
09:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:48:27 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:48:27 INFO  : Context for 'APU' is selected.
09:48:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:29 INFO  : Context for 'APU' is selected.
09:48:29 INFO  : 'ps7_init' command is executed.
09:48:29 INFO  : 'ps7_post_config' command is executed.
09:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:29 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:30 INFO  : Memory regions updated for context APU
09:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:30 INFO  : 'con' command is executed.
09:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:48:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:50:25 INFO  : Disconnected from the channel tcfchan#14.
09:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:50:26 INFO  : 'jtag frequency' command is executed.
09:50:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:26 INFO  : Context for 'APU' is selected.
09:50:26 INFO  : System reset is completed.
09:50:29 INFO  : 'after 3000' command is executed.
09:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:50:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:50:31 INFO  : Context for 'APU' is selected.
09:50:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:32 INFO  : Context for 'APU' is selected.
09:50:32 INFO  : 'ps7_init' command is executed.
09:50:32 INFO  : 'ps7_post_config' command is executed.
09:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:33 INFO  : Memory regions updated for context APU
09:50:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:33 INFO  : 'con' command is executed.
09:50:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:50:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:51:26 INFO  : Disconnected from the channel tcfchan#15.
09:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:51:27 INFO  : 'jtag frequency' command is executed.
09:51:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:27 INFO  : Context for 'APU' is selected.
09:51:27 INFO  : System reset is completed.
09:51:30 INFO  : 'after 3000' command is executed.
09:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:51:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:51:31 INFO  : Context for 'APU' is selected.
09:51:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:32 INFO  : Context for 'APU' is selected.
09:51:33 INFO  : 'ps7_init' command is executed.
09:51:33 INFO  : 'ps7_post_config' command is executed.
09:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:33 INFO  : Memory regions updated for context APU
09:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:33 INFO  : 'con' command is executed.
09:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:51:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
09:51:50 INFO  : Disconnected from the channel tcfchan#16.
09:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
09:51:51 INFO  : 'jtag frequency' command is executed.
09:51:51 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:51 INFO  : Context for 'APU' is selected.
09:51:52 INFO  : System reset is completed.
09:51:55 INFO  : 'after 3000' command is executed.
09:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
09:51:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
09:51:56 INFO  : Context for 'APU' is selected.
09:51:57 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
09:51:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:51:57 INFO  : Context for 'APU' is selected.
09:51:58 INFO  : 'ps7_init' command is executed.
09:51:58 INFO  : 'ps7_post_config' command is executed.
09:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:58 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:51:58 INFO  : Memory regions updated for context APU
09:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:58 INFO  : 'con' command is executed.
09:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

09:51:58 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:27:32 INFO  : Disconnected from the channel tcfchan#17.
10:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:27:33 INFO  : 'jtag frequency' command is executed.
10:27:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:27:33 INFO  : Context for 'APU' is selected.
10:27:33 INFO  : System reset is completed.
10:27:36 INFO  : 'after 3000' command is executed.
10:27:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:27:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:27:38 INFO  : Context for 'APU' is selected.
10:27:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:39 INFO  : Context for 'APU' is selected.
10:27:39 INFO  : 'ps7_init' command is executed.
10:27:39 INFO  : 'ps7_post_config' command is executed.
10:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:40 INFO  : Memory regions updated for context APU
10:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:40 INFO  : 'con' command is executed.
10:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:27:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:29:33 INFO  : Disconnected from the channel tcfchan#18.
10:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:29:35 INFO  : 'jtag frequency' command is executed.
10:29:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:35 INFO  : Context for 'APU' is selected.
10:29:35 INFO  : System reset is completed.
10:29:38 INFO  : 'after 3000' command is executed.
10:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:29:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:29:39 INFO  : Context for 'APU' is selected.
10:29:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:40 INFO  : Context for 'APU' is selected.
10:29:41 INFO  : 'ps7_init' command is executed.
10:29:41 INFO  : 'ps7_post_config' command is executed.
10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:41 INFO  : Memory regions updated for context APU
10:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:41 INFO  : 'con' command is executed.
10:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:29:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:30:02 INFO  : Disconnected from the channel tcfchan#19.
10:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:30:03 INFO  : 'jtag frequency' command is executed.
10:30:03 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:03 INFO  : Context for 'APU' is selected.
10:30:03 INFO  : System reset is completed.
10:30:06 INFO  : 'after 3000' command is executed.
10:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:30:08 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:30:08 INFO  : Context for 'APU' is selected.
10:30:09 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:09 INFO  : Context for 'APU' is selected.
10:30:09 INFO  : 'ps7_init' command is executed.
10:30:09 INFO  : 'ps7_post_config' command is executed.
10:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:09 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:09 INFO  : Memory regions updated for context APU
10:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:09 INFO  : 'con' command is executed.
10:30:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:30:09 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:37:51 INFO  : Disconnected from the channel tcfchan#20.
10:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:37:53 INFO  : 'jtag frequency' command is executed.
10:37:53 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:53 INFO  : Context for 'APU' is selected.
10:37:53 INFO  : System reset is completed.
10:37:56 INFO  : 'after 3000' command is executed.
10:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:37:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:37:57 INFO  : Context for 'APU' is selected.
10:37:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:58 INFO  : Context for 'APU' is selected.
10:37:59 INFO  : 'ps7_init' command is executed.
10:37:59 INFO  : 'ps7_post_config' command is executed.
10:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:59 INFO  : Memory regions updated for context APU
10:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:59 INFO  : 'con' command is executed.
10:37:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:37:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:38:43 INFO  : Disconnected from the channel tcfchan#21.
10:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:38:44 INFO  : 'jtag frequency' command is executed.
10:38:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:44 INFO  : Context for 'APU' is selected.
10:38:44 INFO  : System reset is completed.
10:38:47 INFO  : 'after 3000' command is executed.
10:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:38:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:38:48 INFO  : Context for 'APU' is selected.
10:38:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:50 INFO  : Context for 'APU' is selected.
10:38:50 INFO  : 'ps7_init' command is executed.
10:38:50 INFO  : 'ps7_post_config' command is executed.
10:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:50 INFO  : Memory regions updated for context APU
10:38:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:50 INFO  : 'con' command is executed.
10:38:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:38:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:39:42 INFO  : Disconnected from the channel tcfchan#22.
10:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:39:43 INFO  : 'jtag frequency' command is executed.
10:39:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : System reset is completed.
10:39:46 INFO  : 'after 3000' command is executed.
10:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:39:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:39:47 INFO  : Context for 'APU' is selected.
10:39:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:49 INFO  : Context for 'APU' is selected.
10:39:49 INFO  : 'ps7_init' command is executed.
10:39:49 INFO  : 'ps7_post_config' command is executed.
10:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:49 INFO  : Memory regions updated for context APU
10:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:49 INFO  : 'con' command is executed.
10:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:39:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:40:50 INFO  : Disconnected from the channel tcfchan#23.
14:08:22 INFO  : Registering command handlers for SDK TCF services
14:08:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
14:08:25 INFO  : XSCT server has started successfully.
14:08:25 INFO  : Successfully done setting XSCT server connection channel  
14:08:25 INFO  : Successfully done setting SDK workspace  
14:08:25 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
14:08:25 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
10:46:48 INFO  : Registering command handlers for SDK TCF services
10:46:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
10:46:50 INFO  : XSCT server has started successfully.
10:46:50 INFO  : Successfully done setting XSCT server connection channel  
10:46:50 INFO  : Successfully done setting SDK workspace  
10:46:50 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
10:46:51 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
10:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:47:43 INFO  : 'jtag frequency' command is executed.
10:47:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:43 INFO  : Context for 'APU' is selected.
10:47:43 INFO  : System reset is completed.
10:47:46 INFO  : 'after 3000' command is executed.
10:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:47:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:47:48 INFO  : Context for 'APU' is selected.
10:47:48 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:48 INFO  : Context for 'APU' is selected.
10:47:48 INFO  : 'ps7_init' command is executed.
10:47:48 INFO  : 'ps7_post_config' command is executed.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:49 INFO  : Memory regions updated for context APU
10:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : 'con' command is executed.
10:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:47:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:36:06 INFO  : Disconnected from the channel tcfchan#1.
11:36:18 INFO  : Registering command handlers for SDK TCF services
11:36:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
11:36:22 INFO  : XSCT server has started successfully.
11:36:22 INFO  : Successfully done setting XSCT server connection channel  
11:36:22 INFO  : Successfully done setting SDK workspace  
11:36:22 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
11:36:22 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
11:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
11:36:46 INFO  : 'jtag frequency' command is executed.
11:36:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:46 INFO  : Context for 'APU' is selected.
11:36:46 INFO  : System reset is completed.
11:36:50 INFO  : 'after 3000' command is executed.
11:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
11:36:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
11:36:51 INFO  : Context for 'APU' is selected.
11:36:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
11:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:51 INFO  : Context for 'APU' is selected.
11:36:51 INFO  : 'ps7_init' command is executed.
11:36:51 INFO  : 'ps7_post_config' command is executed.
11:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:52 INFO  : Memory regions updated for context APU
11:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:52 INFO  : 'con' command is executed.
11:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

11:36:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
11:46:22 INFO  : Disconnected from the channel tcfchan#1.
12:39:09 INFO  : Registering command handlers for SDK TCF services
12:39:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
12:39:12 INFO  : XSCT server has started successfully.
12:39:12 INFO  : Successfully done setting XSCT server connection channel  
12:39:13 INFO  : Successfully done setting SDK workspace  
12:39:13 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
12:39:13 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
12:44:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:44:35 INFO  : 'jtag frequency' command is executed.
12:44:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:35 INFO  : Context for 'APU' is selected.
12:44:35 INFO  : System reset is completed.
12:44:38 INFO  : 'after 3000' command is executed.
12:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:44:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:44:40 INFO  : Context for 'APU' is selected.
12:44:40 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:44:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:40 INFO  : Context for 'APU' is selected.
12:44:40 INFO  : 'ps7_init' command is executed.
12:44:40 INFO  : 'ps7_post_config' command is executed.
12:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:41 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:41 INFO  : Memory regions updated for context APU
12:44:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:41 INFO  : 'con' command is executed.
12:44:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:44:41 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:44:49 INFO  : Disconnected from the channel tcfchan#1.
12:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:44:50 INFO  : 'jtag frequency' command is executed.
12:44:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:50 INFO  : Context for 'APU' is selected.
12:44:50 INFO  : System reset is completed.
12:44:53 INFO  : 'after 3000' command is executed.
12:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:44:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:44:55 INFO  : Context for 'APU' is selected.
12:44:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:44:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:56 INFO  : Context for 'APU' is selected.
12:44:56 INFO  : 'ps7_init' command is executed.
12:44:56 INFO  : 'ps7_post_config' command is executed.
12:44:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:57 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:57 INFO  : Memory regions updated for context APU
12:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:57 INFO  : 'con' command is executed.
12:44:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:44:57 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:46:11 INFO  : Disconnected from the channel tcfchan#2.
12:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:46:12 INFO  : 'jtag frequency' command is executed.
12:46:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:12 INFO  : Context for 'APU' is selected.
12:46:13 INFO  : System reset is completed.
12:46:16 INFO  : 'after 3000' command is executed.
12:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:46:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:46:17 INFO  : Context for 'APU' is selected.
12:46:18 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:18 INFO  : Context for 'APU' is selected.
12:46:18 INFO  : 'ps7_init' command is executed.
12:46:19 INFO  : 'ps7_post_config' command is executed.
12:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:19 INFO  : Memory regions updated for context APU
12:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:19 INFO  : 'con' command is executed.
12:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:46:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:46:46 INFO  : Disconnected from the channel tcfchan#3.
12:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:46:47 INFO  : 'jtag frequency' command is executed.
12:46:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:47 INFO  : Context for 'APU' is selected.
12:46:47 INFO  : System reset is completed.
12:46:50 INFO  : 'after 3000' command is executed.
12:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:46:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:46:52 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:53 INFO  : Context for 'APU' is selected.
12:46:53 INFO  : 'ps7_init' command is executed.
12:46:53 INFO  : 'ps7_post_config' command is executed.
12:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:54 INFO  : Memory regions updated for context APU
12:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:54 INFO  : 'con' command is executed.
12:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:46:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
12:53:07 INFO  : Disconnected from the channel tcfchan#4.
12:56:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
12:56:09 INFO  : 'jtag frequency' command is executed.
12:56:09 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:09 INFO  : Context for 'APU' is selected.
12:56:09 INFO  : System reset is completed.
12:56:12 INFO  : 'after 3000' command is executed.
12:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
12:56:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
12:56:14 INFO  : Context for 'APU' is selected.
12:56:15 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
12:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:15 INFO  : Context for 'APU' is selected.
12:56:15 INFO  : 'ps7_init' command is executed.
12:56:15 INFO  : 'ps7_post_config' command is executed.
12:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:16 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:16 INFO  : Memory regions updated for context APU
12:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:16 INFO  : 'con' command is executed.
12:56:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

12:56:16 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:02:19 INFO  : Disconnected from the channel tcfchan#5.
13:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:02:20 INFO  : 'jtag frequency' command is executed.
13:02:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:20 INFO  : Context for 'APU' is selected.
13:02:20 INFO  : System reset is completed.
13:02:23 INFO  : 'after 3000' command is executed.
13:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:02:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:02:25 INFO  : Context for 'APU' is selected.
13:02:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:26 INFO  : Context for 'APU' is selected.
13:02:27 INFO  : 'ps7_init' command is executed.
13:02:27 INFO  : 'ps7_post_config' command is executed.
13:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:27 INFO  : Memory regions updated for context APU
13:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:27 INFO  : 'con' command is executed.
13:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:02:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:09:35 INFO  : Disconnected from the channel tcfchan#6.
13:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:09:36 INFO  : 'jtag frequency' command is executed.
13:09:36 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:36 INFO  : Context for 'APU' is selected.
13:09:36 INFO  : System reset is completed.
13:09:39 INFO  : 'after 3000' command is executed.
13:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:09:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:09:40 INFO  : Context for 'APU' is selected.
13:09:42 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:42 INFO  : Context for 'APU' is selected.
13:09:42 INFO  : 'ps7_init' command is executed.
13:09:42 INFO  : 'ps7_post_config' command is executed.
13:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:42 INFO  : Memory regions updated for context APU
13:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:42 INFO  : 'con' command is executed.
13:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:09:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:10:28 INFO  : Disconnected from the channel tcfchan#7.
13:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:10:29 INFO  : 'jtag frequency' command is executed.
13:10:29 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:29 INFO  : Context for 'APU' is selected.
13:10:30 INFO  : System reset is completed.
13:10:33 INFO  : 'after 3000' command is executed.
13:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:10:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:10:34 INFO  : Context for 'APU' is selected.
13:10:35 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:35 INFO  : Context for 'APU' is selected.
13:10:36 INFO  : 'ps7_init' command is executed.
13:10:36 INFO  : 'ps7_post_config' command is executed.
13:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:36 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:36 INFO  : Memory regions updated for context APU
13:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:36 INFO  : 'con' command is executed.
13:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:10:36 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:11:06 INFO  : Disconnected from the channel tcfchan#8.
13:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:11:07 INFO  : 'jtag frequency' command is executed.
13:11:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:07 INFO  : Context for 'APU' is selected.
13:11:07 INFO  : System reset is completed.
13:11:10 INFO  : 'after 3000' command is executed.
13:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:11:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:11:11 INFO  : Context for 'APU' is selected.
13:11:13 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:13 INFO  : Context for 'APU' is selected.
13:11:13 INFO  : 'ps7_init' command is executed.
13:11:13 INFO  : 'ps7_post_config' command is executed.
13:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:13 INFO  : Memory regions updated for context APU
13:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:13 INFO  : 'con' command is executed.
13:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:11:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:11:47 INFO  : Disconnected from the channel tcfchan#9.
13:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:11:49 INFO  : 'jtag frequency' command is executed.
13:11:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:49 INFO  : Context for 'APU' is selected.
13:11:49 INFO  : System reset is completed.
13:11:52 INFO  : 'after 3000' command is executed.
13:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:11:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:11:53 INFO  : Context for 'APU' is selected.
13:11:54 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:54 INFO  : Context for 'APU' is selected.
13:11:55 INFO  : 'ps7_init' command is executed.
13:11:55 INFO  : 'ps7_post_config' command is executed.
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:55 INFO  : Memory regions updated for context APU
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : 'con' command is executed.
13:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:11:55 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:16:32 INFO  : Disconnected from the channel tcfchan#10.
13:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:16:34 INFO  : 'jtag frequency' command is executed.
13:16:34 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:34 INFO  : Context for 'APU' is selected.
13:16:34 INFO  : System reset is completed.
13:16:37 INFO  : 'after 3000' command is executed.
13:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:16:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:16:38 INFO  : Context for 'APU' is selected.
13:16:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:39 INFO  : Context for 'APU' is selected.
13:16:40 INFO  : 'ps7_init' command is executed.
13:16:40 INFO  : 'ps7_post_config' command is executed.
13:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:40 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:40 INFO  : Memory regions updated for context APU
13:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:40 INFO  : 'con' command is executed.
13:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:16:40 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:16:55 INFO  : Disconnected from the channel tcfchan#11.
13:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:16:56 INFO  : 'jtag frequency' command is executed.
13:16:56 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:56 INFO  : Context for 'APU' is selected.
13:16:56 INFO  : System reset is completed.
13:16:59 INFO  : 'after 3000' command is executed.
13:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:00 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:00 INFO  : Context for 'APU' is selected.
13:17:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:02 INFO  : Context for 'APU' is selected.
13:17:02 INFO  : 'ps7_init' command is executed.
13:17:02 INFO  : 'ps7_post_config' command is executed.
13:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:02 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:02 INFO  : Memory regions updated for context APU
13:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:02 INFO  : 'con' command is executed.
13:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:17:17 INFO  : Disconnected from the channel tcfchan#12.
13:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:18 INFO  : 'jtag frequency' command is executed.
13:17:18 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:18 INFO  : Context for 'APU' is selected.
13:17:18 INFO  : System reset is completed.
13:17:21 INFO  : 'after 3000' command is executed.
13:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:17:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:17:23 INFO  : Context for 'APU' is selected.
13:17:24 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:24 INFO  : Context for 'APU' is selected.
13:17:24 INFO  : 'ps7_init' command is executed.
13:17:24 INFO  : 'ps7_post_config' command is executed.
13:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:25 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:25 INFO  : Memory regions updated for context APU
13:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:25 INFO  : 'con' command is executed.
13:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:17:25 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:17:56 INFO  : Disconnected from the channel tcfchan#13.
13:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:17:57 INFO  : 'jtag frequency' command is executed.
13:17:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:57 INFO  : Context for 'APU' is selected.
13:17:58 INFO  : System reset is completed.
13:18:01 INFO  : 'after 3000' command is executed.
13:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:18:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:18:02 INFO  : Context for 'APU' is selected.
13:18:03 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:03 INFO  : Context for 'APU' is selected.
13:18:04 INFO  : 'ps7_init' command is executed.
13:18:04 INFO  : 'ps7_post_config' command is executed.
13:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:04 INFO  : Memory regions updated for context APU
13:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:04 INFO  : 'con' command is executed.
13:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:18:04 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:20:05 INFO  : Disconnected from the channel tcfchan#14.
13:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:20:06 INFO  : 'jtag frequency' command is executed.
13:20:06 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:06 INFO  : Context for 'APU' is selected.
13:20:07 INFO  : System reset is completed.
13:20:10 INFO  : 'after 3000' command is executed.
13:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:20:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:20:11 INFO  : Context for 'APU' is selected.
13:20:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:12 INFO  : Context for 'APU' is selected.
13:20:13 INFO  : 'ps7_init' command is executed.
13:20:13 INFO  : 'ps7_post_config' command is executed.
13:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:13 INFO  : Memory regions updated for context APU
13:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:13 INFO  : 'con' command is executed.
13:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:20:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:20:34 INFO  : Disconnected from the channel tcfchan#15.
13:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:20:35 INFO  : 'jtag frequency' command is executed.
13:20:35 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:35 INFO  : Context for 'APU' is selected.
13:20:36 INFO  : System reset is completed.
13:20:39 INFO  : 'after 3000' command is executed.
13:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:20:40 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:20:40 INFO  : Context for 'APU' is selected.
13:20:41 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:41 INFO  : Context for 'APU' is selected.
13:20:42 INFO  : 'ps7_init' command is executed.
13:20:42 INFO  : 'ps7_post_config' command is executed.
13:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:42 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:42 INFO  : Memory regions updated for context APU
13:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:42 INFO  : 'con' command is executed.
13:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:20:42 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:22:11 INFO  : Disconnected from the channel tcfchan#16.
13:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:22:13 INFO  : 'jtag frequency' command is executed.
13:22:13 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:13 INFO  : Context for 'APU' is selected.
13:22:13 INFO  : System reset is completed.
13:22:16 INFO  : 'after 3000' command is executed.
13:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:22:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:22:17 INFO  : Context for 'APU' is selected.
13:22:19 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:19 INFO  : Context for 'APU' is selected.
13:22:19 INFO  : 'ps7_init' command is executed.
13:22:19 INFO  : 'ps7_post_config' command is executed.
13:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:19 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:19 INFO  : Memory regions updated for context APU
13:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:19 INFO  : 'con' command is executed.
13:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:22:19 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:22:51 INFO  : Disconnected from the channel tcfchan#17.
13:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:22:52 INFO  : 'jtag frequency' command is executed.
13:22:52 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:52 INFO  : Context for 'APU' is selected.
13:22:52 INFO  : System reset is completed.
13:22:55 INFO  : 'after 3000' command is executed.
13:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:22:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:22:56 INFO  : Context for 'APU' is selected.
13:22:58 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:58 INFO  : Context for 'APU' is selected.
13:22:58 INFO  : 'ps7_init' command is executed.
13:22:58 INFO  : 'ps7_post_config' command is executed.
13:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:59 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:59 INFO  : Memory regions updated for context APU
13:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:59 INFO  : 'con' command is executed.
13:22:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:22:59 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:24:42 INFO  : Disconnected from the channel tcfchan#18.
13:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:24:43 INFO  : 'jtag frequency' command is executed.
13:24:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:43 INFO  : Context for 'APU' is selected.
13:24:43 INFO  : System reset is completed.
13:24:46 INFO  : 'after 3000' command is executed.
13:24:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:24:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:24:47 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : 'ps7_init' command is executed.
13:24:49 INFO  : 'ps7_post_config' command is executed.
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:49 INFO  : Memory regions updated for context APU
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : 'con' command is executed.
13:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:24:49 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:25:44 INFO  : Disconnected from the channel tcfchan#19.
13:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:25:45 INFO  : 'jtag frequency' command is executed.
13:25:45 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:45 INFO  : Context for 'APU' is selected.
13:25:45 INFO  : System reset is completed.
13:25:48 INFO  : 'after 3000' command is executed.
13:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:25:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:25:50 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:51 INFO  : Context for 'APU' is selected.
13:25:51 INFO  : 'ps7_init' command is executed.
13:25:51 INFO  : 'ps7_post_config' command is executed.
13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:51 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:51 INFO  : Memory regions updated for context APU
13:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:52 INFO  : 'con' command is executed.
13:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:25:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:26:25 INFO  : Disconnected from the channel tcfchan#20.
13:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:26:26 INFO  : 'jtag frequency' command is executed.
13:26:26 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:26:26 INFO  : Context for 'APU' is selected.
13:26:26 INFO  : System reset is completed.
13:26:29 INFO  : 'after 3000' command is executed.
13:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:26:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:26:30 INFO  : Context for 'APU' is selected.
13:26:32 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:32 INFO  : Context for 'APU' is selected.
13:26:32 INFO  : 'ps7_init' command is executed.
13:26:32 INFO  : 'ps7_post_config' command is executed.
13:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:32 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:32 INFO  : Memory regions updated for context APU
13:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:33 INFO  : 'con' command is executed.
13:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:26:33 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:27:07 INFO  : Disconnected from the channel tcfchan#21.
13:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:27:08 INFO  : 'jtag frequency' command is executed.
13:27:08 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:08 INFO  : Context for 'APU' is selected.
13:27:08 INFO  : System reset is completed.
13:27:11 INFO  : 'after 3000' command is executed.
13:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:27:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:27:13 INFO  : Context for 'APU' is selected.
13:27:14 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:14 INFO  : Context for 'APU' is selected.
13:27:15 INFO  : 'ps7_init' command is executed.
13:27:15 INFO  : 'ps7_post_config' command is executed.
13:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:15 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:15 INFO  : Memory regions updated for context APU
13:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:15 INFO  : 'con' command is executed.
13:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:27:15 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:27:46 INFO  : Disconnected from the channel tcfchan#22.
13:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:27:47 INFO  : 'jtag frequency' command is executed.
13:27:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:47 INFO  : Context for 'APU' is selected.
13:27:47 INFO  : System reset is completed.
13:27:50 INFO  : 'after 3000' command is executed.
13:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:27:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:27:52 INFO  : Context for 'APU' is selected.
13:27:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:53 INFO  : Context for 'APU' is selected.
13:27:53 INFO  : 'ps7_init' command is executed.
13:27:53 INFO  : 'ps7_post_config' command is executed.
13:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:54 INFO  : Memory regions updated for context APU
13:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:54 INFO  : 'con' command is executed.
13:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:27:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:30:46 INFO  : Disconnected from the channel tcfchan#23.
13:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:30:47 INFO  : 'jtag frequency' command is executed.
13:30:47 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:47 INFO  : Context for 'APU' is selected.
13:30:47 INFO  : System reset is completed.
13:30:50 INFO  : 'after 3000' command is executed.
13:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:30:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:30:51 INFO  : Context for 'APU' is selected.
13:30:53 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:53 INFO  : Context for 'APU' is selected.
13:30:53 INFO  : 'ps7_init' command is executed.
13:30:53 INFO  : 'ps7_post_config' command is executed.
13:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:54 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:54 INFO  : Memory regions updated for context APU
13:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:54 INFO  : 'con' command is executed.
13:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:30:54 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:31:22 INFO  : Disconnected from the channel tcfchan#24.
13:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:31:23 INFO  : 'jtag frequency' command is executed.
13:31:23 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:23 INFO  : Context for 'APU' is selected.
13:31:23 INFO  : System reset is completed.
13:31:26 INFO  : 'after 3000' command is executed.
13:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:31:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:31:28 INFO  : Context for 'APU' is selected.
13:31:29 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:31:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:29 INFO  : Context for 'APU' is selected.
13:31:29 INFO  : 'ps7_init' command is executed.
13:31:29 INFO  : 'ps7_post_config' command is executed.
13:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:30 INFO  : Memory regions updated for context APU
13:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:30 INFO  : 'con' command is executed.
13:31:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:31:30 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:32:21 INFO  : Disconnected from the channel tcfchan#25.
13:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:32:22 INFO  : 'jtag frequency' command is executed.
13:32:22 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:22 INFO  : Context for 'APU' is selected.
13:32:22 INFO  : System reset is completed.
13:32:25 INFO  : 'after 3000' command is executed.
13:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:32:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:32:27 INFO  : Context for 'APU' is selected.
13:32:28 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:28 INFO  : Context for 'APU' is selected.
13:32:28 INFO  : 'ps7_init' command is executed.
13:32:28 INFO  : 'ps7_post_config' command is executed.
13:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:28 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:28 INFO  : Memory regions updated for context APU
13:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:29 INFO  : 'con' command is executed.
13:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:32:29 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:33:36 INFO  : Disconnected from the channel tcfchan#26.
13:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:33:37 INFO  : 'jtag frequency' command is executed.
13:33:37 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:37 INFO  : Context for 'APU' is selected.
13:33:37 INFO  : System reset is completed.
13:33:40 INFO  : 'after 3000' command is executed.
13:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:33:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:33:42 INFO  : Context for 'APU' is selected.
13:33:43 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:43 INFO  : Context for 'APU' is selected.
13:33:44 INFO  : 'ps7_init' command is executed.
13:33:44 INFO  : 'ps7_post_config' command is executed.
13:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:44 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:44 INFO  : Memory regions updated for context APU
13:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:44 INFO  : 'con' command is executed.
13:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:33:44 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:34:31 INFO  : Disconnected from the channel tcfchan#27.
13:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:34:33 INFO  : 'jtag frequency' command is executed.
13:34:33 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:33 INFO  : Context for 'APU' is selected.
13:34:33 INFO  : System reset is completed.
13:34:36 INFO  : 'after 3000' command is executed.
13:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:34:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:34:37 INFO  : Context for 'APU' is selected.
13:34:39 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:39 INFO  : Context for 'APU' is selected.
13:34:39 INFO  : 'ps7_init' command is executed.
13:34:39 INFO  : 'ps7_post_config' command is executed.
13:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:39 INFO  : Memory regions updated for context APU
13:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:39 INFO  : 'con' command is executed.
13:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:34:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:35:11 INFO  : Disconnected from the channel tcfchan#28.
13:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:35:12 INFO  : 'jtag frequency' command is executed.
13:35:12 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:12 INFO  : Context for 'APU' is selected.
13:35:12 INFO  : System reset is completed.
13:35:15 INFO  : 'after 3000' command is executed.
13:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:35:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:35:16 INFO  : Context for 'APU' is selected.
13:35:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:18 INFO  : Context for 'APU' is selected.
13:35:18 INFO  : 'ps7_init' command is executed.
13:35:18 INFO  : 'ps7_post_config' command is executed.
13:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:18 INFO  : Memory regions updated for context APU
13:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:18 INFO  : 'con' command is executed.
13:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:35:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:49:48 INFO  : Disconnected from the channel tcfchan#29.
13:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:49:49 INFO  : 'jtag frequency' command is executed.
13:49:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:49 INFO  : Context for 'APU' is selected.
13:49:50 INFO  : System reset is completed.
13:49:53 INFO  : 'after 3000' command is executed.
13:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:49:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:49:54 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:55 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : 'ps7_init' command is executed.
13:49:55 INFO  : 'ps7_post_config' command is executed.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:56 INFO  : Memory regions updated for context APU
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : 'con' command is executed.
13:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:49:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:52:43 INFO  : Disconnected from the channel tcfchan#30.
13:52:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:52:44 INFO  : 'jtag frequency' command is executed.
13:52:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:44 INFO  : Context for 'APU' is selected.
13:52:44 INFO  : System reset is completed.
13:52:47 INFO  : 'after 3000' command is executed.
13:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:52:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:52:49 INFO  : Context for 'APU' is selected.
13:52:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:50 INFO  : Context for 'APU' is selected.
13:52:50 INFO  : 'ps7_init' command is executed.
13:52:50 INFO  : 'ps7_post_config' command is executed.
13:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:51 INFO  : Memory regions updated for context APU
13:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:51 INFO  : 'con' command is executed.
13:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:52:51 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:53:25 INFO  : Disconnected from the channel tcfchan#31.
13:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:53:27 INFO  : 'jtag frequency' command is executed.
13:53:27 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:27 INFO  : Context for 'APU' is selected.
13:53:27 INFO  : System reset is completed.
13:53:30 INFO  : 'after 3000' command is executed.
13:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:53:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:53:31 INFO  : Context for 'APU' is selected.
13:53:33 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:53:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:33 INFO  : Context for 'APU' is selected.
13:53:33 INFO  : 'ps7_init' command is executed.
13:53:33 INFO  : 'ps7_post_config' command is executed.
13:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:33 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:33 INFO  : Memory regions updated for context APU
13:53:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:34 INFO  : 'con' command is executed.
13:53:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:53:34 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:55:10 INFO  : Disconnected from the channel tcfchan#32.
13:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:55:11 INFO  : 'jtag frequency' command is executed.
13:55:11 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:11 INFO  : Context for 'APU' is selected.
13:55:11 INFO  : System reset is completed.
13:55:14 INFO  : 'after 3000' command is executed.
13:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:55:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:55:16 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:17 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : 'ps7_init' command is executed.
13:55:17 INFO  : 'ps7_post_config' command is executed.
13:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:18 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:18 INFO  : Memory regions updated for context APU
13:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:18 INFO  : 'con' command is executed.
13:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:55:18 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:55:42 INFO  : Disconnected from the channel tcfchan#33.
13:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:55:44 INFO  : 'jtag frequency' command is executed.
13:55:44 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:44 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : System reset is completed.
13:55:47 INFO  : 'after 3000' command is executed.
13:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:55:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:55:48 INFO  : Context for 'APU' is selected.
13:55:50 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:50 INFO  : Context for 'APU' is selected.
13:55:50 INFO  : 'ps7_init' command is executed.
13:55:50 INFO  : 'ps7_post_config' command is executed.
13:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:50 INFO  : Memory regions updated for context APU
13:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:50 INFO  : 'con' command is executed.
13:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:55:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
13:56:48 INFO  : Disconnected from the channel tcfchan#34.
13:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
13:56:49 INFO  : 'jtag frequency' command is executed.
13:56:49 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:49 INFO  : Context for 'APU' is selected.
13:56:49 INFO  : System reset is completed.
13:56:52 INFO  : 'after 3000' command is executed.
13:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
13:56:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
13:56:54 INFO  : Context for 'APU' is selected.
13:56:55 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
13:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:55 INFO  : Context for 'APU' is selected.
13:56:55 INFO  : 'ps7_init' command is executed.
13:56:55 INFO  : 'ps7_post_config' command is executed.
13:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:55 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:56 INFO  : Memory regions updated for context APU
13:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:56 INFO  : 'con' command is executed.
13:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

13:56:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:08:49 INFO  : Disconnected from the channel tcfchan#35.
10:09:27 INFO  : Registering command handlers for SDK TCF services
10:09:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
10:09:30 INFO  : XSCT server has started successfully.
10:09:31 INFO  : Successfully done setting XSCT server connection channel  
10:09:31 INFO  : Successfully done setting SDK workspace  
10:09:31 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
10:09:31 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
10:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:18:07 INFO  : 'jtag frequency' command is executed.
10:18:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:08 INFO  : Context for 'APU' is selected.
10:18:08 INFO  : System reset is completed.
10:18:11 INFO  : 'after 3000' command is executed.
10:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:18:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:18:12 INFO  : Context for 'APU' is selected.
10:18:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:12 INFO  : Context for 'APU' is selected.
10:18:13 INFO  : 'ps7_init' command is executed.
10:18:13 INFO  : 'ps7_post_config' command is executed.
10:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:13 INFO  : Memory regions updated for context APU
10:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:13 INFO  : 'con' command is executed.
10:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:18:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:21:45 INFO  : Disconnected from the channel tcfchan#1.
10:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:21:46 INFO  : 'jtag frequency' command is executed.
10:21:46 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:46 INFO  : Context for 'APU' is selected.
10:21:46 INFO  : System reset is completed.
10:21:49 INFO  : 'after 3000' command is executed.
10:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:21:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:21:50 INFO  : Context for 'APU' is selected.
10:21:52 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:52 INFO  : Context for 'APU' is selected.
10:21:52 INFO  : 'ps7_init' command is executed.
10:21:52 INFO  : 'ps7_post_config' command is executed.
10:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:52 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:52 INFO  : Memory regions updated for context APU
10:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:52 INFO  : 'con' command is executed.
10:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:21:52 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:29:42 INFO  : Disconnected from the channel tcfchan#2.
10:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:29:43 INFO  : 'jtag frequency' command is executed.
10:29:43 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:43 INFO  : Context for 'APU' is selected.
10:29:43 INFO  : System reset is completed.
10:29:46 INFO  : 'after 3000' command is executed.
10:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:29:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:29:48 INFO  : Context for 'APU' is selected.
10:29:49 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:49 INFO  : Context for 'APU' is selected.
10:29:49 INFO  : 'ps7_init' command is executed.
10:29:49 INFO  : 'ps7_post_config' command is executed.
10:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:50 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:50 INFO  : Memory regions updated for context APU
10:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:50 INFO  : 'con' command is executed.
10:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:29:50 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:31:29 INFO  : Disconnected from the channel tcfchan#3.
10:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:31:30 INFO  : 'jtag frequency' command is executed.
10:31:30 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:30 INFO  : Context for 'APU' is selected.
10:31:30 INFO  : System reset is completed.
10:31:33 INFO  : 'after 3000' command is executed.
10:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:31:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:31:35 INFO  : Context for 'APU' is selected.
10:31:36 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:36 INFO  : Context for 'APU' is selected.
10:31:36 INFO  : 'ps7_init' command is executed.
10:31:36 INFO  : 'ps7_post_config' command is executed.
10:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:37 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:37 INFO  : Memory regions updated for context APU
10:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:37 INFO  : 'con' command is executed.
10:31:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:31:37 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:32:39 INFO  : Disconnected from the channel tcfchan#4.
10:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:32:41 INFO  : 'jtag frequency' command is executed.
10:32:41 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:41 INFO  : Context for 'APU' is selected.
10:32:41 INFO  : System reset is completed.
10:32:44 INFO  : 'after 3000' command is executed.
10:32:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:32:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:32:45 INFO  : Context for 'APU' is selected.
10:32:47 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:47 INFO  : Context for 'APU' is selected.
10:32:47 INFO  : 'ps7_init' command is executed.
10:32:47 INFO  : 'ps7_post_config' command is executed.
10:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:47 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:47 INFO  : Memory regions updated for context APU
10:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:47 INFO  : 'con' command is executed.
10:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:32:47 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:33:19 INFO  : Disconnected from the channel tcfchan#5.
10:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:33:20 INFO  : 'jtag frequency' command is executed.
10:33:20 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:20 INFO  : Context for 'APU' is selected.
10:33:21 INFO  : System reset is completed.
10:33:24 INFO  : 'after 3000' command is executed.
10:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:33:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:33:25 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:26 INFO  : Context for 'APU' is selected.
10:33:26 INFO  : 'ps7_init' command is executed.
10:33:26 INFO  : 'ps7_post_config' command is executed.
10:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:27 INFO  : Memory regions updated for context APU
10:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:27 INFO  : 'con' command is executed.
10:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:33:27 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:34:38 INFO  : Disconnected from the channel tcfchan#6.
10:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:34:39 INFO  : 'jtag frequency' command is executed.
10:34:39 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:39 INFO  : Context for 'APU' is selected.
10:34:39 INFO  : System reset is completed.
10:34:42 INFO  : 'after 3000' command is executed.
10:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:34:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:34:43 INFO  : Context for 'APU' is selected.
10:34:45 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:45 INFO  : Context for 'APU' is selected.
10:34:45 INFO  : 'ps7_init' command is executed.
10:34:45 INFO  : 'ps7_post_config' command is executed.
10:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:45 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:45 INFO  : Memory regions updated for context APU
10:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:45 INFO  : 'con' command is executed.
10:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:34:45 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:36:48 INFO  : Disconnected from the channel tcfchan#7.
10:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:36:50 INFO  : 'jtag frequency' command is executed.
10:36:50 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:36:50 INFO  : Context for 'APU' is selected.
10:36:50 INFO  : System reset is completed.
10:36:53 INFO  : 'after 3000' command is executed.
10:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:36:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:36:54 INFO  : Context for 'APU' is selected.
10:36:56 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:56 INFO  : Context for 'APU' is selected.
10:36:56 INFO  : 'ps7_init' command is executed.
10:36:56 INFO  : 'ps7_post_config' command is executed.
10:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:56 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:56 INFO  : Memory regions updated for context APU
10:36:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:56 INFO  : 'con' command is executed.
10:36:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:36:56 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:37:31 INFO  : Disconnected from the channel tcfchan#8.
10:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:37:32 INFO  : 'jtag frequency' command is executed.
10:37:32 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:32 INFO  : Context for 'APU' is selected.
10:37:32 INFO  : System reset is completed.
10:37:35 INFO  : 'after 3000' command is executed.
10:37:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:37:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:37:37 INFO  : Context for 'APU' is selected.
10:37:38 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:38 INFO  : Context for 'APU' is selected.
10:37:38 INFO  : 'ps7_init' command is executed.
10:37:38 INFO  : 'ps7_post_config' command is executed.
10:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:39 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:39 INFO  : Memory regions updated for context APU
10:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:39 INFO  : 'con' command is executed.
10:37:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:37:39 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:37:59 INFO  : Disconnected from the channel tcfchan#9.
10:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:38:00 INFO  : 'jtag frequency' command is executed.
10:38:00 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:00 INFO  : Context for 'APU' is selected.
10:38:00 INFO  : System reset is completed.
10:38:03 INFO  : 'after 3000' command is executed.
10:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:38:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:38:05 INFO  : Context for 'APU' is selected.
10:38:06 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:06 INFO  : Context for 'APU' is selected.
10:38:06 INFO  : 'ps7_init' command is executed.
10:38:06 INFO  : 'ps7_post_config' command is executed.
10:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:07 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:07 INFO  : Memory regions updated for context APU
10:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:07 INFO  : 'con' command is executed.
10:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:38:07 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:38:53 INFO  : Disconnected from the channel tcfchan#10.
10:38:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:38:55 INFO  : 'jtag frequency' command is executed.
10:38:55 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:55 INFO  : Context for 'APU' is selected.
10:38:55 INFO  : System reset is completed.
10:38:58 INFO  : 'after 3000' command is executed.
10:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:38:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:38:59 INFO  : Context for 'APU' is selected.
10:39:01 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:01 INFO  : Context for 'APU' is selected.
10:39:01 INFO  : 'ps7_init' command is executed.
10:39:01 INFO  : 'ps7_post_config' command is executed.
10:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:01 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:01 INFO  : Memory regions updated for context APU
10:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:02 INFO  : 'con' command is executed.
10:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:39:02 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:39:57 INFO  : Disconnected from the channel tcfchan#11.
10:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:39:58 INFO  : 'jtag frequency' command is executed.
10:39:58 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : System reset is completed.
10:40:01 INFO  : 'after 3000' command is executed.
10:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:40:03 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:40:03 INFO  : Context for 'APU' is selected.
10:40:04 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:40:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:04 INFO  : Context for 'APU' is selected.
10:40:04 INFO  : 'ps7_init' command is executed.
10:40:04 INFO  : 'ps7_post_config' command is executed.
10:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:04 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:05 INFO  : Memory regions updated for context APU
10:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:05 INFO  : 'con' command is executed.
10:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:40:05 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:41:05 INFO  : Disconnected from the channel tcfchan#12.
10:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:41:07 INFO  : 'jtag frequency' command is executed.
10:41:07 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:07 INFO  : Context for 'APU' is selected.
10:41:07 INFO  : System reset is completed.
10:41:10 INFO  : 'after 3000' command is executed.
10:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:41:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:41:11 INFO  : Context for 'APU' is selected.
10:41:12 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:12 INFO  : Context for 'APU' is selected.
10:41:13 INFO  : 'ps7_init' command is executed.
10:41:13 INFO  : 'ps7_post_config' command is executed.
10:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:13 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:13 INFO  : Memory regions updated for context APU
10:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:13 INFO  : 'con' command is executed.
10:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:41:13 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:41:56 INFO  : Disconnected from the channel tcfchan#13.
10:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6E75A' is selected.
10:41:57 INFO  : 'jtag frequency' command is executed.
10:41:57 INFO  : Sourcing of 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:57 INFO  : Context for 'APU' is selected.
10:41:57 INFO  : System reset is completed.
10:42:00 INFO  : 'after 3000' command is executed.
10:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1' command is executed.
10:42:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
10:42:01 INFO  : Context for 'APU' is selected.
10:42:02 INFO  : Hardware design information is loaded from 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
10:42:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:02 INFO  : Context for 'APU' is selected.
10:42:03 INFO  : 'ps7_init' command is executed.
10:42:03 INFO  : 'ps7_post_config' command is executed.
10:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:03 INFO  : The application 'C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A" && level==0} -index 1
fpga -file C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
loadhw -hw C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
dow C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/lab_3_part_2/Debug/lab_3_part_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:03 INFO  : Memory regions updated for context APU
10:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:03 INFO  : 'con' command is executed.
10:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351AB6E75A"} -index 0
con
----------------End of Script----------------

10:42:03 INFO  : Launch script is exported to file 'C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_part_2.elf_on_local.tcl'
10:51:16 INFO  : Disconnected from the channel tcfchan#14.
13:02:32 INFO  : Registering command handlers for SDK TCF services
13:02:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ecetech\Documents\ECE_315\lab_3_resources\pmod_oled.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
13:02:35 INFO  : XSCT server has started successfully.
13:02:35 INFO  : Successfully done setting XSCT server connection channel  
13:02:35 INFO  : Successfully done setting SDK workspace  
13:02:35 INFO  : Processing command line option -hwspec C:/Users/ecetech/Documents/ECE_315/lab_3_resources/pmod_oled.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
13:02:35 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:13:18 INFO  : Registering command handlers for SDK TCF services
15:13:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:13:21 INFO  : XSCT server has started successfully.
15:13:21 INFO  : Successfully done setting XSCT server connection channel  
15:13:22 INFO  : Successfully done setting SDK workspace  
15:13:22 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:15:47 INFO  : Registering command handlers for SDK TCF services
15:15:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:15:49 INFO  : XSCT server has started successfully.
15:15:49 INFO  : Successfully done setting XSCT server connection channel  
15:15:50 INFO  : Successfully done setting SDK workspace  
15:15:50 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:16:58 INFO  : Registering command handlers for SDK TCF services
15:16:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:17:00 INFO  : XSCT server has started successfully.
15:17:00 INFO  : Successfully done setting XSCT server connection channel  
15:17:01 INFO  : Successfully done setting SDK workspace  
15:17:01 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:17:01 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:32:11 INFO  : Registering command handlers for SDK TCF services
15:32:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:32:14 INFO  : XSCT server has started successfully.
15:32:14 INFO  : Successfully done setting XSCT server connection channel  
15:32:14 INFO  : Successfully done setting SDK workspace  
15:32:14 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:32:14 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:33:31 INFO  : Registering command handlers for SDK TCF services
15:33:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:33:34 INFO  : XSCT server has started successfully.
15:33:34 INFO  : Successfully done setting XSCT server connection channel  
15:33:34 INFO  : Successfully done setting SDK workspace  
15:33:34 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:33:34 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:33:56 INFO  : Registering command handlers for SDK TCF services
15:33:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:33:59 INFO  : XSCT server has started successfully.
15:33:59 INFO  : Successfully done setting XSCT server connection channel  
15:33:59 INFO  : Successfully done setting SDK workspace  
15:33:59 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:33:59 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:35:57 INFO  : 'fpga -state' command is executed.
15:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:35:58 INFO  : 'jtag frequency' command is executed.
15:35:58 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:58 INFO  : Context for 'APU' is selected.
15:35:58 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:58 INFO  : Context for 'APU' is selected.
15:35:58 INFO  : 'stop' command is executed.
15:35:58 INFO  : 'ps7_init' command is executed.
15:35:58 INFO  : 'ps7_post_config' command is executed.
15:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:59 INFO  : The application 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
dow C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:59 INFO  : Memory regions updated for context APU
15:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:59 INFO  : 'con' command is executed.
15:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
con
----------------End of Script----------------

15:35:59 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab3_2.elf_on_local.tcl'
15:36:21 INFO  : Disconnected from the channel tcfchan#1.
15:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:36:22 INFO  : 'fpga -state' command is executed.
15:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:36:23 INFO  : 'jtag frequency' command is executed.
15:36:23 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:23 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:36:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:25 INFO  : Context for 'APU' is selected.
15:36:25 INFO  : 'stop' command is executed.
15:36:25 INFO  : 'ps7_init' command is executed.
15:36:25 INFO  : 'ps7_post_config' command is executed.
15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : The application 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
dow C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:26 INFO  : Memory regions updated for context APU
15:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:26 INFO  : 'con' command is executed.
15:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
con
----------------End of Script----------------

15:36:26 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab3_2.elf_on_local.tcl'
15:37:00 INFO  : Disconnected from the channel tcfchan#2.
15:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:37:01 INFO  : 'jtag frequency' command is executed.
15:37:01 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:01 INFO  : Context for 'APU' is selected.
15:37:01 INFO  : System reset is completed.
15:37:04 INFO  : 'after 3000' command is executed.
15:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:37:06 INFO  : FPGA configured successfully with bitstream "C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:37:06 INFO  : Context for 'APU' is selected.
15:37:08 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:37:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:08 INFO  : Context for 'APU' is selected.
15:37:08 INFO  : 'ps7_init' command is executed.
15:37:08 INFO  : 'ps7_post_config' command is executed.
15:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:09 INFO  : The application 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1
fpga -file C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
dow C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab3_2/Debug/lab3_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:09 INFO  : Memory regions updated for context APU
15:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:09 INFO  : 'con' command is executed.
15:37:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
con
----------------End of Script----------------

15:37:09 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab3_2.elf_on_local.tcl'
15:42:05 INFO  : Disconnected from the channel tcfchan#3.
15:42:20 INFO  : Registering command handlers for SDK TCF services
15:42:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:42:22 INFO  : XSCT server has started successfully.
15:42:23 INFO  : Successfully done setting XSCT server connection channel  
15:42:23 INFO  : Successfully done setting SDK workspace  
15:42:23 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper.hdf.
15:42:23 INFO  : Checking for hwspec changes in the project design_test_wrapper_hw_platform_0.
15:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:45:04 INFO  : 'jtag frequency' command is executed.
15:45:04 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:04 INFO  : Context for 'APU' is selected.
15:45:05 INFO  : System reset is completed.
15:45:08 INFO  : 'after 3000' command is executed.
15:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:45:09 INFO  : FPGA configured successfully with bitstream "C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:45:09 INFO  : Context for 'APU' is selected.
15:45:09 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:09 INFO  : Context for 'APU' is selected.
15:45:09 INFO  : 'ps7_init' command is executed.
15:45:09 INFO  : 'ps7_post_config' command is executed.
15:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1
fpga -file C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

15:45:10 INFO  : Memory regions updated for context APU
15:45:10 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_2.elf_on_local.tcl'
15:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:48:36 INFO  : 'jtag frequency' command is executed.
15:48:36 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:36 INFO  : Context for 'APU' is selected.
15:48:37 INFO  : System reset is completed.
15:48:40 INFO  : 'after 3000' command is executed.
15:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:48:41 INFO  : FPGA configured successfully with bitstream "C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:48:41 INFO  : Context for 'APU' is selected.
15:48:41 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:41 INFO  : Context for 'APU' is selected.
15:48:41 INFO  : 'ps7_init' command is executed.
15:48:41 INFO  : 'ps7_post_config' command is executed.
15:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:42 INFO  : The application 'C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab_3_2/Debug/lab_3_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1
fpga -file C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
dow C:/Users/andarala/Desktop/lab3/pmod_oled.sdk/lab_3_2/Debug/lab_3_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:42 INFO  : Memory regions updated for context APU
15:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:42 INFO  : 'con' command is executed.
15:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
con
----------------End of Script----------------

15:48:42 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab3\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_2.elf_on_local.tcl'
15:55:19 INFO  : Registering command handlers for SDK TCF services
15:55:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab_3_final.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
15:55:23 INFO  : XSCT server has started successfully.
15:55:23 INFO  : Successfully done setting XSCT server connection channel  
15:55:23 INFO  : Successfully done setting SDK workspace  
15:55:23 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
15:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A7800DA' is selected.
15:57:36 INFO  : 'jtag frequency' command is executed.
15:57:36 INFO  : Sourcing of 'C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:36 INFO  : Context for 'APU' is selected.
15:57:36 INFO  : System reset is completed.
15:57:39 INFO  : 'after 3000' command is executed.
15:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1' command is executed.
15:57:41 INFO  : FPGA configured successfully with bitstream "C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit"
15:57:41 INFO  : Context for 'APU' is selected.
15:57:41 INFO  : Hardware design information is loaded from 'C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf'.
15:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:41 INFO  : Context for 'APU' is selected.
15:57:41 INFO  : 'ps7_init' command is executed.
15:57:41 INFO  : 'ps7_post_config' command is executed.
15:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:41 INFO  : The application 'C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/lab_3_2/Debug/lab_3_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA" && level==0} -index 1
fpga -file C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/design_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
loadhw -hw C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
dow C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/lab_3_2/Debug/lab_3_2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:41 INFO  : Memory regions updated for context APU
15:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:41 INFO  : 'con' command is executed.
15:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A7800DA"} -index 0
con
----------------End of Script----------------

15:57:41 INFO  : Launch script is exported to file 'C:\Users\andarala\Desktop\lab_3_final.xpr\pmod_oled\pmod_oled.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_3_2.elf_on_local.tcl'
15:57:53 INFO  : Disconnected from the channel tcfchan#1.
16:01:09 INFO  : Registering command handlers for SDK TCF services
16:01:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\andarala\Desktop\lab_3_final.xpr\pmod_oled\pmod_oled.sdk\temp_xsdb_launch_script.tcl
16:01:12 INFO  : XSCT server has started successfully.
16:01:12 INFO  : Successfully done setting XSCT server connection channel  
16:01:12 INFO  : Successfully done setting SDK workspace  
16:01:12 INFO  : Processing command line option -hwspec C:/Users/andarala/Desktop/lab_3_final.xpr/pmod_oled/pmod_oled.sdk/design_test_wrapper.hdf.
