#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 20 08:51:52 2023
# Process ID: 13172
# Current directory: D:/Xilinx/Vivado_Projects/MIPS_IO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14400 D:\Xilinx\Vivado_Projects\MIPS_IO\MIPS.xpr
# Log file: D:/Xilinx/Vivado_Projects/MIPS_IO/vivado.log
# Journal file: D:/Xilinx/Vivado_Projects/MIPS_IO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 20 08:52:52 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 20 08:52:52 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 828.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 839.484 ; gain = 10.922
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/T/dmd/m7seg/s7/a2g}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/T/dmd/m7seg/digit1}} 
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.066 ; gain = 3.875
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 860.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/T/dmd/m7seg/digit}} 
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 860.066 ; gain = 0.000
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 913.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register tag is not permitted, left-hand side should be reg/integer/time/genvar [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:24]
ERROR: [VRFC 10-2865] module 'mux7seg' ignored due to previous errors [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2458] undeclared symbol tag, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:54]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tag' on this module [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 921.758 ; gain = 0.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 922.379 ; gain = 0.574
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 926.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 950.520 ; gain = 17.465
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF2CFA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 09:32:54 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 09:32:54 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2514.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3199.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3199.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3322.512 ; gain = 1083.316
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 09:36:08 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 09:36:08 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3466.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3469.340 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3469.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3469.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF2CFA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF2CFA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3950.352 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/T/dmd/m7seg/digit}} 
save_wave_config {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3950.352 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 09:44:50 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 09:44:50 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 09:48:15 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 09:48:15 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim/memfileExt.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol alusrc, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mips.sv:18]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/zeronext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeronext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-2458] undeclared symbol pRead, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:23]
INFO: [VRFC 10-2458] undeclared symbol pWrite, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:26]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/dMemoryDecoder.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sources_1/new/Hex7Seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
"xelab -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 26e748dd497b472c8703bc5275a2ca45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeronext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/Xilinx/Vivado_Projects/MIPS_IO/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3950.352 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 10:05:06 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 10:05:06 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 20 10:06:19 2023] Launched synth_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/synth_1/runme.log
[Thu Apr 20 10:06:19 2023] Launched impl_1...
Run output will be captured here: D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/Vivado_Projects/MIPS_IO/MIPS.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 10:11:36 2023...
