#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 10 13:59:21 2025
# Process ID         : 41287
# Current directory  : /home/ericbreh/Github/cse293-final-project
# Command line       : vivado
# Log file           : /home/ericbreh/Github/cse293-final-project/vivado.log
# Journal file       : /home/ericbreh/Github/cse293-final-project/vivado.jou
# Running On         : eduroam-169-233-240-236.ucsc.edu
# Platform           : Fedora
# Operating System   : Fedora Linux 41 (Workstation Edition)
# Processor Detail   : Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency      : 2723.672 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16367 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24957 MB
# Available Virtual  : 22438 MB
#-----------------------------------------------------------
start_gui
open_project /home/ericbreh/Github/cse293-final-project/synth/vivado_nexysa7/build/nexysa7/nexysa7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/Github/cse293-final-project/third_party/HDLForBeginners_Toolbox/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-11:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



update_compile_order -fileset sources_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-11:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



