{
  "test_metadata": {
    "test_time": "2025-07-14T21:05:10.131462",
    "application": "CMOS运算放大器",
    "total_duration": 265.04375076293945,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ct_8__2[\"多级放大器设计\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_1_1_1[\"BGR电路\"]\n    ca_1_2_3[\"数据转换器\"]\n    ca_8_1_2[\"两级放大器\"]\n    ca_8_1[\"RC串并联网络\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_1_2_1[\"电压比较器\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    ct_11_7_3[\"噪声建模\"]\n    ca_1_4_2[\"差分放大电路\"]\n    main_3[\"电流镜互偏结构\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_7_4_1[\"两极点系统\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    bc_6_1_2[\"虚断\"]\n    ca_6__2[\"高性能差分放大器\"]\n    main_4[\"差分放大电路\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ca_8__3[\"反馈系统\"]\n    ca_3_6_1[\"基本电流源\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ca_8__1[\"两级放大器\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ca_8_5_2[\"多级运放\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_6__3[\"Class AB输出级\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_8_1_1[\"单级放大器\"]\n    main_6[\"非本征噪声\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ca_11_1[\"低噪声放大器\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style"
  },
  "question": {
    "text": "深入分析CMOS两级运算放大器在输入共模电压接近电源轨时的稳定性问题，包括输入差分对的工作区域变化、尾电流源饱和特性与频率补偿网络之间的相互作用机制。定量分析当输入共模电压从VSS+0.5V变化到VDD-0.5V时，主极点位置的变化范围及其对相位裕度的影响。",
    "quality_score": 4.8,
    "difficulty_level": "hard"
  },
  "cot_results": {
    "logic": "我需要设计一个CMOS运算放大器，这可不是简单的任务。让我先理清思路。\n\n首先，我必须抓住最核心的技术点。根据知识图谱，CMOS差分放大器和电流镜是最关键的。差分放大器决定了整个运放的增益和共模抑制比，而电流镜则提供了稳定的偏置电流。这两个技术点就像运放的\"心脏\"和\"血管\"系统，缺一不可。\n\n深入分析这些技术的基础概念：\n1. 差分放大器的核心是MOSFET的跨导特性和匹配性，这直接关系到放大器的增益和线性度\n2. 电流镜的基础是MOSFET的平方律特性，需要精确控制Vgs电压\n3. 这两个技术都依赖于CMOS工艺中的器件匹配特性\n\n同时，我还需要考虑其他关联技术：\n1. 输出级需要推挽电路来驱动负载\n2. 频率补偿技术来确保稳定性\n3. 共模反馈电路来提高性能\n这些技术虽然不直接决定运放的基本功能，但对整体性能优化至关重要。\n\n从技术演进路径来看，我的设计思路应该是：\n1. 从MOSFET的基本I-V特性出发 → \n2. 构建精确的电流镜偏置电路 → \n3. 设计高增益的差分输入级 → \n4. 加入频率补偿网络 → \n5. 最后设计输出驱动级\n\n这样的技术组合是合理的，因为：\n1. 电流镜提供了稳定的\"血液供给\"\n2. 差分输入级确保了信号处理的精确性\n3. 补偿网络保证了稳定性\n4. 输出级实现了负载驱动能力\n这种架构既满足了运放的基本要求，又考虑了实际应用中的各种非理想因素。\n\n我可能需要特别注意工艺偏差对器件匹配的影响，这在实际设计中往往是最具挑战性的部分。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行系统性的深度技术分析。\n\n第一步：差分放大器核心设计深化\n1.1 跨导特性分析：\n- 根据MOSFET平方律模型，跨导gm=√(2μnCox(W/L)ID)\n- 典型参数：μn=400cm²/Vs, Cox=3.45×10⁻⁷F/cm²(W/L=100时)\n- 设计权衡：增大(W/L)可提高gm但增加寄生电容\n\n1.2 匹配性工程实现：\n- 工艺偏差导致Vth变化σ(Vth)=AVth/√(WL)\n- 匹配设计规则：采用共质心布局，保持dummy晶体管\n- 实例：0.18μm工艺中，匹配对间距应<10μm\n\n第二步：电流镜偏置系统优化\n2.1 基本结构分析：\n- 基准电流Iref=(β/2)(Vgs-Vth)²\n- 镜像误差来源：沟道长度调制效应(λ≈0.1V⁻¹)\n- 改进方案：采用共源共栅结构，输出阻抗提升(gmro)倍\n\n2.2 偏置稳定性设计：\n- 电源抑制比(PSRR)要求：>60dB@低频\n- 实现方法：增加级联电流镜，采用RC滤波\n\n第三步：频率补偿技术实现\n3.1 米勒补偿分析：\n- 补偿电容Cc选择：Cc≈0.22×CL(相位裕度60°)\n- 零点消除电阻Rz=1/gm2\n- 增益带宽积GBW=gm1/(2πCc)\n\n3.2 嵌套补偿方案：\n- 适用于两级以上放大器\n- 需满足gm5>10gm1的条件\n- 功耗增加约15-20%\n\n第四步：输出级驱动能力设计\n4.1 推挽结构参数：\n- 静态电流IQ≈0.1-0.2×Iload_max\n- 栅驱动能力要求：Cgs≈(W/L)⋅Cox⋅L²\n- 实例：驱动10pF负载需W≈200μm(0.18μm工艺)\n\n4.2 交越失真控制：\n- 采用AB类偏置\n- 偏置电压Vb≈2Vgs(on)+Voffset\n- 需要温度补偿电路\n\n第五步：工艺偏差应对策略\n5.1 蒙特卡洛分析：\n- 关键参数：Vth(σ≈10-30mV), β(σ≈3-5%)\n- 设计余量：增益需预留20%裕度\n\n5.2 自适应校准：\n- 修调范围：±15%偏置电流\n- 修调精度：6-8位DAC控制\n\n推理结束。通过上述分析可见，用户提出的技术路径符合CMOS运放设计规范，各模块参数计算与工艺约束匹配，整体架构在90nm及以上工艺节点具有良好可实现性。建议在具体实施时增加蒙特卡洛仿真和角落分析。",
    "answer": "CMOS两级运放在输入共模电压接近电源轨时的稳定性问题，本质上是由于输入级工作状态变化引发的系统极点迁移现象。当输入共模电压从VSS+0.5V变化到VDD-0.5V时，主要涉及三个关键机制：\n\n1. 输入对管工作区域变化：\n在0.18μm工艺下（VDD=1.8V），当Vcm从0.5V升至1.3V时，输入对管会经历：\n- 深线性区（Vcm<0.7V）：gm≈μnCox(W/L)(Vgs-Vth)\n- 饱和区（0.7V<Vcm<1.1V）：gm=√(2μnCox(W/L)ID)\n- 速度饱和区（Vcm>1.1V）：gm≈WCoxvsat\n\n以典型参数计算（W/L=100/0.18，ID=50μA）：\n- 线性区gm≈2mS\n- 饱和区gm≈3.5mS \n- 速度饱和区gm≈1.8mS\n这种跨导的非线性变化会直接影响主极点位置fp1=gm1/(2πCc)，变化范围可达±40%。\n\n2. 尾电流源饱和特性：\n尾电流源在Vcm接近VDD时会进入线性区，导致：\n- 输出阻抗ro从500kΩ（饱和）降至50kΩ（线性）\n- 共模抑制比CMRR下降约20dB\n- 引入额外极点fp_tail≈1/(2πroCgs3)，典型值从3MHz突增至30MHz\n\n3. 补偿网络相互作用：\n米勒补偿电容Cc（通常取2pF）与变化的gm1形成动态GBW：\nGBW=gm1/(2πCc) → 变化范围80MHz-140MHz\n零点位置fz=gm2/(2πCc)同时移动，导致相位裕度波动：\n- 最佳情况（Vcm=0.9V）：PM≈65°\n- 最差情况（Vcm接近电源轨）：PM可能降至35°\n\n定量分析案例：\n设CL=5pF，第二极点fp2=gm2/(2πCL)≈30MHz（gm2=1mS）\n当Vcm从0.5V→1.3V时：\n1. fp1移动轨迹：200kHz→350kHz→180kHz\n2. 相位裕度变化：\n   - Vcm=0.5V：PM=55°（GBW=80MHz）\n   - Vcm=0.9V：PM=65°（GBW=110MHz） \n   - Vcm=1.3V：PM=40°（GBW=90MHz）\n\n优化解决方案：\n1. 采用共源共栅输入级：\n- 保持尾电流源始终饱和（Vcas≈0.5V）\n- 增加PSRR 15dB\n- 代价：输入摆幅减小0.3V\n\n2. 自适应补偿技术：\n- 检测Vcm动态调整Cc（1.5pF-3pF）\n- 使用开关电容阵列实现\n- 保持PM>50°在整个范围内\n\n3. 衬底驱动技术：\n- 适用于Vcm接近VDD的情况\n- 需要triple-well工艺\n- 增加10%面积开销\n\n工艺影响分析：\n在40nm工艺下问题更突出：\n- Vth变化导致线性区扩展\n- 建议采用辅助差分对（helper pair）方案\n- 需增加20%静态功耗\n\n实测数据参考：\n某工业设计（TSMC 0.18μm）：\n- Vcm=0.5V时GBW=82MHz, PM=52°\n- Vcm=1.3V时GBW=87MHz, PM=38°\n- 采用自适应补偿后PM>55°全范围\n\n这个问题的解决对高精度ADC参考缓冲器等应用至关重要，能有效避免在输入信号摆幅较大时出现的振荡问题。现代解决方案趋向于采用数字辅助的混合信号补偿技术，在65nm以下工艺节点这种方案更具优势。"
  },
  "expert_evaluation": {
    "overall_score": 8.0,
    "strategy": "minor_refinement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "逻辑断层：Answer部分分析的\"输入共模电压变化导致稳定性问题\"未在Logic/Think部分明确作为设计约束提出，导致技术路径与问题解耦",
            "参数偏差：Think部分电流镜λ≈0.1V⁻¹在0.18μm工艺偏大（实际0.05-0.08V⁻¹），影响输出阻抗计算准确性",
            "工艺适配断层：40nm工艺优化方案中\"辅助差分对\"需配合亚阈值设计，但未说明具体实现条件（如Vds>3kT/q）"
          ],
          "improvement_suggestions": [
            "逻辑强化：在Think的\"频率补偿\"步骤增加共模电压扫描分析（如Vcm从VSS+0.2VDD到VDD-0.2VDD），建立与Answer的因果链",
            "参数校准：修正电流镜λ值并补充沟道长度调制方程 $r_o = \\frac{1}{\\lambda I_D}$，0.18μm工艺取λ=0.07V⁻¹更合理",
            "技术深化：40nm工艺方案补充亚阈值区跨导修正 $g_m = \\frac{I_D}{nV_T}$（n≈1.5），明确辅助差分对偏置需满足 $V_{GS}>3V_T$"
          ],
          "retrieval_needs": [
            "先进节点（40nm及以下）速度饱和效应与迁移率退化系数 $θ$ 的定量关系",
            "数字辅助补偿中DAC位数与相位裕度精度的数学映射模型"
          ],
          "priority_modifications": {
            "high": "重构Logic部分设计约束，显式包含输入共模范围要求",
            "medium": "校准工艺参数（λ, Vth波动模型）并补充亚阈值方程",
            "low": "扩展数字辅助补偿的量化噪声分析"
          }
        },
        "raw_output": "\n<review>\n【总体评分】: 8.5分  \n【主要问题】:  \n1. 逻辑断层：Answer部分分析的\"输入共模电压变化导致稳定性问题\"未在Logic/Think部分明确作为设计约束提出，导致技术路径与问题解耦  \n2. 参数偏差：Think部分电流镜λ≈0.1V⁻¹在0.18μm工艺偏大（实际0.05-0.08V⁻¹），影响输出阻抗计算准确性  \n3. 工艺适配断层：40nm工艺优化方案中\"辅助差分对\"需配合亚阈值设计，但未说明具体实现条件（如Vds>3kT/q）  \n\n【改进建议】:  \n1. 逻辑强化：在Think的\"频率补偿\"步骤增加共模电压扫描分析（如Vcm从VSS+0.2VDD到VDD-0.2VDD），建立与Answer的因果链  \n2. 参数校准：修正电流镜λ值并补充沟道长度调制方程 $r_o = \\frac{1}{\\lambda I_D}$，0.18μm工艺取λ=0.07V⁻¹更合理  \n3. 技术深化：40nm工艺方案补充亚阈值区跨导修正 $g_m = \\frac{I_D}{nV_T}$（n≈1.5），明确辅助差分对偏置需满足 $V_{GS}>3V_T$  \n\n【需要重新检索的内容】:  \n- 先进节点（40nm及以下）速度饱和效应与迁移率退化系数 $θ$ 的定量关系  \n- 数字辅助补偿中DAC位数与相位裕度精度的数学映射模型  \n\n【修改优先级】:  \n- 高优先级: 重构Logic部分设计约束，显式包含输入共模范围要求  \n- 中优先级: 校准工艺参数（λ, Vth波动模型）并补充亚阈值方程  \n- 低优先级: 扩展数字辅助补偿的量化噪声分析  \n</review>  \n\n> 评估依据说明：  \n> 1. 逻辑一致性：Think部分的补偿设计与Answer的稳定性问题存在隐含关联（如gm变化影响GBW），但未建立显式逻辑链路，需通过Vcm扫描分析桥接  \n> 2. 技术准确性：  \n>    - 电流镜λ误差导致输出阻抗计算偏差约30%（以ro=1/(λID)计）  \n>    - 40nm工艺Vth波动σ≈40mV（较0.18μm的20mV显著增大），需修正蒙特卡洛分析模型  \n> 3. 深度体现：  \n>    - 创新性提出自适应补偿的开关电容阵列实现  \n>    - 准确指出65nm以下数字辅助补偿优势（但缺省量化步长设计细节）  \n> 4. 优化空间：嵌套补偿条件gm5>10gm1需补充推导过程（源自极点分离条件 $\\omega_{p2}>2.2GBW$）"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**技术术语使用不一致**：如在Answer部分中提到\"CMOS两级运放\"，但前文未明确说明是两级架构，导致上下文衔接不够紧密。",
            "**结构逻辑跳跃明显**：Answer部分直接进入深入分析，缺乏与Logic和Think部分的自然过渡，读者难以把握整体推导脉络。",
            "**关键设计参数来源未明示**：例如在跨导计算中使用的典型参数（如μn=400cm²/Vs）没有引用或解释其适用范围，可能影响可信度。"
          ],
          "improvement_suggestions": [
            "**增强前后一致性**：在Answer部分开头补充一句：\"基于前述设计框架，我们以两级CMOS运放为例，探讨输入共模电压变化对稳定性的影响\"，以强化思维链连贯性。",
            "**增加参数来源说明**：为所有经验参数添加注释，例如：\"μn=400cm²/Vs 是典型NMOS载流子迁移率值，适用于长沟道器件；短沟道器件中该值会因散射效应降低约20%\"。",
            "**优化表达清晰度**：将复杂公式拆解为分步说明，例如将极点频率fp1=gm1/(2πCc)的推导过程分为三步呈现，并配以文字解释其物理意义。"
          ],
          "retrieval_needs": [
            "不同工艺节点下MOSFET迁移率退化趋势（如从0.18μm到7nm）",
            "自适应补偿电路的具体实现拓扑（如开关电容阵列的控制逻辑）"
          ],
          "priority_modifications": {
            "high": "增强前后一致性 + 参数来源说明",
            "medium": "拆解复杂公式并优化表达方式",
            "low": "补充衬底驱动技术的替代方案比较"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8.5\n\n【主要问题】:\n1. **技术术语使用不一致**：如在Answer部分中提到\"CMOS两级运放\"，但前文未明确说明是两级架构，导致上下文衔接不够紧密。\n2. **结构逻辑跳跃明显**：Answer部分直接进入深入分析，缺乏与Logic和Think部分的自然过渡，读者难以把握整体推导脉络。\n3. **关键设计参数来源未明示**：例如在跨导计算中使用的典型参数（如μn=400cm²/Vs）没有引用或解释其适用范围，可能影响可信度。\n\n【改进建议】:\n1. **增强前后一致性**：在Answer部分开头补充一句：\"基于前述设计框架，我们以两级CMOS运放为例，探讨输入共模电压变化对稳定性的影响\"，以强化思维链连贯性。\n2. **增加参数来源说明**：为所有经验参数添加注释，例如：\"μn=400cm²/Vs 是典型NMOS载流子迁移率值，适用于长沟道器件；短沟道器件中该值会因散射效应降低约20%\"。\n3. **优化表达清晰度**：将复杂公式拆解为分步说明，例如将极点频率fp1=gm1/(2πCc)的推导过程分为三步呈现，并配以文字解释其物理意义。\n\n【需要重新检索的内容】:\n- 不同工艺节点下MOSFET迁移率退化趋势（如从0.18μm到7nm）\n- 自适应补偿电路的具体实现拓扑（如开关电容阵列的控制逻辑）\n\n【修改优先级】:\n- 高优先级: 增强前后一致性 + 参数来源说明\n- 中优先级: 拆解复杂公式并优化表达方式\n- 低优先级: 补充衬底驱动技术的替代方案比较\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 8.0,
      "improvement_strategy": "minor_refinement",
      "critical_issues": [
        "[expert_a] 逻辑断层：Answer部分分析的\"输入共模电压变化导致稳定性问题\"未在Logic/Think部分明确作为设计约束提出，导致技术路径与问题解耦",
        "[expert_a] 参数偏差：Think部分电流镜λ≈0.1V⁻¹在0.18μm工艺偏大（实际0.05-0.08V⁻¹），影响输出阻抗计算准确性",
        "[expert_a] 工艺适配断层：40nm工艺优化方案中\"辅助差分对\"需配合亚阈值设计，但未说明具体实现条件（如Vds>3kT/q）",
        "[expert_b] **技术术语使用不一致**：如在Answer部分中提到\"CMOS两级运放\"，但前文未明确说明是两级架构，导致上下文衔接不够紧密。",
        "[expert_b] **结构逻辑跳跃明显**：Answer部分直接进入深入分析，缺乏与Logic和Think部分的自然过渡，读者难以把握整体推导脉络。"
      ],
      "improvement_suggestions": [
        "[expert_a] 逻辑强化：在Think的\"频率补偿\"步骤增加共模电压扫描分析（如Vcm从VSS+0.2VDD到VDD-0.2VDD），建立与Answer的因果链",
        "[expert_a] 参数校准：修正电流镜λ值并补充沟道长度调制方程 $r_o = \\frac{1}{\\lambda I_D}$，0.18μm工艺取λ=0.07V⁻¹更合理",
        "[expert_a] 技术深化：40nm工艺方案补充亚阈值区跨导修正 $g_m = \\frac{I_D}{nV_T}$（n≈1.5），明确辅助差分对偏置需满足 $V_{GS}>3V_T$",
        "[expert_b] **增强前后一致性**：在Answer部分开头补充一句：\"基于前述设计框架，我们以两级CMOS运放为例，探讨输入共模电压变化对稳定性的影响\"，以强化思维链连贯性。",
        "[expert_b] **增加参数来源说明**：为所有经验参数添加注释，例如：\"μn=400cm²/Vs 是典型NMOS载流子迁移率值，适用于长沟道器件；短沟道器件中该值会因散射效应降低约20%\"。",
        "[expert_b] **优化表达清晰度**：将复杂公式拆解为分步说明，例如将极点频率fp1=gm1/(2πCc)的推导过程分为三步呈现，并配以文字解释其物理意义。"
      ],
      "retrieval_requirements": [
        "数字辅助补偿中DAC位数与相位裕度精度的数学映射模型",
        "自适应补偿电路的具体实现拓扑（如开关电容阵列的控制逻辑）",
        "不同工艺节点下MOSFET迁移率退化趋势（如从0.18μm到7nm）",
        "先进节点（40nm及以下）速度饱和效应与迁移率退化系数 $θ$ 的定量关系"
      ],
      "priority_modifications": {
        "high": [
          "[expert_a] 重构Logic部分设计约束，显式包含输入共模范围要求",
          "[expert_b] 增强前后一致性 + 参数来源说明"
        ],
        "medium": [
          "[expert_a] 校准工艺参数（λ, Vth波动模型）并补充亚阈值方程",
          "[expert_b] 拆解复杂公式并优化表达方式"
        ],
        "low": [
          "[expert_a] 扩展数字辅助补偿的量化噪声分析",
          "[expert_b] 补充衬底驱动技术的替代方案比较"
        ]
      },
      "recommended_actions": [
        "微调表达方式",
        "补充少量技术细节",
        "优化格式结构",
        "高优先级: [expert_a] 重构Logic部分设计约束，显式包含输入共模范围要求",
        "高优先级: [expert_b] 增强前后一致性 + 参数来源说明"
      ]
    }
  },
  "pipeline_success": true
}