;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	CMP <5, 0
	SUB 0, -10
	CMP <5, 0
	JMP -112, 508
	JMP 12, #10
	JMP 12, #10
	ADD #270, <1
	SLT @-127, 100
	SUB 5, 71
	CMP 12, @10
	SUB 10, 0
	SUB #100, 80
	SUB #-100, 980
	ADD 10, 0
	CMP -207, <-121
	SUB @-127, 100
	SLT 10, 30
	SUB @447, 101
	JMN @-0, #200
	SUB @-127, 100
	SLT @-127, 100
	SUB -0, -0
	SPL 0, <750
	JMN @-0, #200
	DAT <-0, <200
	DAT #10, <0
	SUB 0, @2
	SUB -207, <-120
	SUB @127, 106
	SUB 50, 718
	MOV #-0, <200
	SUB 10, 0
	CMP @-127, 100
	CMP @-127, 100
	SLT <5, 0
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	DAT #-207, #120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <753
	DJN -1, @-20
	SPL 0, <753
	SUB -0, -0
	MOV -1, <-20
	ADD #270, <0
