static void F_1 ( void )\r\n{\r\nT_1 V_1 , V_2 ;\r\nint V_3 ;\r\nfor ( V_3 = V_4 ; V_3 <= V_5 ; V_3 ++ ) {\r\nF_2 ( F_3 ( V_3 ) , & V_1 , & V_2 ) ;\r\nV_1 |= 0x01 ;\r\nF_4 ( F_3 ( V_3 ) , V_1 , V_2 ) ;\r\n}\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nT_1 V_1 , V_2 ;\r\nint V_3 ;\r\nfor ( V_3 = V_4 ; V_3 <= V_5 ; V_3 ++ ) {\r\nF_2 ( F_3 ( V_3 ) , & V_1 , & V_2 ) ;\r\nV_1 &= ~ 0x01 ;\r\nF_4 ( F_3 ( V_3 ) , V_1 , V_2 ) ;\r\n}\r\n}\r\nvoid F_6 ( int V_6 , T_1 V_7 )\r\n{\r\nT_1 V_1 = 0 , V_2 = V_7 ;\r\nif ( V_7 == V_8 ) {\r\nF_2 ( F_7 ( V_9 ) , & V_1 , & V_2 ) ;\r\nV_2 |= V_10 [ V_6 ] ;\r\nF_4 ( F_7 ( V_9 ) , V_1 , V_2 ) ;\r\n} else if ( V_7 & 0x01 ) {\r\nV_1 = 0x0000f001 ;\r\nV_2 &= V_11 [ V_6 ] ;\r\nF_4 ( V_12 [ V_6 ] , V_1 , V_2 ) ;\r\nV_1 = ( ( V_7 & 0x000ffffc ) << 12 ) |\r\n( ( V_13 [ V_6 ] - 4 ) << 12 ) | 0x01 ;\r\nV_2 = ( ( V_7 & 0x000ffffc ) << 12 ) | 0x01 ;\r\nF_4 ( V_14 [ V_6 ] , V_1 , V_2 ) ;\r\n}\r\n}\r\nT_1 F_8 ( int V_6 )\r\n{\r\nT_1 V_15 = 0 ;\r\nT_1 V_1 , V_2 ;\r\nF_2 ( F_7 ( V_9 ) , & V_1 , & V_2 ) ;\r\nif ( V_2 & V_10 [ V_6 ] ) {\r\nV_15 = V_11 [ V_6 ] | V_16 ;\r\nV_2 &= ~ V_10 [ V_6 ] ;\r\nF_4 ( F_7 ( V_9 ) , V_1 , V_2 ) ;\r\n} else {\r\nF_2 ( V_12 [ V_6 ] , & V_1 , & V_2 ) ;\r\nV_15 = V_2 & V_11 [ V_6 ] ;\r\nV_15 |= 0x01 ;\r\nV_15 &= ~ 0x02 ;\r\n}\r\nreturn V_15 ;\r\n}\r\nvoid F_9 ( int V_17 , T_1 V_7 )\r\n{\r\nT_1 V_1 = 0 , V_2 = V_7 ;\r\nT_1 V_18 ;\r\nswitch ( V_17 ) {\r\ncase V_19 :\r\nif ( V_7 & V_20 )\r\nF_1 () ;\r\nelse\r\nF_5 () ;\r\nbreak;\r\ncase V_21 :\r\nF_2 ( F_10 ( V_22 ) , & V_1 , & V_2 ) ;\r\nV_18 = V_2 & 0x0000ffff ;\r\nif ( ( V_7 & V_23 ) &&\r\n( V_2 & V_24 ) )\r\nV_18 |= V_25 ;\r\nif ( ( V_7 & V_26 ) &&\r\n( V_2 & V_27 ) )\r\nV_18 |= V_28 ;\r\nif ( ( V_7 & V_29 )\r\n&& ( V_2 & V_30 ) )\r\nV_18 |= V_31 ;\r\nif ( ( V_7 & V_32 )\r\n&& ( V_2 & V_33 ) )\r\nV_18 |= V_34 ;\r\nV_2 = V_18 ;\r\nF_4 ( F_10 ( V_22 ) , V_1 , V_2 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_7 &= 0x0000ff00 ;\r\nF_2 ( F_10 ( V_36 ) , & V_1 , & V_2 ) ;\r\nV_1 &= 0xffffff00 ;\r\nV_1 |= ( V_7 >> 8 ) ;\r\nF_4 ( F_10 ( V_36 ) , V_1 , V_2 ) ;\r\nbreak;\r\ncase V_37 :\r\nF_6 ( 0 , V_7 ) ;\r\nbreak;\r\ncase V_38 :\r\nF_6 ( 1 , V_7 ) ;\r\nbreak;\r\ncase V_39 :\r\nF_6 ( 2 , V_7 ) ;\r\nbreak;\r\ncase V_40 :\r\nF_6 ( 3 , V_7 ) ;\r\nbreak;\r\ncase V_41 :\r\nF_6 ( 4 , V_7 ) ;\r\nbreak;\r\ncase V_42 :\r\nF_6 ( 5 , V_7 ) ;\r\nbreak;\r\ncase V_43 :\r\nF_2 ( F_3 ( V_44 ) , & V_1 , & V_2 ) ;\r\nV_2 &= ~ ( 0xf << 24 ) ;\r\nif ( V_7 )\r\nV_2 |= ( V_45 << 24 ) ;\r\nF_4 ( F_3 ( V_44 ) , V_1 , V_2 ) ;\r\nbreak;\r\ncase V_46 :\r\nF_2 ( F_3 ( V_44 ) , & V_1 , & V_2 ) ;\r\nV_2 &= ~ ( 0xf << 28 ) ;\r\nif ( V_7 )\r\nV_2 |= ( V_47 << 28 ) ;\r\nF_4 ( F_3 ( V_44 ) , V_1 , V_2 ) ;\r\nbreak;\r\ncase V_48 :\r\nif ( V_7 ) {\r\nF_2 ( F_10 ( V_22 ) , & V_1 , & V_2 ) ;\r\nV_2 |= 0x00000063 ;\r\nF_4 ( F_10 ( V_22 ) , V_1 , V_2 ) ;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nT_1 F_11 ( int V_17 )\r\n{\r\nT_1 V_15 = 0 ;\r\nT_1 V_1 , V_2 ;\r\nswitch ( V_17 ) {\r\ncase V_49 :\r\nV_15 =\r\nF_12 ( V_50 , V_51 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_2 ( F_3 ( V_4 ) , & V_1 , & V_2 ) ;\r\nif ( V_1 & 0x01 )\r\nV_15 |= V_20 ;\r\nbreak;\r\ncase V_21 :\r\nV_15 |= V_52 ;\r\nV_15 |= V_53 ;\r\nV_15 |= V_54 ;\r\nF_2 ( F_10 ( V_22 ) , & V_1 , & V_2 ) ;\r\nif ( V_2 & V_25 )\r\nV_15 |= V_23 ;\r\nif ( V_2 & V_28 )\r\nV_15 |= V_26 ;\r\nif ( V_2 & V_31 )\r\nV_15 |= V_29 ;\r\nif ( V_2 & V_34 )\r\nV_15 |= V_32 ;\r\nbreak;\r\ncase V_55 :\r\nF_2 ( F_7 ( V_56 ) , & V_1 , & V_2 ) ;\r\nV_15 = V_2 & 0x000000ff ;\r\nV_15 |= ( V_57 << 8 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_2 ( F_10 ( V_36 ) , & V_1 , & V_2 ) ;\r\nV_1 &= 0x000000f8 ;\r\nV_15 = F_13 ( V_58 , V_1 ) ;\r\nbreak;\r\ncase V_37 :\r\nreturn F_8 ( 0 ) ;\r\nbreak;\r\ncase V_38 :\r\nreturn F_8 ( 1 ) ;\r\nbreak;\r\ncase V_39 :\r\nreturn F_8 ( 2 ) ;\r\nbreak;\r\ncase V_40 :\r\nbreak;\r\ncase V_41 :\r\nreturn F_8 ( 4 ) ;\r\nbreak;\r\ncase V_42 :\r\nreturn F_8 ( 5 ) ;\r\nbreak;\r\ncase V_59 :\r\nV_15 = V_60 ;\r\nbreak;\r\ncase V_61 :\r\nV_15 =\r\nF_12 ( V_62 , V_63 ) ;\r\nbreak;\r\ncase V_64 :\r\nV_15 = V_65 ;\r\nbreak;\r\ncase V_66 :\r\nV_15 = V_67 ;\r\nbreak;\r\ncase V_68 :\r\nV_15 = F_14 ( 0x00 , 0x00 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_15 ;\r\n}
