Fitter Route Stage Report for quartus_compile
Tue Apr  4 22:20:33 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 3,302 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 5 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 2,564 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 654 / 3,375,986 ( < 1 % )   ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 1,313 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 7 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 12 / 385,136 ( < 1 % )      ;
; R6 interconnects             ; 2,102 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Tue Apr  4 22:16:39 2023
    Info: System process ID: 34818
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 0.42 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:45


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 1045.5            ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[31]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.631             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[2]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|lutrama2~reg1                                                                                                                                                                                                                                           ; 0.629             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[3]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|lutrama3~reg1                                                                                                                                                                                                                                           ; 0.621             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[27]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.619             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[21]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.608             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|readdata_reg_unnamed_stencil_2d6_stencil_2d1_readdata_reg_unnamed_stencil_2d6_stencil_2d1_data_reg_x_q[19]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.601             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|coalesced_delay_0_0_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thestencil_2d_B11_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.600             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[1]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|lutrama2~reg1                                                                                                                                                                                                                                           ; 0.595             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[23]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.595             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[28]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.591             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|readdata_reg_unnamed_stencil_2d6_stencil_2d1_readdata_reg_unnamed_stencil_2d6_stencil_2d1_data_reg_x_q[18]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.588             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[24]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.585             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[20]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.582             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|readdata_reg_unnamed_stencil_2d6_stencil_2d1_readdata_reg_unnamed_stencil_2d6_stencil_2d1_data_reg_x_q[21]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.570             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[25]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.570             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[30]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.565             ;
; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a0~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; 0.562             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist33_i_forked_and_stencil_2d3_q_9|delays[6][0]                                                                                                                                                                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist33_i_forked_and_stencil_2d3_q_9|delays[7][0]                                                                                                                                                                                                                                                                                       ; 0.562             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist8_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_11_q[1]                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist9_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_12_q[1]                                                                                                                                                                                                                                     ; 0.560             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[22]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.560             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist21_i_arrayidx414_stencil_2d0_narrow_x_b_1_q[6]                                                                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][42]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.555             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; 0.555             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x|stencil_2d_B8_merge_reg_data_reg_1_x_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|redist2_sync_together53_aunroll_x_in_c0_eni4_2_tpl_1_q[7]                                                                                                                                                                                                                                                              ; 0.554             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist15_sync_together159_aunroll_x_in_i_valid_15|delays[9][0]                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist15_sync_together159_aunroll_x_in_i_valid_15|delays[10][0]                                                                                                                                                                                                                                                                              ; 0.550             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[29]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.550             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body8_stencil_2ds_c0_exit170_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                               ; 0.548             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|rdaddr_reg[0]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_mem_dmem|auto_generated|altsyncram1|lutrama0~reg1                                                                                                                                                                                                                                           ; 0.548             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|redist9_sync_together71_aunroll_x_in_c0_eni9_3_tpl_3_delay_0[2]                                                                                                                                                                                                                                                      ; 0.547             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_5_q[2]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_6_q[2]                                                                                                                                                                                                                                           ; 0.547             ;
; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a1~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; 0.545             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist21_i_arrayidx414_stencil_2d0_narrow_x_b_1_q[0]                                                                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[2][1][36]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.541             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist24_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_2_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist23_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_3_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                                                                                                                                                                                                     ; 0.541             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist6_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_8_q[6]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist17_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]                                                                                                                                                                                                     ; 0.540             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_delay_0[5]                                                                                                                                                                                                                                    ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]                                                                                                                                                                                                                                          ; 0.540             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thebb_stencil_2d_B11_stall_region|coalesced_delay_0_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B11|thestencil_2d_B11_branch|c0_exe52616_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.537             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_delay_0[1]                                                                                                                                                                                                                                    ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[1]                                                                                                                                                                                                                                          ; 0.537             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[4]                                                                                                                                                                                                                                          ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]                                                                                                                                                                                                    ; 0.537             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1|source_NO_SHIFT_REG[25]                                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1|gen_stallable.data_reg[25]                                                                                                                                                                                                                                                                                                                                                                             ; 0.537             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_5_q[7]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_6_q[7]                                                                                                                                                                                                                                           ; 0.535             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x|stencil_2d_B8_merge_reg_data_reg_1_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|redist2_sync_together53_aunroll_x_in_c0_eni4_2_tpl_1_q[2]                                                                                                                                                                                                                                                              ; 0.534             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_1_aunroll_x|sr_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x|stencil_2d_B8_merge_reg_data_reg_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.532             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thei_sfc_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond25_preheader_stencil_2ds_c0_enter18217_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d12|thei_llvm_fpga_push_i32_c_035_push27_stencil_2d1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                        ; 0.532             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thestencil_2d_B13_merge_reg_aunroll_x|stencil_2d_B13_merge_reg_data_reg_18_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist8_sync_together141_aunroll_x_in_c0_eni19_9_tpl_1_q[0]                                                                                                                                                                                                                                                                              ; 0.532             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9|delays[6][0]                                                                                                                                                                                                                                                                                ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9|delays[7][0]                                                                                                                                                                                                                                                                                ; 0.532             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9|delays[5][0]                                                                                                                                                                                                                                                                                ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9|delays[6][0]                                                                                                                                                                                                                                                                                ; 0.531             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[26]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_ma3_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.531             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[4]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][40]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.528             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ; 0.527             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_1_aunroll_x|sr_1_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x|stencil_2d_B8_merge_reg_data_reg_1_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.527             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist6_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_9_q[3]                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_10_q[3]                                                                                                                                                                                                                                     ; 0.525             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d5_stencil_2d24|readdata_reg_unnamed_stencil_2d5_stencil_2d0_readdata_reg_unnamed_stencil_2d5_stencil_2d0_data_reg_x_q[3]                                                                                                                                                                            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_im8_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.524             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[1]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][37]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.524             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[2]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][38]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.524             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thestencil_2d_B13_merge_reg_aunroll_x|stencil_2d_B13_merge_reg_data_reg_13_x_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist4_sync_together141_aunroll_x_in_c0_eni19_5_tpl_1_q[9]                                                                                                                                                                                                                                                                              ; 0.524             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist19_i_arrayidx122_stencil_2d0_narrow_x_b_15_outputreg0_q[3]                                                                                                                                                                                                                                                                             ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.522             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thestencil_2d_B13_merge_reg_aunroll_x|stencil_2d_B13_merge_reg_data_reg_10_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist3_sync_together141_aunroll_x_in_c0_eni19_4_tpl_1_q[2]                                                                                                                                                                                                                                                                              ; 0.522             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_5_x_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.522             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist13_sync_together159_aunroll_x_in_c0_eni1165_1_tpl_3_delay_0[0]                                                                                                                                                                                                                                                                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist13_sync_together159_aunroll_x_in_c0_eni1165_1_tpl_3_q[0]                                                                                                                                                                                                                                                                               ; 0.522             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_o[14]                                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist24_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_2_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                                                                                                                                                                                                     ; 0.522             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_6_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_6_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.521             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[9]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][45]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.521             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_4_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_4_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.520             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[3]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.520             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo|fifo|fifo|data[1][0]                                                                                                                                                                                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d109|thei_llvm_fpga_push_i1_notexitcond74_stencil_2d1|fifo|fifo|fifo|data[0][0]                                                                                                                                                                                                                  ; 0.518             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d1|fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv8_push31_stencil_2d1|fifo|r_data_NO_SHIFT_REG[2]                                                                                                                                                                   ; 0.518             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_5_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.517             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[10]                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[10]                                                                                                                                                                                                                                     ; 0.517             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1|source_NO_SHIFT_REG[29]                                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1|gen_stallable.data_reg[29]                                                                                                                                                                                                                                                                                                                                                                             ; 0.517             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                   ; 0.517             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; 0.515             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist34_i_first_cleanup_xor_stencil_2d6_q_1_q[0]                                                                                                                                                                                                                                                                                        ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist35_i_first_cleanup_xor_stencil_2d6_q_9|delays[0][0]                                                                                                                                                                                                                                                                                ; 0.515             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|readdata_reg_unnamed_stencil_2d6_stencil_2d1_readdata_reg_unnamed_stencil_2d6_stencil_2d1_data_reg_x_q[13]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_im8_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.514             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond29_preheader_stencil_2ds_c0_exit211_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; 0.514             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond21_preheader_stencil_2ds_c0_enter17416_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond21_preheader_stencil_2ds_c0_exit178_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ; 0.514             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thestencil_2d_B13_branch|c0_exe6262_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B12_sr_0_aunroll_x|sr_3_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.514             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_stencil_2ds_c0_exit163_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                            ; 0.513             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist9_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_12_q[1]                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist10_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_13_q[1]                                                                                                                                                                                                                                    ; 0.511             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[6][0]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[7][0]                                                                                                                                                                                                                                                                                 ; 0.510             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist9_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_12_q[2]                                                                                                                                                                                                                                     ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist10_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_13_q[2]                                                                                                                                                                                                                                    ; 0.510             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thestencil_2d_B13_merge_reg_aunroll_x|stencil_2d_B13_merge_reg_data_reg_13_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist4_sync_together141_aunroll_x_in_c0_eni19_5_tpl_1_q[0]                                                                                                                                                                                                                                                                              ; 0.510             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_delay_0[2]                                                                                                                                                                                                                                    ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[2]                                                                                                                                                                                                                                          ; 0.510             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1|source_NO_SHIFT_REG[28]                                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1|gen_stallable.data_reg[28]                                                                                                                                                                                                                                                                                                                                                                             ; 0.510             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist6_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_8_q[1]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_delay_0[1]                                                                                                                                                                                                                                    ; 0.508             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|valid_counter[0]~SynDup_5                                                                                                                                                                                                                                                                                                                                                             ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d3_stencil_2d1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                        ; 0.508             ;
; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a8~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; 0.507             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist30_i_arrayidx1_stencil_2d0_narrow_x_b_15_outputreg0_q[0]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][36]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.505             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_1_aunroll_x|sr_1_x_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region|thestencil_2d_B8_merge_reg_aunroll_x|stencil_2d_B8_merge_reg_data_reg_1_x_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.505             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor70_stencil_2d4_q_13|delays[6][0]                                                                                                                                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor70_stencil_2d4_q_13|delays[7][0]                                                                                                                                                                                                                                                                                   ; 0.505             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[8][0]                                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[9][0]                                                                                                                                                                                                                                                                                 ; 0.505             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d47|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d7_stencil_2d1|source_NO_SHIFT_REG[24]                                                                                                                                                                                   ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add4327_stencil_2d1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                                                                                                                                                             ; 0.504             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[5]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[5]                                                                                                                                                                                                                                           ; 0.504             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_5_x_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.504             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|redist16_sync_together71_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                                 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|redist17_sync_together71_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                                 ; 0.504             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_6_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thei_sfc_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond29_preheader_stencil_2ds_c0_enter19718_stencil_2d0_aunroll_x|redist7_sync_together71_aunroll_x_in_c0_eni9_2_tpl_1_q[0]                                                                                                                                                                                                                                                            ; 0.504             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|thei_llvm_fpga_mem_unnamed_stencil_2d6_stencil_2d30|readdata_reg_unnamed_stencil_2d6_stencil_2d1_readdata_reg_unnamed_stencil_2d6_stencil_2d1_data_reg_x_q[15]                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_mul42_stencil_2d31_im8_cma_DSP0~reg0                                                                                                                                                                                                                                                                                                   ; 0.503             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[0]                                                                                                                                                                                                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_5_q[0]                                                                                                                                                                                                                                           ; 0.503             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|i_forked_and_stencil_2d3_delay|delays[0][0]                                                                                                                                                                                                                                                                                              ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x|redist33_i_forked_and_stencil_2d3_q_9|delays[0][0]                                                                                                                                                                                                                                                                                       ; 0.503             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_5_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.503             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10_sr_1_aunroll_x|sr_5_x_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B10|thebb_stencil_2d_B10_stall_region|thestencil_2d_B10_merge_reg_aunroll_x|stencil_2d_B10_merge_reg_data_reg_5_x_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.501             ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist14_sync_together159_aunroll_x_in_i_valid_3_delay_1[0]                                                                                                                                                                                                                                                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist14_sync_together159_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                                                        ; 0.501             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


