[["Towards a natural language interface for CAD.", ["Tariq Samad", "Stephen W. Director"], "https://doi.org/10.1145/317825.317826", 7], ["Unified user interface for a CAD system.", ["Alberto Di Janni", "Margherita Italiano"], "https://doi.org/10.1145/317825.317827", 7], ["A design by example regular structure generator.", ["Cyrus Bamji", "Charles E. Hauck", "Jonathan Allen"], "https://doi.org/10.1145/317825.317828", 7], ["A technique for distributed execution of design automation tools.", ["S. C. Hughes", "D. B. Lewis", "C. J. Rimkus"], "https://doi.org/10.1145/317825.317829", 8], ["ACORN: a local customization approach to DCVS physical design.", ["Ellen J. Yoffa", "Peter S. Hauge"], "https://doi.org/10.1145/317825.317830", 7], ["Generation of layouts from MOS circuit schematics: a graph theoretic approach.", ["Tak-Kwong Ng", "S. Lennart Johnsson"], "https://doi.org/10.1145/317825.317831", 7], ["Automatic layout algorithms for function blocks of CMOS gate arrays.", ["Shigeo Noda", "Hitoshi Yoshizawa", "Etsuko Fukuda", "Haruo Kato", "Hiroshi Kawanishi", "Takashi Fujii"], "https://doi.org/10.1145/317825.317832", 7], ["Systematic and optimized layout of MOS cells.", ["Gabriele Saucier", "Ghislaine Thuau"], "https://doi.org/10.1145/317825.317833", 9], ["MCNC's vertically integrated symbolic design system.", ["C. Durward Rogers", "Jonathan B. Rosenberg", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317834", 7], ["A fully automatic hierarchical compactor.", ["George Entenman", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317835", 7], ["The VIVID system approach to technology independence: the matster technology file system.", ["Phillip Smtih", "Stephen W. Daniel"], "https://doi.org/10.1145/317825.317836", 6], ["Auto-interactive schematics to layout translation.", ["Jonathan B. Rosenberg"], "https://doi.org/10.1145/317825.317837", 6], ["Importance of standards (tutorial session).", ["Al Lowenstein", "Greg Winter"], "https://doi.org/10.1145/317825.317839", 6], ["Computer aided (CA) tools integration and related standards development in a multi-vendor universe (panel session).", ["Roger J. Pachter"], "https://doi.org/10.1145/317825.317840", 2], ["Mechanical design/analysis integration on Apollo workstations.", ["John A. Pierro", "George F. Donnellan"], "https://doi.org/10.1145/317825.317841", 6], ["Custom microcomputers for CAD optimization software.", ["Raj Abraham"], "https://doi.org/10.1145/317825.317842", 9], ["A database management approach to CAD/CAM systems integration.", ["Yehuda E. Kalay"], "https://doi.org/10.1145/317825.317843", 6], ["Two-dimensional router for double layer layout.", ["Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/317825.317844", 7], ["Timing influenced layout design.", ["Michael Burstein", "Mary N. Youssef"], "https://doi.org/10.1145/317825.317845", 7], ["An algorithm for one and half layer channel routing.", ["J. N. Song", "Y. K. Chen"], "https://doi.org/10.1145/317825.317846", 6], ["A new algorithm for third generation circuit simulators: the one-step relaxation method.", ["B. Hennion", "P. Senn", "D. Coquelle"], "https://doi.org/10.1145/317825.317847", 7], ["Macromodeling of digital MOS VLSI Circuits.", ["Mark D. Matson"], "https://doi.org/10.1145/317825.317848", 11], ["ACTAS: an accurate timing analysis system for VLSI.", ["Michiaki Muraoka", "Hirokazu Iida", "Hideyuki Kikuchihara", "Michio Murakami", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317849", 7], ["Engineering workstation applications to systems design (panel session): life above the IC.", ["Cecelia Jankowski"], "https://doi.org/10.1145/317825.317850", 2], ["Early verification of prototype tooling for IC designs (tutorial).", ["J. P. Simmons Jr."], "https://doi.org/10.1145/317825.317851", 0], ["Decomposition of logic networks into silicon.", ["Steven T. Healey", "Daniel D. Gajski"], "https://doi.org/10.1145/317825.317852", 7], ["SWAMI: a flexible logic implementation system.", ["Christopher Rowen", "John L. Hennessy"], "https://doi.org/10.1145/317825.317853", 7], ["Yet another silicon compiler.", ["David E. Krekelberg", "Gerald E. Sobelman", "Chu S. Jhon"], "https://doi.org/10.1145/317825.317854", 7], ["ALLENDE: a procedural language for the hierarchical specification of VLSI layouts.", ["Jose Monteiro da Mata"], "https://doi.org/10.1145/317825.317855", 7], ["Design for testability in a silicon compilation environment.", ["H. S. Fung", "S. Hirschhorn", "R. Kulkarni"], "https://doi.org/10.1145/317825.317857", 7], ["PLATYPUS: a PLA test pattern generation tool.", ["Ruey-Sing Wei", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/317825.317856", 7], ["PROTEST: a tool for probabilistic testability analysis.", ["Hans-Joachim Wunderlich"], "https://doi.org/10.1145/317825.317858", 8], ["PATEGE: an automatic DC parametric test generation system for series gated ECL circuits.", ["Takuji Ogihara", "Shuichi Saruyama", "Shinichi Murai"], "https://doi.org/10.1145/317825.317859", 7], ["Workstations (panel discussion): a complete solution to the VLSI designer?", ["Prathima Agrawal", "Frederick L. Cohen", "Chet A. Palesko", "Hung-Fai Stephen Law", "Mark Miller", "Mike Price", "David W. Smith", "Nicholas P. Van Brunt"], "https://doi.org/10.1145/317825.317860", 7], ["Course, video, and manual dexterity (tutorial): tailoring training to CAD users.", ["Francine S. Frome"], "https://doi.org/10.1145/317825.317863", 6], ["The Silc silicon compiler: language and features.", ["Timothy Blackman", "Jeffrey R. Fox", "Christopher Rosebrugh"], "https://doi.org/10.1145/317825.317864", 6], ["A functional language for description and design of digital systems: sequential constructs.", ["F. Meshkinpour", "Milos D. Ercegovac"], "https://doi.org/10.1145/317825.317865", 7], ["Layla: a VLSI layout language.", ["Warren E. Cory"], "https://doi.org/10.1145/317825.317866", 7], ["The VLSI design automation assistant: what's in a knowledge base.", ["Thaddeus J. Kowalski", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317867", 7], ["A knowledge based system for selecting a test methodology for a PLA.", ["Melvin A. Breuer", "Xi-an Zhu"], "https://doi.org/10.1145/317825.317868", 7], ["WEAVER: a knowledge-based routing expert.", ["Rostam Joobbani", "Daniel P. Siewiorek"], "https://doi.org/10.1145/317825.317869", 7], ["Generalised CMOS-a technology independent CMOS IC design style.", ["Neil Bergmann"], "https://doi.org/10.1145/317825.317870", 6], ["Technology tracking for VLSI layout design tools.", ["Kung-Chao Chu", "Y. Edmund Lien"], "https://doi.org/10.1145/317825.317871", 7], ["Magic's circuit extractor.", ["Walter S. Scott", "John K. Ousterhout"], "https://doi.org/10.1145/317825.317872", 7], ["Hierarchical analysis of IC artwork with user defined abstraction rules.", ["Louis Scheffer", "Ronny Soetarman"], "https://doi.org/10.1145/317825.317873", 6], ["An algorithm for design rule checking on a multiprocessor.", ["George E. Bier", "Andrew R. Pleszkun"], "https://doi.org/10.1145/317825.317874", 6], ["Resistance calculation from mask artwork data by finite element method.", ["Erich Barke"], "https://doi.org/10.1145/317825.317875", 7], ["A data architecture for an uncertain design and manufacturing environment.", ["Thomas R. Smith"], "https://doi.org/10.1145/317825.317876", 7], ["CMU-CAM system.", ["Andrzej J. Strojwas"], "https://doi.org/10.1145/317825.317877", 7], ["Cost-effective computer-aided manufacturing of prototype parts.", ["Keith S. Reid-Green"], "https://doi.org/10.1145/317825.317878", 4], ["A knowledge based planning system for mechanical assembly usign robots.", ["Kai-Hsiung Chang", "William G. Wee"], "https://doi.org/10.1145/317825.317879", 7], ["Layout design-lessons from the Jedi designer (tutorial session).", ["Susan L. Taylor", "Roderic Beresford", "Theodore Sabety"], "https://doi.org/10.1145/317825.317880", 0], ["MuSiC: an event-flow computer for fast simulation of digital systems.", ["Winfried Hahn", "Kristian Fischer"], "https://doi.org/10.1145/317825.317882", 7], ["A hardware engine for analogue mode simulation of MOS digital circuits.", ["David M. Lewis"], "https://doi.org/10.1145/317825.317911", 7], ["The STE-264 accelerated electronic CAD system.", ["Patrick M. Hefferan", "Robert J. Smith II", "Val Burdick", "Donald L. Nelson"], "https://doi.org/10.1145/317825.317912", 7], ["Hardware acceleration of gate array layout.", ["Philip M. Spira", "Carl Hage"], "https://doi.org/10.1145/317825.317913", 8], ["Synthesis by delayed binding of decisions.", ["Jayanth V. Rajan", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317914", 7], ["Linking the behavioral and structural dominis of representation in a synthesis system.", ["Robert L. Blackburn", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317915", 7], ["An automated data path synthesizer for a canonic structure, implementable in VLSI.", ["Kumar Ramayya", "Anshul Kumar", "Surendra Prasad"], "https://doi.org/10.1145/317825.317916", 7], ["Automatic generation of digital system schematic diagrams.", ["Anjali Arya", "Anshul Kumar", "V. V. Swaminathan", "Amit Misra"], "https://doi.org/10.1145/317825.317917", 8], ["A subjective review of compaction (tutorial session).", ["Y. Eric Cho"], "https://doi.org/10.1145/317825.317918", 9], ["Looking for Mr. \"Turnkey\".", ["Michael R. Wayne", "Susan M. Braun"], "https://doi.org/10.1145/317825.317919", 5], ["Relational and entity-relationship model databases and specialized design files in VLSI design.", ["Marianne Winslett Wilkins", "Richard Berlin", "Thomas H. Payne", "Gio Wiederhold"], "https://doi.org/10.1145/317825.317920", 7], ["An architecture design and assessment system for software/hardware codesign.", ["Connie U. Smith", "Geoffrey A. Frank", "John L. Cuadrado"], "https://doi.org/10.1145/317825.317921", 8], ["Yield analysis modeling.", ["Steve Perry", "Mike Mitchell", "David J. Pilling"], "https://doi.org/10.1145/317825.317922", 4], ["A circuit comparison system for bipolar linear LSI.", ["Takeshi Sakata", "Aritoyo Kishimoto"], "https://doi.org/10.1145/317825.317923", 6], ["Silicon compilation of gate array bases.", ["Russel L. Steinweg", "Susan J. Aguirre", "Kerry Pierce", "Scott Nance"], "https://doi.org/10.1145/317825.317924", 4], ["A hierarchical gate array architecture and design methodology.", ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"], "https://doi.org/10.1145/317825.317925", 4], ["ALPS2: a standard cell layout system for double-layer metal technology.", ["C. P. Hsu", "B. N. Tien", "K. Chow", "R. A. Perry", "J. Tang"], "https://doi.org/10.1145/317825.317926", 6], ["PLINT layout system for VLSI chips.", ["Hart Anway", "Greg Farnham", "Rebecca Reid"], "https://doi.org/10.1145/317825.317927", 4], ["A model of design representation and synthesis.", ["Robert A. Walker", "Donald E. Thomas"], "https://doi.org/10.1145/317825.317928", 7], ["An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons.", ["Norbert Giambiasi", "B. MacGee", "R. LBath", "L. Demians dArchimbaud", "C. Delorme", "P. Roux"], "https://doi.org/10.1145/317825.317929", 8], ["A behavioral modeling system for cell compilers.", ["James C. Althoff", "Robert D. Shur"], "https://doi.org/10.1145/317825.317930", 7], ["Synthesis techniques for digital systems design.", ["Raul Camposano"], "https://doi.org/10.1145/317825.317931", 7], ["Integrating stochastic performance analysis with system design tools.", ["Charles W. Rose", "Marcus Buchnen", "Yatin Trivedi"], "https://doi.org/10.1145/317825.317932", 7], ["Synthesis of optimal clocking schemes.", ["Nohbyung Park", "Alice C. Parker"], "https://doi.org/10.1145/317825.317933", 7], ["Future directions for DA machine research (panel session).", ["Rob A. Rutenbar"], "https://doi.org/10.1145/317825.317934", 2], ["The impact of technological advances on programmable controller s(tutorial session).", ["Robert P. Collins", "William J. Ketelhut"], "https://doi.org/10.1145/317825.317935", 5], ["A routing procedure for mixed array of custom macros and standard cells.", ["Hidekazu Terai", "Michiyoshi Hayase", "Tokinori Kozawa"], "https://doi.org/10.1145/317825.317936", 6], ["A method for gridless routing of printed circuit boards.", ["A. C. Finch", "K. J. Mackenzie", "G. J. Balsdon", "G. Symonds"], "https://doi.org/10.1145/317825.317937", 7], ["Layering algorithms for single row routing.", ["Sangyong Han", "Sartaj Sahni"], "https://doi.org/10.1145/317825.317938", 7], ["An expert systems approach to completing partially routed printed circuit boards.", ["Robert Leonard Joseph"], "https://doi.org/10.1145/317825.317939", 6], ["MIDAS: integrated CAD for total system design.", ["W. M. Budney", "S. K. Holewa"], "https://doi.org/10.1145/317825.317940", 7], ["Integrated design system for supercomputer SX-1/SX-2.", ["Shigenobu Suzuki", "Kazutoshi Takahashi", "Takao Sugimoto", "Mikio Kuwata"], "https://doi.org/10.1145/317825.317941", 7], ["Integrated VLSI CAD systems at Digital Equipment Corporation.", ["A. F. Hutchings", "R. J. Bonneau", "W. M. Fisher"], "https://doi.org/10.1145/317825.317942", 6], ["The ITT VLSI design system: CAD integration in a multi-national environment.", ["N. J. Elias", "R. J. Byrne", "A. D. Close", "Robert M. McDermott"], "https://doi.org/10.1145/317825.317943", 5], ["Computer aided design for analog applications (panel session): an assessment.", ["John Lowell"], "https://doi.org/10.1145/317825.317944", 0], ["Software quality assurance for CAD (tutorial).", ["E. T. Grinthal"], "https://doi.org/10.1145/317825.317945", 7], ["Development concerns for a software design quality expert system.", ["Christopher W. Pidgeon", "Peter A. Freeman"], "https://doi.org/10.1145/317825.317946", 7], ["ICHABOD: a data base manager for design automation applications.", ["Howard B. Schutzman"], "https://doi.org/10.1145/317825.317947", 8], ["A module for improving data access and management in an integrated CAD environment.", ["G. P. Barabino", "G. S. Barabino", "G. Bisio", "Michele Marchesi"], "https://doi.org/10.1145/317825.317948", 7], ["Star's envoling design environment: a user's perspective on CAE.", ["Gary B. Goates", "Patrick M. Hefferan", "Robert J. Smith II", "Randy Harris"], "https://doi.org/10.1145/317825.317949", 7], ["A case study in process independence.", ["Natalie Royal", "John Hunter", "Irene Buchanan"], "https://doi.org/10.1145/317825.317950", 6], ["Portability in silicon CAE.", ["John P. Gray", "John Hunter"], "https://doi.org/10.1145/317825.317951", 5], ["An analytical algorithm for placement of arbitrarily sized rectangular blocks.", ["Lu Sha", "Robert W. Dutton"], "https://doi.org/10.1145/317825.317952", 7], ["Near-optimal placement using a quadratic objective function.", ["John P. Blanks"], "https://doi.org/10.1145/317825.317953", 7], ["Knowledge-based placement technique for printed wiring boards.", ["Gotaro Odawara", "Kazuhiko Iijima", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/317825.317954", 7], ["An object-oriented swicth-level simulator.", ["C. Roy", "L.-P. Demers", "Eduard Cerny", "Jan Gecsei"], "https://doi.org/10.1145/317825.317955", 7], ["An extensible object-oriented mixed-mod functional simulation system.", ["Richard H. Lathrop", "Robert S. Kirk"], "https://doi.org/10.1145/317825.317956", 7], ["Modeling switch-level simulation using data flow.", ["V. Ashok", "Roger L. Costello", "P. Sadayappan"], "https://doi.org/10.1145/317825.317957", 8], ["Building a layered database for design automation.", ["Robert V. Zara", "David R. Henke"], "https://doi.org/10.1145/317825.317958", 7], ["Effective data management for VLSI design.", ["Paul McLellan"], "https://doi.org/10.1145/317825.317959", 6], ["CADTOOLS: a CAD algorithm development system.", ["Eric Schell", "M. Ray Mercer"], "https://doi.org/10.1145/317825.317960", 9], ["The McBOOLE logic minimizer.", ["Michel Dagenais", "Vinod K. Agarwal", "Nicholas C. Rumin"], "https://doi.org/10.1145/317825.317961", 7], ["Multiple output minimization.", ["Prathima Agrawal", "Vishwani D. Agrawal", "Nripendra N. Biswas"], "https://doi.org/10.1145/317825.317962", 7], ["Electrical optimization of PLAs.", ["Kye S. Hedlund"], "https://doi.org/10.1145/317825.317963", 7], ["Symbolic manipulation of Boolean functions using a graphical representation.", ["Randal E. Bryant"], "https://doi.org/10.1145/317825.317964", 7], ["Hierarchical circuit verification.", ["Yiwan Wong"], "https://doi.org/10.1145/317825.317965", 7], ["Efficient netlist comparison using hierarchy and randomization.", ["J. Doug Tygar", "Ron Ellickson"], "https://doi.org/10.1145/317825.317966", 7], ["Analysis of timing failures due to random AC defects in VLSI modules.", ["Nandakumar N. Tendolkar"], "https://doi.org/10.1145/317825.317967", 6], ["Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator.", ["Randal E. Bryant", "Michael Dd. Schuster"], "https://doi.org/10.1145/317825.317968", 5], ["Functional fault modeling and simulation for VLSI devices.", ["Anil K. Gupta", "James R. Armstrong"], "https://doi.org/10.1145/317825.317969", 7], ["The ADAM advanced design automation system: overview, planner and natural language interface.", ["John J. Granacki", "David Knapp", "Alice C. Parker"], "https://doi.org/10.1145/317825.317970", 4], ["Diagrammatic function description of microprocessor and data-flow processor.", ["Gotaro Odawara", "Masahiro Tomita", "Ichiro Ogata"], "https://doi.org/10.1145/317825.317971", 4], ["Switch-level simulation of VLSI using a special-purpose data-driven computer.", ["Edward H. Frank"], "https://doi.org/10.1145/317825.317972", 4], ["PHIPLA-a new algorithm for logic minimization.", ["Peter J. M. van Laarhoven", "Emile H. L. Aarts", "Marc Davio"], "https://doi.org/10.1145/317825.317973", 5], ["A heuristic algorithm for PLA block folding.", ["Yue-Sun Kuo", "C. Chen", "T. C. Hu"], "https://doi.org/10.1145/317825.317975", 4], ["Experiments with simulated annealing.", ["Surendra Nahar", "Sartaj Sahni", "Eugene Shragowitz"], "https://doi.org/10.1145/317825.317977", 5], ["An abstract machine data structure for non-procedural functional models.", ["Robert V. Zara", "Kevin Rose", "Ghulam Nurie", "Harish Sarin"], "https://doi.org/10.1145/317825.317979", 4], ["A unified approach to simulation and timing verification at the functional level.", ["Vighneswara Row Mokkarala", "Antony Fan", "Ravi Apte"], "https://doi.org/10.1145/317825.317981", 5], ["A transistor-level logic-with-timing simulator for MOS circuits.", ["Thomas J. Schaefer"], "https://doi.org/10.1145/317825.317982", 4], ["PLAYER: a PLA design system for VLSI's.", ["Yoshiyuki Koseki", "Teruhiko Yamada"], "https://doi.org/10.1145/317825.317983", 4], ["The integration of an advanced gate array router into a fully automated design system.", ["Robert Dwyer", "Stephen Morris", "Edward Bard", "Daniel Green"], "https://doi.org/10.1145/317825.317985", 3], ["GAMMA: a fast prototype design, build, and test process.", ["Louise T. Lemaire"], "https://doi.org/10.1145/317825.317987", 4], ["Effective use of virtual grid compaction in macro-module generators.", ["Dwight D. Hill", "John P. Fishburn", "Mary Diane Palmer Leland"], "https://doi.org/10.1145/317825.317989", 4], ["Algorithms for automatic transistor sizing in CMOS digital circuits.", ["William H. Kao", "Nader Fathi", "Chia-Hao Lee"], "https://doi.org/10.1145/317825.317991", 4], ["Automatic routing algorithm for VLSI.", ["Hiroshi Andou", "Ichiro Yamamoto", "Yuuko Mori", "Yutaka Koike", "Kimikatsu Shouji", "Kazuyuki Hirakawa"], "https://doi.org/10.1145/317825.317992", 4], ["Symbolic hierarchical artwork generation system.", ["Stef van Vlierberghe", "Jeff Rijmenants", "Walter Heyns"], "https://doi.org/10.1145/317825.317994", 5], ["The construction of minimal area power and ground nets for VLSI circuits.", ["Salim U. Chowdhury", "Melvin A. Breuer"], "https://doi.org/10.1145/317825.317996", 4], ["PLA driver selection: an analytic approach.", ["Fred W. Obermeier", "Randy H. Katz"], "https://doi.org/10.1145/317825.317998", 5], ["RTG: automatic register level test generator.", ["Semyon Shteingart", "Andrew W. Nagle", "John Grason"], "https://doi.org/10.1145/317825.317999", 5], ["Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications.", ["Andrzej Krasniewski", "Alexander Albicki"], "https://doi.org/10.1145/317825.318001", 4], ["Speed up techniques of logic simulation.", ["Masayuki Miyoshi", "Yoshiharu Kazama", "Osamu Tada", "Yasuo Nagura", "Nobutaka Amano"], "https://doi.org/10.1145/317825.318003", 4], ["Development of a timing analysis program for multiple clocked network.", ["Edward Chan"], "https://doi.org/10.1145/317825.318005", 4], ["A functional partitioning expert system for test sequences generation.", ["C. Delorme", "P. Roux", "L. Demians dArchimbaud", "Norbert Giambiasi", "R. LBath", "B. MacGee", "R. Charroppin"], "https://doi.org/10.1145/317825.318006", 5], ["Transistor level test generation for MOS circuits.", ["Madhukar K. Reddy", "Sudhakar M. Reddy", "Prathima Agrawal"], "https://doi.org/10.1145/317825.318007", 4], ["Electronic CAD/CAM-is it revolution or evolution (tutorial session).", ["Beth W. Tucker"], "https://doi.org/10.1145/317825.318008", 5]]