// Seed: 3741441240
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
  assign id_1 = id_0;
  assign module_2.id_8 = 0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  wire id_4 = id_4;
endmodule
module module_2 #(
    parameter id_13 = 32'd15,
    parameter id_14 = 32'd70
) (
    output wor id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    output wire id_7,
    output supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11
);
  defparam id_13.id_14 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_8
  );
endmodule
