Eero Aho , Jari Nikara , Petri A. Tuominen , Kimmo Kuusilinna, A case for multi-channel memories in video recording, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
B. Akesson and K. Goossens. 2011a. Architectures and modeling of predictable memory controllers for improved system integration. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'11). 1--6. DOI:http://dx.doi.org/10.1109/DATE.2011.5763145
Benny Akesson , Kees Goossens, Memory Controllers for Real-Time Embedded Systems: Predictable and Composable Real-Time Systems, Springer Publishing Company, Incorporated, 2011
Benny Akesson , Liesbeth Steffens , Eelke Strooisma , Kees Goossens, Real-Time Scheduling Using Credit-Controlled Static-Priority Arbitration, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.3-14, August 25-27, 2008[doi>10.1109/RTCSA.2008.21]
Manu Awasthi , David W. Nellans , Kshitij Sudan , Rajeev Balasubramonian , Al Davis, Handling the problems and opportunities posed by multiple on-chip memory controllers, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854314]
Samuel Bayliss , George A. Constantinides, Analytical synthesis of bandwidth-efficient SDRAM address generators, Microprocessors & Microsystems, v.36 n.8, p.665-675, November, 2012[doi>10.1016/j.micpro.2012.05.007]
A. C. Bonatto, A. B. Soares, and A. A. Susin. 2011. Multichannel SDRAM controller design for H.264/AVC video decoder. In Proceedings of the 2011 VII Southern Conference on Programmable Logic (SPL'11). 137--142. DOI:http://dx.doi.org/10.1109/SPL.2011.5782638
C. Bouquet. 2000. Optimal Multi-channel Memory Controller System. Patent number: 6643746.
F. Cabarcas, A. Rico, Y. Etsion, and A. Ramirez. 2010. Interleaving granularity on high bandwidth memory architecture for CMPs. In Proceedings of the International Conference on Embedded Computer Systems (SAMOS'10). 250--257. DOI:http://dx.doi.org/10.1109/ICSAMOS.2010.5642060
P. Casini. 2008. SoC Architecture to Multichannel Memory Management Using Sonics IMT. White paper. Sonics, Inc.
CPLEX. 2014. IBM ILOG CPLEX Optimizer. Retrieved http://www.ibm.com.
R. L. Cruz, A calculus for network delay. II. Network analysis, IEEE Transactions on Information Theory, v.37 n.1, p.132-141, January 1991[doi>10.1109/18.61110]
Manil Dev Gomony , Benny Akesson , Kees Goossens, Architecture and optimal configuration of a real-time multi-channel memory controller, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Manil Dev Gomony , Christian Weis , Benny Akesson , Norbert Wehn , Kees Goossens, DRAM selection and configuration for real-time mobile systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Sven Goossens , Jasper Kuijsten , Benny Akesson , Kees Goossens, A reconfigurable real-time SDRAM controller for mixed time-criticality systems, Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
HMC. 2014. Homepage. Retrieved from http://www.hybridmemorycube.org.
H. Hongqi, X. Jiadong, D. Zhemin, and S. Jingnan. 2007. High efficiency synchronous DRAM controller for H.264 HDTV encoder. In Proceedings of the 2007 IEEE Workshop on Signal Processing Systems. 373--376. DOI:http://dx.doi.org/10.1109/SIPS.2007.4387575
JEDEC. 2014. Wide I/O Single Data Rate Specification. Retrieved from http://www.jedec.org.
M. Katevenis , S. Sidiropoulos , C. Courcoubetis, Weighted round-robin cell multiplexing in a general-purpose ATM switch chip, IEEE Journal on Selected Areas in Communications, v.9 n.8, p.1265-1279, September 2006[doi>10.1109/49.105173]
H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. Rajkumar. 2014. Bounding memory interference delay in COTS-based multicore systems. In Proceedings of the IEEE Real-Time Technology and Applications Symposium (RTAS'14).
Peter Kollig , Colin Osborne , Tomas Henriksson, Heterogeneous multi-core platform for consumer multimedia applications, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Yonghui Li , Benny Akesson , Kees Goossens, Dynamic Command Scheduling for Real-Time Memory Controllers, Proceedings of the 2014 Agile Conference, p.3-14, July 28-August 01, 2014[doi>10.1109/ECRTS.2014.18]
Caixue Lin , Scott A. Brandt, Improving Soft Real-Time Performance through Better Slack Reclaiming, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.410-421, December 05-08, 2005[doi>10.1109/RTSS.2005.26]
Igor Loi , Luca Benini, An efficient distributed memory interface for many-core platform with 3D stacked DRAM, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Diego Melpignano , Luca Benini , Eric Flamand , Bruno Jego , Thierry Lepley , Germain Haugou , Fabien Clermidy , Denis Dutoit, Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228568]
Jari Nikara , Eero Aha , Petri A. Tuaminen , Kimma Kuusilinna, Performance analysis of multi-channel memories in mobile devices, Proceedings of the 11th international conference on System-on-chip, p.128-131, October 05-07, 2009, Tampere, Finland
Yang Ou , Nong Xiao , Mingche Lai, A Scalable Multi-channel Parallel NAND Flash Memory Controller Architecture, Proceedings of the 2011 Sixth Annual ChinaGrid Conference, p.48-53, August 22-23, 2011[doi>10.1109/ChinaGrid.2011.29]
Marco Paolieri , Eduardo QuiÃ±ones , Francisco J. Cazorla, Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.1s, March 2013[doi>10.1145/2435227.2435260]
Jan Reineke , Isaac Liu , Hiren D. Patel , Sungjun Kim , Edward A. Lee, PRET DRAM controller: bank privatization for predictability and temporal isolation, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039388]
J. C. Sancho, M. Lang, and D. K. Kerbyson. 2010. Analyzing the trade-off between multiple memory controllers and memory channels on multi-core processor performance. In Proceedings of the 2010 IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum (IPDPSW'10). 1--7. DOI:http://dx.doi.org/10.1109/IPDPSW.2010.5470812
Hardik Shah , Andreas Raabe , Alois Knoll, Bounding WCET of applications using SDRAM with priority based budget scheduling in MPSoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
M. Shreedhar , George Varghese, Efficient fair queueing using deficit round-robin, IEEE/ACM Transactions on Networking (TON), v.4 n.3, p.375-385, June 1996[doi>10.1109/90.502236]
SimpleScalar. 2004. Homepage. Retrieved from http://www.simplescalar.com.
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
Liesbeth Steffens , Manvi Agarwal , Pieter van der Wolf, Real-Time Analysis for Memory Access in Media Processing SoCs: A Practical Approach, Proceedings of the 2008 Euromicro Conference on Real-Time Systems, p.255-265, July 02-04, 2008[doi>10.1109/ECRTS.2008.36]
Marcel Steine , Marco Bekooij , Maarten Wiggers, A Priority-Based Budget Scheduler with Conservative Dataflow Model, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.37-44, August 27-29, 2009[doi>10.1109/DSD.2009.148]
A. Stevens. 2010. QoS for High-Performance and Power-Efficient HD Multimedia. ARM White paper. Retrieved from http://wwww.arm.com.
Dimitrios Stiliadis , Anujan Varma, Latency-rate servers: a general model for analysis of traffic scheduling algorithms, IEEE/ACM Transactions on Networking (TON), v.6 n.5, p.611-624, Oct. 1998[doi>10.1109/90.731196]
Texas Instruments Inc. 2014. TMS320VC5505/5504 DSP Direct Memory Access (DMA) Controller. Retrieved from http://www.ti.com.
C. H. (Kees) van Berkel, Multi-core for mobile phones, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
P. van der Wolf and J. Geuzebroek. 2011. SoC infrastructures for predictable system integration. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'11). 1--6. DOI:http://dx.doi.org/10.1109/DATE.2011.5763146
Zheng Pei Wu , Yogen Krish , Rodolfo Pellizzoni, Worst Case Analysis of DRAM Latency in Multi-requestor Systems, Proceedings of the 2013 IEEE 34th Real-Time Systems Symposium, p.372-383, December 03-06, 2013[doi>10.1109/RTSS.2013.44]
Xilinx Inc. 2014. LogiCORE IP XPS Multi-channel External Memory Controller (XPS MCH EMC). Retrieved from http://www.xilinx.com.
Guangfei Zhang , Huandong Wang , Xinke Chen , Shuai Huang , Peng Li, Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228517]
T. Zhang, K. Wang, Y. Feng, Y. Chen, Q. Li, B. Shao, J. Xie, X. Song, L. Duan, Y. Xie, X. Cheng, and Y. Lin. 2010. A 3D SoC design for H.264 application with on-chip DRAM stacking. In Proceedings of the 2010 IEEE International 3D Systems Integration Conference (3DIC). 1--6. DOI:http://dx.doi.org/10.1109/3DIC.2010.5751446
Xiaodong, Fine-grain Priority Scheduling on Multi-channel Memory Systems, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.107, February 02-06, 2002
