{"Source Block": ["oh/elink/hdl/etx_io.v@170:180@HdlStmAssign", "       end\n   //Wait signal (align with end of transfer)\n\n   wire tx_wait_in = tx_rd_wait_sync | tx_wr_wait_sync;\n       \n   assign tx_wait = tx_wait_in & ~(|counter[2:1]);\n   \n\t\t         \n   //#############################\n   //# 2 CYCLE PACKET PIPELINE\n   //#############################  \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[175, "   assign tx_wait = tx_wait_in & ~(|counter[2:1]);\n"]], "Add": []}}