// Seed: 4101307415
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    inout tri0 id_9,
    input wor id_10
);
  assign id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_14 = 32'd3,
    parameter id_6  = 32'd61
) (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    output uwire _id_6,
    input wor id_7,
    input wand id_8,
    output logic id_9,
    output tri id_10[id_14 : id_6],
    input supply1 id_11,
    output wor id_12,
    input tri id_13,
    output tri0 _id_14,
    input tri id_15,
    input supply1 id_16
);
  always_ff
    if (1)
      if (~|-1) id_0 <= id_16;
      else id_9 <= id_7;
  module_0 modCall_1 ();
  parameter id_18 = 1;
endmodule
