INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:47:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 1.342ns (23.466%)  route 4.377ns (76.534%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1793, unset)         0.508     0.508    buffer21/clk
                         FDSE                                         r  buffer21/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer21/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi0/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi0/result0_carry/CO[3]
                         net (fo=24, unplaced)        0.652     2.305    buffer22/fifo/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.348 f  buffer22/fifo/fullReg_i_3__6/O
                         net (fo=9, unplaced)         0.285     2.633    control_merge1/tehb/control/dataReg_reg[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     2.676 r  control_merge1/tehb/control/a_loadEn_INST_0_i_5/O
                         net (fo=4, unplaced)         0.268     2.944    control_merge1/tehb/control/fullReg_reg_12
                         LUT3 (Prop_lut3_I2_O)        0.043     2.987 r  control_merge1/tehb/control/a_loadEn_INST_0_i_2/O
                         net (fo=18, unplaced)        0.434     3.421    control_merge1/tehb/control/fullReg_reg_9
                         LUT6 (Prop_lut6_I0_O)        0.043     3.464 f  control_merge1/tehb/control/a_loadEn_INST_0_i_1/O
                         net (fo=30, unplaced)        0.314     3.778    control_merge1/tehb/control/outputValid_reg_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.821 f  control_merge1/tehb/control/Memory[0][4]_i_2__2/O
                         net (fo=6, unplaced)         0.276     4.097    buffer10/fifo/Full_reg_2
                         LUT3 (Prop_lut3_I2_O)        0.047     4.144 r  buffer10/fifo/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, unplaced)        0.314     4.458    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/load2_addrOut_valid
                         LUT3 (Prop_lut3_I2_O)        0.043     4.501 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     4.960    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.205 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.212    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.366 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[3]
                         net (fo=2, unplaced)         0.467     5.833    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_4
                         LUT5 (Prop_lut5_I4_O)        0.120     5.953 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_lda_dispatcher/ldq_addr_2_q[4]_i_1__0/O
                         net (fo=5, unplaced)         0.274     6.227    lsq3/handshake_lsq_lsq3_core/ldq_addr_wen_2
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1793, unset)         0.483     8.683    lsq3/handshake_lsq_lsq3_core/clk
                         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.455    lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  2.228    




