

================================================================
== Vivado HLS Report for 'GenerationGenerator_produceRandom'
================================================================
* Date:           Wed Dec 19 17:17:28 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      5.30|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_5 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_6 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_7 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_8 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_9 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_10 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_11 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_12 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_13 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_14 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_15 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_16 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_17 (27)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_18 (28)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_19 (29)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_20 (30)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_21 (31)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_22 (32)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_23 (33)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_24 (34)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:7
:20  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_25 (35)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:8
:21  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_26 (36)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:9
:22  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_27 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:10
:23  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_28 (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:11
:24  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_29 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
:25  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_30 (40)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
:26  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_31 (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:14
:27  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_32 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:15
:28  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_33 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:16
:29  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_34 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
:30  call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [14 x i8]* @p_str14) nounwind

ST_1: tmp_3 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
:31  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)

ST_1: StgValue_36 (46)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
:32  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind

ST_1: p_ssdm_reset_v (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:17
:33  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_38 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:7
:34  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: empty (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:8
:35  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:8
:36  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_3)

ST_1: StgValue_41 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:8
:37  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 0.00ns
ST_2: val_V (53)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %random)


 <State 3>: 5.30ns
ST_3: StgValue_43 (54)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: GenerationGenerator_s (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %GenerationGenerator_s = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V)

ST_3: tmp (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %tmp = zext i24 %GenerationGenerator_s to i32

ST_3: GenerationGenerator_1 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %GenerationGenerator_1 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i32 0, i32 %tmp

ST_3: StgValue_47 (58)  [1/1] 3.25ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:12
_ZN7_ap_sc_7sc_core4waitEi.exit:5  store i24 %val_V, i24* %GenerationGenerator_1, align 4

ST_3: tmp_1 (59)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:6  %tmp_1 = icmp eq i24 %GenerationGenerator_s, 23

ST_3: tmp_2 (60)  [1/1] 2.60ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:16
_ZN7_ap_sc_7sc_core4waitEi.exit:7  %tmp_2 = add i24 %GenerationGenerator_s, 1

ST_3: storemerge (61)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:13
_ZN7_ap_sc_7sc_core4waitEi.exit:8  %storemerge = select i1 %tmp_1, i24 0, i24 %tmp_2

ST_3: StgValue_51 (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:14
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V, i24 %storemerge)

ST_3: StgValue_52 (63)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit:10  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.3ns
The critical path consists of the following:
	wire read on port 'GenerationGenerator_randomNumberIndex_V' (../GenerationGenerator/GenerationGenerator.cpp:12) [55]  (0 ns)
	'icmp' operation ('tmp_1', ../GenerationGenerator/GenerationGenerator.cpp:13) [59]  (3.23 ns)
	'select' operation ('storemerge', ../GenerationGenerator/GenerationGenerator.cpp:13) [61]  (2.07 ns)
	wire write on port 'GenerationGenerator_randomNumberIndex_V' (../GenerationGenerator/GenerationGenerator.cpp:14) [62]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
