cd librelane; librelane config.yaml --pdk ihp-sg13g2
[15:08:55] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:524
[15:08:55] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2026-02-16_15-08-55'.                     flow.py:654
[15:08:55] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[15:08:55] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2026-02-16_15-08-55/01-verilator-lint'…                       step.py:1140
[15:08:55] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:9:19: Signal is not used: 'ON'                                   
                                                                       : ... note: In instance 'heichips25_pudding.dac'             
    9 |     input [127:0] ON,                                                                                                       
      |                   ^~                                                                                                        
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.042                              
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.           
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:10:19: Signal is not used: 'ONB'                                 
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   10 |     input [127:0] ONB,                                                                                                      
      |                   ^~~                                                                                                       
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:11:17: Signal is not used: 'EN'                                  
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   11 |     input [3:0] EN,                                                                                                         
      |                 ^~                                                                                                          
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:12:17: Signal is not used: 'ENB'                                 
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   12 |     input [3:0] ENB,                                                                                                        
      |                 ^~~                                                                                                         
%Warning-UNDRIVEN: /home/cmaier/EDA/PUDDING/src/analog_wires.v:14:10: Signal is not driven: 'bias'                                  
                                                                    : ... note: In instance 'heichips25_pudding.wires'              
   14 |     wire bias;                                                                                                              
      |          ^~~~                                                                                                               
                   ... For warning description see https://verilator.org/warn/UNDRIVEN?v=5.042                                      
                   ... Use "/* verilator lint_off UNDRIVEN */" and lint_on around source to disable this message.                   
%Warning-UNDRIVEN: /home/cmaier/EDA/PUDDING/src/analog_wires.v:15:10: Signal is not driven: 'casc'                                  
                                                                    : ... note: In instance 'heichips25_pudding.wires'              
   15 |     wire casc;                                                                                                              
      |          ^~~~                                                                                                               
- V e r i l a t i o n   R e p o r t: Verilator 5.042 2025-11-02 rev v5.040                                                          
- Verilator: Built from 0.232 MB sources in 112 modules, into 0.015 MB in 3 C++ files needing 0.000 MB                              
- Verilator: Walltime 0.031 s (elab=0.003, cvt=0.016, bld=0.000); cpu 0.031 s on 1 threads; alloced 21.477 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/02-checker-linttimingconstructs'…                                                 
[15:08:56] INFO     Check for Lint Timing Errors clear.                                                               checker.py:412
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2026-02-16_15-08-55/03-checker-linterrors'…               step.py:1140
[15:08:56] INFO     Check for Lint errors clear.                                                                      checker.py:131
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2026-02-16_15-08-55/04-checker-lintwarnings'…           step.py:1140
[15:08:56] WARNING  6 Lint warnings found.                                                                            checker.py:122
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2026-02-16_15-08-55/05-yosys-jsonheader'…                   step.py:1140
[15:08:56] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/ef2efe19cfc241f1a73e25b60fac7200.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/ef2efe19cfc241f1a73e25b60fac7200.bb.v' to AST representation.  
verilog frontend filename /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/ef2efe19cfc241f1a73e25b60fac7200.bb.v 
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
2. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/f3db8a19cf244547a41c5d40bd7b3a0b.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/f3db8a19cf244547a41c5d40bd7b3a0b.bb.v' to AST representation.  
verilog frontend filename /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/f3db8a19cf244547a41c5d40bd7b3a0b.bb.v 
Generating RTLIL representation for module `\sg13g2_Corner'.                                                                        
Generating RTLIL representation for module `\sg13g2_Filler1000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler10000'.                                                                   
Generating RTLIL representation for module `\sg13g2_Filler200'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler2000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler400'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler4000'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadAnalog'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadIOVdd'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIOVss'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIn'.                                                                       
Generating RTLIL representation for module `\sg13g2_IOPadInOut16mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut30mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut4mA'.                                                                 
Generating RTLIL representation for module `\sg13g2_IOPadOut16mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut30mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut4mA'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadTriOut16mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut30mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut4mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadVdd'.                                                                      
Generating RTLIL representation for module `\sg13g2_IOPadVss'.                                                                      
Successfully finished Verilog frontend.                                                                                             
use_slang                                                                                                                           
                                                                                                                                    
3. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
    heichips25_pudding                                                                                                              
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
3.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~41 debug messages>                                                                                                     
                                                                                                                                    
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 1 empty switch in `\heichips25_pudding.$1'.                                                                    
Cleaned up 1 empty switch.                                                                                                          
                                                                                                                                    
3.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 6 switch rules as full_case in process $1 in module heichips25_pudding.                                                      
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 3 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
3.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
3.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$1'.                                                                             
     1/7: $daisychain$5                                                                                                             
     2/7: $daisychain$6                                                                                                             
     3/7: $state$4                                                                                                                  
     4/7: $daisychain$3                                                                                                             
     5/7: $state$7                                                                                                                  
     6/7: $state$9                                                                                                                  
     7/7: $daisychain$8                                                                                                             
                                                                                                                                    
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 7 empty switches in `\heichips25_pudding.$1'.                                                                  
Removing empty process `heichips25_pudding.$1'.                                                                                     
Cleaned up 7 empty switches.                                                                                                        
                                                                                                                                    
3.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
4.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
4.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
5. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
5.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
5.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
5.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
5.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
5.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
                                                                                                                                    
5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
5.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
6. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 39 unused wires.                                                                                         
<suppressed ~18 debug messages>                                                                                                     
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[15:08:56] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis'…                     step.py:1140
[15:08:56] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
                                                                                                                                    
2. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ
_1p2V_3p3V_25C.lib                                                                                                                  
Imported 15 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…use_slang                                                                                                                       
                                                                                                                                    
3. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
    heichips25_pudding                                                                                                              
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
3.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~41 debug messages>                                                                                                     
                                                                                                                                    
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 1 empty switch in `\heichips25_pudding.$1'.                                                                    
Cleaned up 1 empty switch.                                                                                                          
                                                                                                                                    
3.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 6 switch rules as full_case in process $1 in module heichips25_pudding.                                                      
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 3 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
3.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
3.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$1'.                                                                             
     1/7: $daisychain$5                                                                                                             
     2/7: $daisychain$6                                                                                                             
     3/7: $state$4                                                                                                                  
     4/7: $daisychain$3                                                                                                             
     5/7: $state$7                                                                                                                  
     6/7: $state$9                                                                                                                  
     7/7: $daisychain$8                                                                                                             
                                                                                                                                    
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 7 empty switches in `\heichips25_pudding.$1'.                                                                  
Removing empty process `heichips25_pudding.$1'.                                                                                     
Cleaned up 7 empty switches.                                                                                                        
                                                                                                                                    
3.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
4.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
4.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
5. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
6. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
7. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
7.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
7.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
8. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                           
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                           
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
10. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
11. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
12. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
13. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
                                                                                                                                    
14. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
                                                                                                                                    
15. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
16. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
                                                                                                                                    
17. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
19. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
20. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
21. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
23. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 25 unused wires.                                                                                         
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
    dead port 2/2 on $mux $procmux$15.                                                                                              
    dead port 2/2 on $mux $procmux$21.                                                                                              
    dead port 2/2 on $mux $procmux$24.                                                                                              
    dead port 2/2 on $mux $procmux$30.                                                                                              
    dead port 2/2 on $mux $procmux$33.                                                                                              
    dead port 1/2 on $mux $procmux$4.                                                                                               
    dead port 2/2 on $mux $procmux$40.                                                                                              
    dead port 2/2 on $mux $procmux$7.                                                                                               
Removed 8 multiplexer ports.                                                                                                        
<suppressed ~17 debug messages>                                                                                                     
                                                                                                                                    
27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
28. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
29. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
30. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 9 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
31. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
32. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~11 debug messages>                                                                                                     
                                                                                                                                    
34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
35. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
36. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
37. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
38. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
39. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
39.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
39.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
39.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
39.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
39.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~11 debug messages>                                                                                                     
                                                                                                                                    
43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
44. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
45. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
Adding SRST signal on $driver$state ($dff) from module heichips25_pudding (D = $procmux$37_Y, Q = \state, rval =                    
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:337:slice$50 ($sdff) from module heichips25_pudding (D = $daisychain$3, Q = \state).                
Adding SRST signal on $driver$daisychain ($dff) from module heichips25_pudding (D = $daisychain$6, Q = \daisychain, rval =          
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:337:slice$52 ($sdff) from module heichips25_pudding (D = $daisychain$6, Q = \daisychain).           
                                                                                                                                    
46. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 3 unused cells and 3 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
47. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
48. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~5 debug messages>                                                                                                      
                                                                                                                                    
50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
51. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
52. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
53. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
54. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
55. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
56. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
57. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
58. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
  created 0 $alu and 0 $macc cells.                                                                                                 
                                                                                                                                    
59. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
60. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
61. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~5 debug messages>                                                                                                      
                                                                                                                                    
63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
64. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
65. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
66. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
67. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
68. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
68.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
68.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
68.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
68.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
68.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
68.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
68.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
69. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
71. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
72. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
73. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
74. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
75. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
76. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
79. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
80. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
81. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
82. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
83. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
84. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
84.1. Executing Verilog-2005 frontend: /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
verilog frontend filename /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v                       
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Generating RTLIL representation for module `\$connect'.                                                                             
Generating RTLIL representation for module `\$input_port'.                                                                          
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
84.2. Continuing TECHMAP pass.                                                                                                      
Using extmapper simplemap for cells of type $reduce_bool.                                                                           
Using extmapper simplemap for cells of type $sdffe.                                                                                 
Using extmapper simplemap for cells of type $not.                                                                                   
Using extmapper simplemap for cells of type $mux.                                                                                   
No more expansions possible.                                                                                                        
<suppressed ~83 debug messages>                                                                                                     
                                                                                                                                    
85. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
86. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
87. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
88. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
89. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
90. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
91. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
92. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
93. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
93.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
                                                                                                                                    
93.1.1. Executed ABC.                                                                                                               
Extracted 385 gates and 645 wires to a netlist network with 260 inputs and 385 outputs.                                             
Running ABC script: <abc-temp-dir>/abc.script                                                                                       
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)                                                                          
ABC: abc 01> abc 01> + read_blif <abc-temp-dir>/input.blif                                                                          
ABC: + read_library /tmp/yosys-abc-afgcp8/stdcells.genlib                                                                           
ABC: + strash                                                                                                                       
ABC: + dretime                                                                                                                      
ABC: + map                                                                                                                          
ABC: + write_blif <abc-temp-dir>/output.blif                                                                                        
ABC:                                                                                                                                
                                                                                                                                    
93.1.2. Re-integrating ABC results.                                                                                                 
ABC RESULTS:               MUX cells:      256                                                                                      
ABC RESULTS:               NOT cells:      129                                                                                      
ABC RESULTS:                OR cells:        1                                                                                      
ABC RESULTS:        internal signals:        0                                                                                      
ABC RESULTS:           input signals:      260                                                                                      
ABC RESULTS:          output signals:      385                                                                                      
Removing temp directory.                                                                                                            
** cmd error: unknown command 'abc'                                                                                                 
(this is likely caused by using an alias defined in "abc.rc"                                                                        
without having this file in the current or parent directory)                                                                        
Removing global temp directory.                                                                                                     
                                                                                                                                    
94. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
94.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~128 debug messages>                                                                                                    
                                                                                                                                    
94.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
94.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
94.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 392 unused wires.                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
94.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
95. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
95.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
95.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
96. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
97. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |                                                                                                                           
      298 wires                                                                                                                     
      734 wire bits                                                                                                                 
       40 public wires                                                                                                              
      349 public wire bits                                                                                                          
       12 ports                                                                                                                     
       47 port bits                                                                                                                 
      651 cells                                                                                                                     
      256   $_MUX_                                                                                                                  
      128   $_NOT_                                                                                                                  
        1   $_OR_                                                                                                                   
      256   $_SDFFE_PN0P_                                                                                                           
        1   analog_wires                                                                                                            
        1   dac128module                                                                                                            
        8   sg13g2_inv_1                                                                                                            
                                                                                                                                    
98. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
98.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
98.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
98.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                               
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
98.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                           
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
98.5. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
98.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
98.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
98.8. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
98.9. Finished fast OPT passes. (There is nothing left to do.)                                                                      
                                                                                                                                    
99. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 14 unused wires.                                                                                         
<suppressed ~14 debug messages>                                                                                                     
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/98d9cffd75a64a83ac44859b5cf0b21d.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/4dec2b7cc70247babd8070ea128298d4.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         284,                                                                                                  
         "num_wire_bits":     702,                                                                                                  
         "num_pub_wires":     26,                                                                                                   
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         651,                                                                                                  
         "num_submodules":       0,                                                                                                 
         "area":              43.545600,                                                                                            
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 256,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "$_SDFFE_PN0P_": 256,                                                                                                   
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         284,                                                                                                  
         "num_wire_bits":     702,                                                                                                  
         "num_pub_wires":     26,                                                                                                   
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         651,                                                                                                  
         "num_submodules":       0,                                                                                                 
         "area":              43.545600,                                                                                            
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 256,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "$_SDFFE_PN0P_": 256,                                                                                                   
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
100. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
      284        - wires                                                                                                            
      702        - wire bits                                                                                                        
       26        - public wires                                                                                                     
      317        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
      651   43.546 cells                                                                                                            
      256        -   $_MUX_                                                                                                         
      128        -   $_NOT_                                                                                                         
        1        -   $_OR_                                                                                                          
      256        -   $_SDFFE_PN0P_                                                                                                  
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
        8   43.546   sg13g2_inv_1                                                                                                   
                                                                                                                                    
   Area for cell type $_MUX_ is unknown!                                                                                            
   Area for cell type $_NOT_ is unknown!                                                                                            
   Area for cell type $_OR_ is unknown!                                                                                             
   Area for cell type $_SDFFE_PN0P_ is unknown!                                                                                     
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 43.545600                                                                            
     of which used for sequential elements: 0.000000 (0.00%)                                                                        
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
101. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
101.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
101.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
102. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
103. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
103.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
103.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
104. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
                                                                                                                                    
105. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                            
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                     
  final dff cell mappings:                                                                                                          
    unmapped dff cell: $_DFF_N_                                                                                                     
    unmapped dff cell: $_DFF_P_                                                                                                     
    unmapped dff cell: $_DFF_NN0_                                                                                                   
    unmapped dff cell: $_DFF_NN1_                                                                                                   
    unmapped dff cell: $_DFF_NP0_                                                                                                   
    unmapped dff cell: $_DFF_NP1_                                                                                                   
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                            
    unmapped dff cell: $_DFF_PN1_                                                                                                   
    unmapped dff cell: $_DFF_PP0_                                                                                                   
    unmapped dff cell: $_DFF_PP1_                                                                                                   
    unmapped dff cell: $_DFFE_NN_                                                                                                   
    unmapped dff cell: $_DFFE_NP_                                                                                                   
    unmapped dff cell: $_DFFE_PN_                                                                                                   
    unmapped dff cell: $_DFFE_PP_                                                                                                   
    unmapped dff cell: $_DFFSR_NNN_                                                                                                 
    unmapped dff cell: $_DFFSR_NNP_                                                                                                 
    unmapped dff cell: $_DFFSR_NPN_                                                                                                 
    unmapped dff cell: $_DFFSR_NPP_                                                                                                 
    unmapped dff cell: $_DFFSR_PNN_                                                                                                 
    unmapped dff cell: $_DFFSR_PNP_                                                                                                 
    unmapped dff cell: $_DFFSR_PPN_                                                                                                 
    unmapped dff cell: $_DFFSR_PPP_                                                                                                 
                                                                                                                                    
105.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                   
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
  mapped 256 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.                                                                            
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/98d9cffd75a64a83ac44859b5cf0b21d.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/4dec2b7cc70247babd8070ea128298d4.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         796,                                                                                                  
         "num_wire_bits":     1214,                                                                                                 
         "num_pub_wires":     26,                                                                                                   
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1163,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              12584.678400,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 768,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         796,                                                                                                  
         "num_wire_bits":     1214,                                                                                                 
         "num_pub_wires":     26,                                                                                                   
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1163,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              12584.678400,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 768,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
106. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
      796        - wires                                                                                                            
     1214        - wire bits                                                                                                        
       26        - public wires                                                                                                     
      317        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
     1163 1.26E+04 cells                                                                                                            
      768        -   $_MUX_                                                                                                         
      128        -   $_NOT_                                                                                                         
        1        -   $_OR_                                                                                                          
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
      256 1.25E+04   sg13g2_dfrbpq_1                                                                                                
        8   43.546   sg13g2_inv_1                                                                                                   
                                                                                                                                    
   Area for cell type $_MUX_ is unknown!                                                                                            
   Area for cell type $_NOT_ is unknown!                                                                                            
   Area for cell type $_OR_ is unknown!                                                                                             
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 12584.678400                                                                         
     of which used for sequential elements: 12541.132800 (99.65%)                                                                   
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
107. Executing ABC pass (technology mapping using ABC).                                                                             
                                                                                                                                    
107.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-8c8TeK/input.blif'..                              
                                                                                                                                    
107.1.1. Executed ABC.                                                                                                              
Extracted 897 gates and 1159 wires to a netlist network with 261 inputs and 384 outputs.                                            
Running ABC script: /tmp/yosys-abc-8c8TeK/abc.script                                                                                
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)                                                                          
ABC: abc 01> abc 01> + read_blif /tmp/yosys-abc-8c8TeK/input.blif                                                                   
ABC: + read_lib -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/98d9cffd75a64a83ac44859b5cf0b21d.lib         
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".                                                            
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".                                                            
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from                                                                                    
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/98d9cffd75a64a83ac44859b5cf0b21d.lib" has 54 cells (25 skipped:
12 seq; 6 tri-state; 0 no func; 7 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.03 sec                              
ABC: Memory =    2.63 MB. Time =     0.03 sec                                                                                       
ABC: + read_lib -m -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/4dec2b7cc70247babd8070ea128298d4.lib      
ABC: Parsing finished successfully.  Parsing time =     0.00 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVdd" without logic function.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVss" without logic function.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIn" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut16mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut30mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut4mA" due to dont_use attribute.                                         
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut16mA" due to dont_use attribute.                                          
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut30mA" due to dont_use attribute.                                          
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut4mA" due to dont_use attribute.                                           
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut16mA" due to dont_use attribute.                                       
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut30mA" due to dont_use attribute.                                       
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut4mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVdd" without logic function.                                                 
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVss" without logic function.                                                 
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadAnalog" due to dont_use attribute.                                           
ABC: Library "sg13g2_io_typ_1p2V_3p3V_25C" from                                                                                     
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/4dec2b7cc70247babd8070ea128298d4.lib" has 0 cells (15 skipped: 
0 seq; 0 tri-state; 4 no func; 11 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec                              
ABC: Memory =    0.38 MB. Time =     0.00 sec                                                                                       
ABC: Updated library "sg13g2_stdcell_typ_1p20V_25C" with additional 0 cells from library "sg13g2_io_typ_1p2V_3p3V_25C".             
ABC: + read_constr -v /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/synthesis.abc.sdc          
ABC: Setting driving cell to be "sg13g2_buf_4/X".                                                                                   
ABC: Setting output load to be 6.000000.                                                                                            
ABC: + source /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/AREA_0.abc                         
ABC: Error: The network is combinational.                                                                                           
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.                                                       
ABC: WireLoad = "none"  Gates =   1028 ( 12.6 %)   Cap =  8.0 ff (  6.3 %)   Area =     9549.19 ( 87.5 %)   Delay =  2587.54 ps  (  
50.0 %)                                                                                                                             
ABC: Path  0 --       2 : 0  131 pi             A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 383.1 ff  Cmax
=   0.0 ff  G =    0                                                                                                                
ABC: Path  1 --     647 : 1  256 sg13g2_inv_1   A =   5.44  Df =2101.5 -430.7 ps  S =3048.3 ps  Cin =  2.9 ff  Cout = 757.1 ff  Cmax
= 300.0 ff  G =26339                                                                                                                
ABC: Path  2 --     780 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =2424.3 -551.9 ps  S = 345.0 ps  Cin =  3.0 ff  Cout =   3.1 ff  Cmax
= 300.0 ff  G =  102                                                                                                                
ABC: Path  3 --     782 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =2587.5 -579.6 ps  S = 111.8 ps  Cin =  3.0 ff  Cout =   6.0 ff  Cmax
= 300.0 ff  G =  201                                                                                                                
ABC: Start-point = pi1 (\ui_in [2]).  End-point = po128 ($auto$rtlil.cc:3580:MuxGate$1164).                                         
ABC: netlist                       : i/o =  261/  384  lat =    0  nd =  1028  edge =   2566  area =9547.85  delay = 3.00  lev = 3  
ABC: + write_blif /tmp/yosys-abc-8c8TeK/output.blif                                                                                 
ABC:                                                                                                                                
                                                                                                                                    
107.1.2. Re-integrating ABC results.                                                                                                
ABC RESULTS:    sg13g2_a21oi_1 cells:      384                                                                                      
ABC RESULTS:      sg13g2_inv_1 cells:      130                                                                                      
ABC RESULTS:     sg13g2_mux2_1 cells:      128                                                                                      
ABC RESULTS:    sg13g2_nand2_1 cells:      256                                                                                      
ABC RESULTS:     sg13g2_nor2_1 cells:        1                                                                                      
ABC RESULTS:    sg13g2_o21ai_1 cells:      128                                                                                      
ABC RESULTS:      sg13g2_or2_1 cells:        1                                                                                      
ABC RESULTS:        internal signals:      514                                                                                      
ABC RESULTS:           input signals:      261                                                                                      
ABC RESULTS:          output signals:      384                                                                                      
Removing temp directory.                                                                                                            
** cmd error: unknown command 'abc'                                                                                                 
(this is likely caused by using an alias defined in "abc.rc"                                                                        
without having this file in the current or parent directory)                                                                        
Removing global temp directory.                                                                                                     
                                                                                                                                    
108. Executing SETUNDEF pass (replace undef values with defined constants).                                                         
                                                                                                                                    
109. Executing HILOMAP pass (mapping to constant drivers).                                                                          
                                                                                                                                    
110. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                     
                                                                                                                                    
111. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1166 unused wires.                                                                                       
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
112. Executing INSBUF pass (insert buffer cells for connected wires).                                                               
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3742: \state[120] -> \uio_out [0]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3743: \state[121] -> \uio_out [1]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3744: \state[122] -> \uio_out [2]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3745: \state[123] -> \uio_out [3]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3746: \state[124] -> \uio_out [4]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3747: \state[125] -> \uio_out [5]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3748: \state[126] -> \uio_out [6]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3749: \state[127] -> \uio_out [7]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3750: \daisychain[120] -> \uo_out [0]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3751: \daisychain[121] -> \uo_out [1]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3752: \daisychain[122] -> \uo_out [2]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3753: \daisychain[123] -> \uo_out [3]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3754: \daisychain[124] -> \uo_out [4]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3755: \daisychain[125] -> \uo_out [5]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3756: \daisychain[126] -> \uo_out [6]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3757: \daisychain[127] -> \uo_out [7]                                             
                                                                                                                                    
113. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/98d9cffd75a64a83ac44859b5cf0b21d.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/tmp/4dec2b7cc70247babd8070ea128298d4.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         1566,                                                                                                 
         "num_wire_bits":     1601,                                                                                                 
         "num_pub_wires":     282,                                                                                                  
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1574,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              24165.993600,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_a21oi_1": 384,                                                                                                  
            "sg13g2_buf_1": 16,                                                                                                     
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 138,                                                                                                    
            "sg13g2_mux2_1": 128,                                                                                                   
            "sg13g2_nand2_1": 256,                                                                                                  
            "sg13g2_nor2_1": 1,                                                                                                     
            "sg13g2_o21ai_1": 128,                                                                                                  
            "sg13g2_or2_1": 1,                                                                                                      
            "sg13g2_tiehi": 264                                                                                                     
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         1566,                                                                                                 
         "num_wire_bits":     1601,                                                                                                 
         "num_pub_wires":     282,                                                                                                  
         "num_pub_wire_bits": 317,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1574,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              24165.993600,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_a21oi_1": 384,                                                                                                  
            "sg13g2_buf_1": 16,                                                                                                     
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 138,                                                                                                    
            "sg13g2_mux2_1": 128,                                                                                                   
            "sg13g2_nand2_1": 256,                                                                                                  
            "sg13g2_nor2_1": 1,                                                                                                     
            "sg13g2_o21ai_1": 128,                                                                                                  
            "sg13g2_or2_1": 1,                                                                                                      
            "sg13g2_tiehi": 264                                                                                                     
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
114. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
     1566        - wires                                                                                                            
     1601        - wire bits                                                                                                        
      282        - public wires                                                                                                     
      317        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
     1574 2.42E+04 cells                                                                                                            
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
      384 3.48E+03   sg13g2_a21oi_1                                                                                                 
       16  116.122   sg13g2_buf_1                                                                                                   
      256 1.25E+04   sg13g2_dfrbpq_1                                                                                                
      138  751.162   sg13g2_inv_1                                                                                                   
      128 2.32E+03   sg13g2_mux2_1                                                                                                  
      256 1.86E+03   sg13g2_nand2_1                                                                                                 
        1    7.258   sg13g2_nor2_1                                                                                                  
      128 1.16E+03   sg13g2_o21ai_1                                                                                                 
        1    9.072   sg13g2_or2_1                                                                                                   
      264 1.92E+03   sg13g2_tiehi                                                                                                   
                                                                                                                                    
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 24165.993600                                                                         
     of which used for sequential elements: 12541.132800 (51.90%)                                                                   
                                                                                                                                    
115. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
116. Executing JSON backend.                                                                                                        
[15:08:59] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:60
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/07-checker-yosysunmappedcells'…                                                   
[15:08:59] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:131
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2026-02-16_15-08-55/08-checker-yosyssynthchecks'…   step.py:1140
[15:08:59] INFO     Check for Yosys check errors clear.                                                               checker.py:131
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2026-02-16_15-08-55/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/11-openroad-checkmacroinstances'…                                                 
[15:08:59] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/heichips25_pudding.nl.v line 9624,      
module dac128module not found. Creating black box for dac.                                                                          
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/heichips25_pudding.nl.v line 9667,      
module analog_wires not found. Creating black box for wires.                                                                        
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[15:08:59] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2026-02-16_15-08-55/12-openroad-staprepnr'…               step.py:1140
[15:08:59] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:08:59] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:08:59] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:746
[15:08:59] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:08:59] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:08:59] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:746
[15:08:59] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[15:08:59] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:08:59] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[15:08:59] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:746
[15:08:59] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[15:09:00] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:761
[15:09:00] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:761
[15:09:00] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:761
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.1981 │ 0.1981 │ 0.0000 │ 0      │ 0      │ 9.0687 │ 9.0687 │ 0.0000 │ 0      │ 0      │ 4      │ 515    │
│ nom_fast_1p32V_m40C  │ 0.1981 │ 0.1981 │ 0.0000 │ 0      │ 0      │ 9.6344 │ 9.6344 │ 0.0000 │ 0      │ 0      │ 4      │ 0      │
│ nom_slow_1p08V_125C  │ 0.4664 │ 0.4664 │ 0.0000 │ 0      │ 0      │ 9.0687 │ 9.0687 │ 0.0000 │ 0      │ 0      │ 4      │ 515    │
│ nom_typ_1p20V_25C    │ 0.2935 │ 0.2935 │ 0.0000 │ 0      │ 0      │ 9.4358 │ 9.4358 │ 0.0000 │ 0      │ 0      │ 4      │ 386    │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[15:09:00] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan'…               step.py:1140
[15:09:00] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:00] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:00] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/analog_wires.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/analog_wires.lef, created 1 library cells                                    
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[15:09:00] WARNING  [ORD-2011] LEF master dac128module has no liberty cell.                                          openroad.py:314
[15:09:00] WARNING  [ORD-2011] LEF master analog_wires has no liberty cell.                                          openroad.py:314
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
[INFO] Created floorplan obstruction at 264.2 85 400 115.33 (µm)                                                                    
[INFO] Created floorplan obstruction at 400 4 497 196 (µm)                                                                          
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (38803 sites).                      
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[15:09:01] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2026-02-16_15-08-55/14-openroad-dumprcvalues'…         step.py:1140
[15:09:01] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:01] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:01] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/analog_wires.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/analog_wires.lef, created 1 library cells                                    
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 47 pins.                                                                                                
[INFO ODB-0131]     Created 1574 components and 8353 component-terminals.                                                           
[INFO ODB-0132]     Created 2 special nets and 3144 connections.                                                                    
[INFO ODB-0133]     Created 1601 nets and 5209 connections.                                                                         
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[15:09:01] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/15-odb-checkmacroantennaproperties'…                                              
[15:09:01] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
[15:09:02] WARNING  Cell 'dac128module' has (1) input pin(s) without antenna gate information. They might not be connected odb.py:71
                    to a gate.                                                                                                      
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[15:09:02] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2026-02-16_15-08-55/16-odb-setpowerconnections'…     step.py:1140
[15:09:02] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
Connecting power net VPWR to dac/VDD…                                                                                               
[INFO] dac/VDD is already connected to VPWR in the layout.                                                                          
Connecting ground net VGND to dac/VSS…                                                                                              
[INFO] dac/VSS is already connected to VGND in the layout.                                                                          
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[15:09:03] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2026-02-16_15-08-55/17-odb-manualmacroplacement'…   step.py:1140
[15:09:03] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dac': ['dac', 266200, 87000, 'N'], 'wires': ['wires', 400000, 4000, 'N']}                                                         
Design name: heichips25_pudding                                                                                                     
Placing dac                                                                                                                         
Placing wires                                                                                                                       
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[15:09:04] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2026-02-16_15-08-55/18-openroad-cutrows'…                   step.py:1140
[15:09:04] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:04] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:04] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 2 -halo_width_y 2                                                                                          
[INFO ODB-0303] The initial 50 rows (38803 sites) were cut with 2 shapes for a total of 50 rows (38639 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[15:09:05] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion'…                                                  
[15:09:05] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:05] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:05] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 2 -halo_width_y 2 -distance 0                                                                               
[INFO ODB-0303] The initial 50 rows (38639 sites) were cut with 2 shapes for a total of 50 rows (38639 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[15:09:05] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2026-02-16_15-08-55/20-odb-addpdnobstructions'…       step.py:1140
[15:09:05] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:589
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[15:09:05] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn'…           step.py:1140
[15:09:05] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:05] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:05] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
[15:09:06] WARNING  [PDN-0211] Option -starts_with cannot be used with -followpins and will be ignored.              openroad.py:314
[15:09:06] WARNING  [PDN-0231] wires is not connected to any power/ground nets.                                      openroad.py:314
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dac                                                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[INFO PSM-0040] All shapes on net VPWR are connected.                                                                               
[INFO PSM-0040] All shapes on net VGND are connected.                                                                               
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2026-02-16_15-08-55/22-odb-removepdnobstructions'… step.py:1140
[15:09:06] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:589
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/23-odb-addroutingobstructions'…                                                   
[15:09:06] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:589
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/24-openroad-globalplacementskipio'…                                               
[15:09:06] INFO     I/O pins were loaded from                                                                       openroad.py:1652
                    /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def. Returning state                      
                    unaltered…                                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2026-02-16_15-08-55/25-openroad-ioplacement'…           step.py:1140
[15:09:06] INFO     I/O pins were loaded from                                                                       openroad.py:1356
                    /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def. Skipping                             
                    OpenROAD.IOPlacement…                                                                                           
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2026-02-16_15-08-55/26-odb-customioplacement'…         step.py:1140
[15:09:06] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:718
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[15:09:06] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2026-02-16_15-08-55/27-odb-applydeftemplate'…           step.py:1140
[15:09:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/27-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[15:09:07] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:71
[15:09:07] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:71
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                         
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                        
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                         
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                        
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 45 block terminals in existing database...                                                                                    
Found 45 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin i_in at layer Metal3 at (499600, 107930, 500000, 108630, 'PLACED')...                                                     
Wrote pin i_out at layer Metal3 at (499600, 99745, 500000, 100445, 'PLACED')...                                                     
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[15:09:07] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement'…   step.py:1140
[15:09:07] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:07] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:07] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/27-odb-applydeftemplate/heichips25_pudding.odb'…                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.7 -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25                             
[INFO GPL-0005] Execute conjugate gradient initial placement.                                                                       
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0032] Initializing region: Top-level                                                                                      
[INFO GPL-0006] Number of instances:              1624                                                                              
[INFO GPL-0007] Movable instances:                1572                                                                              
[INFO GPL-0008] Fixed instances:                     2                                                                              
[INFO GPL-0009] Dummy instances:                    50                                                                              
[INFO GPL-0010] Number of nets:                   1599                                                                              
[INFO GPL-0011] Number of pins:                   5252                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0014] Region name: top-level.                                                                                             
[INFO GPL-0015] Region area:                 93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:        23256.979 um^2                                                                         
[INFO GPL-0018] Movable instances area:      25993.957 um^2                                                                         
[INFO GPL-0019] Utilization:                    37.084 %                                                                            
[INFO GPL-0020] Standard cells area:         25993.957 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000303 HPWL: 155986460                                                     
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000803 HPWL: 69454621                                                      
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000046 HPWL: 69899819                                                      
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000077 HPWL: 69973146                                                      
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000051 HPWL: 69922659                                                      
[INFO GPL-0033] Initializing Nesterov region: Top-level                                                                             
[INFO GPL-0023] Placement target density:       0.7000                                                                              
[INFO GPL-0024] Movable insts average area:     16.536 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                 23.622 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                  3951                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):          64 ,     32                                                                              
[INFO GPL-0029] Bin size (W * H):       7.718 *  5.906 um                                                                           
[INFO GPL-0030] Number of bins:                   2048                                                                              
[INFO GPL-0007] Execute nesterov global placement.                                                                                  
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
        0 |   0.9511 |  1.460389e+04 |   +0.00% |  3.61e-15 |                                                                       
       10 |   0.9368 |  1.513033e+04 |   +3.60% |  5.89e-15 |                                                                       
       20 |   0.9324 |  1.539213e+04 |   +1.73% |  9.59e-15 |                                                                       
       30 |   0.9339 |  1.562345e+04 |   +1.50% |  1.56e-14 |                                                                       
       40 |   0.9333 |  1.548041e+04 |   -0.92% |  2.54e-14 |                                                                       
       50 |   0.9333 |  1.536806e+04 |   -0.73% |  4.14e-14 |                                                                       
       60 |   0.9332 |  1.537027e+04 |   +0.01% |  6.75e-14 |                                                                       
       70 |   0.9332 |  1.541980e+04 |   +0.32% |  1.10e-13 |                                                                       
       80 |   0.9331 |  1.542444e+04 |   +0.03% |  1.79e-13 |                                                                       
       90 |   0.9329 |  1.541434e+04 |   -0.07% |  2.92e-13 |                                                                       
      100 |   0.9328 |  1.543400e+04 |   +0.13% |  4.75e-13 |                                                                       
      110 |   0.9327 |  1.548452e+04 |   +0.33% |  7.74e-13 |                                                                       
      120 |   0.9323 |  1.556547e+04 |   +0.52% |  1.26e-12 |                                                                       
      130 |   0.9319 |  1.570640e+04 |   +0.91% |  2.05e-12 |                                                                       
      140 |   0.9309 |  1.592402e+04 |   +1.39% |  3.35e-12 |                                                                       
      150 |   0.9290 |  1.625081e+04 |   +2.05% |  5.45e-12 |                                                                       
      160 |   0.9172 |  1.683443e+04 |   +3.59% |  8.88e-12 |                                                                       
      170 |   0.9079 |  1.759998e+04 |   +4.55% |  1.45e-11 |                                                                       
      180 |   0.8888 |  1.843694e+04 |   +4.76% |  2.35e-11 |                                                                       
      190 |   0.8547 |  1.942914e+04 |   +5.38% |  3.83e-11 |                                                                       
      200 |   0.8219 |  2.059284e+04 |   +5.99% |  6.25e-11 |                                                                       
      210 |   0.7762 |  2.147441e+04 |   +4.28% |  1.02e-10 |                                                                       
      220 |   0.7222 |  2.211462e+04 |   +2.98% |  1.66e-10 |                                                                       
      230 |   0.6807 |  2.247079e+04 |   +1.61% |  2.70e-10 |                                                                       
      240 |   0.6262 |  2.336103e+04 |   +3.96% |  4.40e-10 |                                                                       
[INFO GPL-0038] Routability snapshot saved at iter = 247                                                                            
      246 |   0.5968 |  2.372594e+04 |          |           |                                                                       
      250 |   0.5782 |  2.380480e+04 |   +1.90% |  7.16e-10 |                                                                       
      260 |   0.5270 |  2.427983e+04 |   +2.00% |  1.17e-09 |                                                                       
      270 |   0.4701 |  2.503127e+04 |   +3.09% |  1.90e-09 |                                                                       
      280 |   0.4054 |  2.526285e+04 |   +0.93% |  3.09e-09 |                                                                       
      290 |   0.3514 |  2.548273e+04 |   +0.87% |  5.04e-09 |                                                                       
      300 |   0.3254 |  2.575409e+04 |   +1.06% |  7.57e-09 |                                                                       
      310 |   0.3052 |  2.597111e+04 |   +0.84% |  1.12e-08 |                                                                       
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 1.7439                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 29 (1.56%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1095                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0850                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0459                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0186                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0972                                                           
[INFO GPL-0048] Routing congestion (1.0972) lower than previous minimum (1e+30). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                  43.153 um^2 (+0.17%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1431, After: 1429 (-0.14%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 23071.769, After: 23026.009 (-0.20%)                                               
[INFO GPL-0078] Removed fillers count: 2, area removed: 32.227 um^2. Remaining area to be compensated by modifying density: 10.927  
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           23026.009 um^2 (-0.20%)                                                                
[INFO GPL-0061] Total non-inflated area:     49063.119 um^2 (-0.01%)                                                                
[INFO GPL-0062] Total inflated area:         49106.273 um^2 (-0.01%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      320 |   0.5693 |  2.380792e+04 |   -8.33% |  7.80e-10 |                                                                       
      330 |   0.5281 |  2.413731e+04 |   +1.38% |  1.15e-09 |                                                                       
      340 |   0.4804 |  2.473549e+04 |   +2.48% |  1.69e-09 |                                                                       
      350 |   0.4280 |  2.487553e+04 |   +0.57% |  2.49e-09 |                                                                       
      360 |   0.3797 |  2.500571e+04 |   +0.52% |  3.67e-09 |                                                                       
      370 |   0.3488 |  2.542951e+04 |   +1.69% |  5.41e-09 |                                                                       
      380 |   0.3264 |  2.571177e+04 |   +1.11% |  7.97e-09 |                                                                       
      390 |   0.3018 |  2.574775e+04 |   +0.14% |  1.17e-08 |                                                                       
[INFO GPL-0040] Routability iteration: 2                                                                                            
[INFO GPL-0041] Total routing overflow: 1.9082                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 31 (1.66%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1205                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0927                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0502                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0203                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1066                                                           
[INFO GPL-0049] Routing congestion (1.1066) higher than minimum (1.0972). Consecutive non-improvement count: 1.                     
[INFO GPL-0051] Inflated area:                  85.821 um^2 (+0.33%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1429, After: 1424 (-0.35%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 23026.009, After: 22945.442 (-0.35%)                                               
[INFO GPL-0078] Removed fillers count: 5, area removed: 80.567 um^2. Remaining area to be compensated by modifying density: 5.254   
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           22945.442 um^2 (-0.35%)                                                                
[INFO GPL-0061] Total non-inflated area:     49068.373 um^2 (+0.01%)                                                                
[INFO GPL-0062] Total inflated area:         49154.193 um^2 (+0.01%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      400 |   0.5620 |  2.388477e+04 |   -7.24% |  8.43e-10 |                                                                       
      410 |   0.5182 |  2.436674e+04 |   +2.02% |  1.24e-09 |                                                                       
      420 |   0.4706 |  2.487243e+04 |   +2.08% |  1.83e-09 |                                                                       
      430 |   0.4195 |  2.488915e+04 |   +0.07% |  2.70e-09 |                                                                       
      440 |   0.3737 |  2.514573e+04 |   +1.03% |  3.97e-09 |                                                                       
      450 |   0.3410 |  2.553692e+04 |   +1.56% |  5.85e-09 |                                                                       
      460 |   0.3193 |  2.580013e+04 |   +1.03% |  8.62e-09 |                                                                       
[INFO GPL-0040] Routability iteration: 3                                                                                            
[INFO GPL-0041] Total routing overflow: 1.8515                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 31 (1.66%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1153                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0897                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0487                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0197                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1025                                                           
[INFO GPL-0049] Routing congestion (1.1025) higher than minimum (1.0972). Consecutive non-improvement count: 2.                     
[INFO GPL-0051] Inflated area:                  91.371 um^2 (+0.35%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1424, After: 1419 (-0.35%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 22945.442, After: 22864.875 (-0.35%)                                               
[INFO GPL-0078] Removed fillers count: 5, area removed: 80.567 um^2. Remaining area to be compensated by modifying density: 10.804  
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           22864.875 um^2 (-0.35%)                                                                
[INFO GPL-0061] Total non-inflated area:     49079.177 um^2 (+0.02%)                                                                
[INFO GPL-0062] Total inflated area:         49170.548 um^2 (+0.02%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      470 |   0.5941 |  2.375785e+04 |   -7.92% |  6.18e-10 |                                                                       
      480 |   0.5513 |  2.400669e+04 |   +1.05% |  9.11e-10 |                                                                       
      490 |   0.5092 |  2.452651e+04 |   +2.17% |  1.34e-09 |                                                                       
      500 |   0.4612 |  2.497183e+04 |   +1.82% |  1.98e-09 |                                                                       
      510 |   0.4112 |  2.500069e+04 |   +0.12% |  2.91e-09 |                                                                       
      520 |   0.3677 |  2.533131e+04 |   +1.32% |  4.29e-09 |                                                                       
      530 |   0.3389 |  2.565058e+04 |   +1.26% |  6.32e-09 |                                                                       
      540 |   0.3141 |  2.588872e+04 |   +0.93% |  9.31e-09 |                                                                       
[INFO GPL-0040] Routability iteration: 4                                                                                            
[INFO GPL-0041] Total routing overflow: 1.7805                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 31 (1.66%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1101                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0860                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0469                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0189                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0980                                                           
[INFO GPL-0049] Routing congestion (1.0980) higher than minimum (1.0972). Consecutive non-improvement count: 3.                     
[INFO GPL-0051] Inflated area:                 105.913 um^2 (+0.40%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1419, After: 1413 (-0.42%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 22864.875, After: 22768.195 (-0.42%)                                               
[INFO GPL-0078] Removed fillers count: 6, area removed: 96.680 um^2. Remaining area to be compensated by modifying density: 9.233   
um^2                                                                                                                                
[INFO GPL-0054] No improvement in routing congestion for 3 consecutive iterations (limit is 3).                                     
[INFO GPL-0055] Reverting inflation values and target density from the iteration with minimum observed routing congestion.          
[INFO GPL-0056] Minimum observed routing congestion: 1.0972                                                                         
[INFO GPL-0057] Target density at minimum routing congestion: 0.7000                                                                
[INFO GPL-0080] Restoring 18 previously removed fillers.                                                                            
[INFO GPL-0081] Number of fillers before restoration 1413 and after 1431 . Relative change: +1.27%%                                 
[INFO GPL-0082] Total filler area before restoration 22768.19 and after 23058.24 (um^2). Relative change: +1.27%%                   
[INFO GPL-0089] Routability finished. Reverting to minimal observed routing congestion, could not reach target.                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      550 |   0.5804 |  2.381092e+04 |   -8.03% |  6.68e-10 |                                                                       
      560 |   0.5429 |  2.386771e+04 |   +0.24% |  9.84e-10 |                                                                       
      570 |   0.4963 |  2.449488e+04 |   +2.63% |  1.45e-09 |                                                                       
      580 |   0.4483 |  2.484149e+04 |   +1.42% |  2.14e-09 |                                                                       
      590 |   0.3995 |  2.483028e+04 |   -0.05% |  3.15e-09 |                                                                       
      600 |   0.3592 |  2.520197e+04 |   +1.50% |  4.64e-09 |                                                                       
      610 |   0.3344 |  2.550198e+04 |   +1.19% |  6.83e-09 |                                                                       
      620 |   0.3077 |  2.566692e+04 |   +0.65% |  1.01e-08 |                                                                       
      630 |   0.2878 |  2.575329e+04 |   +0.34% |  1.48e-08 |                                                                       
      640 |   0.2677 |  2.580702e+04 |   +0.21% |  2.18e-08 |                                                                       
      650 |   0.2389 |  2.575526e+04 |   -0.20% |  3.22e-08 |                                                                       
      660 |   0.2129 |  2.571743e+04 |   -0.15% |  4.74e-08 |                                                                       
      670 |   0.1925 |  2.575497e+04 |   +0.15% |  6.98e-08 |                                                                       
      680 |   0.1683 |  2.568483e+04 |   -0.27% |  1.03e-07 |                                                                       
      690 |   0.1457 |  2.570830e+04 |   +0.09% |  1.51e-07 |                                                                       
      700 |   0.1235 |  2.568067e+04 |   -0.11% |  2.23e-07 |                                                                       
      710 |   0.1025 |  2.559307e+04 |   -0.34% |  3.29e-07 |                                                                       
      712 |   0.0976 |  2.560947e+04 |          |  3.69e-07 |                                                                       
---------------------------------------------------------------                                                                     
[INFO GPL-1001] Global placement finished at iteration 712                                                                          
[INFO GPL-1003] Routability mode iteration count: 374                                                                               
[INFO GPL-1005] Routability final weighted congestion: 1.0911                                                                       
[INFO GPL-1002] Placed Cell Area            26214.3020                                                                              
[INFO GPL-1003] Available Free Area         70093.9008                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.3800 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.4155                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.4675                                                                           
[INFO GPL-1009]     - For 50% usage of free space: 0.7480                                                                           
[INFO GPL-1011] Original area (um^2): 25993.96                                                                                      
[INFO GPL-1012] Total routability artificial inflation: 220.34 (+0.85%)                                                             
[INFO GPL-1014] Final placement area: 26214.30 (+0.85%)                                                                             
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[15:09:09] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2026-02-16_15-08-55/29-odb-writeverilogheader'…       step.py:1140
[15:09:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/29-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[15:09:10] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/30-checker-powergridviolations'…                                                  
[15:09:10] INFO     Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) checker.py:131
                    clear.                                                                                                          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[15:09:10] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2026-02-16_15-08-55/31-openroad-stamidpnr'…               step.py:1140
[15:09:10] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:10] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:10] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/31-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[15:09:11] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl'…                                                 
[15:09:11] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:11] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:11] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:11] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:11] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:11] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:11] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO RSZ-0027] Inserted 6 sg13g2_buf_1 input buffers.                                                                              
[INFO RSZ-0028] Inserted 16 sg13g2_buf_1 output buffers.                                                                            
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
        0 |     +0.0% |       0 |       0 |             0 |      1615                                                               
       10 |     +0.0% |       0 |       0 |             0 |      1605                                                               
       20 |     +0.0% |       0 |       0 |             0 |      1595                                                               
       30 |     +0.0% |       0 |       0 |             0 |      1585                                                               
       40 |     +0.0% |       0 |       0 |             0 |      1575                                                               
       50 |     +0.0% |       0 |       0 |             0 |      1565                                                               
       60 |     +0.0% |       0 |       0 |             0 |      1555                                                               
       70 |     +0.0% |       0 |       0 |             0 |      1545                                                               
       80 |     +0.0% |       0 |       0 |             0 |      1535                                                               
       90 |     +0.0% |       0 |       0 |             0 |      1525                                                               
      100 |     +0.0% |       0 |       0 |             0 |      1515                                                               
      110 |     +0.0% |       0 |       0 |             0 |      1505                                                               
      120 |     +0.0% |       0 |       0 |             0 |      1495                                                               
      130 |     +0.0% |       0 |       0 |             0 |      1485                                                               
      140 |     +0.0% |       0 |       0 |             0 |      1475                                                               
      150 |     +0.0% |       0 |       0 |             0 |      1465                                                               
      160 |     +0.0% |       0 |       0 |             0 |      1455                                                               
      170 |     +0.0% |       0 |       0 |             0 |      1445                                                               
      180 |     +0.0% |       0 |       0 |             0 |      1435                                                               
      190 |     +0.0% |       0 |       0 |             0 |      1425                                                               
      200 |     +0.0% |       0 |       0 |             0 |      1415                                                               
      210 |     +0.0% |       0 |       0 |             0 |      1405                                                               
      220 |     +0.0% |       0 |       0 |             0 |      1395                                                               
      230 |     +0.0% |       0 |       0 |             0 |      1385                                                               
      240 |     +0.0% |       0 |       0 |             0 |      1375                                                               
      250 |     +0.0% |       0 |       0 |             0 |      1365                                                               
      260 |     +0.0% |       0 |       0 |             0 |      1355                                                               
      270 |     +0.0% |       0 |       0 |             0 |      1345                                                               
      280 |     +0.0% |       0 |       0 |             0 |      1335                                                               
      290 |     +0.0% |       0 |       0 |             0 |      1325                                                               
      300 |     +0.0% |       0 |       0 |             0 |      1315                                                               
      310 |     +0.0% |       0 |       0 |             0 |      1305                                                               
      320 |     +0.0% |       0 |       0 |             0 |      1295                                                               
      330 |     +0.0% |       0 |       0 |             0 |      1285                                                               
      340 |     +0.0% |       0 |       0 |             0 |      1275                                                               
      350 |     +0.0% |       0 |       0 |             0 |      1265                                                               
      360 |     +0.0% |       0 |       0 |             0 |      1255                                                               
      370 |     +0.0% |       0 |       0 |             0 |      1245                                                               
      380 |     +0.0% |       0 |       0 |             0 |      1235                                                               
      390 |     +0.0% |       0 |       0 |             0 |      1225                                                               
      400 |     +0.0% |       0 |       0 |             0 |      1215                                                               
      410 |     +0.0% |       0 |       0 |             0 |      1205                                                               
      420 |     +0.0% |       0 |       0 |             0 |      1195                                                               
      430 |     +0.0% |       0 |       0 |             0 |      1185                                                               
      440 |     +0.0% |       0 |       0 |             0 |      1175                                                               
      450 |     +0.0% |       0 |       0 |             0 |      1165                                                               
      460 |     +0.0% |       0 |       0 |             0 |      1155                                                               
      470 |     +0.0% |       0 |       0 |             0 |      1145                                                               
      480 |     +0.0% |       0 |       0 |             0 |      1135                                                               
      490 |     +0.0% |       0 |       0 |             0 |      1125                                                               
      500 |     +0.0% |       0 |       0 |             0 |      1115                                                               
      510 |     +0.0% |       0 |       0 |             0 |      1105                                                               
      520 |     +0.0% |       0 |       0 |             0 |      1095                                                               
      530 |     +0.0% |       0 |       0 |             0 |      1085                                                               
      540 |     +0.0% |       0 |       0 |             0 |      1075                                                               
      550 |     +0.0% |       0 |       0 |             0 |      1065                                                               
      560 |     +0.0% |       0 |       0 |             0 |      1055                                                               
      570 |     +0.0% |       0 |       0 |             0 |      1045                                                               
      580 |     +0.0% |       0 |       0 |             0 |      1035                                                               
      590 |     +0.0% |       0 |       0 |             0 |      1025                                                               
      600 |     +0.0% |       0 |       0 |             0 |      1015                                                               
      610 |     +0.0% |       0 |       0 |             0 |      1005                                                               
      620 |     +0.0% |       0 |       0 |             0 |       995                                                               
      630 |     +0.0% |       0 |       0 |             0 |       985                                                               
      640 |     +0.0% |       0 |       0 |             0 |       975                                                               
      650 |     +0.0% |       0 |       0 |             0 |       965                                                               
      660 |     +0.0% |       0 |       0 |             0 |       955                                                               
      670 |     +0.0% |       0 |       0 |             0 |       945                                                               
      680 |     +0.0% |       0 |       0 |             0 |       935                                                               
      690 |     +0.0% |       0 |       0 |             0 |       925                                                               
      700 |     +0.0% |       0 |       0 |             0 |       915                                                               
      710 |     +0.0% |       0 |       0 |             0 |       905                                                               
      720 |     +0.0% |       0 |       0 |             0 |       895                                                               
      730 |     +0.0% |       0 |       0 |             0 |       885                                                               
      740 |     +0.0% |       0 |       0 |             0 |       875                                                               
      750 |     +0.0% |       0 |       0 |             0 |       865                                                               
      760 |     +0.0% |       0 |       0 |             0 |       855                                                               
      770 |     +0.0% |       0 |       0 |             0 |       845                                                               
      780 |     +0.0% |       0 |       0 |             0 |       835                                                               
      790 |     +0.0% |       0 |       0 |             0 |       825                                                               
      800 |     +0.0% |       0 |       0 |             0 |       815                                                               
      810 |     +0.0% |       0 |       0 |             0 |       805                                                               
      820 |     +0.0% |       0 |       0 |             0 |       795                                                               
      830 |     +0.0% |       0 |       0 |             0 |       785                                                               
      840 |     +0.0% |       0 |       0 |             0 |       775                                                               
      850 |     +0.0% |       0 |       0 |             0 |       765                                                               
      860 |     +0.0% |       0 |       0 |             0 |       755                                                               
      870 |     +0.0% |       0 |       0 |             0 |       745                                                               
      880 |     +0.0% |       0 |       0 |             0 |       735                                                               
      890 |     +0.0% |       0 |       0 |             0 |       725                                                               
      900 |     +0.0% |       0 |       0 |             0 |       715                                                               
      910 |     +0.0% |       0 |       0 |             0 |       705                                                               
      920 |     +0.0% |       0 |       0 |             0 |       695                                                               
      930 |     +0.0% |       0 |       0 |             0 |       685                                                               
      940 |     +0.0% |       0 |       0 |             0 |       675                                                               
      950 |     +0.0% |       0 |       0 |             0 |       665                                                               
      960 |     +0.0% |       0 |       0 |             0 |       655                                                               
      970 |     +0.0% |       0 |       0 |             0 |       645                                                               
      980 |     +0.0% |       0 |       0 |             0 |       635                                                               
      990 |     +0.0% |       0 |       0 |             0 |       625                                                               
     1000 |     +0.0% |       0 |       0 |             0 |       615                                                               
     1010 |     +0.0% |       0 |       0 |             0 |       605                                                               
     1020 |     +0.0% |       0 |       0 |             0 |       595                                                               
     1030 |     +0.0% |       0 |       0 |             0 |       585                                                               
     1040 |     +0.0% |       0 |       0 |             0 |       575                                                               
     1050 |     +0.0% |       0 |       0 |             0 |       565                                                               
     1060 |     +0.0% |       0 |       0 |             0 |       555                                                               
     1070 |     +0.0% |       0 |       0 |             0 |       545                                                               
     1080 |     +0.0% |       0 |       0 |             0 |       535                                                               
     1090 |     +0.0% |       0 |       0 |             0 |       525                                                               
     1100 |     +0.0% |       0 |       0 |             0 |       515                                                               
     1110 |     +0.0% |       0 |       0 |             0 |       505                                                               
     1120 |     +0.0% |       0 |       0 |             0 |       495                                                               
     1130 |     +0.0% |       0 |       0 |             0 |       485                                                               
     1140 |     +0.0% |       0 |       0 |             0 |       475                                                               
     1150 |     +0.0% |       0 |       0 |             0 |       465                                                               
     1160 |     +0.0% |       0 |       0 |             0 |       455                                                               
     1170 |     +0.0% |       0 |       0 |             0 |       445                                                               
     1180 |     +0.0% |       0 |       0 |             0 |       435                                                               
     1190 |     +0.0% |       0 |       0 |             0 |       425                                                               
     1200 |     +0.0% |       0 |       0 |             0 |       415                                                               
     1210 |     +0.0% |       0 |       0 |             0 |       405                                                               
     1220 |     +0.0% |       0 |       0 |             0 |       395                                                               
     1230 |     +0.0% |       0 |       0 |             0 |       385                                                               
     1240 |     +0.0% |       0 |       0 |             0 |       375                                                               
     1250 |     +0.0% |       0 |       0 |             0 |       365                                                               
     1260 |     +0.0% |       0 |       0 |             0 |       355                                                               
     1270 |     +0.0% |       0 |       0 |             0 |       345                                                               
     1280 |     +0.0% |       0 |       0 |             0 |       335                                                               
     1290 |     +0.0% |       0 |       0 |             0 |       325                                                               
     1300 |     +0.0% |       0 |       0 |             0 |       315                                                               
     1310 |     +0.0% |       0 |       0 |             0 |       305                                                               
     1320 |     +0.0% |       0 |       0 |             0 |       295                                                               
     1330 |     +2.4% |       0 |     154 |             6 |       285                                                               
     1340 |     +2.8% |       0 |     177 |             7 |       275                                                               
     1350 |     +2.8% |       0 |     177 |             7 |       265                                                               
     1360 |     +2.8% |       0 |     177 |             7 |       255                                                               
     1370 |     +2.8% |       0 |     177 |             7 |       245                                                               
     1380 |     +2.8% |       0 |     177 |             7 |       235                                                               
     1390 |     +2.8% |       0 |     177 |             7 |       225                                                               
     1400 |     +2.8% |       0 |     177 |             7 |       215                                                               
     1410 |     +2.8% |       0 |     177 |             7 |       205                                                               
     1420 |     +2.8% |       0 |     177 |             7 |       195                                                               
     1430 |     +2.8% |       0 |     177 |             7 |       185                                                               
     1440 |     +2.8% |       0 |     177 |             7 |       175                                                               
     1450 |     +2.8% |       0 |     177 |             7 |       165                                                               
     1460 |     +2.8% |       0 |     177 |             7 |       155                                                               
     1470 |     +2.8% |       0 |     177 |             7 |       145                                                               
     1480 |     +2.8% |       0 |     177 |             7 |       135                                                               
     1490 |     +2.8% |       0 |     177 |             7 |       125                                                               
     1500 |     +2.8% |       0 |     177 |             7 |       115                                                               
     1510 |     +2.8% |       0 |     177 |             7 |       105                                                               
     1520 |     +2.8% |       0 |     177 |             7 |        95                                                               
     1530 |     +2.8% |       0 |     177 |             7 |        85                                                               
     1540 |     +2.8% |       0 |     177 |             7 |        75                                                               
     1550 |     +2.8% |       0 |     177 |             7 |        65                                                               
     1560 |     +2.8% |       0 |     177 |             7 |        55                                                               
     1570 |     +2.8% |       0 |     177 |             7 |        45                                                               
     1580 |     +2.8% |       0 |     177 |             7 |        35                                                               
     1590 |     +2.8% |       0 |     177 |             7 |        25                                                               
     1600 |     +2.8% |       0 |     177 |             7 |        15                                                               
     1610 |     +2.8% |       0 |     177 |             7 |         5                                                               
    final |     +2.8% |       0 |     177 |             7 |         0                                                               
---------------------------------------------------------------------                                                               
[INFO RSZ-0034] Found 7 slew violations.                                                                                            
[INFO RSZ-0035] Found 7 fanout violations.                                                                                          
[INFO RSZ-0038] Inserted 177 buffers in 7 nets.                                                                                     
[INFO RSZ-0042] Inserted 264 tie sg13g2_tiehi instances.                                                                            
[15:09:13] WARNING  [RSZ-0020] found 6 floating nets.                                                                openroad.py:314
 bias[0]                                                                                                                            
 bias[1]                                                                                                                            
 dacout                                                                                                                             
 iref[0]                                                                                                                            
 iref[1]                                                                                                                            
 vdda                                                                                                                               
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       5871.7 u                                                                                                   
average displacement        3.3 u                                                                                                   
max displacement           14.5 u                                                                                                   
original HPWL           40073.9 u                                                                                                   
legalized HPWL          45195.6 u                                                                                                   
delta HPWL                   13 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 721 instances                                                                                              
[INFO DPL-0021] HPWL before           45195.6 u                                                                                     
[INFO DPL-0022] HPWL after            44362.2 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 926 connections made, 0 conflicts skipped.                                                                          
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1773   47858.01                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.nl.v'…          
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.pnl.v'…         
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.def'…           
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.sdc'…           
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[15:09:13] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2026-02-16_15-08-55/33-odb-manualglobalplacement'… step.py:1140
[15:09:13] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set. Skipping 'Odb.ManualGlobalPlacement'…                            odb.py:1031
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[15:09:14] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement'…                                                   
[15:09:14] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:14] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:14] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           44362.2 u                                                                                                   
legalized HPWL          45195.6 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 721 instances                                                                                              
[INFO DPL-0021] HPWL before           45195.6 u                                                                                     
[INFO DPL-0022] HPWL after            44362.2 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1773   47858.01                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.nl.v'…            
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.pnl.v'…           
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.def'…             
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.sdc'…             
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[15:09:14] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2026-02-16_15-08-55/35-openroad-cts'…                           step.py:1140
[15:09:14] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:14] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:14] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:14] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:14] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:14] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:14] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-16_15-08-55/35-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 -root_buf sg13g2_buf_16 -sink_clustering_enable             
[INFO CTS-0050] Root buffer is sg13g2_buf_16.                                                                                       
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
                    sg13g2_buf_2                                                                                                    
                    sg13g2_buf_4                                                                                                    
                    sg13g2_buf_8                                                                                                    
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[INFO CTS-0010]  Clock net "clk" has 256 sinks.                                                                                     
[INFO CTS-0008] TritonCTS found 1 clock nets.                                                                                       
[INFO CTS-0097] Characterization used 3 buffer(s) types.                                                                            
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.                                           
[INFO CTS-0027] Generating H-Tree topology for net clk.                                                                             
[INFO CTS-0028]  Total number of sinks: 256.                                                                                        
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.                                                                   
[INFO CTS-0030]  Number of static layers: 0.                                                                                        
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).                                                                             
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.                         
[INFO CTS-0019]  Total number of sinks after clustering: 19.                                                                        
[INFO CTS-0024]  Normalized sink region: [(1.04635, 0.739683), (19.1982, 9.55)].                                                    
[INFO CTS-0025]     Width:  18.1518.                                                                                                
[INFO CTS-0026]     Height: 8.8103.                                                                                                 
 Level 1                                                                                                                            
    Direction: Horizontal                                                                                                           
    Sinks per sub-region: 10                                                                                                        
    Sub-region size: 9.0759 X 8.8103                                                                                                
[INFO CTS-0034]     Segment length (rounded): 4.                                                                                    
 Level 2                                                                                                                            
    Direction: Vertical                                                                                                             
    Sinks per sub-region: 5                                                                                                         
    Sub-region size: 9.0759 X 4.4052                                                                                                
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.                                                                    
[INFO CTS-0035]  Number of sinks covered: 19.                                                                                       
[INFO CTS-0018]     Created 24 clock buffers.                                                                                       
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0015]     Created 24 clock nets.                                                                                          
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:4, 9:2, 12:1, 13:1, 14:7, 15:2, 16:5..                       
[INFO CTS-0017]     Max level of the clock tree: 2.                                                                                 
[INFO CTS-0098] Clock net "clk"                                                                                                     
[INFO CTS-0099]  Sinks 270                                                                                                          
[INFO CTS-0100]  Leaf buffers 19                                                                                                    
[INFO CTS-0101]  Average sink wire length 518.90 um                                                                                 
[INFO CTS-0102]  Path depth 2 - 3                                                                                                   
[INFO CTS-0207]  Dummy loads inserted 14                                                                                            
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 2937um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 76 connections made, 0 conflicts skipped.                                                                           
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.sdc'…                           
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement        483.1 u                                                                                                   
average displacement        0.3 u                                                                                                   
max displacement           16.4 u                                                                                                   
original HPWL           47497.4 u                                                                                                   
legalized HPWL          48466.0 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 732 instances                                                                                              
[INFO DPL-0021] HPWL before           48466.0 u                                                                                     
[INFO DPL-0022] HPWL after            47599.8 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.sdc'…                           
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[15:09:23] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2026-02-16_15-08-55/36-openroad-stamidpnr-1'…           step.py:1140
[15:09:23] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:23] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[15:09:25] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts'…                                                
[15:09:25] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:25] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:25] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:25] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[15:09:25] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:25] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           47599.8 u                                                                                                   
legalized HPWL          48466.0 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 732 instances                                                                                              
[INFO DPL-0021] HPWL before           48466.0 u                                                                                     
[INFO DPL-0022] HPWL after            47599.8 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.nl.v'…         
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.pnl.v'…        
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.def'…          
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.sdc'…          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[15:09:26] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2026-02-16_15-08-55/38-openroad-stamidpnr-2'…           step.py:1140
[15:09:26] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:26] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:26] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[15:09:28] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting'…       step.py:1140
[15:09:28] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:28] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:28] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 145                                                                                                      
[INFO GRT-0019] Found 25 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 17                                                                                                  
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
          Routing      Original      Derated      Resource                                                                          
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        16944         11307          33.27%                                                                      
Metal3     Horizontal      24259         16256          32.99%                                                                      
Metal4     Vertical        17223         11228          34.81%                                                                      
Metal5     Horizontal      23272         15417          33.75%                                                                      
TopMetal1    Vertical         3198          1950          39.02%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0102] Start extra iteration 1/50                                                                                          
[INFO GRT-0102] Start extra iteration 2/50                                                                                          
[INFO GRT-0102] Start extra iteration 3/50                                                                                          
[INFO GRT-0102] Start extra iteration 4/50                                                                                          
[INFO GRT-0197] Via related to pin nodes: 8665                                                                                      
[INFO GRT-0198] Via related Steiner nodes: 188                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 10740                                                                                         
[INFO GRT-0112] Final usage 3D: 39772                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           11307          3278           28.99%             0 /  0 /  0                                                       
Metal3           16256          3684           22.66%             0 /  0 /  0                                                       
Metal4           11228           274            2.44%             0 /  0 /  0                                                       
Metal5           15417           316            2.05%             0 /  0 /  0                                                       
TopMetal1           1950             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            56158          7552           13.45%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 83851 um                                                                                          
[INFO GRT-0014] Routed nets: 1804                                                                                                   
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting/heichips25_pudding.def'…                 
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[15:09:30] VERBOSE  Running 'OpenROAD.CheckAntennas' at 'runs/RUN_2026-02-16_15-08-55/40-openroad-checkantennas'…       step.py:1140
[15:09:30] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:30] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:30] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/40-openroad-checkantennas/openroad-checkantennas.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net         ┃ Pin      ┃ Layer  ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━┩
│ 1.28  │ 255.68  │ 200.00   │ state[123\] │ _2835_/A │ Metal3 │
└───────┴─────────┴──────────┴─────────────┴──────────┴────────┘
[15:09:32] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[15:09:32] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
──────────────────────────────────────────────── Diodes on Ports Protection Routine ────────────────────────────────────────────────
[15:09:32] VERBOSE  Running 'Odb.DiodesOnPorts' at 'runs/RUN_2026-02-16_15-08-55/41-odb-diodesonports'…                 step.py:1140
[15:09:32] INFO     'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…                                      odb.py:820
[15:09:32] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[15:09:32] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
────────────────────────────────────────────────────────── Antenna Repair ──────────────────────────────────────────────────────────
[15:09:32] VERBOSE  Running 'OpenROAD.RepairAntennas' at 'runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas'…     step.py:1140
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[15:09:32] VERBOSE  Running 'DiodeInsertion' at                                                                         step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion'…                                     
[15:09:32] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:32] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:32] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_antennas sg13g2_antennanp -iterations 3 -ratio_margin 10                                                                   
[INFO GRT-0012] Found 1 antenna violations.                                                                                         
[INFO GRT-0302] Inserted 1 jumpers for 1 nets.                                                                                      
[INFO GRT-0012] Found 0 antenna violations.                                                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.def'
…                                                                                                                                   
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[15:09:36] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                                                 step.py:1140
                    'runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/2-openroad-checkantennas'…                             
[15:09:36] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:36] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:36] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/2-openroad-checkantennas/openroad-checkant             
                    ennas.log'…                                                                                                     
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[15:09:38] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[15:09:38] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[15:09:38] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at 'runs/RUN_2026-02-16_15-08-55/43-openroad-stamidpnr-3'…           step.py:1140
[15:09:38] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:38] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:38] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────────────── Detailed Routing ─────────────────────────────────────────────────────────
[15:09:39] VERBOSE  Running 'OpenROAD.DetailedRouting' at 'runs/RUN_2026-02-16_15-08-55/44-openroad-detailedrouting'…   step.py:1140
[15:09:39] INFO     Running TritonRoute with 8 threads…                                                             openroad.py:1963
[15:09:39] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:39] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[15:09:39] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-16_15-08-55/44-openroad-detailedrouting/openroad-detailedrouting.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO ORD-0030] Using 8 thread(s).                                                                                                  
+ detailed_route -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc                                                             
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-16_15-08-55/44-openroad-detailedrouting/drt-run-0/heichips25_pudding.drc        
[INFO DRT-0149] Reading tech and libs.                                                                                              
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4            openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
[15:09:40] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
                                                                                                                                    
Units:                1000                                                                                                          
Number of layers:     15                                                                                                            
Number of macros:     108                                                                                                           
Number of vias:       77                                                                                                            
Number of viarulegen: 6                                                                                                             
                                                                                                                                    
[INFO DRT-0150] Reading design.                                                                                                     
                                                                                                                                    
Design:                   heichips25_pudding                                                                                        
Die area:                 ( 0 0 ) ( 500000 200000 )                                                                                 
Number of track patterns: 14                                                                                                        
Number of DEF vias:       0                                                                                                         
Number of components:     1811                                                                                                      
Number of terminals:      47                                                                                                        
Number of snets:          2                                                                                                         
Number of nets:           1822                                                                                                      
                                                                                                                                    
[INFO DRT-0167] List of default vias:                                                                                               
  Layer Via2                                                                                                                        
    default via: Via2_YX                                                                                                            
  Layer Via3                                                                                                                        
    default via: Via3_XY                                                                                                            
  Layer Via4                                                                                                                        
    default via: Via4_YX                                                                                                            
  Layer TopVia1                                                                                                                     
    default via: TopVia1EWNS                                                                                                        
  Layer TopVia2                                                                                                                     
    default via: TopVia2EWNS                                                                                                        
[INFO DRT-0162] Library cell analysis.                                                                                              
[INFO DRT-0163] Instance analysis.                                                                                                  
[INFO DRT-0164] Number of unique instances = 48.                                                                                    
[INFO DRT-0168] Init region query.                                                                                                  
[INFO DRT-0024]   Complete GatPoly.                                                                                                 
[INFO DRT-0024]   Complete Cont.                                                                                                    
[INFO DRT-0024]   Complete Metal1.                                                                                                  
[INFO DRT-0024]   Complete Via1.                                                                                                    
[INFO DRT-0024]   Complete Metal2.                                                                                                  
[INFO DRT-0024]   Complete Via2.                                                                                                    
[INFO DRT-0024]   Complete Metal3.                                                                                                  
[INFO DRT-0024]   Complete Via3.                                                                                                    
[INFO DRT-0024]   Complete Metal4.                                                                                                  
[INFO DRT-0024]   Complete Via4.                                                                                                    
[INFO DRT-0024]   Complete Metal5.                                                                                                  
[INFO DRT-0024]   Complete TopVia1.                                                                                                 
[INFO DRT-0024]   Complete TopMetal1.                                                                                               
[INFO DRT-0024]   Complete TopVia2.                                                                                                 
[INFO DRT-0024]   Complete TopMetal2.                                                                                               
[INFO DRT-0033] GatPoly shape region query size = 2.                                                                                
[INFO DRT-0033] Cont shape region query size = 0.                                                                                   
[INFO DRT-0033] Metal1 shape region query size = 45568.                                                                             
[INFO DRT-0033] Via1 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal2 shape region query size = 2146.                                                                              
[INFO DRT-0033] Via2 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal3 shape region query size = 1871.                                                                              
[INFO DRT-0033] Via3 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal4 shape region query size = 1810.                                                                              
[INFO DRT-0033] Via4 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal5 shape region query size = 2728.                                                                              
[INFO DRT-0033] TopVia1 shape region query size = 2146.                                                                             
[INFO DRT-0033] TopMetal1 shape region query size = 1469.                                                                           
[INFO DRT-0033] TopVia2 shape region query size = 454.                                                                              
[INFO DRT-0033] TopMetal2 shape region query size = 490.                                                                            
[INFO DRT-0165] Start pin access.                                                                                                   
[INFO DRT-0078]   Complete 497 pins.                                                                                                
[INFO DRT-0081]   Complete 46 unique inst patterns.                                                                                 
[INFO DRT-0084]   Complete 941 groups.                                                                                              
#scanned instances     = 1811                                                                                                       
#unique  instances     = 48                                                                                                         
#stdCellGenAp          = 1738                                                                                                       
#stdCellValidPlanarAp  = 0                                                                                                          
#stdCellValidViaAp     = 1342                                                                                                       
#stdCellPinNoAp        = 0                                                                                                          
#stdCellPinCnt         = 5390                                                                                                       
#instTermValidViaApCnt = 0                                                                                                          
#macroGenAp            = 1652                                                                                                       
#macroValidPlanarAp    = 1596                                                                                                       
#macroValidViaAp       = 0                                                                                                          
#macroNoAp             = 1                                                                                                          
[INFO DRT-0166] Complete pin access.                                                                                                
[INFO DRT-0267] cpu time = 00:01:31, elapsed time = 00:00:18, memory = 115.46 (MB), peak = 114.58 (MB)                              
                                                                                                                                    
[INFO DRT-0157] Number of guides:     12579                                                                                         
                                                                                                                                    
[INFO DRT-0169] Post process guides.                                                                                                
[INFO DRT-0176] GCELLGRID X 0 DO 69 STEP 7200 ;                                                                                     
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 7200 ;                                                                                     
[INFO DRT-0028]   Complete GatPoly.                                                                                                 
[INFO DRT-0028]   Complete Cont.                                                                                                    
[INFO DRT-0028]   Complete Metal1.                                                                                                  
[INFO DRT-0028]   Complete Via1.                                                                                                    
[INFO DRT-0028]   Complete Metal2.                                                                                                  
[INFO DRT-0028]   Complete Via2.                                                                                                    
[INFO DRT-0028]   Complete Metal3.                                                                                                  
[INFO DRT-0028]   Complete Via3.                                                                                                    
[INFO DRT-0028]   Complete Metal4.                                                                                                  
[INFO DRT-0028]   Complete Via4.                                                                                                    
[INFO DRT-0028]   Complete Metal5.                                                                                                  
[INFO DRT-0028]   Complete TopVia1.                                                                                                 
[INFO DRT-0028]   Complete TopMetal1.                                                                                               
[INFO DRT-0028]   Complete TopVia2.                                                                                                 
[INFO DRT-0028]   Complete TopMetal2.                                                                                               
[INFO DRT-0178] Init guide query.                                                                                                   
[INFO DRT-0035]   Complete GatPoly (guide).                                                                                         
[INFO DRT-0035]   Complete Cont (guide).                                                                                            
[INFO DRT-0035]   Complete Metal1 (guide).                                                                                          
[INFO DRT-0035]   Complete Via1 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal2 (guide).                                                                                          
[INFO DRT-0035]   Complete Via2 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal3 (guide).                                                                                          
[INFO DRT-0035]   Complete Via3 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal4 (guide).                                                                                          
[INFO DRT-0035]   Complete Via4 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal5 (guide).                                                                                          
[INFO DRT-0035]   Complete TopVia1 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal1 (guide).                                                                                       
[INFO DRT-0035]   Complete TopVia2 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal2 (guide).                                                                                       
[INFO DRT-0036] GatPoly guide region query size = 0.                                                                                
[INFO DRT-0036] Cont guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal1 guide region query size = 4526.                                                                              
[INFO DRT-0036] Via1 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal2 guide region query size = 3806.                                                                              
[INFO DRT-0036] Via2 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal3 guide region query size = 1808.                                                                              
[INFO DRT-0036] Via3 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal4 guide region query size = 96.                                                                                
[INFO DRT-0036] Via4 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal5 guide region query size = 34.                                                                                
[INFO DRT-0036] TopVia1 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal1 guide region query size = 0.                                                                              
[INFO DRT-0036] TopVia2 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal2 guide region query size = 0.                                                                              
[INFO DRT-0179] Init gr pin query.                                                                                                  
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.90 (MB), peak = 119.10 (MB)                              
[INFO DRT-0245] skipped writing guide updates to database.                                                                          
[INFO DRT-0185] Post process initialize RPin region query.                                                                          
/nix/store/eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee-gcc-14.3.0/include/c++/14.3.0/bits/stl_vector.h:1162: const_reference                   
std::vector<std::unique_ptr<drt::frAccessPoint>>::operator[](size_type) const: Assertion '__n < this->size()' failed.               
Signal 6 received                                                                                                                   
Stack trace:                                                                                                                        
 0# 0x00006233E023D492 in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                              
 1# 0x000079260EA419C0 in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                   
 2# 0x000079260EA9CAAC in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                   
 3# gsignal in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                              
 4# abort in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                                
 5# 0x000079260EEE115E in /nix/store/xm08aqdd7pxcdhm0ak6aqb1v7hw5q6ri-gcc-14.3.0-lib/lib/libstdc++.so.6                             
 6# drt::io::Parser::initRPin_rpin() in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                
 7# drt::io::Parser::initRPin() in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                     
 8# drt::TritonRoute::initGuide() in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                   
 9# drt::TritonRoute::main() in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                        
10# detailed_route_cmd(char const*, char const*, char const*, char const*, char const*, bool, int, char const*, char const*, char   
const*, int, double, int, bool, bool, bool, int, bool, char const*, int) in                                                         
/nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                                        
11# 0x00006233E0D4A51B in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                              
12# TclNRRunCallbacks in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                       
13# 0x000079261420D2D3 in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                      
14# Tcl_EvalEx in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                              
15# Tcl_Eval in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                                
16# sta::sourceTclFile(char const*, bool, bool, Tcl_Interp*) in                                                                     
/nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                                        
17# ord::tclInit(Tcl_Interp*) in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                       
18# Tcl_MainEx in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                              
19# main in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                            
20# 0x000079260EA2A4D8 in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                   
21# __libc_start_main in /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                    
22# _start in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                          
Classic - Stage 47 - Detailed Routing ━━━━━━━━━━━━━━━━━━━━━━━                  46/79 0:01:04
[15:10:00] WARNING  The following warnings were generated by the flow:                                                   flow.py:699
[15:10:00] WARNING  [Checker.LintWarnings] 6 Lint warnings found.                                                        flow.py:701
[15:10:00] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:701
                    (and 21 similar warnings)                                                                                       
[15:10:00] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:701
                    (and 21 similar warnings)                                                                                       
[15:10:00] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:701
                    (and 3 similar warnings)                                                                                        
[15:10:00] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:701
                    (and 3 similar warnings)                                                                                        
[15:10:00] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:701
                    (and 3 similar warnings)                                                                                        
[15:10:00] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:701
                    (and 3 similar warnings)                                                                                        
[15:10:00] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac128module has no liberty cell. (and 1 similar          flow.py:701
                    warnings)                                                                                                       
[15:10:00] WARNING  [Odb.CheckMacroAntennaProperties] Cell 'dac128module' has (1) input pin(s) without antenna gate      flow.py:701
                    information. They might not be connected to a gate. (and 2 similar warnings)                                    
[15:10:00] WARNING  [OpenROAD.GeneratePDN] [PDN-0211] Option -starts_with cannot be used with -followpins and will be    flow.py:701
                    ignored.                                                                                                        
[15:10:00] WARNING  [OpenROAD.GeneratePDN] [PDN-0231] wires is not connected to any power/ground nets.                   flow.py:701
[15:10:00] WARNING  [OpenROAD.RepairDesignPostGPL] [RSZ-0020] found 6 floating nets.                                     flow.py:701
[15:10:00] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping    flow.py:701
                    for layer Cont (and 9 similar warnings)                                                                         
[15:10:00] ERROR    The flow has encountered an unexpected error:                                                    __main__.py:185
                    OpenROAD.DetailedRouting failed with an unexpected error. Please check                                          
                    'runs/RUN_2026-02-16_15-08-55/44-openroad-detailedrouting/openroad-detailedrouting.log' and                     
                    unless you wrote the step yourself, file an issue.                                                              
                    Last 10 lines:                                                                                                  
                            13# 0x000079261420D2D3 in                                                                               
                    /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                                            
                            14# Tcl_EvalEx in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                  
                            15# Tcl_Eval in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                    
                            16# sta::sourceTclFile(char const*, bool, bool, Tcl_Interp*) in                                         
                    /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                    
                            17# ord::tclInit(Tcl_Interp*) in                                                                        
                    /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                    
                            18# Tcl_MainEx in /nix/store/biz055ybc5x1vxar1dqlrjsw7w9axgc2-tcl-8.6.16/lib/libtcl.so                  
                            19# main in /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                
                            20# 0x000079260EA2A4D8 in                                                                               
                    /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                         
                            21# __libc_start_main in                                                                                
                    /nix/store/xx7cm72qy2c0643cm1ipngd87aqwkcdp-glibc-2.40-66/lib/libc.so.6                                         
                            22# _start in                                                                                           
                    /nix/store/dpykyl5cc8pp5fa1j6xwlssz2mz6z0d2-openroad-2026-01-06/bin/openroad                                    
                                                                                                                                    
[15:10:00] ERROR    LibreLane will now quit.                                                                         __main__.py:186
