David G. Andersen , Jason Franklin , Michael Kaminsky , Amar Phanishayee , Lawrence Tan , Vijay Vasudevan, FAWN: a fast array of wimpy nodes, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629577]
ARM Holdings. 2010. Cortex-A8 Technical: Reference Manual (3p2 ed.). ARM Holdings, Cambridge, NJ.
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Maximilien Breughe , Stijn Eyerman , Lieven Eeckhout, A mechanistic performance model for superscalar in-order processors, Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, p.14-24, April 01-03, 2012[doi>10.1109/ISPASS.2012.6189202]
Maximilien Breughe , Zheng Li , Yang Chen , Stijn Eyerman , Olivier Temam , Chengyong Wu , Lieven Eeckhout, How sensitive is processor customization to the workload's input datasets?, Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, p.1-7, June 05-06, 2011[doi>10.1109/SASP.2011.5941070]
Xi E. Chen , Tor M. Aamodt, Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.59-70, November 08-12, 2008[doi>10.1109/MICRO.2008.4771779]
X. E. Chen and T. M. Aamodt. 2009. A first-order fine-grained multithreaded throughput model. In Proceedings of the IEEE 15th International Symposium on High-Performance Computer Architecture (HPCA). IEEE, Los Alamitos, CA, 329--340.
Yang Chen , Yuanjie Huang , Lieven Eeckhout , Grigori Fursin , Liang Peng , Olivier Temam , Chengyong Wu, Evaluating iterative optimization across 1000 datasets, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806647]
Yuan Chou , Brian Fahs , Santosh Abraham, Microarchitecture Optimizations for Exploiting Memory-Level Parallelism, Proceedings of the 31st annual international symposium on Computer architecture, p.76, June 19-23, 2004, München, Germany
Rajagopalan Desikan , Doug Burger , Stephen W. Keckler, Measuring Experimental Error in Microprocessor Simulation, Proceedings of the 28th annual international symposium on Computer architecture, p.266-277, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.565338]
Christophe Dubach , Timothy Jones , Michael O'Boyle, Microarchitectural Design Space Exploration Using an Architecture-Centric Approach, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.262-271, December 01-05, 2007[doi>10.1109/MICRO.2007.26]
P. K. Dubey , G. B. Adams, III , M. J. Flynn, Instruction Window Size Trade-Offs and Characterization of Program Parallelism, IEEE Transactions on Computers, v.43 n.4, p.431-442, April 1994[doi>10.1109/12.278481]
Lieven Eeckhout , Koenraad De Bosschere, Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.25, September 08-12, 2001
Lieven Eeckhout , Sebastien Nussbaum , James E. Smith , Koen De Bosschere, Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox, IEEE Micro, v.23 n.5, p.26-38, September 2003[doi>10.1109/MM.2003.1240210]
David Eklov , David Black-Schaffer , Erik Hagersten, Fast modeling of shared caches in multicore systems, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, January 24-26, 2011, Heraklion, Greece[doi>10.1145/1944862.1944885]
Stijn Eyerman , Lieven Eeckhout, Probabilistic job symbiosis modeling for SMT processor scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736033]
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A mechanistic performance model for superscalar out-of-order processors, ACM Transactions on Computer Systems (TOCS), v.27 n.2, p.1-37, May 2009[doi>10.1145/1534909.1534910]
Stijn Eyerman , Kenneth Hoste , Lieven Eeckhout, Mechanistic-empirical processor performance modeling for constructing CPI stacks on real hardware, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.216-226, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762738]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
A. Gutierrez, J. Pusdesris, R. G. Dreslinski, T. Mudge, C. Sudanthi, C. D. Emmons, M. Hayenga, and N. Paver. 2014. Sources of error in full-system simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS). 13--22.
G. Hamerly, E. Perelman, J. Lau, and B. Calder. 2005. SimPoint 3.0: Faster and more flexible program analysis. Journal of Instruction-Level Parallelism 7, 1--28.
A. Hartstein , Thomas R. Puzak, The optimum pipeline depth for a microprocessor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
Engin Ïpek , Sally A. McKee , Rich Caruana , Bronis R. de Supinski , Martin Schulz, Efficiently exploring architectural design spaces via predictive modeling, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168882]
P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA). 99--108.
P. J. Joseph , Kapil Vaswani , Matthew J. Thazhuthaveetil, A Predictive Performance Model for Superscalar Processors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.161-170, December 09-13, 2006[doi>10.1109/MICRO.2006.6]
Ray A. Kamin, III , George B. Adams, III , Pradeep K. Dubey, Dynamic trace analysis for analytic modeling of superscalar performance, Performance Evaluation, v.19 n.2-3, p.259-276, March 1994[doi>10.1016/0166-5316(94)90041-8]
Tejas S. Karkhanis , James E. Smith, A First-Order Superscalar Processor Model, Proceedings of the 31st annual international symposium on Computer architecture, p.338, June 19-23, 2004, München, Germany
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168881]
J. Lee. 2010. A superscalar processor model for limited functional units using instruction dependencies. In Proceedings of the ISCA 25th International Conference on Computers and Their Applications (CATA). 294--299.
Kevin Lim , Parthasarathy Ranganathan , Jichuan Chang , Chandrakant Patel , Trevor Mudge , Steven Reinhardt, Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.315-326, June 21-25, 2008[doi>10.1109/ISCA.2008.37]
Giovanni Mariani , Gianluca Palermo , Vittorio Zaccaria , Cristina Silvano, Design-space exploration and runtime resource management for multicores, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2, p.1-27, September 2013[doi>10.1145/2514641.2514647]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Pierre Michaud , Andre Seznec , Stephan Jourdan, Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.2, October 12-16, 1999
Derek B. Noonburg , John P. Shen, Theoretical modeling of superscalar processor performance, Proceedings of the 27th annual international symposium on Microarchitecture, p.52-62, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192730]
Derek B. Noonburg , John Paul Shen, A Framework for Statistical Modeling of Superscalar Processor Performance, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.298, February 01-05, 1997
Mark Oskin , Frederic T. Chong , Matthew Farrens, HLS: combining statistical and symbolic simulation to guide microprocessor designs, Proceedings of the 27th annual international symposium on Computer architecture, p.71-82, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339656]
E. Ould-Ahmed-Vall, J. Woodlee, C. Yount, K. A. Doshi, and S. Abraham. 2007. Using model trees for computer architecture performance analysis of software applications. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 116--125.
Vijay Janapa Reddi , Benjamin C. Lee , Trishul Chilimbi , Kushagra Vaid, Web search using mobile cores: quantifying and mitigating the price of efficiency, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816002]
Tarek M. Taha , Scott Wills, An Instruction Throughput Model of Superscalar Processors, IEEE Transactions on Computers, v.57 n.3, p.389-403, March 2008[doi>10.1109/TC.2007.70817]
Texas Instruments Incorporated. 2014. AM335x Sitara Processors: Technical Reference Manual. Texas Instruments Incorporated, Dallas, TX.
M. Van Biesbrouck , T. Sherwood , B. Calder, A co-phase matrix to guide simultaneous multithreading simulation, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.45-56, March 10-12, 2004
Kenzo Van Craeynest , Lieven Eeckhout, The Multi-Program Performance Model: Debunking current practice in multi-core simulation, Proceedings of the 2011 IEEE International Symposium on Workload Characterization, p.26-37, November 06-08, 2011[doi>10.1109/IISWC.2011.6114194]
Kenzo Van Craeynest , Aamer Jaleel , Lieven Eeckhout , Paolo Narvaez , Joel Emer, Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE), Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Yongxin Zhu , Weng-Fai Wong , Ştefan Andrei, An integrated performance and power model for superscalar processor designs, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120764]
