// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ9574 RDP455 board device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include "ipq9574-qcn9224-default-memory.dtsi"
#include "ipq9574.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. IPQ9574/RDP455/AP-AL02-C12";
	compatible = "qcom,ipq9574-ap-al02-c12", "qcom,ipq9574-rdp455", "qcom,ipq9574";

	aliases {
		serial0 = &blsp1_uart2;
		serial1 = &blsp1_uart4;
		serial2 = &blsp1_uart3;
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
		ethernet2 = "/soc/dp3";
		ethernet3 = "/soc/dp4";
		ethernet4 = "/soc/dp5";
		ethernet5 = "/soc/dp6";
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	soc@0 {
		mdio@90000 {
			pinctrl-0 = <&mdio_pins>;
			pinctrl-names = "default";
			/*gpio60 for malibu reset, gpio36 for both aqr reset reserved */
			phy-reset-gpio = <&tlmm 60 GPIO_ACTIVE_LOW>;
			status = "okay";

			ethernet-phy-package@0 {
				compatible = "qcom,qca8075-package";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x10>;
				qcom,package-mode = "psgmii";
				phy0: ethernet-phy@10 {
					reg = <0x10>;
				};
				phy1: ethernet-phy@11 {
					reg = <0x11>;
				};
				phy2: ethernet-phy@12 {
					reg = <0x12>;
				};
				phy3: ethernet-phy@13 {
					reg = <0x13>;
				};
			};

			phy4: ethernet-phy@4 {
				compatible ="ethernet-phy-ieee802.3-c45";
				reg = <8>;
			};
			phy5: ethernet-phy@5 {
				compatible ="ethernet-phy-ieee802.3-c45";
				reg = <0>;
			};
		};

		ess-instance {
			num_devices = <0x1>;
			ess-switch@3a000000 {
				switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
				switch_lan_bmp = <0x3e>; /* lan port bitmap */
				switch_wan_bmp = <0x40>; /* wan port bitmap */
				switch_mac_mode = <0x0>; /* mac mode for uniphy instance0*/
				switch_mac_mode1 = <0xd>; /* mac mode for uniphy instance1*/
				switch_mac_mode2 = <0xd>; /* mac mode for uniphy instance2*/
				bm_tick_mode = <0>; /* bm tick mode */
				tm_tick_mode = <0>; /* tm tick mode */

				qcom,port_phyinfo {
					port@0 {
						port_id = <1>;
						phy_address = <16>;
					};
					port@1 {
						port_id = <2>;
						phy_address = <17>;
					};
					port@2 {
						port_id = <3>;
						phy_address = <18>;
					};
					port@3 {
						port_id = <4>;
						phy_address = <19>;
					};
					port@4 {
						port_id = <5>;
						phy_address = <8>;
						ethernet-phy-ieee802.3-c45;
					};
					port@5 {
						port_id = <6>;
						phy_address = <0>;
						ethernet-phy-ieee802.3-c45;
					};
				};
			};
		};

		leds {
			compatible = "gpio-leds";
			pinctrl-0 = <&gpio_leds_default>;
			pinctrl-names = "default";

			led-0 {
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_WLAN;
				gpios = <&tlmm 64 GPIO_ACTIVE_LOW>;
				linux,default-trigger = "phy0tx";
				default-state = "off";
			};
		};

		dp1 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <1>;
			reg = <0x3a001000 0x200>;
			qcom,mactype = <0>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <16>;
			phy-mode = "psgmii";
			qcom,ppe-offload-disabled = <1>;
		};

		dp2 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <2>;
			reg = <0x3a001200 0x200>;
			qcom,mactype = <0>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <17>;
			phy-mode = "psgmii";
			qcom,ppe-offload-disabled = <1>;
		};

		dp3 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <3>;
			reg = <0x3a001400 0x200>;
			qcom,mactype = <0>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <18>;
			phy-mode = "psgmii";
			qcom,ppe-offload-disabled = <1>;
		};

		dp4 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <4>;
			reg = <0x3a001600 0x200>;
			qcom,mactype = <0>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <19>;
			phy-mode = "psgmii";
			qcom,ppe-offload-disabled = <1>;
		};

		dp5 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <5>;
			reg = <0x3a510000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <8>;
			phy-mode = "usxgmii";
		};

		dp6 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <6>;
			reg = <0x3a514000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <0>;
			phy-mode = "usxgmii";
		};

		/* EDMA host driver configuration for the board */
		edma@3ab00000 {
			qcom,txdesc-ring-start = <4>;		/* Tx desc ring start ID */
			qcom,txdesc-rings = <28>;		/* Total number of Tx desc rings to be provisioned */
			qcom,txcmpl-ring-start = <4>;		/* Tx complete ring start ID */
			qcom,txcmpl-rings = <28>;		/* Total number of Tx complete rings to be provisioned */
			qcom,rxfill-ring-start = <4>;		/* Rx fill ring start ID */
			qcom,rxfill-rings = <4>;		/* Total number of Rx fill rings to be provisioned */
			qcom,rxdesc-ring-start = <20>;		/* Rx desc ring start ID */
			qcom,rxdesc-rings = <4>;		/* Total number of Rx desc rings to be provisioned */
			qcom,rx-page-mode = <0>;		/* Rx fill ring page mode */
			qcom,tx-map-priority-level = <1>;	/* Tx priority level per port */
			qcom,rx-map-priority-level = <1>;	/* Rx priority level per core */
			qcom,ppeds-num = <3>;			/* Number of PPEDS nodes */
			/* PPE-DS node format: <Rx-fill Tx-cmpl Rx Tx Queue-base Queue-count> */
			qcom,ppeds-map = <1 1 1 1 32 8>,	/* PPEDS Node#0 ring and queue map */
					<2 2 2 2 40 8>,		/* PPEDS Node#1 ring and queue map */
					<3 3 3 3 48 8>;		/* PPEDS Node#2 ring and queue map */
			qcom,txdesc-map = <8 9 10 11>,		/* Port0 per-core Tx ring map */
					<12 13 14 15>,		/* Port1 per-core Tx ring map */
					<16 17 18 19>,		/* Port2 per-core Tx ring map */
					<20 21 22 23>,		/* Port3 per-core Tx ring map */
					<24 25 26 27>,		/* Port4 per-core Tx ring map */
					<28 29 30 31>,		/* Port5 per-core Tx ring map */
					<4 5 6 7>;		/* Used only for packets from VP */
			qcom,txdesc-fc-grp-map = <1 2 3 4 5 6>;	/* Per GMAC flow control group map */
			qcom,rxfill-map = <4 5 6 7>;		/* Per-core Rx fill ring map */
			qcom,rxdesc-map = <20 21 22 23>;	/* Per-core Rx desc ring map */
			qcom,rx-queue-start = <0>;		/* Rx queue start */
			qcom,rx-ring-queue-map = <0 8 16 24>,	/* Priority 0 queues per-core Rx ring map */
					<1 9 17 25>,		/* Priority 1 queues per-core Rx ring map */
					<2 10 18 26>,		/* Priority 2 queues per-core Rx ring map */
					<3 11 19 27>,		/* Priority 3 queues per-core Rx ring map */
					<4 12 20 28>,		/* Priority 4 queues per-core Rx ring map */
					<5 13 21 29>,		/* Priority 5 queues per-core Rx ring map */
					<6 14 22 30>,		/* Priority 6 queues per-core Rx ring map */
					<7 15 23 31>;		/* Priority 7 queues per-core Rx ring map */
			qcom,vp-id = <8>;			/* Virtual port dummy MAC Id */
			qcom,txdesc_point_offload_ring = <0>;		/* Txdesc point offlaod ring */
			qcom,txcmpl_point_offload_ring = <0>;		/* Txcmpl point offlaod ring */
			qcom,rxfill_point_offload_ring = <0>;		/* Rxfill point offlaod ring */
			qcom,rxdesc_point_offload_ring = <0>;		/* Rxdesc point offlaod ring */
			interrupts = <0 367 4>,			/* Tx complete ring id #4 IRQ info */
				   <0 368 4>,			/* Tx complete ring id #5 IRQ info */
				   <0 369 4>,			/* Tx complete ring id #6 IRQ info */
				   <0 370 4>,			/* Tx complete ring id #7 IRQ info */
				   <0 371 4>,			/* Tx complete ring id #8 IRQ info */
				   <0 372 4>,			/* Tx complete ring id #9 IRQ info */
				   <0 373 4>,			/* Tx complete ring id #10 IRQ info */
				   <0 374 4>,			/* Tx complete ring id #11 IRQ info */
				   <0 375 4>,			/* Tx complete ring id #12 IRQ info */
				   <0 376 4>,			/* Tx complete ring id #13 IRQ info */
				   <0 377 4>,			/* Tx complete ring id #14 IRQ info */
				   <0 378 4>,			/* Tx complete ring id #15 IRQ info */
				   <0 379 4>,			/* Tx complete ring id #16 IRQ info */
				   <0 380 4>,			/* Tx complete ring id #17 IRQ info */
				   <0 381 4>,			/* Tx complete ring id #18 IRQ info */
				   <0 382 4>,			/* Tx complete ring id #19 IRQ info */
				   <0 383 4>,			/* Tx complete ring id #20 IRQ info */
				   <0 384 4>,			/* Tx complete ring id #21 IRQ info */
				   <0 509 4>,			/* Tx complete ring id #22 IRQ info */
				   <0 508 4>,			/* Tx complete ring id #23 IRQ info */
				   <0 507 4>,			/* Tx complete ring id #24 IRQ info */
				   <0 506 4>,			/* Tx complete ring id #25 IRQ info */
				   <0 505 4>,			/* Tx complete ring id #26 IRQ info */
				   <0 504 4>,			/* Tx complete ring id #27 IRQ info */
				   <0 503 4>,			/* Tx complete ring id #28 IRQ info */
				   <0 502 4>,			/* Tx complete ring id #29 IRQ info */
				   <0 501 4>,			/* Tx complete ring id #30 IRQ info */
				   <0 500 4>,			/* Tx complete ring id #31 IRQ info */
				   <0 351 4>,			/* Rx desc ring id #20 IRQ info */
				   <0 352 4>,			/* Rx desc ring id #21 IRQ info */
				   <0 353 4>,			/* Rx desc ring id #22 IRQ info */
				   <0 354 4>,			/* Rx desc ring id #23 IRQ info */
				   <0 499 4>,			/* Misc error IRQ info */
				   <0 359 4>,			/* RxFill ring id #4 IRQ info */
				   <0 360 4>,			/* RxFill ring id #5 IRQ info */
				   <0 361 4>,			/* RxFill ring id #6 IRQ info */
				   <0 362 4>,			/* RxFill ring id #7 IRQ info */
				   <0 364 4>,			/* PPEDS Node #1(TxComp ring id #1) TxComplete IRQ info */
				   <0 332 4>,			/* PPEDS Node #1(Rx Desc ring id #1) Rx Desc IRQ info */
				   <0 356 4>,			/* PPEDS Node #1(RxFill Desc ring id #1) Rx Fill IRQ info */
				   <0 365 4>,			/* PPEDS Node #2(TxComp ring id #2) TxComplete IRQ info */
				   <0 333 4>,			/* PPEDS Node #2(Rx Desc ring id #2) Rx Desc IRQ info */
				   <0 357 4>,			/* PPEDS Node #2(RxFill Desc ring id #2) Rx Fill IRQ info */
				   <0 366 4>,			/* PPEDS Node #3(TxComp ring id #3) TxComplete IRQ info */
				   <0 334 4>,			/* PPEDS Node #3(Rx Desc ring id #3) Rx Desc IRQ info */
				   <0 358 4>;			/* PPEDS Node #3(RxFill Desc ring id #3) Rx Fill IRQ info */

		};
	};
};

&wsi {
	id = <0>;
	num_chip = <3>;
	status = "okay";
	chip_info = <0 2 1 2>,
		    <1 2 2 0>,
		    <2 2 0 1>;
};

&pcie1_x1 {
	pinctrl-0 = <&pci1_pin>;
	pinctrl-names = "default";
	perst-gpio = <&tlmm 26 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie1_rp {
		reg = <0 0 0 0 0>;

		wifi@1 {
			reg = <0 0 0 0 0>;
			boot-args = <0x2 0x4 0x34 0x3 0x0 0x0     /* MX Rail, GPIO52, Drive strength 0x3 */
					0x4 0x4 0x18 0x3 0x0 0x0  /* RFA1p2 Rail, GPIO24, Drive strength 0x3 */
					0x0 0x4 0x0 0x0 0x0 0x0>; /* End of arguments */
			/* qcn9224 tgt-mem-mode=0 layout
			 * refer ipq9574-qcn9224-default-memory.dtsi
			 */
			memory-region = <&qcn9224_pcie1>, <&mhi_region1>;
			qcom,board_id = <0x11>;
			qcom,wsi = <&wsi>;
			qcom,wsi_index = <2>;
			status = "okay";
		};
	};
};

&pcie1_phy {
	status = "okay";
};

&pcie2_x2 {
	pinctrl-0 = <&pci2_pin>;
	pinctrl-names = "default";
	perst-gpio = <&tlmm 29 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie2_rp {
		reg = <0 0 0 0 0>;

		wifi@2 {
			reg = <0 0 0 0 0>;
			boot-args = <0x2 0x4 0x34 0x3 0x0 0x0     /* MX Rail, GPIO52, Drive strength 0x3 */
					0x4 0x4 0x18 0x3 0x0 0x0  /* RFA1p2 Rail, GPIO24, Drive strength 0x3 */
					0x0 0x4 0x0 0x0 0x0 0x0>; /* End of arguments */
			/* qcn9224 tgt-mem-mode=0 layout
			 * refer ipq9574-qcn9224-default-memory.dtsi
			 */
			memory-region = <&qcn9224_pcie2>, <&mhi_region2>;
			qcom,board_id = <0x04>;
			qcom,wsi = <&wsi>;
			qcom,wsi_index = <0>;
			status = "okay";
		};
	};
};

&pcie2_phy {
	status = "okay";
};

&pcie3_x2 {
	pinctrl-0 = <&pci3_pin>;
	pinctrl-names = "default";
	perst-gpio = <&tlmm 32 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie3_rp {
		reg = <0 0 0 0 0>;

		wifi@3 {
			reg = <0 0 0 0 0>;
			boot-args = <0x2 0x4 0x34 0x3 0x0 0x0     /* MX Rail, GPIO52, Drive strength 0x3 */
					0x4 0x4 0x18 0x3 0x0 0x0  /* RFA1p2 Rail, GPIO24, Drive strength 0x3 */
					0x0 0x4 0x0 0x0 0x0 0x0>; /* End of arguments */
			/* qcn9224 tgt-mem-mode=0 layout
			 * refer ipq9574-qcn9224-default-memory.dtsi
			 */
			memory-region = <&qcn9224_pcie3>, <&mhi_region3>;
			qcom,board_id = <0x12>;
			qcom,wsi = <&wsi>;
			qcom,wsi_index = <1>;
			status = "okay";
		};
	};
};

&pcie3_phy {
	status = "okay";
};

&qusb_phy_0 {
	status = "okay";
};

&blsp1_spi0 { /* BLSP1 QUP0 */
	pinctrl-0 = <&spi_0_pins>;
	pinctrl-names = "default";
	cs-select = <0>;
	status = "okay";

	flash@0 {
		compatible = "n25q128a11", "micron,n25q128a11", "jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <50000000>;
	};
};

&blsp1_i2c3 {
	pinctrl-0 = <&i2c_3_pins>;
	pinctrl-names = "default";
	status = "okay";

	bmp390@77 {
		compatible = "bosch,bmp390";
		reg = <0x77>;
	};
};

&blsp1_uart2 {
	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart3 {
	pinctrl-0 = <&gps_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart4 {
	pinctrl-0 = <&QCC710_pins &pta_QCC710>;
	pinctrl-names = "default";
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qspi_nand_pins>;
	pinctrl-names = "default";
	qcom,io_macro_max_clk = <320000000>;
	qcom,io_macro_clk_rates = <24000000 100000000 200000000 \
				   320000000>;
	status = "okay";

	nand@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&sleep_clk {
	clock-frequency = <32000>;
};

&ssphy_0 {
	status = "okay";
};

&rpm_requests {
	regulators {
		compatible = "qcom,rpm-mp5496-regulators";

		ipq9574_s1: s1 {
		 /*
		 * During kernel bootup, the SoC runs at 800MHz with 875mV set by the bootloaders.
		 * During regulator registration, kernel not knowing the initial voltage,
		 * considers it as zero and brings up the regulators with minimum supported voltage.
		 * Updating the regulator-min-microvolt with SVS voltage of 725000uV so that
		 * the regulators are brought up with 725000uV which is sufficient for all the
		 * corner parts to operate at 800MHz
		 */
			regulator-min-microvolt = <587500>;
			regulator-max-microvolt = <1075000>;
		};
		ipq9574_s2: s2 {
			regulator-min-microvolt = <700000>;
			regulator-max-microvolt = <1000000>;
		};

		ipq9574_s4: s4 {
			regulator-min-microvolt = <1>;
			regulator-max-microvolt = <9>;
			regulator-always-on;
		};
	};
};

&tlmm {
	pci1_pin: pci1-default-state {
		pins = "gpio26";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
		output-low;
	};

	pci2_pin: pci2-default-state {
		pins = "gpio29";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
		output-low;
	};

	pci3_pin: pci3-default-state {
		pins = "gpio32";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
		output-low;
	};

	i2c_3_pins: i2c-3-pins {
		pins = "gpio15", "gpio16";
		function = "blsp3_i2c";
		drive-strength = <8>;
		bias-disable;
	};

	gpio_leds_default: gpio-leds-default-state {
		pins = "gpio64";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	spi_0_pins: spi-0-pins {
		pins = "gpio11", "gpio12", "gpio13", "gpio14";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-disable;
	};

	QCC710_pins: QCC710_pins {
		uart4_pins: uart4-pins {
			pins = "gpio50", "gpio51", "gpio52", "gpio53";
			function = "blsp4_uart";
			drive-strength = <8>;
			bias-disable;
		};
		QCC710_reset {
			pins = "gpio19";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	pta_QCC710: pta_QCC710 {
		pins = "gpio54", "gpio55", "gpio56";
		function = "pta";
		drive-strength = <8>;
		bias-disable;
	};

	qspi_nand_pins: qspi_nand_pins {
		qspi_clock {
			pins = "gpio5";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_cs {
			pins = "gpio4";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_data {
			pins = "gpio0", "gpio1", "gpio2", "gpio3";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};

};

&usb3 {
	status = "okay";
};

&xo {
	clock-frequency = <24000000>;
};

&CPU0 {
	cpu-supply = <&apc_vreg>;
};

&CPU1 {
	cpu-supply = <&apc_vreg>;
};

&CPU2 {
	cpu-supply = <&apc_vreg>;
};

&CPU3 {
	cpu-supply = <&apc_vreg>;
};

&license_manager {
	status = "okay";
};

&apc_apm {
	status = "okay";
};

&apc_cpr {
	vdd-supply = <&ipq9574_s1>;
	status = "okay";
};

&npu_cpr {
	vdd-supply = <&ipq9574_s2>;
	status = "okay";
};

&nss0 {
       npu-supply = <&npu_vreg>;
       mx-supply = <&ipq9574_s4>;
       status = "okay";
};

&q6_region {
	status = "okay";
};

&q6v5_wcss {
	status = "okay";
};

&q6_etr_region {
status = "okay";
};

&q6_caldb_region {
status = "okay";
};

/* Enable the reserved memory regions of QCN9224 on PCIe1, PCIe2, PCIe3 */

&qcn9224_pcie1 {
	status = "okay";
};

&qcn9224_pcie2 {
	status = "okay";
};

&qcn9224_pcie3 {
	status = "okay";
};

#if defined(__MHI_BUS_RESERVED_DMA_POOL__)
&mhi_region1 {
	status = "okay";
};

&mhi_region2 {
	status = "okay";
};

&mhi_region3 {
	status = "okay";
};
#endif

&mlo_global_mem0 {
	size = <0x0 0x1200000>;
	status = "okay";
};

&wifi0 {
	led-gpio = <&tlmm 64 1>;
	qcom,board_id = <0x20>;
	status = "okay";
};

&wifi5 {
	hremote_node = <&qcn9224_pcie1>;
	board_id = <0x11>;
	hw_link_id = <0 0>;
	status = "okay";
};

&wifi6 {
	hremote_node = <&qcn9224_pcie2>;
	board_id = <0x04>;
	hw_link_id = <1 0>;
	status = "okay";
};

&wifi7 {
	hremote_node = <&qcn9224_pcie3>;
	board_id = <0x12>;
	hw_link_id = <2 0>;
	status = "okay";
};
