// Seed: 2961277479
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
  parameter id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    logic id_4
);
  logic id_5;
  module_0 modCall_1 ();
  always id_4[1] <= -1;
endmodule
module module_2 (
    output supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply0 id_3
    , id_51,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wire id_11,
    input tri1 id_12,
    input wand id_13,
    output uwire id_14,
    output wor id_15,
    input tri0 id_16,
    inout tri1 id_17,
    input tri id_18,
    input wor id_19,
    output wand id_20,
    output supply0 id_21,
    input wor id_22,
    input wand id_23,
    input supply1 id_24,
    input tri1 id_25
    , id_52,
    input uwire id_26,
    input wand id_27,
    input tri1 id_28,
    input wor id_29,
    input uwire id_30,
    input supply1 id_31,
    output tri id_32,
    output wor id_33,
    input tri0 id_34,
    input supply1 id_35,
    input wor id_36,
    output wor id_37,
    input supply1 id_38,
    output wire id_39,
    output tri1 id_40,
    input wand id_41,
    input tri0 id_42,
    output tri0 id_43,
    output tri0 id_44,
    output wor id_45,
    output tri id_46,
    input tri0 id_47,
    input tri id_48,
    output supply1 id_49
);
  logic id_53;
  module_0 modCall_1 ();
endmodule
