

================================================================
== Vivado HLS Report for 'fconv'
================================================================
* Date:           Thu Jun 24 05:08:01 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pynqrealreal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_fdot_3d_fu_244  |fdot_3d  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    630|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|    1871|   3099|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    404|
|Register         |        -|      -|     542|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|    2413|   4133|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+----------------------+---------+-------+-----+------+
    |ebnn_compute_fadddEe_U9   |ebnn_compute_fadddEe  |        0|      2|  205|   390|
    |ebnn_compute_fcmpg8j_U12  |ebnn_compute_fcmpg8j  |        0|      0|   66|   239|
    |ebnn_compute_fdivfYi_U11  |ebnn_compute_fdivfYi  |        0|      0|  761|   994|
    |ebnn_compute_fmuleOg_U10  |ebnn_compute_fmuleOg  |        0|      3|  143|   321|
    |grp_fdot_3d_fu_244        |fdot_3d               |        0|      2|  696|  1155|
    +--------------------------+----------------------+---------+-------+-----+------+
    |Total                     |                      |        0|      7| 1871|  3099|
    +--------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |c_idx_2_fu_645_p2         |     +    |      0|  0|  39|          32|          32|
    |c_shift_1_fu_682_p2       |     +    |      0|  0|  39|           2|          32|
    |c_shift_2_cast_fu_688_p2  |     +    |      0|  0|  38|           2|          31|
    |i_in_1_fu_457_p2          |     +    |      0|  0|  39|          32|           1|
    |j_in_1_fu_552_p2          |     +    |      0|  0|  39|          32|           1|
    |pl_i_fu_341_p2            |     +    |      0|  0|  13|           4|           2|
    |pl_i_pl_w_fu_353_p2       |     +    |      0|  0|  13|           4|           2|
    |pl_j_fu_367_p2            |     +    |      0|  0|  13|           4|           2|
    |pl_j_pl_h_fu_379_p2       |     +    |      0|  0|  13|           4|           2|
    |tmp_16_fu_534_p2          |    and   |      0|  0|   8|           1|           1|
    |tmp_20_fu_540_p2          |    and   |      0|  0|   8|           1|           1|
    |tmp_8_fu_600_p2           |    and   |      0|  0|   8|           1|           1|
    |notlhs3_fu_498_p2         |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_516_p2         |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_582_p2          |   icmp   |      0|  0|  11|           8|           2|
    |notrhs4_fu_504_p2         |   icmp   |      0|  0|  18|          23|           1|
    |notrhs6_fu_522_p2         |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_588_p2          |   icmp   |      0|  0|  18|          23|           1|
    |tmp_4_fu_373_p2           |   icmp   |      0|  0|   9|           4|           3|
    |tmp_5_fu_389_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_416_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_347_p2           |   icmp   |      0|  0|   9|           4|           3|
    |tmp_10_fu_444_p2          |    or    |      0|  0|  39|          32|          32|
    |tmp_13_fu_510_p2          |    or    |      0|  0|   8|           1|           1|
    |tmp_14_fu_528_p2          |    or    |      0|  0|   8|           1|           1|
    |tmp_6_fu_594_p2           |    or    |      0|  0|   8|           1|           1|
    |c_shift_2_fu_702_p3       |  select  |      0|  0|  31|           1|           3|
    |i_fu_408_p3               |  select  |      0|  0|  32|           1|          32|
    |j_fu_435_p3               |  select  |      0|  0|  32|           1|          32|
    |res_2_fu_545_p3           |  select  |      0|  0|  32|           1|          32|
    |c_mask_fu_302_p2          |    shl   |      0|  0|  19|           1|           8|
    |c_shift_fu_288_p2         |    xor   |      0|  0|  10|           3|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 630|         327|         331|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |C_address0             |   15|          3|    7|         21|
    |ap_NS_fsm              |  197|         45|    1|         45|
    |c_idx_1_fu_100         |    9|          2|   32|         64|
    |c_mask_2_fu_108        |    9|          2|    8|         16|
    |c_shift1_fu_104        |    9|          2|   31|         62|
    |grp_fu_257_opcode      |   15|          3|    2|          6|
    |grp_fu_257_p0          |   21|          4|   32|        128|
    |grp_fu_257_p1          |   21|          4|   32|        128|
    |grp_fu_270_opcode      |   15|          3|    5|         15|
    |grp_fu_270_p0          |   15|          3|   32|         96|
    |grp_fu_270_p1          |   15|          3|   32|         96|
    |i_in_reg_166           |    9|          2|    4|          8|
    |j_in_reg_177           |    9|          2|    4|          8|
    |max_res_1_reg_220      |    9|          2|   32|         64|
    |max_res_2_reg_232      |    9|          2|   32|         64|
    |max_res_reg_198        |    9|          2|   32|         64|
    |pl_i_assign_1_reg_210  |    9|          2|   32|         64|
    |pl_i_assign_reg_188    |    9|          2|   32|         64|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  404|         88|  382|       1013|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |C_addr_reg_868                      |   7|   0|    7|          0|
    |ap_CS_fsm                           |  44|   0|   44|          0|
    |ap_reg_grp_fdot_3d_fu_244_ap_start  |   1|   0|    1|          0|
    |c_idx_1_fu_100                      |  32|   0|   32|          0|
    |c_mask_2_fu_108                     |   8|   0|    8|          0|
    |c_shift1_fu_104                     |  31|   0|   32|          1|
    |f_assign_2_reg_853                  |  32|   0|   32|          0|
    |f_assign_3_reg_858                  |  32|   0|   32|          0|
    |i_in_cast_reg_770                   |   4|   0|   32|         28|
    |i_in_reg_166                        |   4|   0|    4|          0|
    |i_reg_809                           |  32|   0|   32|          0|
    |j_in_1_reg_848                      |  32|   0|   32|          0|
    |j_in_cast_reg_788                   |   4|   0|   32|         28|
    |j_in_reg_177                        |   4|   0|    4|          0|
    |j_reg_818                           |  32|   0|   32|          0|
    |max_res_1_reg_220                   |  32|   0|   32|          0|
    |max_res_2_reg_232                   |  32|   0|   32|          0|
    |max_res_reg_198                     |  32|   0|   32|          0|
    |pl_i_assign_1_reg_210               |  32|   0|   32|          0|
    |pl_i_assign_reg_188                 |  32|   0|   32|          0|
    |pl_i_pl_w_cast_reg_783              |   4|   0|   32|         28|
    |pl_i_reg_775                        |   4|   0|    4|          0|
    |pl_j_pl_h_cast_reg_801              |   4|   0|   32|         28|
    |pl_j_reg_793                        |   4|   0|    4|          0|
    |reg_277                             |  32|   0|   32|          0|
    |res_reg_832                         |  32|   0|   32|          0|
    |tmp_18_reg_838                      |   1|   0|    1|          0|
    |tmp_32_reg_823                      |   1|   0|    1|          0|
    |tmp_8_reg_863                       |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 542|   0|  655|        113|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |     fconv    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |     fconv    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |     fconv    | return value |
|ap_done      | out |    1| ap_ctrl_hs |     fconv    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |     fconv    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |     fconv    | return value |
|A_address0   | out |   14|  ap_memory |       A      |     array    |
|A_ce0        | out |    1|  ap_memory |       A      |     array    |
|A_q0         |  in |   32|  ap_memory |       A      |     array    |
|F_offset     |  in |    5|   ap_none  |   F_offset   |    scalar    |
|C_address0   | out |    7|  ap_memory |       C      |     array    |
|C_ce0        | out |    1|  ap_memory |       C      |     array    |
|C_we0        | out |    1|  ap_memory |       C      |     array    |
|C_d0         | out |    8|  ap_memory |       C      |     array    |
|C_q0         |  in |    8|  ap_memory |       C      |     array    |
|c_start_idx  |  in |    9|   ap_none  |  c_start_idx |    scalar    |
|Bias         |  in |   32|   ap_none  |     Bias     |    scalar    |
|Gamma        |  in |   32|   ap_none  |     Gamma    |    scalar    |
|Beta         |  in |   32|   ap_none  |     Beta     |    scalar    |
|Mean         |  in |   32|   ap_none  |     Mean     |    scalar    |
|Std          |  in |   32|   ap_none  |      Std     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

