
I2C_QUICK_START_MASTER_INTERRUPT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002fa0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000014  20000000  00002fa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20000014  00002fb4  00020014  2**2
                  ALLOC
  3 .stack        00002004  200000cc  0000306c  00020014  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001f4a0  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002ad3  00000000  00000000  0003f535  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000408  00000000  00000000  00042008  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000003b0  00000000  00000000  00042410  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00019371  00000000  00000000  000427c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00008e3b  00000000  00000000  0005bb31  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0008cd95  00000000  00000000  0006496c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000b54  00000000  00000000  000f1704  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00003e5f  00000000  00000000  000f2258  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d0 20 00 20 29 12 00 00 25 12 00 00 25 12 00 00     . . )...%...%...
	...
      2c:	25 12 00 00 00 00 00 00 00 00 00 00 25 12 00 00     %...........%...
      3c:	25 12 00 00 25 12 00 00 25 12 00 00 25 12 00 00     %...%...%...%...
      4c:	25 12 00 00 25 12 00 00 25 12 00 00 25 12 00 00     %...%...%...%...
      5c:	25 12 00 00 25 12 00 00 0d 0c 00 00 1d 0c 00 00     %...%...........
      6c:	2d 0c 00 00 3d 0c 00 00 4d 0c 00 00 5d 0c 00 00     -...=...M...]...
      7c:	25 12 00 00 25 12 00 00 25 12 00 00 25 12 00 00     %...%...%...%...
      8c:	25 12 00 00 25 12 00 00 25 12 00 00 25 12 00 00     %...%...%...%...
      9c:	25 12 00 00 25 12 00 00 25 12 00 00 25 12 00 00     %...%...%...%...
      ac:	25 12 00 00 00 00 00 00                             %.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000014 	.word	0x20000014
      d4:	00000000 	.word	0x00000000
      d8:	00002fa0 	.word	0x00002fa0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000018 	.word	0x20000018
     108:	00002fa0 	.word	0x00002fa0
     10c:	00002fa0 	.word	0x00002fa0
     110:	00000000 	.word	0x00000000

00000114 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     114:	4b0c      	ldr	r3, [pc, #48]	; (148 <cpu_irq_enter_critical+0x34>)
     116:	681b      	ldr	r3, [r3, #0]
     118:	2b00      	cmp	r3, #0
     11a:	d106      	bne.n	12a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     11c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     120:	2b00      	cmp	r3, #0
     122:	d007      	beq.n	134 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     124:	2200      	movs	r2, #0
     126:	4b09      	ldr	r3, [pc, #36]	; (14c <cpu_irq_enter_critical+0x38>)
     128:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     12a:	4a07      	ldr	r2, [pc, #28]	; (148 <cpu_irq_enter_critical+0x34>)
     12c:	6813      	ldr	r3, [r2, #0]
     12e:	3301      	adds	r3, #1
     130:	6013      	str	r3, [r2, #0]
}
     132:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     134:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     136:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     13a:	2200      	movs	r2, #0
     13c:	4b04      	ldr	r3, [pc, #16]	; (150 <cpu_irq_enter_critical+0x3c>)
     13e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     140:	3201      	adds	r2, #1
     142:	4b02      	ldr	r3, [pc, #8]	; (14c <cpu_irq_enter_critical+0x38>)
     144:	701a      	strb	r2, [r3, #0]
     146:	e7f0      	b.n	12a <cpu_irq_enter_critical+0x16>
     148:	20000030 	.word	0x20000030
     14c:	20000034 	.word	0x20000034
     150:	20000000 	.word	0x20000000

00000154 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     154:	4b08      	ldr	r3, [pc, #32]	; (178 <cpu_irq_leave_critical+0x24>)
     156:	681a      	ldr	r2, [r3, #0]
     158:	3a01      	subs	r2, #1
     15a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     15c:	681b      	ldr	r3, [r3, #0]
     15e:	2b00      	cmp	r3, #0
     160:	d109      	bne.n	176 <cpu_irq_leave_critical+0x22>
     162:	4b06      	ldr	r3, [pc, #24]	; (17c <cpu_irq_leave_critical+0x28>)
     164:	781b      	ldrb	r3, [r3, #0]
     166:	2b00      	cmp	r3, #0
     168:	d005      	beq.n	176 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     16a:	2201      	movs	r2, #1
     16c:	4b04      	ldr	r3, [pc, #16]	; (180 <cpu_irq_leave_critical+0x2c>)
     16e:	701a      	strb	r2, [r3, #0]
     170:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     174:	b662      	cpsie	i
	}
}
     176:	4770      	bx	lr
     178:	20000030 	.word	0x20000030
     17c:	20000034 	.word	0x20000034
     180:	20000000 	.word	0x20000000

00000184 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     188:	ac01      	add	r4, sp, #4
     18a:	2501      	movs	r5, #1
     18c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     18e:	2700      	movs	r7, #0
     190:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     192:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     194:	0021      	movs	r1, r4
     196:	203e      	movs	r0, #62	; 0x3e
     198:	4e06      	ldr	r6, [pc, #24]	; (1b4 <system_board_init+0x30>)
     19a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     19c:	2280      	movs	r2, #128	; 0x80
     19e:	05d2      	lsls	r2, r2, #23
     1a0:	4b05      	ldr	r3, [pc, #20]	; (1b8 <system_board_init+0x34>)
     1a2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     1a4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     1a6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     1a8:	0021      	movs	r1, r4
     1aa:	200f      	movs	r0, #15
     1ac:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     1ae:	b003      	add	sp, #12
     1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	000001bd 	.word	0x000001bd
     1b8:	41004480 	.word	0x41004480

000001bc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     1bc:	b500      	push	{lr}
     1be:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     1c0:	ab01      	add	r3, sp, #4
     1c2:	2280      	movs	r2, #128	; 0x80
     1c4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     1c6:	780a      	ldrb	r2, [r1, #0]
     1c8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     1ca:	784a      	ldrb	r2, [r1, #1]
     1cc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     1ce:	788a      	ldrb	r2, [r1, #2]
     1d0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     1d2:	0019      	movs	r1, r3
     1d4:	4b01      	ldr	r3, [pc, #4]	; (1dc <port_pin_set_config+0x20>)
     1d6:	4798      	blx	r3
}
     1d8:	b003      	add	sp, #12
     1da:	bd00      	pop	{pc}
     1dc:	000011c5 	.word	0x000011c5

000001e0 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     1e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1e2:	46d6      	mov	lr, sl
     1e4:	464f      	mov	r7, r9
     1e6:	4646      	mov	r6, r8
     1e8:	b5c0      	push	{r6, r7, lr}
     1ea:	b08a      	sub	sp, #40	; 0x28
     1ec:	0006      	movs	r6, r0
     1ee:	000f      	movs	r7, r1
     1f0:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     1f2:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     1f4:	0008      	movs	r0, r1
     1f6:	4ba0      	ldr	r3, [pc, #640]	; (478 <i2c_master_init+0x298>)
     1f8:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1fa:	4aa0      	ldr	r2, [pc, #640]	; (47c <i2c_master_init+0x29c>)
     1fc:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     1fe:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     200:	2301      	movs	r3, #1
     202:	40ab      	lsls	r3, r5
     204:	430b      	orrs	r3, r1
     206:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     208:	a909      	add	r1, sp, #36	; 0x24
     20a:	7b23      	ldrb	r3, [r4, #12]
     20c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     20e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     210:	b2c5      	uxtb	r5, r0
     212:	0028      	movs	r0, r5
     214:	4b9a      	ldr	r3, [pc, #616]	; (480 <i2c_master_init+0x2a0>)
     216:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     218:	0028      	movs	r0, r5
     21a:	4b9a      	ldr	r3, [pc, #616]	; (484 <i2c_master_init+0x2a4>)
     21c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     21e:	7b20      	ldrb	r0, [r4, #12]
     220:	2100      	movs	r1, #0
     222:	4b99      	ldr	r3, [pc, #612]	; (488 <i2c_master_init+0x2a8>)
     224:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     226:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     228:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     22a:	079b      	lsls	r3, r3, #30
     22c:	d505      	bpl.n	23a <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     22e:	b00a      	add	sp, #40	; 0x28
     230:	bc1c      	pop	{r2, r3, r4}
     232:	4690      	mov	r8, r2
     234:	4699      	mov	r9, r3
     236:	46a2      	mov	sl, r4
     238:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     23a:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     23c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     23e:	07db      	lsls	r3, r3, #31
     240:	d4f5      	bmi.n	22e <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     242:	6830      	ldr	r0, [r6, #0]
     244:	4b8c      	ldr	r3, [pc, #560]	; (478 <i2c_master_init+0x298>)
     246:	4699      	mov	r9, r3
     248:	4798      	blx	r3
     24a:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     24c:	498f      	ldr	r1, [pc, #572]	; (48c <i2c_master_init+0x2ac>)
     24e:	4b90      	ldr	r3, [pc, #576]	; (490 <i2c_master_init+0x2b0>)
     250:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     252:	00ad      	lsls	r5, r5, #2
     254:	4b8f      	ldr	r3, [pc, #572]	; (494 <i2c_master_init+0x2b4>)
     256:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     258:	2300      	movs	r3, #0
     25a:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     25c:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     25e:	2500      	movs	r5, #0
     260:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     262:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     264:	2225      	movs	r2, #37	; 0x25
     266:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     268:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     26a:	3314      	adds	r3, #20
     26c:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     26e:	6833      	ldr	r3, [r6, #0]
     270:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     272:	0018      	movs	r0, r3
     274:	47c8      	blx	r9
     276:	4681      	mov	r9, r0
     278:	2380      	movs	r3, #128	; 0x80
     27a:	aa08      	add	r2, sp, #32
     27c:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     27e:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     280:	2301      	movs	r3, #1
     282:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     284:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     286:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     288:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     28a:	2800      	cmp	r0, #0
     28c:	d100      	bne.n	290 <i2c_master_init+0xb0>
     28e:	e0af      	b.n	3f0 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     290:	ab08      	add	r3, sp, #32
     292:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     294:	2302      	movs	r3, #2
     296:	aa08      	add	r2, sp, #32
     298:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     29a:	0c00      	lsrs	r0, r0, #16
     29c:	b2c0      	uxtb	r0, r0
     29e:	0011      	movs	r1, r2
     2a0:	4b7d      	ldr	r3, [pc, #500]	; (498 <i2c_master_init+0x2b8>)
     2a2:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     2a4:	2f00      	cmp	r7, #0
     2a6:	d100      	bne.n	2aa <i2c_master_init+0xca>
     2a8:	e0a7      	b.n	3fa <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     2aa:	ab08      	add	r3, sp, #32
     2ac:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     2ae:	2302      	movs	r3, #2
     2b0:	aa08      	add	r2, sp, #32
     2b2:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     2b4:	0c3f      	lsrs	r7, r7, #16
     2b6:	b2f8      	uxtb	r0, r7
     2b8:	0011      	movs	r1, r2
     2ba:	4b77      	ldr	r3, [pc, #476]	; (498 <i2c_master_init+0x2b8>)
     2bc:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     2be:	8aa3      	ldrh	r3, [r4, #20]
     2c0:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     2c2:	8ae3      	ldrh	r3, [r4, #22]
     2c4:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     2c6:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2c8:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     2ca:	2b00      	cmp	r3, #0
     2cc:	d104      	bne.n	2d8 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     2ce:	4b73      	ldr	r3, [pc, #460]	; (49c <i2c_master_init+0x2bc>)
     2d0:	789b      	ldrb	r3, [r3, #2]
     2d2:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     2d4:	0fdb      	lsrs	r3, r3, #31
     2d6:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     2d8:	68a1      	ldr	r1, [r4, #8]
     2da:	6923      	ldr	r3, [r4, #16]
     2dc:	430b      	orrs	r3, r1
     2de:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     2e0:	2224      	movs	r2, #36	; 0x24
     2e2:	5ca2      	ldrb	r2, [r4, r2]
     2e4:	2a00      	cmp	r2, #0
     2e6:	d002      	beq.n	2ee <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	05d2      	lsls	r2, r2, #23
     2ec:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     2ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     2f0:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     2f2:	222c      	movs	r2, #44	; 0x2c
     2f4:	5ca2      	ldrb	r2, [r4, r2]
     2f6:	2a00      	cmp	r2, #0
     2f8:	d103      	bne.n	302 <i2c_master_init+0x122>
     2fa:	2280      	movs	r2, #128	; 0x80
     2fc:	0492      	lsls	r2, r2, #18
     2fe:	4291      	cmp	r1, r2
     300:	d102      	bne.n	308 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     302:	2280      	movs	r2, #128	; 0x80
     304:	0512      	lsls	r2, r2, #20
     306:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     308:	222d      	movs	r2, #45	; 0x2d
     30a:	5ca2      	ldrb	r2, [r4, r2]
     30c:	2a00      	cmp	r2, #0
     30e:	d002      	beq.n	316 <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     310:	2280      	movs	r2, #128	; 0x80
     312:	0412      	lsls	r2, r2, #16
     314:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     316:	222e      	movs	r2, #46	; 0x2e
     318:	5ca2      	ldrb	r2, [r4, r2]
     31a:	2a00      	cmp	r2, #0
     31c:	d002      	beq.n	324 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     31e:	2280      	movs	r2, #128	; 0x80
     320:	03d2      	lsls	r2, r2, #15
     322:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     324:	4642      	mov	r2, r8
     326:	6812      	ldr	r2, [r2, #0]
     328:	4313      	orrs	r3, r2
     32a:	4642      	mov	r2, r8
     32c:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     32e:	2380      	movs	r3, #128	; 0x80
     330:	005b      	lsls	r3, r3, #1
     332:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     334:	4648      	mov	r0, r9
     336:	3014      	adds	r0, #20
     338:	b2c0      	uxtb	r0, r0
     33a:	4b59      	ldr	r3, [pc, #356]	; (4a0 <i2c_master_init+0x2c0>)
     33c:	4798      	blx	r3
     33e:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     340:	23fa      	movs	r3, #250	; 0xfa
     342:	009b      	lsls	r3, r3, #2
     344:	6822      	ldr	r2, [r4, #0]
     346:	435a      	muls	r2, r3
     348:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     34a:	6863      	ldr	r3, [r4, #4]
     34c:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     34e:	4d55      	ldr	r5, [pc, #340]	; (4a4 <i2c_master_init+0x2c4>)
     350:	47a8      	blx	r5
     352:	9000      	str	r0, [sp, #0]
     354:	9101      	str	r1, [sp, #4]
     356:	464b      	mov	r3, r9
     358:	0058      	lsls	r0, r3, #1
     35a:	47a8      	blx	r5
     35c:	9002      	str	r0, [sp, #8]
     35e:	9103      	str	r1, [sp, #12]
     360:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     362:	47a8      	blx	r5
     364:	9004      	str	r0, [sp, #16]
     366:	9105      	str	r1, [sp, #20]
     368:	4f4f      	ldr	r7, [pc, #316]	; (4a8 <i2c_master_init+0x2c8>)
     36a:	4a50      	ldr	r2, [pc, #320]	; (4ac <i2c_master_init+0x2cc>)
     36c:	4b50      	ldr	r3, [pc, #320]	; (4b0 <i2c_master_init+0x2d0>)
     36e:	9800      	ldr	r0, [sp, #0]
     370:	9901      	ldr	r1, [sp, #4]
     372:	47b8      	blx	r7
     374:	0002      	movs	r2, r0
     376:	000b      	movs	r3, r1
     378:	9804      	ldr	r0, [sp, #16]
     37a:	9905      	ldr	r1, [sp, #20]
     37c:	47b8      	blx	r7
     37e:	4e4d      	ldr	r6, [pc, #308]	; (4b4 <i2c_master_init+0x2d4>)
     380:	2200      	movs	r2, #0
     382:	4b4d      	ldr	r3, [pc, #308]	; (4b8 <i2c_master_init+0x2d8>)
     384:	47b0      	blx	r6
     386:	9004      	str	r0, [sp, #16]
     388:	9105      	str	r1, [sp, #20]
     38a:	4648      	mov	r0, r9
     38c:	47a8      	blx	r5
     38e:	0002      	movs	r2, r0
     390:	000b      	movs	r3, r1
     392:	9804      	ldr	r0, [sp, #16]
     394:	9905      	ldr	r1, [sp, #20]
     396:	47b8      	blx	r7
     398:	0002      	movs	r2, r0
     39a:	000b      	movs	r3, r1
     39c:	4d47      	ldr	r5, [pc, #284]	; (4bc <i2c_master_init+0x2dc>)
     39e:	9800      	ldr	r0, [sp, #0]
     3a0:	9901      	ldr	r1, [sp, #4]
     3a2:	47a8      	blx	r5
     3a4:	9a02      	ldr	r2, [sp, #8]
     3a6:	9b03      	ldr	r3, [sp, #12]
     3a8:	47b0      	blx	r6
     3aa:	2200      	movs	r2, #0
     3ac:	4b44      	ldr	r3, [pc, #272]	; (4c0 <i2c_master_init+0x2e0>)
     3ae:	47a8      	blx	r5
     3b0:	9a02      	ldr	r2, [sp, #8]
     3b2:	9b03      	ldr	r3, [sp, #12]
     3b4:	4d43      	ldr	r5, [pc, #268]	; (4c4 <i2c_master_init+0x2e4>)
     3b6:	47a8      	blx	r5
     3b8:	4b43      	ldr	r3, [pc, #268]	; (4c8 <i2c_master_init+0x2e8>)
     3ba:	4798      	blx	r3
     3bc:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     3be:	2380      	movs	r3, #128	; 0x80
     3c0:	049b      	lsls	r3, r3, #18
     3c2:	68a2      	ldr	r2, [r4, #8]
     3c4:	429a      	cmp	r2, r3
     3c6:	d01e      	beq.n	406 <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     3c8:	0003      	movs	r3, r0
     3ca:	2040      	movs	r0, #64	; 0x40
     3cc:	2dff      	cmp	r5, #255	; 0xff
     3ce:	d900      	bls.n	3d2 <i2c_master_init+0x1f2>
     3d0:	e72d      	b.n	22e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     3d2:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     3d4:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3d6:	25ff      	movs	r5, #255	; 0xff
     3d8:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     3da:	0624      	lsls	r4, r4, #24
     3dc:	4325      	orrs	r5, r4
     3de:	0400      	lsls	r0, r0, #16
     3e0:	23ff      	movs	r3, #255	; 0xff
     3e2:	041b      	lsls	r3, r3, #16
     3e4:	4018      	ands	r0, r3
     3e6:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     3e8:	4643      	mov	r3, r8
     3ea:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     3ec:	2000      	movs	r0, #0
     3ee:	e71e      	b.n	22e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     3f0:	2100      	movs	r1, #0
     3f2:	4640      	mov	r0, r8
     3f4:	4b35      	ldr	r3, [pc, #212]	; (4cc <i2c_master_init+0x2ec>)
     3f6:	4798      	blx	r3
     3f8:	e74a      	b.n	290 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     3fa:	2101      	movs	r1, #1
     3fc:	4640      	mov	r0, r8
     3fe:	4b33      	ldr	r3, [pc, #204]	; (4cc <i2c_master_init+0x2ec>)
     400:	4798      	blx	r3
     402:	0007      	movs	r7, r0
     404:	e751      	b.n	2aa <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     406:	26fa      	movs	r6, #250	; 0xfa
     408:	00b6      	lsls	r6, r6, #2
     40a:	4653      	mov	r3, sl
     40c:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     40e:	9800      	ldr	r0, [sp, #0]
     410:	9901      	ldr	r1, [sp, #4]
     412:	0002      	movs	r2, r0
     414:	000b      	movs	r3, r1
     416:	4c27      	ldr	r4, [pc, #156]	; (4b4 <i2c_master_init+0x2d4>)
     418:	47a0      	blx	r4
     41a:	9000      	str	r0, [sp, #0]
     41c:	9101      	str	r1, [sp, #4]
     41e:	0030      	movs	r0, r6
     420:	4b20      	ldr	r3, [pc, #128]	; (4a4 <i2c_master_init+0x2c4>)
     422:	4798      	blx	r3
     424:	2200      	movs	r2, #0
     426:	4b2a      	ldr	r3, [pc, #168]	; (4d0 <i2c_master_init+0x2f0>)
     428:	47b8      	blx	r7
     42a:	0002      	movs	r2, r0
     42c:	000b      	movs	r3, r1
     42e:	9800      	ldr	r0, [sp, #0]
     430:	9901      	ldr	r1, [sp, #4]
     432:	4c24      	ldr	r4, [pc, #144]	; (4c4 <i2c_master_init+0x2e4>)
     434:	47a0      	blx	r4
     436:	2200      	movs	r2, #0
     438:	4b21      	ldr	r3, [pc, #132]	; (4c0 <i2c_master_init+0x2e0>)
     43a:	4c20      	ldr	r4, [pc, #128]	; (4bc <i2c_master_init+0x2dc>)
     43c:	47a0      	blx	r4
     43e:	4b22      	ldr	r3, [pc, #136]	; (4c8 <i2c_master_init+0x2e8>)
     440:	4798      	blx	r3
     442:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     444:	d00c      	beq.n	460 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     446:	0031      	movs	r1, r6
     448:	9807      	ldr	r0, [sp, #28]
     44a:	4b22      	ldr	r3, [pc, #136]	; (4d4 <i2c_master_init+0x2f4>)
     44c:	4798      	blx	r3
     44e:	3802      	subs	r0, #2
     450:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     452:	002b      	movs	r3, r5
     454:	2dff      	cmp	r5, #255	; 0xff
     456:	d80c      	bhi.n	472 <i2c_master_init+0x292>
     458:	28ff      	cmp	r0, #255	; 0xff
     45a:	d9bc      	bls.n	3d6 <i2c_master_init+0x1f6>
     45c:	2040      	movs	r0, #64	; 0x40
     45e:	e6e6      	b.n	22e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     460:	0071      	lsls	r1, r6, #1
     462:	1e48      	subs	r0, r1, #1
     464:	9b07      	ldr	r3, [sp, #28]
     466:	469c      	mov	ip, r3
     468:	4460      	add	r0, ip
     46a:	4b1a      	ldr	r3, [pc, #104]	; (4d4 <i2c_master_init+0x2f4>)
     46c:	4798      	blx	r3
     46e:	3801      	subs	r0, #1
     470:	e7ef      	b.n	452 <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     472:	2040      	movs	r0, #64	; 0x40
     474:	e6db      	b.n	22e <i2c_master_init+0x4e>
     476:	46c0      	nop			; (mov r8, r8)
     478:	00000b65 	.word	0x00000b65
     47c:	40000400 	.word	0x40000400
     480:	000010cd 	.word	0x000010cd
     484:	00001041 	.word	0x00001041
     488:	000009a1 	.word	0x000009a1
     48c:	000007b5 	.word	0x000007b5
     490:	00000ba1 	.word	0x00000ba1
     494:	20000074 	.word	0x20000074
     498:	000011c5 	.word	0x000011c5
     49c:	41002000 	.word	0x41002000
     4a0:	000010e9 	.word	0x000010e9
     4a4:	00002dad 	.word	0x00002dad
     4a8:	00002219 	.word	0x00002219
     4ac:	e826d695 	.word	0xe826d695
     4b0:	3e112e0b 	.word	0x3e112e0b
     4b4:	00001591 	.word	0x00001591
     4b8:	40240000 	.word	0x40240000
     4bc:	00002719 	.word	0x00002719
     4c0:	3ff00000 	.word	0x3ff00000
     4c4:	00001bb1 	.word	0x00001bb1
     4c8:	00002d45 	.word	0x00002d45
     4cc:	000009ed 	.word	0x000009ed
     4d0:	40080000 	.word	0x40080000
     4d4:	00001479 	.word	0x00001479

000004d8 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     4d8:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     4da:	7e1a      	ldrb	r2, [r3, #24]
     4dc:	0792      	lsls	r2, r2, #30
     4de:	d507      	bpl.n	4f0 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     4e0:	2202      	movs	r2, #2
     4e2:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     4e4:	8b5b      	ldrh	r3, [r3, #26]
     4e6:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     4e8:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     4ea:	17db      	asrs	r3, r3, #31
     4ec:	4018      	ands	r0, r3
}
     4ee:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     4f0:	8b5a      	ldrh	r2, [r3, #26]
     4f2:	0752      	lsls	r2, r2, #29
     4f4:	d506      	bpl.n	504 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     4f6:	6859      	ldr	r1, [r3, #4]
     4f8:	22c0      	movs	r2, #192	; 0xc0
     4fa:	0292      	lsls	r2, r2, #10
     4fc:	430a      	orrs	r2, r1
     4fe:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     500:	2018      	movs	r0, #24
     502:	e7f4      	b.n	4ee <_i2c_master_address_response+0x16>
	return STATUS_OK;
     504:	2000      	movs	r0, #0
     506:	e7f2      	b.n	4ee <_i2c_master_address_response+0x16>

00000508 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     508:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     50a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     50c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     50e:	2401      	movs	r4, #1
     510:	2502      	movs	r5, #2
     512:	7e11      	ldrb	r1, [r2, #24]
     514:	4221      	tst	r1, r4
     516:	d10b      	bne.n	530 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     518:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     51a:	4229      	tst	r1, r5
     51c:	d106      	bne.n	52c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     51e:	3301      	adds	r3, #1
     520:	b29b      	uxth	r3, r3
     522:	8901      	ldrh	r1, [r0, #8]
     524:	4299      	cmp	r1, r3
     526:	d8f4      	bhi.n	512 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     528:	2012      	movs	r0, #18
     52a:	e002      	b.n	532 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     52c:	2000      	movs	r0, #0
     52e:	e000      	b.n	532 <_i2c_master_wait_for_bus+0x2a>
     530:	2000      	movs	r0, #0
}
     532:	bd30      	pop	{r4, r5, pc}

00000534 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     534:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     536:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     538:	6862      	ldr	r2, [r4, #4]
     53a:	2380      	movs	r3, #128	; 0x80
     53c:	02db      	lsls	r3, r3, #11
     53e:	4313      	orrs	r3, r2
     540:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     542:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     544:	4b02      	ldr	r3, [pc, #8]	; (550 <_i2c_master_send_hs_master_code+0x1c>)
     546:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     548:	2301      	movs	r3, #1
     54a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     54c:	bd10      	pop	{r4, pc}
     54e:	46c0      	nop			; (mov r8, r8)
     550:	00000509 	.word	0x00000509

00000554 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     554:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     556:	2207      	movs	r2, #7
     558:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     55a:	421a      	tst	r2, r3
     55c:	d1fc      	bne.n	558 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     55e:	4770      	bx	lr

00000560 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     560:	b570      	push	{r4, r5, r6, lr}
     562:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     564:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     566:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     568:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     56a:	8b83      	ldrh	r3, [r0, #28]
     56c:	1aed      	subs	r5, r5, r3
     56e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     570:	8b83      	ldrh	r3, [r0, #28]
     572:	3b01      	subs	r3, #1
     574:	b29b      	uxth	r3, r3
     576:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     578:	0113      	lsls	r3, r2, #4
     57a:	d51d      	bpl.n	5b8 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     57c:	7ac3      	ldrb	r3, [r0, #11]
     57e:	2b00      	cmp	r3, #0
     580:	d003      	beq.n	58a <_i2c_master_read+0x2a>
     582:	8b83      	ldrh	r3, [r0, #28]
     584:	b29b      	uxth	r3, r3
     586:	2b01      	cmp	r3, #1
     588:	d010      	beq.n	5ac <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     58a:	8ba3      	ldrh	r3, [r4, #28]
     58c:	b29b      	uxth	r3, r3
     58e:	2b00      	cmp	r3, #0
     590:	d102      	bne.n	598 <_i2c_master_read+0x38>
		if (module->send_stop) {
     592:	7aa3      	ldrb	r3, [r4, #10]
     594:	2b00      	cmp	r3, #0
     596:	d11c      	bne.n	5d2 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     598:	0020      	movs	r0, r4
     59a:	4b12      	ldr	r3, [pc, #72]	; (5e4 <_i2c_master_read+0x84>)
     59c:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     59e:	6a23      	ldr	r3, [r4, #32]
     5a0:	195d      	adds	r5, r3, r5
     5a2:	2328      	movs	r3, #40	; 0x28
     5a4:	5cf3      	ldrb	r3, [r6, r3]
     5a6:	b2db      	uxtb	r3, r3
     5a8:	702b      	strb	r3, [r5, #0]
}
     5aa:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     5ac:	6872      	ldr	r2, [r6, #4]
     5ae:	2380      	movs	r3, #128	; 0x80
     5b0:	02db      	lsls	r3, r3, #11
     5b2:	4313      	orrs	r3, r2
     5b4:	6073      	str	r3, [r6, #4]
     5b6:	e7e8      	b.n	58a <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     5b8:	7ac3      	ldrb	r3, [r0, #11]
     5ba:	2b00      	cmp	r3, #0
     5bc:	d0e5      	beq.n	58a <_i2c_master_read+0x2a>
     5be:	8b83      	ldrh	r3, [r0, #28]
     5c0:	b29b      	uxth	r3, r3
     5c2:	2b00      	cmp	r3, #0
     5c4:	d1e1      	bne.n	58a <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     5c6:	6872      	ldr	r2, [r6, #4]
     5c8:	2380      	movs	r3, #128	; 0x80
     5ca:	02db      	lsls	r3, r3, #11
     5cc:	4313      	orrs	r3, r2
     5ce:	6073      	str	r3, [r6, #4]
     5d0:	e7db      	b.n	58a <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     5d2:	0020      	movs	r0, r4
     5d4:	4b03      	ldr	r3, [pc, #12]	; (5e4 <_i2c_master_read+0x84>)
     5d6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     5d8:	6872      	ldr	r2, [r6, #4]
     5da:	23c0      	movs	r3, #192	; 0xc0
     5dc:	029b      	lsls	r3, r3, #10
     5de:	4313      	orrs	r3, r2
     5e0:	6073      	str	r3, [r6, #4]
     5e2:	e7d9      	b.n	598 <_i2c_master_read+0x38>
     5e4:	00000555 	.word	0x00000555

000005e8 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     5e8:	b570      	push	{r4, r5, r6, lr}
     5ea:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     5ec:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     5ee:	8b6b      	ldrh	r3, [r5, #26]
     5f0:	075b      	lsls	r3, r3, #29
     5f2:	d503      	bpl.n	5fc <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     5f4:	221e      	movs	r2, #30
     5f6:	2325      	movs	r3, #37	; 0x25
     5f8:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     5fa:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     5fc:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     5fe:	8b83      	ldrh	r3, [r0, #28]
     600:	1af6      	subs	r6, r6, r3
     602:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     604:	8b83      	ldrh	r3, [r0, #28]
     606:	3b01      	subs	r3, #1
     608:	b29b      	uxth	r3, r3
     60a:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     60c:	4b04      	ldr	r3, [pc, #16]	; (620 <_i2c_master_write+0x38>)
     60e:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     610:	6a23      	ldr	r3, [r4, #32]
     612:	199e      	adds	r6, r3, r6
     614:	7833      	ldrb	r3, [r6, #0]
     616:	b2db      	uxtb	r3, r3
     618:	2228      	movs	r2, #40	; 0x28
     61a:	54ab      	strb	r3, [r5, r2]
     61c:	e7ed      	b.n	5fa <_i2c_master_write+0x12>
     61e:	46c0      	nop			; (mov r8, r8)
     620:	00000555 	.word	0x00000555

00000624 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     624:	b570      	push	{r4, r5, r6, lr}
     626:	0005      	movs	r5, r0
     628:	000c      	movs	r4, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     62a:	6806      	ldr	r6, [r0, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     62c:	7a4b      	ldrb	r3, [r1, #9]
     62e:	2b00      	cmp	r3, #0
     630:	d11a      	bne.n	668 <_i2c_master_write_packet+0x44>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     632:	6873      	ldr	r3, [r6, #4]
     634:	4a13      	ldr	r2, [pc, #76]	; (684 <_i2c_master_write_packet+0x60>)
     636:	4013      	ands	r3, r2
     638:	6073      	str	r3, [r6, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
     63a:	6863      	ldr	r3, [r4, #4]
     63c:	622b      	str	r3, [r5, #32]
	module->buffer_remaining   = packet->data_length;
     63e:	8863      	ldrh	r3, [r4, #2]
     640:	83ab      	strh	r3, [r5, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
     642:	2200      	movs	r2, #0
     644:	2324      	movs	r3, #36	; 0x24
     646:	54ea      	strb	r2, [r5, r3]
	module->status             = STATUS_BUSY;
     648:	3205      	adds	r2, #5
     64a:	3301      	adds	r3, #1
     64c:	54ea      	strb	r2, [r5, r3]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
     64e:	3b22      	subs	r3, #34	; 0x22
     650:	75b3      	strb	r3, [r6, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
     652:	7a23      	ldrb	r3, [r4, #8]
     654:	2b00      	cmp	r3, #0
     656:	d10b      	bne.n	670 <_i2c_master_write_packet+0x4c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     658:	8823      	ldrh	r3, [r4, #0]
     65a:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     65c:	7a62      	ldrb	r2, [r4, #9]
     65e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     660:	4313      	orrs	r3, r2
     662:	6273      	str	r3, [r6, #36]	; 0x24
	}

	return STATUS_OK;
}
     664:	2000      	movs	r0, #0
     666:	bd70      	pop	{r4, r5, r6, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     668:	7a89      	ldrb	r1, [r1, #10]
     66a:	4b07      	ldr	r3, [pc, #28]	; (688 <_i2c_master_write_packet+0x64>)
     66c:	4798      	blx	r3
     66e:	e7e0      	b.n	632 <_i2c_master_write_packet+0xe>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     670:	8823      	ldrh	r3, [r4, #0]
     672:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     674:	7a62      	ldrb	r2, [r4, #9]
     676:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     678:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     67a:	2280      	movs	r2, #128	; 0x80
     67c:	0212      	lsls	r2, r2, #8
     67e:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     680:	6273      	str	r3, [r6, #36]	; 0x24
     682:	e7ef      	b.n	664 <_i2c_master_write_packet+0x40>
     684:	fffbffff 	.word	0xfffbffff
     688:	00000535 	.word	0x00000535

0000068c <_i2c_master_read_packet>:
{
     68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     68e:	0005      	movs	r5, r0
     690:	000c      	movs	r4, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     692:	6806      	ldr	r6, [r0, #0]
	module->buffer             = packet->data;
     694:	684b      	ldr	r3, [r1, #4]
     696:	6203      	str	r3, [r0, #32]
	module->buffer_remaining   = packet->data_length;
     698:	884b      	ldrh	r3, [r1, #2]
     69a:	8383      	strh	r3, [r0, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     69c:	2201      	movs	r2, #1
     69e:	2324      	movs	r3, #36	; 0x24
     6a0:	54c2      	strb	r2, [r0, r3]
	module->status             = STATUS_BUSY;
     6a2:	3204      	adds	r2, #4
     6a4:	3301      	adds	r3, #1
     6a6:	54c2      	strb	r2, [r0, r3]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     6a8:	6837      	ldr	r7, [r6, #0]
     6aa:	013f      	lsls	r7, r7, #4
     6ac:	0fff      	lsrs	r7, r7, #31
	if (packet->high_speed) {
     6ae:	7a4b      	ldrb	r3, [r1, #9]
     6b0:	2b00      	cmp	r3, #0
     6b2:	d117      	bne.n	6e4 <_i2c_master_read_packet+0x58>
	if ((sclsm_flag) && (packet->data_length == 1)) {
     6b4:	2f00      	cmp	r7, #0
     6b6:	d002      	beq.n	6be <_i2c_master_read_packet+0x32>
     6b8:	8863      	ldrh	r3, [r4, #2]
     6ba:	2b01      	cmp	r3, #1
     6bc:	d016      	beq.n	6ec <_i2c_master_read_packet+0x60>
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     6be:	6873      	ldr	r3, [r6, #4]
     6c0:	4a20      	ldr	r2, [pc, #128]	; (744 <_i2c_master_read_packet+0xb8>)
     6c2:	4013      	ands	r3, r2
     6c4:	6073      	str	r3, [r6, #4]
	if (packet->ten_bit_address) {
     6c6:	7a23      	ldrb	r3, [r4, #8]
     6c8:	2b00      	cmp	r3, #0
     6ca:	d115      	bne.n	6f8 <_i2c_master_read_packet+0x6c>
		i2c_module->INTENSET.reg =
     6cc:	2303      	movs	r3, #3
     6ce:	75b3      	strb	r3, [r6, #22]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     6d0:	8823      	ldrh	r3, [r4, #0]
     6d2:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     6d4:	7a62      	ldrb	r2, [r4, #9]
     6d6:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     6d8:	4313      	orrs	r3, r2
     6da:	2201      	movs	r2, #1
     6dc:	4313      	orrs	r3, r2
     6de:	6273      	str	r3, [r6, #36]	; 0x24
	return STATUS_OK;
     6e0:	2000      	movs	r0, #0
}
     6e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     6e4:	7a89      	ldrb	r1, [r1, #10]
     6e6:	4b18      	ldr	r3, [pc, #96]	; (748 <_i2c_master_read_packet+0xbc>)
     6e8:	4798      	blx	r3
     6ea:	e7e3      	b.n	6b4 <_i2c_master_read_packet+0x28>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6ec:	6872      	ldr	r2, [r6, #4]
     6ee:	2380      	movs	r3, #128	; 0x80
     6f0:	02db      	lsls	r3, r3, #11
     6f2:	4313      	orrs	r3, r2
     6f4:	6073      	str	r3, [r6, #4]
     6f6:	e7e6      	b.n	6c6 <_i2c_master_read_packet+0x3a>
		i2c_module->ADDR.reg = (packet->address << 1) |
     6f8:	8823      	ldrh	r3, [r4, #0]
     6fa:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     6fc:	7a62      	ldrb	r2, [r4, #9]
     6fe:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     700:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     702:	2280      	movs	r2, #128	; 0x80
     704:	0212      	lsls	r2, r2, #8
     706:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     708:	6273      	str	r3, [r6, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     70a:	0028      	movs	r0, r5
     70c:	4b0f      	ldr	r3, [pc, #60]	; (74c <_i2c_master_read_packet+0xc0>)
     70e:	4798      	blx	r3
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     710:	6873      	ldr	r3, [r6, #4]
     712:	4a0c      	ldr	r2, [pc, #48]	; (744 <_i2c_master_read_packet+0xb8>)
     714:	4013      	ands	r3, r2
     716:	6073      	str	r3, [r6, #4]
		if (tmp_status == STATUS_OK) {
     718:	2800      	cmp	r0, #0
     71a:	d1e2      	bne.n	6e2 <_i2c_master_read_packet+0x56>
			tmp_status = _i2c_master_address_response(module);
     71c:	0028      	movs	r0, r5
     71e:	4b0c      	ldr	r3, [pc, #48]	; (750 <_i2c_master_read_packet+0xc4>)
     720:	4798      	blx	r3
		if (tmp_status == STATUS_OK) {
     722:	2800      	cmp	r0, #0
     724:	d1dd      	bne.n	6e2 <_i2c_master_read_packet+0x56>
			i2c_module->INTENSET.reg =
     726:	2303      	movs	r3, #3
     728:	75b3      	strb	r3, [r6, #22]
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     72a:	8823      	ldrh	r3, [r4, #0]
     72c:	0a1b      	lsrs	r3, r3, #8
     72e:	2278      	movs	r2, #120	; 0x78
     730:	4313      	orrs	r3, r2
     732:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     734:	7a62      	ldrb	r2, [r4, #9]
     736:	0392      	lsls	r2, r2, #14
     738:	2101      	movs	r1, #1
     73a:	430a      	orrs	r2, r1
     73c:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     73e:	6273      	str	r3, [r6, #36]	; 0x24
     740:	e7cf      	b.n	6e2 <_i2c_master_read_packet+0x56>
     742:	46c0      	nop			; (mov r8, r8)
     744:	fffbffff 	.word	0xfffbffff
     748:	00000535 	.word	0x00000535
     74c:	00000509 	.word	0x00000509
     750:	000004d9 	.word	0x000004d9

00000754 <i2c_master_register_callback>:
	module->callbacks[callback_type] = callback;
     754:	1c93      	adds	r3, r2, #2
     756:	009b      	lsls	r3, r3, #2
     758:	18c3      	adds	r3, r0, r3
     75a:	6059      	str	r1, [r3, #4]
	module->registered_callback |= (1 << callback_type);
     75c:	7e03      	ldrb	r3, [r0, #24]
     75e:	2101      	movs	r1, #1
     760:	4091      	lsls	r1, r2
     762:	430b      	orrs	r3, r1
     764:	b2db      	uxtb	r3, r3
     766:	7603      	strb	r3, [r0, #24]
}
     768:	4770      	bx	lr
	...

0000076c <i2c_master_read_packet_job>:
{
     76c:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     76e:	8b83      	ldrh	r3, [r0, #28]
     770:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     772:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     774:	2b00      	cmp	r3, #0
     776:	d001      	beq.n	77c <i2c_master_read_packet_job+0x10>
}
     778:	0010      	movs	r0, r2
     77a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     77c:	3301      	adds	r3, #1
     77e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     780:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     782:	4b02      	ldr	r3, [pc, #8]	; (78c <i2c_master_read_packet_job+0x20>)
     784:	4798      	blx	r3
     786:	0002      	movs	r2, r0
     788:	e7f6      	b.n	778 <i2c_master_read_packet_job+0xc>
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	0000068d 	.word	0x0000068d

00000790 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     790:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
     792:	8b83      	ldrh	r3, [r0, #28]
     794:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     796:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     798:	2b00      	cmp	r3, #0
     79a:	d001      	beq.n	7a0 <i2c_master_write_packet_job+0x10>
	/* Make sure we send STOP at end*/
	module->send_stop = true;
	module->send_nack = true;
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
}
     79c:	0010      	movs	r0, r2
     79e:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     7a0:	3301      	adds	r3, #1
     7a2:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     7a4:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     7a6:	4b02      	ldr	r3, [pc, #8]	; (7b0 <i2c_master_write_packet_job+0x20>)
     7a8:	4798      	blx	r3
     7aa:	0002      	movs	r2, r0
     7ac:	e7f6      	b.n	79c <i2c_master_write_packet_job+0xc>
     7ae:	46c0      	nop			; (mov r8, r8)
     7b0:	00000625 	.word	0x00000625

000007b4 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     7b4:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     7b6:	0080      	lsls	r0, r0, #2
     7b8:	4b75      	ldr	r3, [pc, #468]	; (990 <_i2c_master_interrupt_handler+0x1dc>)
     7ba:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7bc:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     7be:	682b      	ldr	r3, [r5, #0]
     7c0:	011b      	lsls	r3, r3, #4
     7c2:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     7c4:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     7c6:	7e26      	ldrb	r6, [r4, #24]
     7c8:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     7ca:	8b63      	ldrh	r3, [r4, #26]
     7cc:	b29b      	uxth	r3, r3
     7ce:	2b00      	cmp	r3, #0
     7d0:	d103      	bne.n	7da <_i2c_master_interrupt_handler+0x26>
     7d2:	8ba3      	ldrh	r3, [r4, #28]
     7d4:	b29b      	uxth	r3, r3
     7d6:	2b00      	cmp	r3, #0
     7d8:	d123      	bne.n	822 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     7da:	8b63      	ldrh	r3, [r4, #26]
     7dc:	b29b      	uxth	r3, r3
     7de:	2b00      	cmp	r3, #0
     7e0:	d008      	beq.n	7f4 <_i2c_master_interrupt_handler+0x40>
     7e2:	8ba3      	ldrh	r3, [r4, #28]
     7e4:	b29b      	uxth	r3, r3
     7e6:	2b00      	cmp	r3, #0
     7e8:	d104      	bne.n	7f4 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     7ea:	3325      	adds	r3, #37	; 0x25
     7ec:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     7ee:	2b05      	cmp	r3, #5
     7f0:	d100      	bne.n	7f4 <_i2c_master_interrupt_handler+0x40>
     7f2:	e06d      	b.n	8d0 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     7f4:	8b63      	ldrh	r3, [r4, #26]
     7f6:	b29b      	uxth	r3, r3
     7f8:	2b00      	cmp	r3, #0
     7fa:	d024      	beq.n	846 <_i2c_master_interrupt_handler+0x92>
     7fc:	8ba3      	ldrh	r3, [r4, #28]
     7fe:	b29b      	uxth	r3, r3
     800:	2b00      	cmp	r3, #0
     802:	d020      	beq.n	846 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     804:	8b6b      	ldrh	r3, [r5, #26]
     806:	069b      	lsls	r3, r3, #26
     808:	d500      	bpl.n	80c <_i2c_master_interrupt_handler+0x58>
     80a:	e081      	b.n	910 <_i2c_master_interrupt_handler+0x15c>
     80c:	2a00      	cmp	r2, #0
     80e:	d004      	beq.n	81a <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     810:	8ba3      	ldrh	r3, [r4, #28]
     812:	b29b      	uxth	r3, r3
     814:	2b01      	cmp	r3, #1
     816:	d100      	bne.n	81a <_i2c_master_interrupt_handler+0x66>
     818:	e07a      	b.n	910 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     81a:	2241      	movs	r2, #65	; 0x41
     81c:	2325      	movs	r3, #37	; 0x25
     81e:	54e2      	strb	r2, [r4, r3]
     820:	e011      	b.n	846 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     822:	7e2b      	ldrb	r3, [r5, #24]
     824:	07db      	lsls	r3, r3, #31
     826:	d507      	bpl.n	838 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     828:	2301      	movs	r3, #1
     82a:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     82c:	8b6b      	ldrh	r3, [r5, #26]
     82e:	079b      	lsls	r3, r3, #30
     830:	d52e      	bpl.n	890 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     832:	2241      	movs	r2, #65	; 0x41
     834:	2325      	movs	r3, #37	; 0x25
     836:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     838:	8ba3      	ldrh	r3, [r4, #28]
     83a:	b29b      	uxth	r3, r3
     83c:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     83e:	2325      	movs	r3, #37	; 0x25
     840:	5ce3      	ldrb	r3, [r4, r3]
     842:	2b05      	cmp	r3, #5
     844:	d038      	beq.n	8b8 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     846:	8b63      	ldrh	r3, [r4, #26]
     848:	b29b      	uxth	r3, r3
     84a:	2b00      	cmp	r3, #0
     84c:	d007      	beq.n	85e <_i2c_master_interrupt_handler+0xaa>
     84e:	8ba3      	ldrh	r3, [r4, #28]
     850:	b29b      	uxth	r3, r3
     852:	2b00      	cmp	r3, #0
     854:	d103      	bne.n	85e <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     856:	3325      	adds	r3, #37	; 0x25
     858:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     85a:	2b05      	cmp	r3, #5
     85c:	d064      	beq.n	928 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     85e:	2325      	movs	r3, #37	; 0x25
     860:	5ce3      	ldrb	r3, [r4, r3]
     862:	2b05      	cmp	r3, #5
     864:	d013      	beq.n	88e <_i2c_master_interrupt_handler+0xda>
     866:	2325      	movs	r3, #37	; 0x25
     868:	5ce3      	ldrb	r3, [r4, r3]
     86a:	2b00      	cmp	r3, #0
     86c:	d00f      	beq.n	88e <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     86e:	2303      	movs	r3, #3
     870:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     872:	2300      	movs	r3, #0
     874:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     876:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     878:	3325      	adds	r3, #37	; 0x25
     87a:	5ce3      	ldrb	r3, [r4, r3]
     87c:	2b41      	cmp	r3, #65	; 0x41
     87e:	d003      	beq.n	888 <_i2c_master_interrupt_handler+0xd4>
     880:	7aa3      	ldrb	r3, [r4, #10]
     882:	2b00      	cmp	r3, #0
     884:	d000      	beq.n	888 <_i2c_master_interrupt_handler+0xd4>
     886:	e075      	b.n	974 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     888:	0773      	lsls	r3, r6, #29
     88a:	d500      	bpl.n	88e <_i2c_master_interrupt_handler+0xda>
     88c:	e07b      	b.n	986 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     88e:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     890:	8b6b      	ldrh	r3, [r5, #26]
     892:	075b      	lsls	r3, r3, #29
     894:	d5d0      	bpl.n	838 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     896:	2218      	movs	r2, #24
     898:	2325      	movs	r3, #37	; 0x25
     89a:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     89c:	2300      	movs	r3, #0
     89e:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     8a0:	7aa3      	ldrb	r3, [r4, #10]
     8a2:	2b00      	cmp	r3, #0
     8a4:	d0c8      	beq.n	838 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     8a6:	0020      	movs	r0, r4
     8a8:	4b3a      	ldr	r3, [pc, #232]	; (994 <_i2c_master_interrupt_handler+0x1e0>)
     8aa:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8ac:	686a      	ldr	r2, [r5, #4]
     8ae:	23c0      	movs	r3, #192	; 0xc0
     8b0:	029b      	lsls	r3, r3, #10
     8b2:	4313      	orrs	r3, r2
     8b4:	606b      	str	r3, [r5, #4]
     8b6:	e7bf      	b.n	838 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     8b8:	331f      	adds	r3, #31
     8ba:	5ce3      	ldrb	r3, [r4, r3]
     8bc:	2b00      	cmp	r3, #0
     8be:	d003      	beq.n	8c8 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     8c0:	0020      	movs	r0, r4
     8c2:	4b35      	ldr	r3, [pc, #212]	; (998 <_i2c_master_interrupt_handler+0x1e4>)
     8c4:	4798      	blx	r3
     8c6:	e7be      	b.n	846 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     8c8:	0020      	movs	r0, r4
     8ca:	4b34      	ldr	r3, [pc, #208]	; (99c <_i2c_master_interrupt_handler+0x1e8>)
     8cc:	4798      	blx	r3
     8ce:	e7ba      	b.n	846 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     8d0:	331f      	adds	r3, #31
     8d2:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     8d4:	2b00      	cmp	r3, #0
     8d6:	d000      	beq.n	8da <_i2c_master_interrupt_handler+0x126>
     8d8:	e78c      	b.n	7f4 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     8da:	3303      	adds	r3, #3
     8dc:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     8de:	2300      	movs	r3, #0
     8e0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     8e2:	3325      	adds	r3, #37	; 0x25
     8e4:	2200      	movs	r2, #0
     8e6:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     8e8:	7aa3      	ldrb	r3, [r4, #10]
     8ea:	2b00      	cmp	r3, #0
     8ec:	d107      	bne.n	8fe <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     8ee:	2301      	movs	r3, #1
     8f0:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     8f2:	07f3      	lsls	r3, r6, #31
     8f4:	d5a7      	bpl.n	846 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     8f6:	68e3      	ldr	r3, [r4, #12]
     8f8:	0020      	movs	r0, r4
     8fa:	4798      	blx	r3
     8fc:	e7a3      	b.n	846 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     8fe:	0020      	movs	r0, r4
     900:	4b24      	ldr	r3, [pc, #144]	; (994 <_i2c_master_interrupt_handler+0x1e0>)
     902:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     904:	686a      	ldr	r2, [r5, #4]
     906:	23c0      	movs	r3, #192	; 0xc0
     908:	029b      	lsls	r3, r3, #10
     90a:	4313      	orrs	r3, r2
     90c:	606b      	str	r3, [r5, #4]
     90e:	e7f0      	b.n	8f2 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     910:	2324      	movs	r3, #36	; 0x24
     912:	5ce3      	ldrb	r3, [r4, r3]
     914:	2b00      	cmp	r3, #0
     916:	d103      	bne.n	920 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     918:	0020      	movs	r0, r4
     91a:	4b20      	ldr	r3, [pc, #128]	; (99c <_i2c_master_interrupt_handler+0x1e8>)
     91c:	4798      	blx	r3
     91e:	e792      	b.n	846 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     920:	0020      	movs	r0, r4
     922:	4b1d      	ldr	r3, [pc, #116]	; (998 <_i2c_master_interrupt_handler+0x1e4>)
     924:	4798      	blx	r3
     926:	e78e      	b.n	846 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     928:	331f      	adds	r3, #31
     92a:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     92c:	2b01      	cmp	r3, #1
     92e:	d196      	bne.n	85e <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     930:	7e2b      	ldrb	r3, [r5, #24]
     932:	079b      	lsls	r3, r3, #30
     934:	d501      	bpl.n	93a <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     936:	2302      	movs	r3, #2
     938:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     93a:	2303      	movs	r3, #3
     93c:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     93e:	2300      	movs	r3, #0
     940:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     942:	3325      	adds	r3, #37	; 0x25
     944:	2200      	movs	r2, #0
     946:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     948:	07b3      	lsls	r3, r6, #30
     94a:	d503      	bpl.n	954 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     94c:	2324      	movs	r3, #36	; 0x24
     94e:	5ce3      	ldrb	r3, [r4, r3]
     950:	2b01      	cmp	r3, #1
     952:	d00b      	beq.n	96c <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     954:	07f3      	lsls	r3, r6, #31
     956:	d400      	bmi.n	95a <_i2c_master_interrupt_handler+0x1a6>
     958:	e781      	b.n	85e <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     95a:	2324      	movs	r3, #36	; 0x24
     95c:	5ce3      	ldrb	r3, [r4, r3]
     95e:	2b00      	cmp	r3, #0
     960:	d000      	beq.n	964 <_i2c_master_interrupt_handler+0x1b0>
     962:	e77c      	b.n	85e <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     964:	68e3      	ldr	r3, [r4, #12]
     966:	0020      	movs	r0, r4
     968:	4798      	blx	r3
     96a:	e778      	b.n	85e <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     96c:	6923      	ldr	r3, [r4, #16]
     96e:	0020      	movs	r0, r4
     970:	4798      	blx	r3
     972:	e774      	b.n	85e <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     974:	0020      	movs	r0, r4
     976:	4b07      	ldr	r3, [pc, #28]	; (994 <_i2c_master_interrupt_handler+0x1e0>)
     978:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     97a:	686a      	ldr	r2, [r5, #4]
     97c:	23e0      	movs	r3, #224	; 0xe0
     97e:	02db      	lsls	r3, r3, #11
     980:	4313      	orrs	r3, r2
     982:	606b      	str	r3, [r5, #4]
     984:	e780      	b.n	888 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     986:	6963      	ldr	r3, [r4, #20]
     988:	0020      	movs	r0, r4
     98a:	4798      	blx	r3
}
     98c:	e77f      	b.n	88e <_i2c_master_interrupt_handler+0xda>
     98e:	46c0      	nop			; (mov r8, r8)
     990:	20000074 	.word	0x20000074
     994:	00000555 	.word	0x00000555
     998:	00000561 	.word	0x00000561
     99c:	000005e9 	.word	0x000005e9

000009a0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     9a0:	b510      	push	{r4, lr}
     9a2:	b082      	sub	sp, #8
     9a4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     9a6:	4b0e      	ldr	r3, [pc, #56]	; (9e0 <sercom_set_gclk_generator+0x40>)
     9a8:	781b      	ldrb	r3, [r3, #0]
     9aa:	2b00      	cmp	r3, #0
     9ac:	d007      	beq.n	9be <sercom_set_gclk_generator+0x1e>
     9ae:	2900      	cmp	r1, #0
     9b0:	d105      	bne.n	9be <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     9b2:	4b0b      	ldr	r3, [pc, #44]	; (9e0 <sercom_set_gclk_generator+0x40>)
     9b4:	785b      	ldrb	r3, [r3, #1]
     9b6:	4283      	cmp	r3, r0
     9b8:	d010      	beq.n	9dc <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     9ba:	201d      	movs	r0, #29
     9bc:	e00c      	b.n	9d8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     9be:	a901      	add	r1, sp, #4
     9c0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     9c2:	2013      	movs	r0, #19
     9c4:	4b07      	ldr	r3, [pc, #28]	; (9e4 <sercom_set_gclk_generator+0x44>)
     9c6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     9c8:	2013      	movs	r0, #19
     9ca:	4b07      	ldr	r3, [pc, #28]	; (9e8 <sercom_set_gclk_generator+0x48>)
     9cc:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     9ce:	4b04      	ldr	r3, [pc, #16]	; (9e0 <sercom_set_gclk_generator+0x40>)
     9d0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     9d2:	2201      	movs	r2, #1
     9d4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     9d6:	2000      	movs	r0, #0
}
     9d8:	b002      	add	sp, #8
     9da:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     9dc:	2000      	movs	r0, #0
     9de:	e7fb      	b.n	9d8 <sercom_set_gclk_generator+0x38>
     9e0:	20000038 	.word	0x20000038
     9e4:	000010cd 	.word	0x000010cd
     9e8:	00001041 	.word	0x00001041

000009ec <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     9ec:	4b40      	ldr	r3, [pc, #256]	; (af0 <_sercom_get_default_pad+0x104>)
     9ee:	4298      	cmp	r0, r3
     9f0:	d031      	beq.n	a56 <_sercom_get_default_pad+0x6a>
     9f2:	d90a      	bls.n	a0a <_sercom_get_default_pad+0x1e>
     9f4:	4b3f      	ldr	r3, [pc, #252]	; (af4 <_sercom_get_default_pad+0x108>)
     9f6:	4298      	cmp	r0, r3
     9f8:	d04d      	beq.n	a96 <_sercom_get_default_pad+0xaa>
     9fa:	4b3f      	ldr	r3, [pc, #252]	; (af8 <_sercom_get_default_pad+0x10c>)
     9fc:	4298      	cmp	r0, r3
     9fe:	d05a      	beq.n	ab6 <_sercom_get_default_pad+0xca>
     a00:	4b3e      	ldr	r3, [pc, #248]	; (afc <_sercom_get_default_pad+0x110>)
     a02:	4298      	cmp	r0, r3
     a04:	d037      	beq.n	a76 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     a06:	2000      	movs	r0, #0
}
     a08:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     a0a:	4b3d      	ldr	r3, [pc, #244]	; (b00 <_sercom_get_default_pad+0x114>)
     a0c:	4298      	cmp	r0, r3
     a0e:	d00c      	beq.n	a2a <_sercom_get_default_pad+0x3e>
     a10:	4b3c      	ldr	r3, [pc, #240]	; (b04 <_sercom_get_default_pad+0x118>)
     a12:	4298      	cmp	r0, r3
     a14:	d1f7      	bne.n	a06 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a16:	2901      	cmp	r1, #1
     a18:	d017      	beq.n	a4a <_sercom_get_default_pad+0x5e>
     a1a:	2900      	cmp	r1, #0
     a1c:	d05d      	beq.n	ada <_sercom_get_default_pad+0xee>
     a1e:	2902      	cmp	r1, #2
     a20:	d015      	beq.n	a4e <_sercom_get_default_pad+0x62>
     a22:	2903      	cmp	r1, #3
     a24:	d015      	beq.n	a52 <_sercom_get_default_pad+0x66>
	return 0;
     a26:	2000      	movs	r0, #0
     a28:	e7ee      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a2a:	2901      	cmp	r1, #1
     a2c:	d007      	beq.n	a3e <_sercom_get_default_pad+0x52>
     a2e:	2900      	cmp	r1, #0
     a30:	d051      	beq.n	ad6 <_sercom_get_default_pad+0xea>
     a32:	2902      	cmp	r1, #2
     a34:	d005      	beq.n	a42 <_sercom_get_default_pad+0x56>
     a36:	2903      	cmp	r1, #3
     a38:	d005      	beq.n	a46 <_sercom_get_default_pad+0x5a>
	return 0;
     a3a:	2000      	movs	r0, #0
     a3c:	e7e4      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a3e:	4832      	ldr	r0, [pc, #200]	; (b08 <_sercom_get_default_pad+0x11c>)
     a40:	e7e2      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a42:	4832      	ldr	r0, [pc, #200]	; (b0c <_sercom_get_default_pad+0x120>)
     a44:	e7e0      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a46:	4832      	ldr	r0, [pc, #200]	; (b10 <_sercom_get_default_pad+0x124>)
     a48:	e7de      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a4a:	4832      	ldr	r0, [pc, #200]	; (b14 <_sercom_get_default_pad+0x128>)
     a4c:	e7dc      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a4e:	4832      	ldr	r0, [pc, #200]	; (b18 <_sercom_get_default_pad+0x12c>)
     a50:	e7da      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a52:	4832      	ldr	r0, [pc, #200]	; (b1c <_sercom_get_default_pad+0x130>)
     a54:	e7d8      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a56:	2901      	cmp	r1, #1
     a58:	d007      	beq.n	a6a <_sercom_get_default_pad+0x7e>
     a5a:	2900      	cmp	r1, #0
     a5c:	d03f      	beq.n	ade <_sercom_get_default_pad+0xf2>
     a5e:	2902      	cmp	r1, #2
     a60:	d005      	beq.n	a6e <_sercom_get_default_pad+0x82>
     a62:	2903      	cmp	r1, #3
     a64:	d005      	beq.n	a72 <_sercom_get_default_pad+0x86>
	return 0;
     a66:	2000      	movs	r0, #0
     a68:	e7ce      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a6a:	482d      	ldr	r0, [pc, #180]	; (b20 <_sercom_get_default_pad+0x134>)
     a6c:	e7cc      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a6e:	482d      	ldr	r0, [pc, #180]	; (b24 <_sercom_get_default_pad+0x138>)
     a70:	e7ca      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a72:	482d      	ldr	r0, [pc, #180]	; (b28 <_sercom_get_default_pad+0x13c>)
     a74:	e7c8      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a76:	2901      	cmp	r1, #1
     a78:	d007      	beq.n	a8a <_sercom_get_default_pad+0x9e>
     a7a:	2900      	cmp	r1, #0
     a7c:	d031      	beq.n	ae2 <_sercom_get_default_pad+0xf6>
     a7e:	2902      	cmp	r1, #2
     a80:	d005      	beq.n	a8e <_sercom_get_default_pad+0xa2>
     a82:	2903      	cmp	r1, #3
     a84:	d005      	beq.n	a92 <_sercom_get_default_pad+0xa6>
	return 0;
     a86:	2000      	movs	r0, #0
     a88:	e7be      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     a8a:	4828      	ldr	r0, [pc, #160]	; (b2c <_sercom_get_default_pad+0x140>)
     a8c:	e7bc      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a8e:	4828      	ldr	r0, [pc, #160]	; (b30 <_sercom_get_default_pad+0x144>)
     a90:	e7ba      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a92:	4828      	ldr	r0, [pc, #160]	; (b34 <_sercom_get_default_pad+0x148>)
     a94:	e7b8      	b.n	a08 <_sercom_get_default_pad+0x1c>
     a96:	2901      	cmp	r1, #1
     a98:	d007      	beq.n	aaa <_sercom_get_default_pad+0xbe>
     a9a:	2900      	cmp	r1, #0
     a9c:	d023      	beq.n	ae6 <_sercom_get_default_pad+0xfa>
     a9e:	2902      	cmp	r1, #2
     aa0:	d005      	beq.n	aae <_sercom_get_default_pad+0xc2>
     aa2:	2903      	cmp	r1, #3
     aa4:	d005      	beq.n	ab2 <_sercom_get_default_pad+0xc6>
	return 0;
     aa6:	2000      	movs	r0, #0
     aa8:	e7ae      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     aaa:	4823      	ldr	r0, [pc, #140]	; (b38 <_sercom_get_default_pad+0x14c>)
     aac:	e7ac      	b.n	a08 <_sercom_get_default_pad+0x1c>
     aae:	4823      	ldr	r0, [pc, #140]	; (b3c <_sercom_get_default_pad+0x150>)
     ab0:	e7aa      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ab2:	4823      	ldr	r0, [pc, #140]	; (b40 <_sercom_get_default_pad+0x154>)
     ab4:	e7a8      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ab6:	2901      	cmp	r1, #1
     ab8:	d007      	beq.n	aca <_sercom_get_default_pad+0xde>
     aba:	2900      	cmp	r1, #0
     abc:	d015      	beq.n	aea <_sercom_get_default_pad+0xfe>
     abe:	2902      	cmp	r1, #2
     ac0:	d005      	beq.n	ace <_sercom_get_default_pad+0xe2>
     ac2:	2903      	cmp	r1, #3
     ac4:	d005      	beq.n	ad2 <_sercom_get_default_pad+0xe6>
	return 0;
     ac6:	2000      	movs	r0, #0
     ac8:	e79e      	b.n	a08 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     aca:	481e      	ldr	r0, [pc, #120]	; (b44 <_sercom_get_default_pad+0x158>)
     acc:	e79c      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ace:	481e      	ldr	r0, [pc, #120]	; (b48 <_sercom_get_default_pad+0x15c>)
     ad0:	e79a      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ad2:	481e      	ldr	r0, [pc, #120]	; (b4c <_sercom_get_default_pad+0x160>)
     ad4:	e798      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ad6:	481e      	ldr	r0, [pc, #120]	; (b50 <_sercom_get_default_pad+0x164>)
     ad8:	e796      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ada:	2003      	movs	r0, #3
     adc:	e794      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ade:	481d      	ldr	r0, [pc, #116]	; (b54 <_sercom_get_default_pad+0x168>)
     ae0:	e792      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ae2:	481d      	ldr	r0, [pc, #116]	; (b58 <_sercom_get_default_pad+0x16c>)
     ae4:	e790      	b.n	a08 <_sercom_get_default_pad+0x1c>
     ae6:	481d      	ldr	r0, [pc, #116]	; (b5c <_sercom_get_default_pad+0x170>)
     ae8:	e78e      	b.n	a08 <_sercom_get_default_pad+0x1c>
     aea:	481d      	ldr	r0, [pc, #116]	; (b60 <_sercom_get_default_pad+0x174>)
     aec:	e78c      	b.n	a08 <_sercom_get_default_pad+0x1c>
     aee:	46c0      	nop			; (mov r8, r8)
     af0:	42001000 	.word	0x42001000
     af4:	42001800 	.word	0x42001800
     af8:	42001c00 	.word	0x42001c00
     afc:	42001400 	.word	0x42001400
     b00:	42000800 	.word	0x42000800
     b04:	42000c00 	.word	0x42000c00
     b08:	00050003 	.word	0x00050003
     b0c:	00060003 	.word	0x00060003
     b10:	00070003 	.word	0x00070003
     b14:	00010003 	.word	0x00010003
     b18:	001e0003 	.word	0x001e0003
     b1c:	001f0003 	.word	0x001f0003
     b20:	00090003 	.word	0x00090003
     b24:	000a0003 	.word	0x000a0003
     b28:	000b0003 	.word	0x000b0003
     b2c:	00110003 	.word	0x00110003
     b30:	00120003 	.word	0x00120003
     b34:	00130003 	.word	0x00130003
     b38:	000d0003 	.word	0x000d0003
     b3c:	000e0003 	.word	0x000e0003
     b40:	000f0003 	.word	0x000f0003
     b44:	00170003 	.word	0x00170003
     b48:	00180003 	.word	0x00180003
     b4c:	00190003 	.word	0x00190003
     b50:	00040003 	.word	0x00040003
     b54:	00080003 	.word	0x00080003
     b58:	00100003 	.word	0x00100003
     b5c:	000c0003 	.word	0x000c0003
     b60:	00160003 	.word	0x00160003

00000b64 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     b64:	b530      	push	{r4, r5, lr}
     b66:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     b68:	4b0b      	ldr	r3, [pc, #44]	; (b98 <_sercom_get_sercom_inst_index+0x34>)
     b6a:	466a      	mov	r2, sp
     b6c:	cb32      	ldmia	r3!, {r1, r4, r5}
     b6e:	c232      	stmia	r2!, {r1, r4, r5}
     b70:	cb32      	ldmia	r3!, {r1, r4, r5}
     b72:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     b74:	9b00      	ldr	r3, [sp, #0]
     b76:	4283      	cmp	r3, r0
     b78:	d00b      	beq.n	b92 <_sercom_get_sercom_inst_index+0x2e>
     b7a:	2301      	movs	r3, #1
     b7c:	009a      	lsls	r2, r3, #2
     b7e:	4669      	mov	r1, sp
     b80:	5852      	ldr	r2, [r2, r1]
     b82:	4282      	cmp	r2, r0
     b84:	d006      	beq.n	b94 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b86:	3301      	adds	r3, #1
     b88:	2b06      	cmp	r3, #6
     b8a:	d1f7      	bne.n	b7c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     b8c:	2000      	movs	r0, #0
}
     b8e:	b007      	add	sp, #28
     b90:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     b92:	2300      	movs	r3, #0
			return i;
     b94:	b2d8      	uxtb	r0, r3
     b96:	e7fa      	b.n	b8e <_sercom_get_sercom_inst_index+0x2a>
     b98:	00002ea0 	.word	0x00002ea0

00000b9c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     b9c:	4770      	bx	lr
	...

00000ba0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     ba2:	4b0a      	ldr	r3, [pc, #40]	; (bcc <_sercom_set_handler+0x2c>)
     ba4:	781b      	ldrb	r3, [r3, #0]
     ba6:	2b00      	cmp	r3, #0
     ba8:	d10c      	bne.n	bc4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     baa:	4f09      	ldr	r7, [pc, #36]	; (bd0 <_sercom_set_handler+0x30>)
     bac:	4e09      	ldr	r6, [pc, #36]	; (bd4 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     bae:	4d0a      	ldr	r5, [pc, #40]	; (bd8 <_sercom_set_handler+0x38>)
     bb0:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     bb2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     bb4:	195a      	adds	r2, r3, r5
     bb6:	6014      	str	r4, [r2, #0]
     bb8:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     bba:	2b18      	cmp	r3, #24
     bbc:	d1f9      	bne.n	bb2 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     bbe:	2201      	movs	r2, #1
     bc0:	4b02      	ldr	r3, [pc, #8]	; (bcc <_sercom_set_handler+0x2c>)
     bc2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     bc4:	0080      	lsls	r0, r0, #2
     bc6:	4b02      	ldr	r3, [pc, #8]	; (bd0 <_sercom_set_handler+0x30>)
     bc8:	50c1      	str	r1, [r0, r3]
}
     bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bcc:	2000003a 	.word	0x2000003a
     bd0:	2000003c 	.word	0x2000003c
     bd4:	00000b9d 	.word	0x00000b9d
     bd8:	20000074 	.word	0x20000074

00000bdc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     bdc:	b500      	push	{lr}
     bde:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     be0:	2309      	movs	r3, #9
     be2:	466a      	mov	r2, sp
     be4:	7013      	strb	r3, [r2, #0]
     be6:	3301      	adds	r3, #1
     be8:	7053      	strb	r3, [r2, #1]
     bea:	3301      	adds	r3, #1
     bec:	7093      	strb	r3, [r2, #2]
     bee:	3301      	adds	r3, #1
     bf0:	70d3      	strb	r3, [r2, #3]
     bf2:	3301      	adds	r3, #1
     bf4:	7113      	strb	r3, [r2, #4]
     bf6:	3301      	adds	r3, #1
     bf8:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     bfa:	4b03      	ldr	r3, [pc, #12]	; (c08 <_sercom_get_interrupt_vector+0x2c>)
     bfc:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     bfe:	466b      	mov	r3, sp
     c00:	5618      	ldrsb	r0, [r3, r0]
}
     c02:	b003      	add	sp, #12
     c04:	bd00      	pop	{pc}
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	00000b65 	.word	0x00000b65

00000c0c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     c0c:	b510      	push	{r4, lr}
     c0e:	4b02      	ldr	r3, [pc, #8]	; (c18 <SERCOM0_Handler+0xc>)
     c10:	681b      	ldr	r3, [r3, #0]
     c12:	2000      	movs	r0, #0
     c14:	4798      	blx	r3
     c16:	bd10      	pop	{r4, pc}
     c18:	2000003c 	.word	0x2000003c

00000c1c <SERCOM1_Handler>:
     c1c:	b510      	push	{r4, lr}
     c1e:	4b02      	ldr	r3, [pc, #8]	; (c28 <SERCOM1_Handler+0xc>)
     c20:	685b      	ldr	r3, [r3, #4]
     c22:	2001      	movs	r0, #1
     c24:	4798      	blx	r3
     c26:	bd10      	pop	{r4, pc}
     c28:	2000003c 	.word	0x2000003c

00000c2c <SERCOM2_Handler>:
     c2c:	b510      	push	{r4, lr}
     c2e:	4b02      	ldr	r3, [pc, #8]	; (c38 <SERCOM2_Handler+0xc>)
     c30:	689b      	ldr	r3, [r3, #8]
     c32:	2002      	movs	r0, #2
     c34:	4798      	blx	r3
     c36:	bd10      	pop	{r4, pc}
     c38:	2000003c 	.word	0x2000003c

00000c3c <SERCOM3_Handler>:
     c3c:	b510      	push	{r4, lr}
     c3e:	4b02      	ldr	r3, [pc, #8]	; (c48 <SERCOM3_Handler+0xc>)
     c40:	68db      	ldr	r3, [r3, #12]
     c42:	2003      	movs	r0, #3
     c44:	4798      	blx	r3
     c46:	bd10      	pop	{r4, pc}
     c48:	2000003c 	.word	0x2000003c

00000c4c <SERCOM4_Handler>:
     c4c:	b510      	push	{r4, lr}
     c4e:	4b02      	ldr	r3, [pc, #8]	; (c58 <SERCOM4_Handler+0xc>)
     c50:	691b      	ldr	r3, [r3, #16]
     c52:	2004      	movs	r0, #4
     c54:	4798      	blx	r3
     c56:	bd10      	pop	{r4, pc}
     c58:	2000003c 	.word	0x2000003c

00000c5c <SERCOM5_Handler>:
     c5c:	b510      	push	{r4, lr}
     c5e:	4b02      	ldr	r3, [pc, #8]	; (c68 <SERCOM5_Handler+0xc>)
     c60:	695b      	ldr	r3, [r3, #20]
     c62:	2005      	movs	r0, #5
     c64:	4798      	blx	r3
     c66:	bd10      	pop	{r4, pc}
     c68:	2000003c 	.word	0x2000003c

00000c6c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     c6c:	b510      	push	{r4, lr}
	switch (clock_source) {
     c6e:	2808      	cmp	r0, #8
     c70:	d803      	bhi.n	c7a <system_clock_source_get_hz+0xe>
     c72:	0080      	lsls	r0, r0, #2
     c74:	4b1c      	ldr	r3, [pc, #112]	; (ce8 <system_clock_source_get_hz+0x7c>)
     c76:	581b      	ldr	r3, [r3, r0]
     c78:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     c7a:	2000      	movs	r0, #0
     c7c:	e032      	b.n	ce4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     c7e:	4b1b      	ldr	r3, [pc, #108]	; (cec <system_clock_source_get_hz+0x80>)
     c80:	6918      	ldr	r0, [r3, #16]
     c82:	e02f      	b.n	ce4 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     c84:	4b1a      	ldr	r3, [pc, #104]	; (cf0 <system_clock_source_get_hz+0x84>)
     c86:	6a1b      	ldr	r3, [r3, #32]
     c88:	059b      	lsls	r3, r3, #22
     c8a:	0f9b      	lsrs	r3, r3, #30
     c8c:	4819      	ldr	r0, [pc, #100]	; (cf4 <system_clock_source_get_hz+0x88>)
     c8e:	40d8      	lsrs	r0, r3
     c90:	e028      	b.n	ce4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     c92:	4b16      	ldr	r3, [pc, #88]	; (cec <system_clock_source_get_hz+0x80>)
     c94:	6958      	ldr	r0, [r3, #20]
     c96:	e025      	b.n	ce4 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c98:	4b14      	ldr	r3, [pc, #80]	; (cec <system_clock_source_get_hz+0x80>)
     c9a:	681b      	ldr	r3, [r3, #0]
			return 0;
     c9c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c9e:	079b      	lsls	r3, r3, #30
     ca0:	d520      	bpl.n	ce4 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ca2:	4913      	ldr	r1, [pc, #76]	; (cf0 <system_clock_source_get_hz+0x84>)
     ca4:	2210      	movs	r2, #16
     ca6:	68cb      	ldr	r3, [r1, #12]
     ca8:	421a      	tst	r2, r3
     caa:	d0fc      	beq.n	ca6 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     cac:	4b0f      	ldr	r3, [pc, #60]	; (cec <system_clock_source_get_hz+0x80>)
     cae:	681a      	ldr	r2, [r3, #0]
     cb0:	2324      	movs	r3, #36	; 0x24
     cb2:	4013      	ands	r3, r2
     cb4:	2b04      	cmp	r3, #4
     cb6:	d001      	beq.n	cbc <system_clock_source_get_hz+0x50>
			return 48000000UL;
     cb8:	480f      	ldr	r0, [pc, #60]	; (cf8 <system_clock_source_get_hz+0x8c>)
     cba:	e013      	b.n	ce4 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     cbc:	2000      	movs	r0, #0
     cbe:	4b0f      	ldr	r3, [pc, #60]	; (cfc <system_clock_source_get_hz+0x90>)
     cc0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     cc2:	4b0a      	ldr	r3, [pc, #40]	; (cec <system_clock_source_get_hz+0x80>)
     cc4:	689b      	ldr	r3, [r3, #8]
     cc6:	041b      	lsls	r3, r3, #16
     cc8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     cca:	4358      	muls	r0, r3
     ccc:	e00a      	b.n	ce4 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     cce:	2350      	movs	r3, #80	; 0x50
     cd0:	4a07      	ldr	r2, [pc, #28]	; (cf0 <system_clock_source_get_hz+0x84>)
     cd2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     cd4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     cd6:	075b      	lsls	r3, r3, #29
     cd8:	d504      	bpl.n	ce4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     cda:	4b04      	ldr	r3, [pc, #16]	; (cec <system_clock_source_get_hz+0x80>)
     cdc:	68d8      	ldr	r0, [r3, #12]
     cde:	e001      	b.n	ce4 <system_clock_source_get_hz+0x78>
		return 32768UL;
     ce0:	2080      	movs	r0, #128	; 0x80
     ce2:	0200      	lsls	r0, r0, #8
	}
}
     ce4:	bd10      	pop	{r4, pc}
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	00002eb8 	.word	0x00002eb8
     cec:	20000054 	.word	0x20000054
     cf0:	40000800 	.word	0x40000800
     cf4:	007a1200 	.word	0x007a1200
     cf8:	02dc6c00 	.word	0x02dc6c00
     cfc:	000010e9 	.word	0x000010e9

00000d00 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     d00:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     d02:	490c      	ldr	r1, [pc, #48]	; (d34 <system_clock_source_osc8m_set_config+0x34>)
     d04:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     d06:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     d08:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     d0a:	7840      	ldrb	r0, [r0, #1]
     d0c:	2201      	movs	r2, #1
     d0e:	4010      	ands	r0, r2
     d10:	0180      	lsls	r0, r0, #6
     d12:	2640      	movs	r6, #64	; 0x40
     d14:	43b3      	bics	r3, r6
     d16:	4303      	orrs	r3, r0
     d18:	402a      	ands	r2, r5
     d1a:	01d2      	lsls	r2, r2, #7
     d1c:	2080      	movs	r0, #128	; 0x80
     d1e:	4383      	bics	r3, r0
     d20:	4313      	orrs	r3, r2
     d22:	2203      	movs	r2, #3
     d24:	4022      	ands	r2, r4
     d26:	0212      	lsls	r2, r2, #8
     d28:	4803      	ldr	r0, [pc, #12]	; (d38 <system_clock_source_osc8m_set_config+0x38>)
     d2a:	4003      	ands	r3, r0
     d2c:	4313      	orrs	r3, r2
     d2e:	620b      	str	r3, [r1, #32]
}
     d30:	bd70      	pop	{r4, r5, r6, pc}
     d32:	46c0      	nop			; (mov r8, r8)
     d34:	40000800 	.word	0x40000800
     d38:	fffffcff 	.word	0xfffffcff

00000d3c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     d3c:	2808      	cmp	r0, #8
     d3e:	d803      	bhi.n	d48 <system_clock_source_enable+0xc>
     d40:	0080      	lsls	r0, r0, #2
     d42:	4b25      	ldr	r3, [pc, #148]	; (dd8 <system_clock_source_enable+0x9c>)
     d44:	581b      	ldr	r3, [r3, r0]
     d46:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d48:	2017      	movs	r0, #23
     d4a:	e044      	b.n	dd6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     d4c:	4a23      	ldr	r2, [pc, #140]	; (ddc <system_clock_source_enable+0xa0>)
     d4e:	6a13      	ldr	r3, [r2, #32]
     d50:	2102      	movs	r1, #2
     d52:	430b      	orrs	r3, r1
     d54:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     d56:	2000      	movs	r0, #0
     d58:	e03d      	b.n	dd6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     d5a:	4a20      	ldr	r2, [pc, #128]	; (ddc <system_clock_source_enable+0xa0>)
     d5c:	6993      	ldr	r3, [r2, #24]
     d5e:	2102      	movs	r1, #2
     d60:	430b      	orrs	r3, r1
     d62:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     d64:	2000      	movs	r0, #0
		break;
     d66:	e036      	b.n	dd6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     d68:	4a1c      	ldr	r2, [pc, #112]	; (ddc <system_clock_source_enable+0xa0>)
     d6a:	8a13      	ldrh	r3, [r2, #16]
     d6c:	2102      	movs	r1, #2
     d6e:	430b      	orrs	r3, r1
     d70:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     d72:	2000      	movs	r0, #0
		break;
     d74:	e02f      	b.n	dd6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     d76:	4a19      	ldr	r2, [pc, #100]	; (ddc <system_clock_source_enable+0xa0>)
     d78:	8a93      	ldrh	r3, [r2, #20]
     d7a:	2102      	movs	r1, #2
     d7c:	430b      	orrs	r3, r1
     d7e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     d80:	2000      	movs	r0, #0
		break;
     d82:	e028      	b.n	dd6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     d84:	4916      	ldr	r1, [pc, #88]	; (de0 <system_clock_source_enable+0xa4>)
     d86:	680b      	ldr	r3, [r1, #0]
     d88:	2202      	movs	r2, #2
     d8a:	4313      	orrs	r3, r2
     d8c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     d8e:	4b13      	ldr	r3, [pc, #76]	; (ddc <system_clock_source_enable+0xa0>)
     d90:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     d92:	0019      	movs	r1, r3
     d94:	320e      	adds	r2, #14
     d96:	68cb      	ldr	r3, [r1, #12]
     d98:	421a      	tst	r2, r3
     d9a:	d0fc      	beq.n	d96 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     d9c:	4a10      	ldr	r2, [pc, #64]	; (de0 <system_clock_source_enable+0xa4>)
     d9e:	6891      	ldr	r1, [r2, #8]
     da0:	4b0e      	ldr	r3, [pc, #56]	; (ddc <system_clock_source_enable+0xa0>)
     da2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     da4:	6852      	ldr	r2, [r2, #4]
     da6:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     da8:	2200      	movs	r2, #0
     daa:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     dac:	0019      	movs	r1, r3
     dae:	3210      	adds	r2, #16
     db0:	68cb      	ldr	r3, [r1, #12]
     db2:	421a      	tst	r2, r3
     db4:	d0fc      	beq.n	db0 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     db6:	4b0a      	ldr	r3, [pc, #40]	; (de0 <system_clock_source_enable+0xa4>)
     db8:	681b      	ldr	r3, [r3, #0]
     dba:	b29b      	uxth	r3, r3
     dbc:	4a07      	ldr	r2, [pc, #28]	; (ddc <system_clock_source_enable+0xa0>)
     dbe:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     dc0:	2000      	movs	r0, #0
     dc2:	e008      	b.n	dd6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     dc4:	4905      	ldr	r1, [pc, #20]	; (ddc <system_clock_source_enable+0xa0>)
     dc6:	2244      	movs	r2, #68	; 0x44
     dc8:	5c8b      	ldrb	r3, [r1, r2]
     dca:	2002      	movs	r0, #2
     dcc:	4303      	orrs	r3, r0
     dce:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     dd0:	2000      	movs	r0, #0
		break;
     dd2:	e000      	b.n	dd6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     dd4:	2000      	movs	r0, #0
}
     dd6:	4770      	bx	lr
     dd8:	00002edc 	.word	0x00002edc
     ddc:	40000800 	.word	0x40000800
     de0:	20000054 	.word	0x20000054

00000de4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     de4:	b5f0      	push	{r4, r5, r6, r7, lr}
     de6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     de8:	22c2      	movs	r2, #194	; 0xc2
     dea:	00d2      	lsls	r2, r2, #3
     dec:	4b20      	ldr	r3, [pc, #128]	; (e70 <system_clock_init+0x8c>)
     dee:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     df0:	4a20      	ldr	r2, [pc, #128]	; (e74 <system_clock_init+0x90>)
     df2:	6853      	ldr	r3, [r2, #4]
     df4:	211e      	movs	r1, #30
     df6:	438b      	bics	r3, r1
     df8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     dfa:	2302      	movs	r3, #2
     dfc:	466a      	mov	r2, sp
     dfe:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e00:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     e02:	4d1d      	ldr	r5, [pc, #116]	; (e78 <system_clock_init+0x94>)
     e04:	b2e0      	uxtb	r0, r4
     e06:	4669      	mov	r1, sp
     e08:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     e0a:	3401      	adds	r4, #1
     e0c:	2c25      	cmp	r4, #37	; 0x25
     e0e:	d1f9      	bne.n	e04 <system_clock_init+0x20>
	config->run_in_standby  = false;
     e10:	a803      	add	r0, sp, #12
     e12:	2400      	movs	r4, #0
     e14:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     e16:	2501      	movs	r5, #1
     e18:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     e1a:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     e1c:	4b17      	ldr	r3, [pc, #92]	; (e7c <system_clock_init+0x98>)
     e1e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     e20:	2006      	movs	r0, #6
     e22:	4b17      	ldr	r3, [pc, #92]	; (e80 <system_clock_init+0x9c>)
     e24:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     e26:	4b17      	ldr	r3, [pc, #92]	; (e84 <system_clock_init+0xa0>)
     e28:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     e2a:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     e2c:	466b      	mov	r3, sp
     e2e:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     e30:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
     e32:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     e34:	2304      	movs	r3, #4
     e36:	466a      	mov	r2, sp
     e38:	7013      	strb	r3, [r2, #0]
     e3a:	4669      	mov	r1, sp
     e3c:	2001      	movs	r0, #1
     e3e:	4f12      	ldr	r7, [pc, #72]	; (e88 <system_clock_init+0xa4>)
     e40:	47b8      	blx	r7
     e42:	2001      	movs	r0, #1
     e44:	4e11      	ldr	r6, [pc, #68]	; (e8c <system_clock_init+0xa8>)
     e46:	47b0      	blx	r6
	PM->CPUSEL.reg = (uint32_t)divider;
     e48:	4b11      	ldr	r3, [pc, #68]	; (e90 <system_clock_init+0xac>)
     e4a:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     e4c:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     e4e:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     e50:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
     e52:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     e54:	466b      	mov	r3, sp
     e56:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     e58:	2306      	movs	r3, #6
     e5a:	466a      	mov	r2, sp
     e5c:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     e5e:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     e60:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     e62:	4669      	mov	r1, sp
     e64:	2000      	movs	r0, #0
     e66:	47b8      	blx	r7
     e68:	2000      	movs	r0, #0
     e6a:	47b0      	blx	r6
#endif
}
     e6c:	b005      	add	sp, #20
     e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e70:	40000800 	.word	0x40000800
     e74:	41004000 	.word	0x41004000
     e78:	000010cd 	.word	0x000010cd
     e7c:	00000d01 	.word	0x00000d01
     e80:	00000d3d 	.word	0x00000d3d
     e84:	00000e95 	.word	0x00000e95
     e88:	00000eb9 	.word	0x00000eb9
     e8c:	00000f71 	.word	0x00000f71
     e90:	40000400 	.word	0x40000400

00000e94 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     e94:	4a06      	ldr	r2, [pc, #24]	; (eb0 <system_gclk_init+0x1c>)
     e96:	6993      	ldr	r3, [r2, #24]
     e98:	2108      	movs	r1, #8
     e9a:	430b      	orrs	r3, r1
     e9c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     e9e:	2201      	movs	r2, #1
     ea0:	4b04      	ldr	r3, [pc, #16]	; (eb4 <system_gclk_init+0x20>)
     ea2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     ea4:	0019      	movs	r1, r3
     ea6:	780b      	ldrb	r3, [r1, #0]
     ea8:	4213      	tst	r3, r2
     eaa:	d1fc      	bne.n	ea6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     eac:	4770      	bx	lr
     eae:	46c0      	nop			; (mov r8, r8)
     eb0:	40000400 	.word	0x40000400
     eb4:	40000c00 	.word	0x40000c00

00000eb8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     eb8:	b570      	push	{r4, r5, r6, lr}
     eba:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     ebc:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     ebe:	780d      	ldrb	r5, [r1, #0]
     ec0:	022d      	lsls	r5, r5, #8
     ec2:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     ec4:	784b      	ldrb	r3, [r1, #1]
     ec6:	2b00      	cmp	r3, #0
     ec8:	d002      	beq.n	ed0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     eca:	2380      	movs	r3, #128	; 0x80
     ecc:	02db      	lsls	r3, r3, #11
     ece:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     ed0:	7a4b      	ldrb	r3, [r1, #9]
     ed2:	2b00      	cmp	r3, #0
     ed4:	d002      	beq.n	edc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     ed6:	2380      	movs	r3, #128	; 0x80
     ed8:	031b      	lsls	r3, r3, #12
     eda:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     edc:	6848      	ldr	r0, [r1, #4]
     ede:	2801      	cmp	r0, #1
     ee0:	d910      	bls.n	f04 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     ee2:	1e43      	subs	r3, r0, #1
     ee4:	4218      	tst	r0, r3
     ee6:	d134      	bne.n	f52 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     ee8:	2802      	cmp	r0, #2
     eea:	d930      	bls.n	f4e <system_gclk_gen_set_config+0x96>
     eec:	2302      	movs	r3, #2
     eee:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     ef0:	3201      	adds	r2, #1
						mask <<= 1) {
     ef2:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     ef4:	4298      	cmp	r0, r3
     ef6:	d8fb      	bhi.n	ef0 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     ef8:	0212      	lsls	r2, r2, #8
     efa:	4332      	orrs	r2, r6
     efc:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     efe:	2380      	movs	r3, #128	; 0x80
     f00:	035b      	lsls	r3, r3, #13
     f02:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     f04:	7a0b      	ldrb	r3, [r1, #8]
     f06:	2b00      	cmp	r3, #0
     f08:	d002      	beq.n	f10 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     f0a:	2380      	movs	r3, #128	; 0x80
     f0c:	039b      	lsls	r3, r3, #14
     f0e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f10:	4a13      	ldr	r2, [pc, #76]	; (f60 <system_gclk_gen_set_config+0xa8>)
     f12:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     f14:	b25b      	sxtb	r3, r3
     f16:	2b00      	cmp	r3, #0
     f18:	dbfb      	blt.n	f12 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     f1a:	4b12      	ldr	r3, [pc, #72]	; (f64 <system_gclk_gen_set_config+0xac>)
     f1c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     f1e:	4b12      	ldr	r3, [pc, #72]	; (f68 <system_gclk_gen_set_config+0xb0>)
     f20:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f22:	4a0f      	ldr	r2, [pc, #60]	; (f60 <system_gclk_gen_set_config+0xa8>)
     f24:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     f26:	b25b      	sxtb	r3, r3
     f28:	2b00      	cmp	r3, #0
     f2a:	dbfb      	blt.n	f24 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     f2c:	4b0c      	ldr	r3, [pc, #48]	; (f60 <system_gclk_gen_set_config+0xa8>)
     f2e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f30:	001a      	movs	r2, r3
     f32:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     f34:	b25b      	sxtb	r3, r3
     f36:	2b00      	cmp	r3, #0
     f38:	dbfb      	blt.n	f32 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     f3a:	4a09      	ldr	r2, [pc, #36]	; (f60 <system_gclk_gen_set_config+0xa8>)
     f3c:	6853      	ldr	r3, [r2, #4]
     f3e:	2180      	movs	r1, #128	; 0x80
     f40:	0249      	lsls	r1, r1, #9
     f42:	400b      	ands	r3, r1
     f44:	431d      	orrs	r5, r3
     f46:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     f48:	4b08      	ldr	r3, [pc, #32]	; (f6c <system_gclk_gen_set_config+0xb4>)
     f4a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     f4c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     f4e:	2200      	movs	r2, #0
     f50:	e7d2      	b.n	ef8 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     f52:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     f54:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     f56:	2380      	movs	r3, #128	; 0x80
     f58:	029b      	lsls	r3, r3, #10
     f5a:	431d      	orrs	r5, r3
     f5c:	e7d2      	b.n	f04 <system_gclk_gen_set_config+0x4c>
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	40000c00 	.word	0x40000c00
     f64:	00000115 	.word	0x00000115
     f68:	40000c08 	.word	0x40000c08
     f6c:	00000155 	.word	0x00000155

00000f70 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     f70:	b510      	push	{r4, lr}
     f72:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f74:	4a0b      	ldr	r2, [pc, #44]	; (fa4 <system_gclk_gen_enable+0x34>)
     f76:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     f78:	b25b      	sxtb	r3, r3
     f7a:	2b00      	cmp	r3, #0
     f7c:	dbfb      	blt.n	f76 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     f7e:	4b0a      	ldr	r3, [pc, #40]	; (fa8 <system_gclk_gen_enable+0x38>)
     f80:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     f82:	4b0a      	ldr	r3, [pc, #40]	; (fac <system_gclk_gen_enable+0x3c>)
     f84:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     f86:	4a07      	ldr	r2, [pc, #28]	; (fa4 <system_gclk_gen_enable+0x34>)
     f88:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     f8a:	b25b      	sxtb	r3, r3
     f8c:	2b00      	cmp	r3, #0
     f8e:	dbfb      	blt.n	f88 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     f90:	4a04      	ldr	r2, [pc, #16]	; (fa4 <system_gclk_gen_enable+0x34>)
     f92:	6851      	ldr	r1, [r2, #4]
     f94:	2380      	movs	r3, #128	; 0x80
     f96:	025b      	lsls	r3, r3, #9
     f98:	430b      	orrs	r3, r1
     f9a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     f9c:	4b04      	ldr	r3, [pc, #16]	; (fb0 <system_gclk_gen_enable+0x40>)
     f9e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     fa0:	bd10      	pop	{r4, pc}
     fa2:	46c0      	nop			; (mov r8, r8)
     fa4:	40000c00 	.word	0x40000c00
     fa8:	00000115 	.word	0x00000115
     fac:	40000c04 	.word	0x40000c04
     fb0:	00000155 	.word	0x00000155

00000fb4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
     fb4:	b570      	push	{r4, r5, r6, lr}
     fb6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fb8:	4a1a      	ldr	r2, [pc, #104]	; (1024 <system_gclk_gen_get_hz+0x70>)
     fba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     fbc:	b25b      	sxtb	r3, r3
     fbe:	2b00      	cmp	r3, #0
     fc0:	dbfb      	blt.n	fba <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
     fc2:	4b19      	ldr	r3, [pc, #100]	; (1028 <system_gclk_gen_get_hz+0x74>)
     fc4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     fc6:	4b19      	ldr	r3, [pc, #100]	; (102c <system_gclk_gen_get_hz+0x78>)
     fc8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     fca:	4a16      	ldr	r2, [pc, #88]	; (1024 <system_gclk_gen_get_hz+0x70>)
     fcc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     fce:	b25b      	sxtb	r3, r3
     fd0:	2b00      	cmp	r3, #0
     fd2:	dbfb      	blt.n	fcc <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
     fd4:	4e13      	ldr	r6, [pc, #76]	; (1024 <system_gclk_gen_get_hz+0x70>)
     fd6:	6870      	ldr	r0, [r6, #4]
     fd8:	04c0      	lsls	r0, r0, #19
     fda:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
     fdc:	4b14      	ldr	r3, [pc, #80]	; (1030 <system_gclk_gen_get_hz+0x7c>)
     fde:	4798      	blx	r3
     fe0:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     fe2:	4b12      	ldr	r3, [pc, #72]	; (102c <system_gclk_gen_get_hz+0x78>)
     fe4:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
     fe6:	6876      	ldr	r6, [r6, #4]
     fe8:	02f6      	lsls	r6, r6, #11
     fea:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     fec:	4b11      	ldr	r3, [pc, #68]	; (1034 <system_gclk_gen_get_hz+0x80>)
     fee:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     ff0:	4a0c      	ldr	r2, [pc, #48]	; (1024 <system_gclk_gen_get_hz+0x70>)
     ff2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     ff4:	b25b      	sxtb	r3, r3
     ff6:	2b00      	cmp	r3, #0
     ff8:	dbfb      	blt.n	ff2 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
     ffa:	4b0a      	ldr	r3, [pc, #40]	; (1024 <system_gclk_gen_get_hz+0x70>)
     ffc:	689c      	ldr	r4, [r3, #8]
     ffe:	0224      	lsls	r4, r4, #8
    1000:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1002:	4b0d      	ldr	r3, [pc, #52]	; (1038 <system_gclk_gen_get_hz+0x84>)
    1004:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1006:	2e00      	cmp	r6, #0
    1008:	d107      	bne.n	101a <system_gclk_gen_get_hz+0x66>
    100a:	2c01      	cmp	r4, #1
    100c:	d907      	bls.n	101e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    100e:	0021      	movs	r1, r4
    1010:	0028      	movs	r0, r5
    1012:	4b0a      	ldr	r3, [pc, #40]	; (103c <system_gclk_gen_get_hz+0x88>)
    1014:	4798      	blx	r3
    1016:	0005      	movs	r5, r0
    1018:	e001      	b.n	101e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    101a:	3401      	adds	r4, #1
    101c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    101e:	0028      	movs	r0, r5
    1020:	bd70      	pop	{r4, r5, r6, pc}
    1022:	46c0      	nop			; (mov r8, r8)
    1024:	40000c00 	.word	0x40000c00
    1028:	00000115 	.word	0x00000115
    102c:	40000c04 	.word	0x40000c04
    1030:	00000c6d 	.word	0x00000c6d
    1034:	40000c08 	.word	0x40000c08
    1038:	00000155 	.word	0x00000155
    103c:	00001479 	.word	0x00001479

00001040 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1040:	b510      	push	{r4, lr}
    1042:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1044:	4b06      	ldr	r3, [pc, #24]	; (1060 <system_gclk_chan_enable+0x20>)
    1046:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1048:	4b06      	ldr	r3, [pc, #24]	; (1064 <system_gclk_chan_enable+0x24>)
    104a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    104c:	4a06      	ldr	r2, [pc, #24]	; (1068 <system_gclk_chan_enable+0x28>)
    104e:	8853      	ldrh	r3, [r2, #2]
    1050:	2180      	movs	r1, #128	; 0x80
    1052:	01c9      	lsls	r1, r1, #7
    1054:	430b      	orrs	r3, r1
    1056:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1058:	4b04      	ldr	r3, [pc, #16]	; (106c <system_gclk_chan_enable+0x2c>)
    105a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    105c:	bd10      	pop	{r4, pc}
    105e:	46c0      	nop			; (mov r8, r8)
    1060:	00000115 	.word	0x00000115
    1064:	40000c02 	.word	0x40000c02
    1068:	40000c00 	.word	0x40000c00
    106c:	00000155 	.word	0x00000155

00001070 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1070:	b510      	push	{r4, lr}
    1072:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1074:	4b0f      	ldr	r3, [pc, #60]	; (10b4 <system_gclk_chan_disable+0x44>)
    1076:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1078:	4b0f      	ldr	r3, [pc, #60]	; (10b8 <system_gclk_chan_disable+0x48>)
    107a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    107c:	4a0f      	ldr	r2, [pc, #60]	; (10bc <system_gclk_chan_disable+0x4c>)
    107e:	8853      	ldrh	r3, [r2, #2]
    1080:	051b      	lsls	r3, r3, #20
    1082:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1084:	8853      	ldrh	r3, [r2, #2]
    1086:	490e      	ldr	r1, [pc, #56]	; (10c0 <system_gclk_chan_disable+0x50>)
    1088:	400b      	ands	r3, r1
    108a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    108c:	8853      	ldrh	r3, [r2, #2]
    108e:	490d      	ldr	r1, [pc, #52]	; (10c4 <system_gclk_chan_disable+0x54>)
    1090:	400b      	ands	r3, r1
    1092:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1094:	0011      	movs	r1, r2
    1096:	2280      	movs	r2, #128	; 0x80
    1098:	01d2      	lsls	r2, r2, #7
    109a:	884b      	ldrh	r3, [r1, #2]
    109c:	4213      	tst	r3, r2
    109e:	d1fc      	bne.n	109a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    10a0:	4906      	ldr	r1, [pc, #24]	; (10bc <system_gclk_chan_disable+0x4c>)
    10a2:	884a      	ldrh	r2, [r1, #2]
    10a4:	0203      	lsls	r3, r0, #8
    10a6:	4806      	ldr	r0, [pc, #24]	; (10c0 <system_gclk_chan_disable+0x50>)
    10a8:	4002      	ands	r2, r0
    10aa:	4313      	orrs	r3, r2
    10ac:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    10ae:	4b06      	ldr	r3, [pc, #24]	; (10c8 <system_gclk_chan_disable+0x58>)
    10b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10b2:	bd10      	pop	{r4, pc}
    10b4:	00000115 	.word	0x00000115
    10b8:	40000c02 	.word	0x40000c02
    10bc:	40000c00 	.word	0x40000c00
    10c0:	fffff0ff 	.word	0xfffff0ff
    10c4:	ffffbfff 	.word	0xffffbfff
    10c8:	00000155 	.word	0x00000155

000010cc <system_gclk_chan_set_config>:
{
    10cc:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    10ce:	780c      	ldrb	r4, [r1, #0]
    10d0:	0224      	lsls	r4, r4, #8
    10d2:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    10d4:	4b02      	ldr	r3, [pc, #8]	; (10e0 <system_gclk_chan_set_config+0x14>)
    10d6:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    10d8:	b2a4      	uxth	r4, r4
    10da:	4b02      	ldr	r3, [pc, #8]	; (10e4 <system_gclk_chan_set_config+0x18>)
    10dc:	805c      	strh	r4, [r3, #2]
}
    10de:	bd10      	pop	{r4, pc}
    10e0:	00001071 	.word	0x00001071
    10e4:	40000c00 	.word	0x40000c00

000010e8 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    10e8:	b510      	push	{r4, lr}
    10ea:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    10ec:	4b06      	ldr	r3, [pc, #24]	; (1108 <system_gclk_chan_get_hz+0x20>)
    10ee:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    10f0:	4b06      	ldr	r3, [pc, #24]	; (110c <system_gclk_chan_get_hz+0x24>)
    10f2:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    10f4:	4b06      	ldr	r3, [pc, #24]	; (1110 <system_gclk_chan_get_hz+0x28>)
    10f6:	885c      	ldrh	r4, [r3, #2]
    10f8:	0524      	lsls	r4, r4, #20
    10fa:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    10fc:	4b05      	ldr	r3, [pc, #20]	; (1114 <system_gclk_chan_get_hz+0x2c>)
    10fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1100:	0020      	movs	r0, r4
    1102:	4b05      	ldr	r3, [pc, #20]	; (1118 <system_gclk_chan_get_hz+0x30>)
    1104:	4798      	blx	r3
}
    1106:	bd10      	pop	{r4, pc}
    1108:	00000115 	.word	0x00000115
    110c:	40000c02 	.word	0x40000c02
    1110:	40000c00 	.word	0x40000c00
    1114:	00000155 	.word	0x00000155
    1118:	00000fb5 	.word	0x00000fb5

0000111c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    111c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    111e:	78d3      	ldrb	r3, [r2, #3]
    1120:	2b00      	cmp	r3, #0
    1122:	d135      	bne.n	1190 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1124:	7813      	ldrb	r3, [r2, #0]
    1126:	2b80      	cmp	r3, #128	; 0x80
    1128:	d029      	beq.n	117e <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    112a:	061b      	lsls	r3, r3, #24
    112c:	2480      	movs	r4, #128	; 0x80
    112e:	0264      	lsls	r4, r4, #9
    1130:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1132:	7854      	ldrb	r4, [r2, #1]
    1134:	2502      	movs	r5, #2
    1136:	43ac      	bics	r4, r5
    1138:	d106      	bne.n	1148 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    113a:	7894      	ldrb	r4, [r2, #2]
    113c:	2c00      	cmp	r4, #0
    113e:	d120      	bne.n	1182 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1140:	2480      	movs	r4, #128	; 0x80
    1142:	02a4      	lsls	r4, r4, #10
    1144:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1146:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1148:	7854      	ldrb	r4, [r2, #1]
    114a:	3c01      	subs	r4, #1
    114c:	2c01      	cmp	r4, #1
    114e:	d91c      	bls.n	118a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1150:	040d      	lsls	r5, r1, #16
    1152:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1154:	24a0      	movs	r4, #160	; 0xa0
    1156:	05e4      	lsls	r4, r4, #23
    1158:	432c      	orrs	r4, r5
    115a:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    115c:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    115e:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1160:	24d0      	movs	r4, #208	; 0xd0
    1162:	0624      	lsls	r4, r4, #24
    1164:	432c      	orrs	r4, r5
    1166:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1168:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    116a:	78d4      	ldrb	r4, [r2, #3]
    116c:	2c00      	cmp	r4, #0
    116e:	d122      	bne.n	11b6 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1170:	035b      	lsls	r3, r3, #13
    1172:	d51c      	bpl.n	11ae <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1174:	7893      	ldrb	r3, [r2, #2]
    1176:	2b01      	cmp	r3, #1
    1178:	d01e      	beq.n	11b8 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    117a:	6141      	str	r1, [r0, #20]
    117c:	e017      	b.n	11ae <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    117e:	2300      	movs	r3, #0
    1180:	e7d7      	b.n	1132 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1182:	24c0      	movs	r4, #192	; 0xc0
    1184:	02e4      	lsls	r4, r4, #11
    1186:	4323      	orrs	r3, r4
    1188:	e7dd      	b.n	1146 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    118a:	4c0d      	ldr	r4, [pc, #52]	; (11c0 <_system_pinmux_config+0xa4>)
    118c:	4023      	ands	r3, r4
    118e:	e7df      	b.n	1150 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1190:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1192:	040c      	lsls	r4, r1, #16
    1194:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1196:	23a0      	movs	r3, #160	; 0xa0
    1198:	05db      	lsls	r3, r3, #23
    119a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    119c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    119e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    11a0:	23d0      	movs	r3, #208	; 0xd0
    11a2:	061b      	lsls	r3, r3, #24
    11a4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    11a6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    11a8:	78d3      	ldrb	r3, [r2, #3]
    11aa:	2b00      	cmp	r3, #0
    11ac:	d103      	bne.n	11b6 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    11ae:	7853      	ldrb	r3, [r2, #1]
    11b0:	3b01      	subs	r3, #1
    11b2:	2b01      	cmp	r3, #1
    11b4:	d902      	bls.n	11bc <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    11b6:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    11b8:	6181      	str	r1, [r0, #24]
    11ba:	e7f8      	b.n	11ae <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    11bc:	6081      	str	r1, [r0, #8]
}
    11be:	e7fa      	b.n	11b6 <_system_pinmux_config+0x9a>
    11c0:	fffbffff 	.word	0xfffbffff

000011c4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    11c4:	b510      	push	{r4, lr}
    11c6:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    11c8:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    11ca:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    11cc:	2900      	cmp	r1, #0
    11ce:	d104      	bne.n	11da <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    11d0:	0943      	lsrs	r3, r0, #5
    11d2:	01db      	lsls	r3, r3, #7
    11d4:	4905      	ldr	r1, [pc, #20]	; (11ec <system_pinmux_pin_set_config+0x28>)
    11d6:	468c      	mov	ip, r1
    11d8:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    11da:	241f      	movs	r4, #31
    11dc:	4020      	ands	r0, r4
    11de:	2101      	movs	r1, #1
    11e0:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    11e2:	0018      	movs	r0, r3
    11e4:	4b02      	ldr	r3, [pc, #8]	; (11f0 <system_pinmux_pin_set_config+0x2c>)
    11e6:	4798      	blx	r3
}
    11e8:	bd10      	pop	{r4, pc}
    11ea:	46c0      	nop			; (mov r8, r8)
    11ec:	41004400 	.word	0x41004400
    11f0:	0000111d 	.word	0x0000111d

000011f4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    11f4:	4770      	bx	lr
	...

000011f8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    11f8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    11fa:	4b05      	ldr	r3, [pc, #20]	; (1210 <system_init+0x18>)
    11fc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    11fe:	4b05      	ldr	r3, [pc, #20]	; (1214 <system_init+0x1c>)
    1200:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1202:	4b05      	ldr	r3, [pc, #20]	; (1218 <system_init+0x20>)
    1204:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1206:	4b05      	ldr	r3, [pc, #20]	; (121c <system_init+0x24>)
    1208:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    120a:	4b05      	ldr	r3, [pc, #20]	; (1220 <system_init+0x28>)
    120c:	4798      	blx	r3
}
    120e:	bd10      	pop	{r4, pc}
    1210:	00000de5 	.word	0x00000de5
    1214:	00000185 	.word	0x00000185
    1218:	000011f5 	.word	0x000011f5
    121c:	000011f5 	.word	0x000011f5
    1220:	000011f5 	.word	0x000011f5

00001224 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1224:	e7fe      	b.n	1224 <Dummy_Handler>
	...

00001228 <Reset_Handler>:
{
    1228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    122a:	4a2a      	ldr	r2, [pc, #168]	; (12d4 <Reset_Handler+0xac>)
    122c:	4b2a      	ldr	r3, [pc, #168]	; (12d8 <Reset_Handler+0xb0>)
    122e:	429a      	cmp	r2, r3
    1230:	d011      	beq.n	1256 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1232:	001a      	movs	r2, r3
    1234:	4b29      	ldr	r3, [pc, #164]	; (12dc <Reset_Handler+0xb4>)
    1236:	429a      	cmp	r2, r3
    1238:	d20d      	bcs.n	1256 <Reset_Handler+0x2e>
    123a:	4a29      	ldr	r2, [pc, #164]	; (12e0 <Reset_Handler+0xb8>)
    123c:	3303      	adds	r3, #3
    123e:	1a9b      	subs	r3, r3, r2
    1240:	089b      	lsrs	r3, r3, #2
    1242:	3301      	adds	r3, #1
    1244:	009b      	lsls	r3, r3, #2
    1246:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1248:	4823      	ldr	r0, [pc, #140]	; (12d8 <Reset_Handler+0xb0>)
    124a:	4922      	ldr	r1, [pc, #136]	; (12d4 <Reset_Handler+0xac>)
    124c:	588c      	ldr	r4, [r1, r2]
    124e:	5084      	str	r4, [r0, r2]
    1250:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1252:	429a      	cmp	r2, r3
    1254:	d1fa      	bne.n	124c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1256:	4a23      	ldr	r2, [pc, #140]	; (12e4 <Reset_Handler+0xbc>)
    1258:	4b23      	ldr	r3, [pc, #140]	; (12e8 <Reset_Handler+0xc0>)
    125a:	429a      	cmp	r2, r3
    125c:	d20a      	bcs.n	1274 <Reset_Handler+0x4c>
    125e:	43d3      	mvns	r3, r2
    1260:	4921      	ldr	r1, [pc, #132]	; (12e8 <Reset_Handler+0xc0>)
    1262:	185b      	adds	r3, r3, r1
    1264:	2103      	movs	r1, #3
    1266:	438b      	bics	r3, r1
    1268:	3304      	adds	r3, #4
    126a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    126c:	2100      	movs	r1, #0
    126e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1270:	4293      	cmp	r3, r2
    1272:	d1fc      	bne.n	126e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1274:	4a1d      	ldr	r2, [pc, #116]	; (12ec <Reset_Handler+0xc4>)
    1276:	21ff      	movs	r1, #255	; 0xff
    1278:	4b1d      	ldr	r3, [pc, #116]	; (12f0 <Reset_Handler+0xc8>)
    127a:	438b      	bics	r3, r1
    127c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    127e:	39fd      	subs	r1, #253	; 0xfd
    1280:	2390      	movs	r3, #144	; 0x90
    1282:	005b      	lsls	r3, r3, #1
    1284:	4a1b      	ldr	r2, [pc, #108]	; (12f4 <Reset_Handler+0xcc>)
    1286:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1288:	4a1b      	ldr	r2, [pc, #108]	; (12f8 <Reset_Handler+0xd0>)
    128a:	78d3      	ldrb	r3, [r2, #3]
    128c:	2503      	movs	r5, #3
    128e:	43ab      	bics	r3, r5
    1290:	2402      	movs	r4, #2
    1292:	4323      	orrs	r3, r4
    1294:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1296:	78d3      	ldrb	r3, [r2, #3]
    1298:	270c      	movs	r7, #12
    129a:	43bb      	bics	r3, r7
    129c:	2608      	movs	r6, #8
    129e:	4333      	orrs	r3, r6
    12a0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    12a2:	4b16      	ldr	r3, [pc, #88]	; (12fc <Reset_Handler+0xd4>)
    12a4:	7b98      	ldrb	r0, [r3, #14]
    12a6:	2230      	movs	r2, #48	; 0x30
    12a8:	4390      	bics	r0, r2
    12aa:	2220      	movs	r2, #32
    12ac:	4310      	orrs	r0, r2
    12ae:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    12b0:	7b99      	ldrb	r1, [r3, #14]
    12b2:	43b9      	bics	r1, r7
    12b4:	4331      	orrs	r1, r6
    12b6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    12b8:	7b9a      	ldrb	r2, [r3, #14]
    12ba:	43aa      	bics	r2, r5
    12bc:	4322      	orrs	r2, r4
    12be:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    12c0:	4a0f      	ldr	r2, [pc, #60]	; (1300 <Reset_Handler+0xd8>)
    12c2:	6853      	ldr	r3, [r2, #4]
    12c4:	2180      	movs	r1, #128	; 0x80
    12c6:	430b      	orrs	r3, r1
    12c8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    12ca:	4b0e      	ldr	r3, [pc, #56]	; (1304 <Reset_Handler+0xdc>)
    12cc:	4798      	blx	r3
        main();
    12ce:	4b0e      	ldr	r3, [pc, #56]	; (1308 <Reset_Handler+0xe0>)
    12d0:	4798      	blx	r3
    12d2:	e7fe      	b.n	12d2 <Reset_Handler+0xaa>
    12d4:	00002fa0 	.word	0x00002fa0
    12d8:	20000000 	.word	0x20000000
    12dc:	20000014 	.word	0x20000014
    12e0:	20000004 	.word	0x20000004
    12e4:	20000014 	.word	0x20000014
    12e8:	200000cc 	.word	0x200000cc
    12ec:	e000ed00 	.word	0xe000ed00
    12f0:	00000000 	.word	0x00000000
    12f4:	41007000 	.word	0x41007000
    12f8:	41005000 	.word	0x41005000
    12fc:	41004800 	.word	0x41004800
    1300:	41004000 	.word	0x41004000
    1304:	00002e59 	.word	0x00002e59
    1308:	000013f1 	.word	0x000013f1

0000130c <i2c_write_complete_callback>:
//! [dev_inst]

//! [callback_func]
void i2c_write_complete_callback(
		struct i2c_master_module *const module)
{
    130c:	b510      	push	{r4, lr}
	/* Initiate new packet read */
	//! [read_next]
	i2c_master_read_packet_job(&i2c_master_instance,&rd_packet);
    130e:	4902      	ldr	r1, [pc, #8]	; (1318 <i2c_write_complete_callback+0xc>)
    1310:	4802      	ldr	r0, [pc, #8]	; (131c <i2c_write_complete_callback+0x10>)
    1312:	4b03      	ldr	r3, [pc, #12]	; (1320 <i2c_write_complete_callback+0x14>)
    1314:	4798      	blx	r3
	//! [read_next]
}
    1316:	bd10      	pop	{r4, pc}
    1318:	200000c0 	.word	0x200000c0
    131c:	20000098 	.word	0x20000098
    1320:	0000076d 	.word	0x0000076d

00001324 <configure_i2c>:
//! [callback_func]

//! [initialize_i2c]
void configure_i2c(void)
{
    1324:	b530      	push	{r4, r5, lr}
    1326:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    1328:	ab01      	add	r3, sp, #4
    132a:	2264      	movs	r2, #100	; 0x64
    132c:	9201      	str	r2, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    132e:	4a21      	ldr	r2, [pc, #132]	; (13b4 <configure_i2c+0x90>)
    1330:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1332:	2200      	movs	r2, #0
    1334:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1336:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    1338:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    133a:	2180      	movs	r1, #128	; 0x80
    133c:	0389      	lsls	r1, r1, #14
    133e:	9105      	str	r1, [sp, #20]
	config->buffer_timeout   = 65535;
    1340:	2101      	movs	r1, #1
    1342:	4249      	negs	r1, r1
    1344:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    1346:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    1348:	9208      	str	r2, [sp, #32]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    134a:	9209      	str	r2, [sp, #36]	; 0x24
	config->scl_low_timeout  = false;
    134c:	3125      	adds	r1, #37	; 0x25
    134e:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1350:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1352:	3108      	adds	r1, #8
    1354:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1356:	3101      	adds	r1, #1
    1358:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    135a:	3101      	adds	r1, #1
    135c:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    135e:	32d7      	adds	r2, #215	; 0xd7
    1360:	861a      	strh	r2, [r3, #48]	; 0x30
#endif
	//! [conf_change]

	/* Initialize and enable device with config */
	//! [init_module]
	while(i2c_master_init(&i2c_master_instance, CONF_I2C_MASTER_MODULE, &config_i2c_master)     \
    1362:	4d15      	ldr	r5, [pc, #84]	; (13b8 <configure_i2c+0x94>)
    1364:	4c15      	ldr	r4, [pc, #84]	; (13bc <configure_i2c+0x98>)
    1366:	aa01      	add	r2, sp, #4
    1368:	4915      	ldr	r1, [pc, #84]	; (13c0 <configure_i2c+0x9c>)
    136a:	0028      	movs	r0, r5
    136c:	47a0      	blx	r4
    136e:	2800      	cmp	r0, #0
    1370:	d1f9      	bne.n	1366 <configure_i2c+0x42>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1372:	4b11      	ldr	r3, [pc, #68]	; (13b8 <configure_i2c+0x94>)
    1374:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1376:	2207      	movs	r2, #7
    1378:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    137a:	421a      	tst	r2, r3
    137c:	d1fc      	bne.n	1378 <configure_i2c+0x54>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    137e:	6823      	ldr	r3, [r4, #0]
    1380:	2202      	movs	r2, #2
    1382:	4313      	orrs	r3, r2
    1384:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1386:	4d0c      	ldr	r5, [pc, #48]	; (13b8 <configure_i2c+0x94>)
    1388:	6828      	ldr	r0, [r5, #0]
    138a:	4b0e      	ldr	r3, [pc, #56]	; (13c4 <configure_i2c+0xa0>)
    138c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    138e:	231f      	movs	r3, #31
    1390:	4018      	ands	r0, r3
    1392:	3b1e      	subs	r3, #30
    1394:	4083      	lsls	r3, r0
    1396:	4a0c      	ldr	r2, [pc, #48]	; (13c8 <configure_i2c+0xa4>)
    1398:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    139a:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    139c:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    139e:	2110      	movs	r1, #16
    13a0:	8b62      	ldrh	r2, [r4, #26]
    13a2:	420a      	tst	r2, r1
    13a4:	d104      	bne.n	13b0 <configure_i2c+0x8c>
		timeout_counter++;
    13a6:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    13a8:	4283      	cmp	r3, r0
    13aa:	d3f9      	bcc.n	13a0 <configure_i2c+0x7c>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    13ac:	2310      	movs	r3, #16
    13ae:	8363      	strh	r3, [r4, #26]
	//! [init_module]

	//! [enable_module]
	i2c_master_enable(&i2c_master_instance);
	//! [enable_module]
}
    13b0:	b00f      	add	sp, #60	; 0x3c
    13b2:	bd30      	pop	{r4, r5, pc}
    13b4:	00000d48 	.word	0x00000d48
    13b8:	20000098 	.word	0x20000098
    13bc:	000001e1 	.word	0x000001e1
    13c0:	42001000 	.word	0x42001000
    13c4:	00000bdd 	.word	0x00000bdd
    13c8:	e000e100 	.word	0xe000e100

000013cc <configure_i2c_callbacks>:
//! [initialize_i2c]

//! [setup_callback]
void configure_i2c_callbacks(void)
{
    13cc:	b510      	push	{r4, lr}
	/* Register callback function. */
	//! [callback_reg]
	i2c_master_register_callback(&i2c_master_instance, i2c_write_complete_callback,
    13ce:	4c05      	ldr	r4, [pc, #20]	; (13e4 <configure_i2c_callbacks+0x18>)
    13d0:	2200      	movs	r2, #0
    13d2:	4905      	ldr	r1, [pc, #20]	; (13e8 <configure_i2c_callbacks+0x1c>)
    13d4:	0020      	movs	r0, r4
    13d6:	4b05      	ldr	r3, [pc, #20]	; (13ec <configure_i2c_callbacks+0x20>)
    13d8:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    13da:	7e63      	ldrb	r3, [r4, #25]
    13dc:	2201      	movs	r2, #1
    13de:	4313      	orrs	r3, r2
    13e0:	7663      	strb	r3, [r4, #25]
	//! [callback_reg]
	//! [callback_en]
	i2c_master_enable_callback(&i2c_master_instance,
			I2C_MASTER_CALLBACK_WRITE_COMPLETE);
	//! [callback_en]
}
    13e2:	bd10      	pop	{r4, pc}
    13e4:	20000098 	.word	0x20000098
    13e8:	0000130d 	.word	0x0000130d
    13ec:	00000755 	.word	0x00000755

000013f0 <main>:
//! [setup_callback]

int main(void)
{
    13f0:	b570      	push	{r4, r5, r6, lr}
	system_init();
    13f2:	4b16      	ldr	r3, [pc, #88]	; (144c <main+0x5c>)
    13f4:	4798      	blx	r3

	//! [run_initialize_i2c]
	/* Configure device and enable. */
	//! [config]
	configure_i2c();
    13f6:	4b16      	ldr	r3, [pc, #88]	; (1450 <main+0x60>)
    13f8:	4798      	blx	r3
	//! [config]
	/* Configure callbacks and enable. */
	//! [config_callback]
	configure_i2c_callbacks();
    13fa:	4b16      	ldr	r3, [pc, #88]	; (1454 <main+0x64>)
    13fc:	4798      	blx	r3
	//! [config_callback]
	//! [run_initialize_i2c]

	/* Init i2c packet. */
	//! [write_packet]
	wr_packet.address     = SLAVE_ADDRESS;
    13fe:	4b16      	ldr	r3, [pc, #88]	; (1458 <main+0x68>)
    1400:	2112      	movs	r1, #18
    1402:	8019      	strh	r1, [r3, #0]
	wr_packet.data_length = DATA_LENGTH;
    1404:	2208      	movs	r2, #8
    1406:	805a      	strh	r2, [r3, #2]
	wr_packet.data        = wr_buffer;
    1408:	4814      	ldr	r0, [pc, #80]	; (145c <main+0x6c>)
    140a:	6058      	str	r0, [r3, #4]
	//! [write_packet]
	//! [read_packet]
	rd_packet.address     = SLAVE_ADDRESS;
    140c:	4b14      	ldr	r3, [pc, #80]	; (1460 <main+0x70>)
    140e:	8019      	strh	r1, [r3, #0]
	rd_packet.data_length = DATA_LENGTH;
    1410:	805a      	strh	r2, [r3, #2]
	rd_packet.data        = rd_buffer;
    1412:	4a14      	ldr	r2, [pc, #80]	; (1464 <main+0x74>)
    1414:	605a      	str	r2, [r3, #4]
	return (port_base->IN.reg & pin_mask);
    1416:	4d14      	ldr	r5, [pc, #80]	; (1468 <main+0x78>)
    1418:	2480      	movs	r4, #128	; 0x80
    141a:	0224      	lsls	r4, r4, #8
		  	while (!port_pin_get_input_level(BUTTON_0_PIN)) {
		  		/* Waiting for button steady */	
		  	}
			/* Send every other packet with reversed data */
			//! [revert_order]
			if (wr_packet.data[0] == 0x00) {
    141c:	4e0e      	ldr	r6, [pc, #56]	; (1458 <main+0x68>)
    141e:	e006      	b.n	142e <main+0x3e>
				wr_packet.data = &wr_buffer_reversed[0];
			} else {
				wr_packet.data = &wr_buffer[0];
    1420:	4a0e      	ldr	r2, [pc, #56]	; (145c <main+0x6c>)
    1422:	4b0d      	ldr	r3, [pc, #52]	; (1458 <main+0x68>)
    1424:	605a      	str	r2, [r3, #4]
			}
			//! [revert_order]
			//! [write_packet]
			i2c_master_write_packet_job(&i2c_master_instance, &wr_packet);
    1426:	490c      	ldr	r1, [pc, #48]	; (1458 <main+0x68>)
    1428:	4810      	ldr	r0, [pc, #64]	; (146c <main+0x7c>)
    142a:	4b11      	ldr	r3, [pc, #68]	; (1470 <main+0x80>)
    142c:	4798      	blx	r3
    142e:	6a2b      	ldr	r3, [r5, #32]
		if (!port_pin_get_input_level(BUTTON_0_PIN)) {
    1430:	4223      	tst	r3, r4
    1432:	d1fc      	bne.n	142e <main+0x3e>
    1434:	6a2b      	ldr	r3, [r5, #32]
		  	while (!port_pin_get_input_level(BUTTON_0_PIN)) {
    1436:	4223      	tst	r3, r4
    1438:	d0fc      	beq.n	1434 <main+0x44>
			if (wr_packet.data[0] == 0x00) {
    143a:	6873      	ldr	r3, [r6, #4]
    143c:	781b      	ldrb	r3, [r3, #0]
    143e:	2b00      	cmp	r3, #0
    1440:	d1ee      	bne.n	1420 <main+0x30>
				wr_packet.data = &wr_buffer_reversed[0];
    1442:	4a0c      	ldr	r2, [pc, #48]	; (1474 <main+0x84>)
    1444:	4b04      	ldr	r3, [pc, #16]	; (1458 <main+0x68>)
    1446:	605a      	str	r2, [r3, #4]
    1448:	e7ed      	b.n	1426 <main+0x36>
    144a:	46c0      	nop			; (mov r8, r8)
    144c:	000011f9 	.word	0x000011f9
    1450:	00001325 	.word	0x00001325
    1454:	000013cd 	.word	0x000013cd
    1458:	2000008c 	.word	0x2000008c
    145c:	20000004 	.word	0x20000004
    1460:	200000c0 	.word	0x200000c0
    1464:	2000006c 	.word	0x2000006c
    1468:	41004400 	.word	0x41004400
    146c:	20000098 	.word	0x20000098
    1470:	00000791 	.word	0x00000791
    1474:	2000000c 	.word	0x2000000c

00001478 <__udivsi3>:
    1478:	2200      	movs	r2, #0
    147a:	0843      	lsrs	r3, r0, #1
    147c:	428b      	cmp	r3, r1
    147e:	d374      	bcc.n	156a <__udivsi3+0xf2>
    1480:	0903      	lsrs	r3, r0, #4
    1482:	428b      	cmp	r3, r1
    1484:	d35f      	bcc.n	1546 <__udivsi3+0xce>
    1486:	0a03      	lsrs	r3, r0, #8
    1488:	428b      	cmp	r3, r1
    148a:	d344      	bcc.n	1516 <__udivsi3+0x9e>
    148c:	0b03      	lsrs	r3, r0, #12
    148e:	428b      	cmp	r3, r1
    1490:	d328      	bcc.n	14e4 <__udivsi3+0x6c>
    1492:	0c03      	lsrs	r3, r0, #16
    1494:	428b      	cmp	r3, r1
    1496:	d30d      	bcc.n	14b4 <__udivsi3+0x3c>
    1498:	22ff      	movs	r2, #255	; 0xff
    149a:	0209      	lsls	r1, r1, #8
    149c:	ba12      	rev	r2, r2
    149e:	0c03      	lsrs	r3, r0, #16
    14a0:	428b      	cmp	r3, r1
    14a2:	d302      	bcc.n	14aa <__udivsi3+0x32>
    14a4:	1212      	asrs	r2, r2, #8
    14a6:	0209      	lsls	r1, r1, #8
    14a8:	d065      	beq.n	1576 <__udivsi3+0xfe>
    14aa:	0b03      	lsrs	r3, r0, #12
    14ac:	428b      	cmp	r3, r1
    14ae:	d319      	bcc.n	14e4 <__udivsi3+0x6c>
    14b0:	e000      	b.n	14b4 <__udivsi3+0x3c>
    14b2:	0a09      	lsrs	r1, r1, #8
    14b4:	0bc3      	lsrs	r3, r0, #15
    14b6:	428b      	cmp	r3, r1
    14b8:	d301      	bcc.n	14be <__udivsi3+0x46>
    14ba:	03cb      	lsls	r3, r1, #15
    14bc:	1ac0      	subs	r0, r0, r3
    14be:	4152      	adcs	r2, r2
    14c0:	0b83      	lsrs	r3, r0, #14
    14c2:	428b      	cmp	r3, r1
    14c4:	d301      	bcc.n	14ca <__udivsi3+0x52>
    14c6:	038b      	lsls	r3, r1, #14
    14c8:	1ac0      	subs	r0, r0, r3
    14ca:	4152      	adcs	r2, r2
    14cc:	0b43      	lsrs	r3, r0, #13
    14ce:	428b      	cmp	r3, r1
    14d0:	d301      	bcc.n	14d6 <__udivsi3+0x5e>
    14d2:	034b      	lsls	r3, r1, #13
    14d4:	1ac0      	subs	r0, r0, r3
    14d6:	4152      	adcs	r2, r2
    14d8:	0b03      	lsrs	r3, r0, #12
    14da:	428b      	cmp	r3, r1
    14dc:	d301      	bcc.n	14e2 <__udivsi3+0x6a>
    14de:	030b      	lsls	r3, r1, #12
    14e0:	1ac0      	subs	r0, r0, r3
    14e2:	4152      	adcs	r2, r2
    14e4:	0ac3      	lsrs	r3, r0, #11
    14e6:	428b      	cmp	r3, r1
    14e8:	d301      	bcc.n	14ee <__udivsi3+0x76>
    14ea:	02cb      	lsls	r3, r1, #11
    14ec:	1ac0      	subs	r0, r0, r3
    14ee:	4152      	adcs	r2, r2
    14f0:	0a83      	lsrs	r3, r0, #10
    14f2:	428b      	cmp	r3, r1
    14f4:	d301      	bcc.n	14fa <__udivsi3+0x82>
    14f6:	028b      	lsls	r3, r1, #10
    14f8:	1ac0      	subs	r0, r0, r3
    14fa:	4152      	adcs	r2, r2
    14fc:	0a43      	lsrs	r3, r0, #9
    14fe:	428b      	cmp	r3, r1
    1500:	d301      	bcc.n	1506 <__udivsi3+0x8e>
    1502:	024b      	lsls	r3, r1, #9
    1504:	1ac0      	subs	r0, r0, r3
    1506:	4152      	adcs	r2, r2
    1508:	0a03      	lsrs	r3, r0, #8
    150a:	428b      	cmp	r3, r1
    150c:	d301      	bcc.n	1512 <__udivsi3+0x9a>
    150e:	020b      	lsls	r3, r1, #8
    1510:	1ac0      	subs	r0, r0, r3
    1512:	4152      	adcs	r2, r2
    1514:	d2cd      	bcs.n	14b2 <__udivsi3+0x3a>
    1516:	09c3      	lsrs	r3, r0, #7
    1518:	428b      	cmp	r3, r1
    151a:	d301      	bcc.n	1520 <__udivsi3+0xa8>
    151c:	01cb      	lsls	r3, r1, #7
    151e:	1ac0      	subs	r0, r0, r3
    1520:	4152      	adcs	r2, r2
    1522:	0983      	lsrs	r3, r0, #6
    1524:	428b      	cmp	r3, r1
    1526:	d301      	bcc.n	152c <__udivsi3+0xb4>
    1528:	018b      	lsls	r3, r1, #6
    152a:	1ac0      	subs	r0, r0, r3
    152c:	4152      	adcs	r2, r2
    152e:	0943      	lsrs	r3, r0, #5
    1530:	428b      	cmp	r3, r1
    1532:	d301      	bcc.n	1538 <__udivsi3+0xc0>
    1534:	014b      	lsls	r3, r1, #5
    1536:	1ac0      	subs	r0, r0, r3
    1538:	4152      	adcs	r2, r2
    153a:	0903      	lsrs	r3, r0, #4
    153c:	428b      	cmp	r3, r1
    153e:	d301      	bcc.n	1544 <__udivsi3+0xcc>
    1540:	010b      	lsls	r3, r1, #4
    1542:	1ac0      	subs	r0, r0, r3
    1544:	4152      	adcs	r2, r2
    1546:	08c3      	lsrs	r3, r0, #3
    1548:	428b      	cmp	r3, r1
    154a:	d301      	bcc.n	1550 <__udivsi3+0xd8>
    154c:	00cb      	lsls	r3, r1, #3
    154e:	1ac0      	subs	r0, r0, r3
    1550:	4152      	adcs	r2, r2
    1552:	0883      	lsrs	r3, r0, #2
    1554:	428b      	cmp	r3, r1
    1556:	d301      	bcc.n	155c <__udivsi3+0xe4>
    1558:	008b      	lsls	r3, r1, #2
    155a:	1ac0      	subs	r0, r0, r3
    155c:	4152      	adcs	r2, r2
    155e:	0843      	lsrs	r3, r0, #1
    1560:	428b      	cmp	r3, r1
    1562:	d301      	bcc.n	1568 <__udivsi3+0xf0>
    1564:	004b      	lsls	r3, r1, #1
    1566:	1ac0      	subs	r0, r0, r3
    1568:	4152      	adcs	r2, r2
    156a:	1a41      	subs	r1, r0, r1
    156c:	d200      	bcs.n	1570 <__udivsi3+0xf8>
    156e:	4601      	mov	r1, r0
    1570:	4152      	adcs	r2, r2
    1572:	4610      	mov	r0, r2
    1574:	4770      	bx	lr
    1576:	e7ff      	b.n	1578 <__udivsi3+0x100>
    1578:	b501      	push	{r0, lr}
    157a:	2000      	movs	r0, #0
    157c:	f000 f806 	bl	158c <__aeabi_idiv0>
    1580:	bd02      	pop	{r1, pc}
    1582:	46c0      	nop			; (mov r8, r8)

00001584 <__aeabi_uidivmod>:
    1584:	2900      	cmp	r1, #0
    1586:	d0f7      	beq.n	1578 <__udivsi3+0x100>
    1588:	e776      	b.n	1478 <__udivsi3>
    158a:	4770      	bx	lr

0000158c <__aeabi_idiv0>:
    158c:	4770      	bx	lr
    158e:	46c0      	nop			; (mov r8, r8)

00001590 <__aeabi_dadd>:
    1590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1592:	4645      	mov	r5, r8
    1594:	46de      	mov	lr, fp
    1596:	4657      	mov	r7, sl
    1598:	464e      	mov	r6, r9
    159a:	030c      	lsls	r4, r1, #12
    159c:	b5e0      	push	{r5, r6, r7, lr}
    159e:	004e      	lsls	r6, r1, #1
    15a0:	0fc9      	lsrs	r1, r1, #31
    15a2:	4688      	mov	r8, r1
    15a4:	000d      	movs	r5, r1
    15a6:	0a61      	lsrs	r1, r4, #9
    15a8:	0f44      	lsrs	r4, r0, #29
    15aa:	430c      	orrs	r4, r1
    15ac:	00c7      	lsls	r7, r0, #3
    15ae:	0319      	lsls	r1, r3, #12
    15b0:	0058      	lsls	r0, r3, #1
    15b2:	0fdb      	lsrs	r3, r3, #31
    15b4:	469b      	mov	fp, r3
    15b6:	0a4b      	lsrs	r3, r1, #9
    15b8:	0f51      	lsrs	r1, r2, #29
    15ba:	430b      	orrs	r3, r1
    15bc:	0d76      	lsrs	r6, r6, #21
    15be:	0d40      	lsrs	r0, r0, #21
    15c0:	0019      	movs	r1, r3
    15c2:	00d2      	lsls	r2, r2, #3
    15c4:	45d8      	cmp	r8, fp
    15c6:	d100      	bne.n	15ca <__aeabi_dadd+0x3a>
    15c8:	e0ae      	b.n	1728 <__aeabi_dadd+0x198>
    15ca:	1a35      	subs	r5, r6, r0
    15cc:	2d00      	cmp	r5, #0
    15ce:	dc00      	bgt.n	15d2 <__aeabi_dadd+0x42>
    15d0:	e0f6      	b.n	17c0 <__aeabi_dadd+0x230>
    15d2:	2800      	cmp	r0, #0
    15d4:	d10f      	bne.n	15f6 <__aeabi_dadd+0x66>
    15d6:	4313      	orrs	r3, r2
    15d8:	d100      	bne.n	15dc <__aeabi_dadd+0x4c>
    15da:	e0db      	b.n	1794 <__aeabi_dadd+0x204>
    15dc:	1e6b      	subs	r3, r5, #1
    15de:	2b00      	cmp	r3, #0
    15e0:	d000      	beq.n	15e4 <__aeabi_dadd+0x54>
    15e2:	e137      	b.n	1854 <__aeabi_dadd+0x2c4>
    15e4:	1aba      	subs	r2, r7, r2
    15e6:	4297      	cmp	r7, r2
    15e8:	41bf      	sbcs	r7, r7
    15ea:	1a64      	subs	r4, r4, r1
    15ec:	427f      	negs	r7, r7
    15ee:	1be4      	subs	r4, r4, r7
    15f0:	2601      	movs	r6, #1
    15f2:	0017      	movs	r7, r2
    15f4:	e024      	b.n	1640 <__aeabi_dadd+0xb0>
    15f6:	4bc6      	ldr	r3, [pc, #792]	; (1910 <__aeabi_dadd+0x380>)
    15f8:	429e      	cmp	r6, r3
    15fa:	d04d      	beq.n	1698 <__aeabi_dadd+0x108>
    15fc:	2380      	movs	r3, #128	; 0x80
    15fe:	041b      	lsls	r3, r3, #16
    1600:	4319      	orrs	r1, r3
    1602:	2d38      	cmp	r5, #56	; 0x38
    1604:	dd00      	ble.n	1608 <__aeabi_dadd+0x78>
    1606:	e107      	b.n	1818 <__aeabi_dadd+0x288>
    1608:	2d1f      	cmp	r5, #31
    160a:	dd00      	ble.n	160e <__aeabi_dadd+0x7e>
    160c:	e138      	b.n	1880 <__aeabi_dadd+0x2f0>
    160e:	2020      	movs	r0, #32
    1610:	1b43      	subs	r3, r0, r5
    1612:	469a      	mov	sl, r3
    1614:	000b      	movs	r3, r1
    1616:	4650      	mov	r0, sl
    1618:	4083      	lsls	r3, r0
    161a:	4699      	mov	r9, r3
    161c:	0013      	movs	r3, r2
    161e:	4648      	mov	r0, r9
    1620:	40eb      	lsrs	r3, r5
    1622:	4318      	orrs	r0, r3
    1624:	0003      	movs	r3, r0
    1626:	4650      	mov	r0, sl
    1628:	4082      	lsls	r2, r0
    162a:	1e50      	subs	r0, r2, #1
    162c:	4182      	sbcs	r2, r0
    162e:	40e9      	lsrs	r1, r5
    1630:	431a      	orrs	r2, r3
    1632:	1aba      	subs	r2, r7, r2
    1634:	1a61      	subs	r1, r4, r1
    1636:	4297      	cmp	r7, r2
    1638:	41a4      	sbcs	r4, r4
    163a:	0017      	movs	r7, r2
    163c:	4264      	negs	r4, r4
    163e:	1b0c      	subs	r4, r1, r4
    1640:	0223      	lsls	r3, r4, #8
    1642:	d562      	bpl.n	170a <__aeabi_dadd+0x17a>
    1644:	0264      	lsls	r4, r4, #9
    1646:	0a65      	lsrs	r5, r4, #9
    1648:	2d00      	cmp	r5, #0
    164a:	d100      	bne.n	164e <__aeabi_dadd+0xbe>
    164c:	e0df      	b.n	180e <__aeabi_dadd+0x27e>
    164e:	0028      	movs	r0, r5
    1650:	f001 fbe4 	bl	2e1c <__clzsi2>
    1654:	0003      	movs	r3, r0
    1656:	3b08      	subs	r3, #8
    1658:	2b1f      	cmp	r3, #31
    165a:	dd00      	ble.n	165e <__aeabi_dadd+0xce>
    165c:	e0d2      	b.n	1804 <__aeabi_dadd+0x274>
    165e:	2220      	movs	r2, #32
    1660:	003c      	movs	r4, r7
    1662:	1ad2      	subs	r2, r2, r3
    1664:	409d      	lsls	r5, r3
    1666:	40d4      	lsrs	r4, r2
    1668:	409f      	lsls	r7, r3
    166a:	4325      	orrs	r5, r4
    166c:	429e      	cmp	r6, r3
    166e:	dd00      	ble.n	1672 <__aeabi_dadd+0xe2>
    1670:	e0c4      	b.n	17fc <__aeabi_dadd+0x26c>
    1672:	1b9e      	subs	r6, r3, r6
    1674:	1c73      	adds	r3, r6, #1
    1676:	2b1f      	cmp	r3, #31
    1678:	dd00      	ble.n	167c <__aeabi_dadd+0xec>
    167a:	e0f1      	b.n	1860 <__aeabi_dadd+0x2d0>
    167c:	2220      	movs	r2, #32
    167e:	0038      	movs	r0, r7
    1680:	0029      	movs	r1, r5
    1682:	1ad2      	subs	r2, r2, r3
    1684:	40d8      	lsrs	r0, r3
    1686:	4091      	lsls	r1, r2
    1688:	4097      	lsls	r7, r2
    168a:	002c      	movs	r4, r5
    168c:	4301      	orrs	r1, r0
    168e:	1e78      	subs	r0, r7, #1
    1690:	4187      	sbcs	r7, r0
    1692:	40dc      	lsrs	r4, r3
    1694:	2600      	movs	r6, #0
    1696:	430f      	orrs	r7, r1
    1698:	077b      	lsls	r3, r7, #29
    169a:	d009      	beq.n	16b0 <__aeabi_dadd+0x120>
    169c:	230f      	movs	r3, #15
    169e:	403b      	ands	r3, r7
    16a0:	2b04      	cmp	r3, #4
    16a2:	d005      	beq.n	16b0 <__aeabi_dadd+0x120>
    16a4:	1d3b      	adds	r3, r7, #4
    16a6:	42bb      	cmp	r3, r7
    16a8:	41bf      	sbcs	r7, r7
    16aa:	427f      	negs	r7, r7
    16ac:	19e4      	adds	r4, r4, r7
    16ae:	001f      	movs	r7, r3
    16b0:	0223      	lsls	r3, r4, #8
    16b2:	d52c      	bpl.n	170e <__aeabi_dadd+0x17e>
    16b4:	4b96      	ldr	r3, [pc, #600]	; (1910 <__aeabi_dadd+0x380>)
    16b6:	3601      	adds	r6, #1
    16b8:	429e      	cmp	r6, r3
    16ba:	d100      	bne.n	16be <__aeabi_dadd+0x12e>
    16bc:	e09a      	b.n	17f4 <__aeabi_dadd+0x264>
    16be:	4645      	mov	r5, r8
    16c0:	4b94      	ldr	r3, [pc, #592]	; (1914 <__aeabi_dadd+0x384>)
    16c2:	08ff      	lsrs	r7, r7, #3
    16c4:	401c      	ands	r4, r3
    16c6:	0760      	lsls	r0, r4, #29
    16c8:	0576      	lsls	r6, r6, #21
    16ca:	0264      	lsls	r4, r4, #9
    16cc:	4307      	orrs	r7, r0
    16ce:	0b24      	lsrs	r4, r4, #12
    16d0:	0d76      	lsrs	r6, r6, #21
    16d2:	2100      	movs	r1, #0
    16d4:	0324      	lsls	r4, r4, #12
    16d6:	0b23      	lsrs	r3, r4, #12
    16d8:	0d0c      	lsrs	r4, r1, #20
    16da:	4a8f      	ldr	r2, [pc, #572]	; (1918 <__aeabi_dadd+0x388>)
    16dc:	0524      	lsls	r4, r4, #20
    16de:	431c      	orrs	r4, r3
    16e0:	4014      	ands	r4, r2
    16e2:	0533      	lsls	r3, r6, #20
    16e4:	4323      	orrs	r3, r4
    16e6:	005b      	lsls	r3, r3, #1
    16e8:	07ed      	lsls	r5, r5, #31
    16ea:	085b      	lsrs	r3, r3, #1
    16ec:	432b      	orrs	r3, r5
    16ee:	0038      	movs	r0, r7
    16f0:	0019      	movs	r1, r3
    16f2:	bc3c      	pop	{r2, r3, r4, r5}
    16f4:	4690      	mov	r8, r2
    16f6:	4699      	mov	r9, r3
    16f8:	46a2      	mov	sl, r4
    16fa:	46ab      	mov	fp, r5
    16fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    16fe:	4664      	mov	r4, ip
    1700:	4304      	orrs	r4, r0
    1702:	d100      	bne.n	1706 <__aeabi_dadd+0x176>
    1704:	e211      	b.n	1b2a <__aeabi_dadd+0x59a>
    1706:	0004      	movs	r4, r0
    1708:	4667      	mov	r7, ip
    170a:	077b      	lsls	r3, r7, #29
    170c:	d1c6      	bne.n	169c <__aeabi_dadd+0x10c>
    170e:	4645      	mov	r5, r8
    1710:	0760      	lsls	r0, r4, #29
    1712:	08ff      	lsrs	r7, r7, #3
    1714:	4307      	orrs	r7, r0
    1716:	08e4      	lsrs	r4, r4, #3
    1718:	4b7d      	ldr	r3, [pc, #500]	; (1910 <__aeabi_dadd+0x380>)
    171a:	429e      	cmp	r6, r3
    171c:	d030      	beq.n	1780 <__aeabi_dadd+0x1f0>
    171e:	0324      	lsls	r4, r4, #12
    1720:	0576      	lsls	r6, r6, #21
    1722:	0b24      	lsrs	r4, r4, #12
    1724:	0d76      	lsrs	r6, r6, #21
    1726:	e7d4      	b.n	16d2 <__aeabi_dadd+0x142>
    1728:	1a33      	subs	r3, r6, r0
    172a:	469a      	mov	sl, r3
    172c:	2b00      	cmp	r3, #0
    172e:	dd78      	ble.n	1822 <__aeabi_dadd+0x292>
    1730:	2800      	cmp	r0, #0
    1732:	d031      	beq.n	1798 <__aeabi_dadd+0x208>
    1734:	4876      	ldr	r0, [pc, #472]	; (1910 <__aeabi_dadd+0x380>)
    1736:	4286      	cmp	r6, r0
    1738:	d0ae      	beq.n	1698 <__aeabi_dadd+0x108>
    173a:	2080      	movs	r0, #128	; 0x80
    173c:	0400      	lsls	r0, r0, #16
    173e:	4301      	orrs	r1, r0
    1740:	4653      	mov	r3, sl
    1742:	2b38      	cmp	r3, #56	; 0x38
    1744:	dc00      	bgt.n	1748 <__aeabi_dadd+0x1b8>
    1746:	e0e9      	b.n	191c <__aeabi_dadd+0x38c>
    1748:	430a      	orrs	r2, r1
    174a:	1e51      	subs	r1, r2, #1
    174c:	418a      	sbcs	r2, r1
    174e:	2100      	movs	r1, #0
    1750:	19d2      	adds	r2, r2, r7
    1752:	42ba      	cmp	r2, r7
    1754:	41bf      	sbcs	r7, r7
    1756:	1909      	adds	r1, r1, r4
    1758:	427c      	negs	r4, r7
    175a:	0017      	movs	r7, r2
    175c:	190c      	adds	r4, r1, r4
    175e:	0223      	lsls	r3, r4, #8
    1760:	d5d3      	bpl.n	170a <__aeabi_dadd+0x17a>
    1762:	4b6b      	ldr	r3, [pc, #428]	; (1910 <__aeabi_dadd+0x380>)
    1764:	3601      	adds	r6, #1
    1766:	429e      	cmp	r6, r3
    1768:	d100      	bne.n	176c <__aeabi_dadd+0x1dc>
    176a:	e13a      	b.n	19e2 <__aeabi_dadd+0x452>
    176c:	2001      	movs	r0, #1
    176e:	4b69      	ldr	r3, [pc, #420]	; (1914 <__aeabi_dadd+0x384>)
    1770:	401c      	ands	r4, r3
    1772:	087b      	lsrs	r3, r7, #1
    1774:	4007      	ands	r7, r0
    1776:	431f      	orrs	r7, r3
    1778:	07e0      	lsls	r0, r4, #31
    177a:	4307      	orrs	r7, r0
    177c:	0864      	lsrs	r4, r4, #1
    177e:	e78b      	b.n	1698 <__aeabi_dadd+0x108>
    1780:	0023      	movs	r3, r4
    1782:	433b      	orrs	r3, r7
    1784:	d100      	bne.n	1788 <__aeabi_dadd+0x1f8>
    1786:	e1cb      	b.n	1b20 <__aeabi_dadd+0x590>
    1788:	2280      	movs	r2, #128	; 0x80
    178a:	0312      	lsls	r2, r2, #12
    178c:	4314      	orrs	r4, r2
    178e:	0324      	lsls	r4, r4, #12
    1790:	0b24      	lsrs	r4, r4, #12
    1792:	e79e      	b.n	16d2 <__aeabi_dadd+0x142>
    1794:	002e      	movs	r6, r5
    1796:	e77f      	b.n	1698 <__aeabi_dadd+0x108>
    1798:	0008      	movs	r0, r1
    179a:	4310      	orrs	r0, r2
    179c:	d100      	bne.n	17a0 <__aeabi_dadd+0x210>
    179e:	e0b4      	b.n	190a <__aeabi_dadd+0x37a>
    17a0:	1e58      	subs	r0, r3, #1
    17a2:	2800      	cmp	r0, #0
    17a4:	d000      	beq.n	17a8 <__aeabi_dadd+0x218>
    17a6:	e0de      	b.n	1966 <__aeabi_dadd+0x3d6>
    17a8:	18ba      	adds	r2, r7, r2
    17aa:	42ba      	cmp	r2, r7
    17ac:	419b      	sbcs	r3, r3
    17ae:	1864      	adds	r4, r4, r1
    17b0:	425b      	negs	r3, r3
    17b2:	18e4      	adds	r4, r4, r3
    17b4:	0017      	movs	r7, r2
    17b6:	2601      	movs	r6, #1
    17b8:	0223      	lsls	r3, r4, #8
    17ba:	d5a6      	bpl.n	170a <__aeabi_dadd+0x17a>
    17bc:	2602      	movs	r6, #2
    17be:	e7d5      	b.n	176c <__aeabi_dadd+0x1dc>
    17c0:	2d00      	cmp	r5, #0
    17c2:	d16e      	bne.n	18a2 <__aeabi_dadd+0x312>
    17c4:	1c70      	adds	r0, r6, #1
    17c6:	0540      	lsls	r0, r0, #21
    17c8:	0d40      	lsrs	r0, r0, #21
    17ca:	2801      	cmp	r0, #1
    17cc:	dc00      	bgt.n	17d0 <__aeabi_dadd+0x240>
    17ce:	e0f9      	b.n	19c4 <__aeabi_dadd+0x434>
    17d0:	1ab8      	subs	r0, r7, r2
    17d2:	4684      	mov	ip, r0
    17d4:	4287      	cmp	r7, r0
    17d6:	4180      	sbcs	r0, r0
    17d8:	1ae5      	subs	r5, r4, r3
    17da:	4240      	negs	r0, r0
    17dc:	1a2d      	subs	r5, r5, r0
    17de:	0228      	lsls	r0, r5, #8
    17e0:	d400      	bmi.n	17e4 <__aeabi_dadd+0x254>
    17e2:	e089      	b.n	18f8 <__aeabi_dadd+0x368>
    17e4:	1bd7      	subs	r7, r2, r7
    17e6:	42ba      	cmp	r2, r7
    17e8:	4192      	sbcs	r2, r2
    17ea:	1b1c      	subs	r4, r3, r4
    17ec:	4252      	negs	r2, r2
    17ee:	1aa5      	subs	r5, r4, r2
    17f0:	46d8      	mov	r8, fp
    17f2:	e729      	b.n	1648 <__aeabi_dadd+0xb8>
    17f4:	4645      	mov	r5, r8
    17f6:	2400      	movs	r4, #0
    17f8:	2700      	movs	r7, #0
    17fa:	e76a      	b.n	16d2 <__aeabi_dadd+0x142>
    17fc:	4c45      	ldr	r4, [pc, #276]	; (1914 <__aeabi_dadd+0x384>)
    17fe:	1af6      	subs	r6, r6, r3
    1800:	402c      	ands	r4, r5
    1802:	e749      	b.n	1698 <__aeabi_dadd+0x108>
    1804:	003d      	movs	r5, r7
    1806:	3828      	subs	r0, #40	; 0x28
    1808:	4085      	lsls	r5, r0
    180a:	2700      	movs	r7, #0
    180c:	e72e      	b.n	166c <__aeabi_dadd+0xdc>
    180e:	0038      	movs	r0, r7
    1810:	f001 fb04 	bl	2e1c <__clzsi2>
    1814:	3020      	adds	r0, #32
    1816:	e71d      	b.n	1654 <__aeabi_dadd+0xc4>
    1818:	430a      	orrs	r2, r1
    181a:	1e51      	subs	r1, r2, #1
    181c:	418a      	sbcs	r2, r1
    181e:	2100      	movs	r1, #0
    1820:	e707      	b.n	1632 <__aeabi_dadd+0xa2>
    1822:	2b00      	cmp	r3, #0
    1824:	d000      	beq.n	1828 <__aeabi_dadd+0x298>
    1826:	e0f3      	b.n	1a10 <__aeabi_dadd+0x480>
    1828:	1c70      	adds	r0, r6, #1
    182a:	0543      	lsls	r3, r0, #21
    182c:	0d5b      	lsrs	r3, r3, #21
    182e:	2b01      	cmp	r3, #1
    1830:	dc00      	bgt.n	1834 <__aeabi_dadd+0x2a4>
    1832:	e0ad      	b.n	1990 <__aeabi_dadd+0x400>
    1834:	4b36      	ldr	r3, [pc, #216]	; (1910 <__aeabi_dadd+0x380>)
    1836:	4298      	cmp	r0, r3
    1838:	d100      	bne.n	183c <__aeabi_dadd+0x2ac>
    183a:	e0d1      	b.n	19e0 <__aeabi_dadd+0x450>
    183c:	18ba      	adds	r2, r7, r2
    183e:	42ba      	cmp	r2, r7
    1840:	41bf      	sbcs	r7, r7
    1842:	1864      	adds	r4, r4, r1
    1844:	427f      	negs	r7, r7
    1846:	19e4      	adds	r4, r4, r7
    1848:	07e7      	lsls	r7, r4, #31
    184a:	0852      	lsrs	r2, r2, #1
    184c:	4317      	orrs	r7, r2
    184e:	0864      	lsrs	r4, r4, #1
    1850:	0006      	movs	r6, r0
    1852:	e721      	b.n	1698 <__aeabi_dadd+0x108>
    1854:	482e      	ldr	r0, [pc, #184]	; (1910 <__aeabi_dadd+0x380>)
    1856:	4285      	cmp	r5, r0
    1858:	d100      	bne.n	185c <__aeabi_dadd+0x2cc>
    185a:	e093      	b.n	1984 <__aeabi_dadd+0x3f4>
    185c:	001d      	movs	r5, r3
    185e:	e6d0      	b.n	1602 <__aeabi_dadd+0x72>
    1860:	0029      	movs	r1, r5
    1862:	3e1f      	subs	r6, #31
    1864:	40f1      	lsrs	r1, r6
    1866:	2b20      	cmp	r3, #32
    1868:	d100      	bne.n	186c <__aeabi_dadd+0x2dc>
    186a:	e08d      	b.n	1988 <__aeabi_dadd+0x3f8>
    186c:	2240      	movs	r2, #64	; 0x40
    186e:	1ad3      	subs	r3, r2, r3
    1870:	409d      	lsls	r5, r3
    1872:	432f      	orrs	r7, r5
    1874:	1e7d      	subs	r5, r7, #1
    1876:	41af      	sbcs	r7, r5
    1878:	2400      	movs	r4, #0
    187a:	430f      	orrs	r7, r1
    187c:	2600      	movs	r6, #0
    187e:	e744      	b.n	170a <__aeabi_dadd+0x17a>
    1880:	002b      	movs	r3, r5
    1882:	0008      	movs	r0, r1
    1884:	3b20      	subs	r3, #32
    1886:	40d8      	lsrs	r0, r3
    1888:	0003      	movs	r3, r0
    188a:	2d20      	cmp	r5, #32
    188c:	d100      	bne.n	1890 <__aeabi_dadd+0x300>
    188e:	e07d      	b.n	198c <__aeabi_dadd+0x3fc>
    1890:	2040      	movs	r0, #64	; 0x40
    1892:	1b45      	subs	r5, r0, r5
    1894:	40a9      	lsls	r1, r5
    1896:	430a      	orrs	r2, r1
    1898:	1e51      	subs	r1, r2, #1
    189a:	418a      	sbcs	r2, r1
    189c:	2100      	movs	r1, #0
    189e:	431a      	orrs	r2, r3
    18a0:	e6c7      	b.n	1632 <__aeabi_dadd+0xa2>
    18a2:	2e00      	cmp	r6, #0
    18a4:	d050      	beq.n	1948 <__aeabi_dadd+0x3b8>
    18a6:	4e1a      	ldr	r6, [pc, #104]	; (1910 <__aeabi_dadd+0x380>)
    18a8:	42b0      	cmp	r0, r6
    18aa:	d057      	beq.n	195c <__aeabi_dadd+0x3cc>
    18ac:	2680      	movs	r6, #128	; 0x80
    18ae:	426b      	negs	r3, r5
    18b0:	4699      	mov	r9, r3
    18b2:	0436      	lsls	r6, r6, #16
    18b4:	4334      	orrs	r4, r6
    18b6:	464b      	mov	r3, r9
    18b8:	2b38      	cmp	r3, #56	; 0x38
    18ba:	dd00      	ble.n	18be <__aeabi_dadd+0x32e>
    18bc:	e0d6      	b.n	1a6c <__aeabi_dadd+0x4dc>
    18be:	2b1f      	cmp	r3, #31
    18c0:	dd00      	ble.n	18c4 <__aeabi_dadd+0x334>
    18c2:	e135      	b.n	1b30 <__aeabi_dadd+0x5a0>
    18c4:	2620      	movs	r6, #32
    18c6:	1af5      	subs	r5, r6, r3
    18c8:	0026      	movs	r6, r4
    18ca:	40ae      	lsls	r6, r5
    18cc:	46b2      	mov	sl, r6
    18ce:	003e      	movs	r6, r7
    18d0:	40de      	lsrs	r6, r3
    18d2:	46ac      	mov	ip, r5
    18d4:	0035      	movs	r5, r6
    18d6:	4656      	mov	r6, sl
    18d8:	432e      	orrs	r6, r5
    18da:	4665      	mov	r5, ip
    18dc:	40af      	lsls	r7, r5
    18de:	1e7d      	subs	r5, r7, #1
    18e0:	41af      	sbcs	r7, r5
    18e2:	40dc      	lsrs	r4, r3
    18e4:	4337      	orrs	r7, r6
    18e6:	1bd7      	subs	r7, r2, r7
    18e8:	42ba      	cmp	r2, r7
    18ea:	4192      	sbcs	r2, r2
    18ec:	1b0c      	subs	r4, r1, r4
    18ee:	4252      	negs	r2, r2
    18f0:	1aa4      	subs	r4, r4, r2
    18f2:	0006      	movs	r6, r0
    18f4:	46d8      	mov	r8, fp
    18f6:	e6a3      	b.n	1640 <__aeabi_dadd+0xb0>
    18f8:	4664      	mov	r4, ip
    18fa:	4667      	mov	r7, ip
    18fc:	432c      	orrs	r4, r5
    18fe:	d000      	beq.n	1902 <__aeabi_dadd+0x372>
    1900:	e6a2      	b.n	1648 <__aeabi_dadd+0xb8>
    1902:	2500      	movs	r5, #0
    1904:	2600      	movs	r6, #0
    1906:	2700      	movs	r7, #0
    1908:	e706      	b.n	1718 <__aeabi_dadd+0x188>
    190a:	001e      	movs	r6, r3
    190c:	e6c4      	b.n	1698 <__aeabi_dadd+0x108>
    190e:	46c0      	nop			; (mov r8, r8)
    1910:	000007ff 	.word	0x000007ff
    1914:	ff7fffff 	.word	0xff7fffff
    1918:	800fffff 	.word	0x800fffff
    191c:	2b1f      	cmp	r3, #31
    191e:	dc63      	bgt.n	19e8 <__aeabi_dadd+0x458>
    1920:	2020      	movs	r0, #32
    1922:	1ac3      	subs	r3, r0, r3
    1924:	0008      	movs	r0, r1
    1926:	4098      	lsls	r0, r3
    1928:	469c      	mov	ip, r3
    192a:	4683      	mov	fp, r0
    192c:	4653      	mov	r3, sl
    192e:	0010      	movs	r0, r2
    1930:	40d8      	lsrs	r0, r3
    1932:	0003      	movs	r3, r0
    1934:	4658      	mov	r0, fp
    1936:	4318      	orrs	r0, r3
    1938:	4663      	mov	r3, ip
    193a:	409a      	lsls	r2, r3
    193c:	1e53      	subs	r3, r2, #1
    193e:	419a      	sbcs	r2, r3
    1940:	4653      	mov	r3, sl
    1942:	4302      	orrs	r2, r0
    1944:	40d9      	lsrs	r1, r3
    1946:	e703      	b.n	1750 <__aeabi_dadd+0x1c0>
    1948:	0026      	movs	r6, r4
    194a:	433e      	orrs	r6, r7
    194c:	d006      	beq.n	195c <__aeabi_dadd+0x3cc>
    194e:	43eb      	mvns	r3, r5
    1950:	4699      	mov	r9, r3
    1952:	2b00      	cmp	r3, #0
    1954:	d0c7      	beq.n	18e6 <__aeabi_dadd+0x356>
    1956:	4e94      	ldr	r6, [pc, #592]	; (1ba8 <__aeabi_dadd+0x618>)
    1958:	42b0      	cmp	r0, r6
    195a:	d1ac      	bne.n	18b6 <__aeabi_dadd+0x326>
    195c:	000c      	movs	r4, r1
    195e:	0017      	movs	r7, r2
    1960:	0006      	movs	r6, r0
    1962:	46d8      	mov	r8, fp
    1964:	e698      	b.n	1698 <__aeabi_dadd+0x108>
    1966:	4b90      	ldr	r3, [pc, #576]	; (1ba8 <__aeabi_dadd+0x618>)
    1968:	459a      	cmp	sl, r3
    196a:	d00b      	beq.n	1984 <__aeabi_dadd+0x3f4>
    196c:	4682      	mov	sl, r0
    196e:	e6e7      	b.n	1740 <__aeabi_dadd+0x1b0>
    1970:	2800      	cmp	r0, #0
    1972:	d000      	beq.n	1976 <__aeabi_dadd+0x3e6>
    1974:	e09e      	b.n	1ab4 <__aeabi_dadd+0x524>
    1976:	0018      	movs	r0, r3
    1978:	4310      	orrs	r0, r2
    197a:	d100      	bne.n	197e <__aeabi_dadd+0x3ee>
    197c:	e0e9      	b.n	1b52 <__aeabi_dadd+0x5c2>
    197e:	001c      	movs	r4, r3
    1980:	0017      	movs	r7, r2
    1982:	46d8      	mov	r8, fp
    1984:	4e88      	ldr	r6, [pc, #544]	; (1ba8 <__aeabi_dadd+0x618>)
    1986:	e687      	b.n	1698 <__aeabi_dadd+0x108>
    1988:	2500      	movs	r5, #0
    198a:	e772      	b.n	1872 <__aeabi_dadd+0x2e2>
    198c:	2100      	movs	r1, #0
    198e:	e782      	b.n	1896 <__aeabi_dadd+0x306>
    1990:	0023      	movs	r3, r4
    1992:	433b      	orrs	r3, r7
    1994:	2e00      	cmp	r6, #0
    1996:	d000      	beq.n	199a <__aeabi_dadd+0x40a>
    1998:	e0ab      	b.n	1af2 <__aeabi_dadd+0x562>
    199a:	2b00      	cmp	r3, #0
    199c:	d100      	bne.n	19a0 <__aeabi_dadd+0x410>
    199e:	e0e7      	b.n	1b70 <__aeabi_dadd+0x5e0>
    19a0:	000b      	movs	r3, r1
    19a2:	4313      	orrs	r3, r2
    19a4:	d100      	bne.n	19a8 <__aeabi_dadd+0x418>
    19a6:	e677      	b.n	1698 <__aeabi_dadd+0x108>
    19a8:	18ba      	adds	r2, r7, r2
    19aa:	42ba      	cmp	r2, r7
    19ac:	41bf      	sbcs	r7, r7
    19ae:	1864      	adds	r4, r4, r1
    19b0:	427f      	negs	r7, r7
    19b2:	19e4      	adds	r4, r4, r7
    19b4:	0223      	lsls	r3, r4, #8
    19b6:	d400      	bmi.n	19ba <__aeabi_dadd+0x42a>
    19b8:	e0f2      	b.n	1ba0 <__aeabi_dadd+0x610>
    19ba:	4b7c      	ldr	r3, [pc, #496]	; (1bac <__aeabi_dadd+0x61c>)
    19bc:	0017      	movs	r7, r2
    19be:	401c      	ands	r4, r3
    19c0:	0006      	movs	r6, r0
    19c2:	e669      	b.n	1698 <__aeabi_dadd+0x108>
    19c4:	0020      	movs	r0, r4
    19c6:	4338      	orrs	r0, r7
    19c8:	2e00      	cmp	r6, #0
    19ca:	d1d1      	bne.n	1970 <__aeabi_dadd+0x3e0>
    19cc:	2800      	cmp	r0, #0
    19ce:	d15b      	bne.n	1a88 <__aeabi_dadd+0x4f8>
    19d0:	001c      	movs	r4, r3
    19d2:	4314      	orrs	r4, r2
    19d4:	d100      	bne.n	19d8 <__aeabi_dadd+0x448>
    19d6:	e0a8      	b.n	1b2a <__aeabi_dadd+0x59a>
    19d8:	001c      	movs	r4, r3
    19da:	0017      	movs	r7, r2
    19dc:	46d8      	mov	r8, fp
    19de:	e65b      	b.n	1698 <__aeabi_dadd+0x108>
    19e0:	0006      	movs	r6, r0
    19e2:	2400      	movs	r4, #0
    19e4:	2700      	movs	r7, #0
    19e6:	e697      	b.n	1718 <__aeabi_dadd+0x188>
    19e8:	4650      	mov	r0, sl
    19ea:	000b      	movs	r3, r1
    19ec:	3820      	subs	r0, #32
    19ee:	40c3      	lsrs	r3, r0
    19f0:	4699      	mov	r9, r3
    19f2:	4653      	mov	r3, sl
    19f4:	2b20      	cmp	r3, #32
    19f6:	d100      	bne.n	19fa <__aeabi_dadd+0x46a>
    19f8:	e095      	b.n	1b26 <__aeabi_dadd+0x596>
    19fa:	2340      	movs	r3, #64	; 0x40
    19fc:	4650      	mov	r0, sl
    19fe:	1a1b      	subs	r3, r3, r0
    1a00:	4099      	lsls	r1, r3
    1a02:	430a      	orrs	r2, r1
    1a04:	1e51      	subs	r1, r2, #1
    1a06:	418a      	sbcs	r2, r1
    1a08:	464b      	mov	r3, r9
    1a0a:	2100      	movs	r1, #0
    1a0c:	431a      	orrs	r2, r3
    1a0e:	e69f      	b.n	1750 <__aeabi_dadd+0x1c0>
    1a10:	2e00      	cmp	r6, #0
    1a12:	d130      	bne.n	1a76 <__aeabi_dadd+0x4e6>
    1a14:	0026      	movs	r6, r4
    1a16:	433e      	orrs	r6, r7
    1a18:	d067      	beq.n	1aea <__aeabi_dadd+0x55a>
    1a1a:	43db      	mvns	r3, r3
    1a1c:	469a      	mov	sl, r3
    1a1e:	2b00      	cmp	r3, #0
    1a20:	d01c      	beq.n	1a5c <__aeabi_dadd+0x4cc>
    1a22:	4e61      	ldr	r6, [pc, #388]	; (1ba8 <__aeabi_dadd+0x618>)
    1a24:	42b0      	cmp	r0, r6
    1a26:	d060      	beq.n	1aea <__aeabi_dadd+0x55a>
    1a28:	4653      	mov	r3, sl
    1a2a:	2b38      	cmp	r3, #56	; 0x38
    1a2c:	dd00      	ble.n	1a30 <__aeabi_dadd+0x4a0>
    1a2e:	e096      	b.n	1b5e <__aeabi_dadd+0x5ce>
    1a30:	2b1f      	cmp	r3, #31
    1a32:	dd00      	ble.n	1a36 <__aeabi_dadd+0x4a6>
    1a34:	e09f      	b.n	1b76 <__aeabi_dadd+0x5e6>
    1a36:	2620      	movs	r6, #32
    1a38:	1af3      	subs	r3, r6, r3
    1a3a:	0026      	movs	r6, r4
    1a3c:	409e      	lsls	r6, r3
    1a3e:	469c      	mov	ip, r3
    1a40:	46b3      	mov	fp, r6
    1a42:	4653      	mov	r3, sl
    1a44:	003e      	movs	r6, r7
    1a46:	40de      	lsrs	r6, r3
    1a48:	0033      	movs	r3, r6
    1a4a:	465e      	mov	r6, fp
    1a4c:	431e      	orrs	r6, r3
    1a4e:	4663      	mov	r3, ip
    1a50:	409f      	lsls	r7, r3
    1a52:	1e7b      	subs	r3, r7, #1
    1a54:	419f      	sbcs	r7, r3
    1a56:	4653      	mov	r3, sl
    1a58:	40dc      	lsrs	r4, r3
    1a5a:	4337      	orrs	r7, r6
    1a5c:	18bf      	adds	r7, r7, r2
    1a5e:	4297      	cmp	r7, r2
    1a60:	4192      	sbcs	r2, r2
    1a62:	1864      	adds	r4, r4, r1
    1a64:	4252      	negs	r2, r2
    1a66:	18a4      	adds	r4, r4, r2
    1a68:	0006      	movs	r6, r0
    1a6a:	e678      	b.n	175e <__aeabi_dadd+0x1ce>
    1a6c:	4327      	orrs	r7, r4
    1a6e:	1e7c      	subs	r4, r7, #1
    1a70:	41a7      	sbcs	r7, r4
    1a72:	2400      	movs	r4, #0
    1a74:	e737      	b.n	18e6 <__aeabi_dadd+0x356>
    1a76:	4e4c      	ldr	r6, [pc, #304]	; (1ba8 <__aeabi_dadd+0x618>)
    1a78:	42b0      	cmp	r0, r6
    1a7a:	d036      	beq.n	1aea <__aeabi_dadd+0x55a>
    1a7c:	2680      	movs	r6, #128	; 0x80
    1a7e:	425b      	negs	r3, r3
    1a80:	0436      	lsls	r6, r6, #16
    1a82:	469a      	mov	sl, r3
    1a84:	4334      	orrs	r4, r6
    1a86:	e7cf      	b.n	1a28 <__aeabi_dadd+0x498>
    1a88:	0018      	movs	r0, r3
    1a8a:	4310      	orrs	r0, r2
    1a8c:	d100      	bne.n	1a90 <__aeabi_dadd+0x500>
    1a8e:	e603      	b.n	1698 <__aeabi_dadd+0x108>
    1a90:	1ab8      	subs	r0, r7, r2
    1a92:	4684      	mov	ip, r0
    1a94:	4567      	cmp	r7, ip
    1a96:	41ad      	sbcs	r5, r5
    1a98:	1ae0      	subs	r0, r4, r3
    1a9a:	426d      	negs	r5, r5
    1a9c:	1b40      	subs	r0, r0, r5
    1a9e:	0205      	lsls	r5, r0, #8
    1aa0:	d400      	bmi.n	1aa4 <__aeabi_dadd+0x514>
    1aa2:	e62c      	b.n	16fe <__aeabi_dadd+0x16e>
    1aa4:	1bd7      	subs	r7, r2, r7
    1aa6:	42ba      	cmp	r2, r7
    1aa8:	4192      	sbcs	r2, r2
    1aaa:	1b1c      	subs	r4, r3, r4
    1aac:	4252      	negs	r2, r2
    1aae:	1aa4      	subs	r4, r4, r2
    1ab0:	46d8      	mov	r8, fp
    1ab2:	e5f1      	b.n	1698 <__aeabi_dadd+0x108>
    1ab4:	0018      	movs	r0, r3
    1ab6:	4310      	orrs	r0, r2
    1ab8:	d100      	bne.n	1abc <__aeabi_dadd+0x52c>
    1aba:	e763      	b.n	1984 <__aeabi_dadd+0x3f4>
    1abc:	08f8      	lsrs	r0, r7, #3
    1abe:	0767      	lsls	r7, r4, #29
    1ac0:	4307      	orrs	r7, r0
    1ac2:	2080      	movs	r0, #128	; 0x80
    1ac4:	08e4      	lsrs	r4, r4, #3
    1ac6:	0300      	lsls	r0, r0, #12
    1ac8:	4204      	tst	r4, r0
    1aca:	d008      	beq.n	1ade <__aeabi_dadd+0x54e>
    1acc:	08dd      	lsrs	r5, r3, #3
    1ace:	4205      	tst	r5, r0
    1ad0:	d105      	bne.n	1ade <__aeabi_dadd+0x54e>
    1ad2:	08d2      	lsrs	r2, r2, #3
    1ad4:	0759      	lsls	r1, r3, #29
    1ad6:	4311      	orrs	r1, r2
    1ad8:	000f      	movs	r7, r1
    1ada:	002c      	movs	r4, r5
    1adc:	46d8      	mov	r8, fp
    1ade:	0f7b      	lsrs	r3, r7, #29
    1ae0:	00e4      	lsls	r4, r4, #3
    1ae2:	431c      	orrs	r4, r3
    1ae4:	00ff      	lsls	r7, r7, #3
    1ae6:	4e30      	ldr	r6, [pc, #192]	; (1ba8 <__aeabi_dadd+0x618>)
    1ae8:	e5d6      	b.n	1698 <__aeabi_dadd+0x108>
    1aea:	000c      	movs	r4, r1
    1aec:	0017      	movs	r7, r2
    1aee:	0006      	movs	r6, r0
    1af0:	e5d2      	b.n	1698 <__aeabi_dadd+0x108>
    1af2:	2b00      	cmp	r3, #0
    1af4:	d038      	beq.n	1b68 <__aeabi_dadd+0x5d8>
    1af6:	000b      	movs	r3, r1
    1af8:	4313      	orrs	r3, r2
    1afa:	d100      	bne.n	1afe <__aeabi_dadd+0x56e>
    1afc:	e742      	b.n	1984 <__aeabi_dadd+0x3f4>
    1afe:	08f8      	lsrs	r0, r7, #3
    1b00:	0767      	lsls	r7, r4, #29
    1b02:	4307      	orrs	r7, r0
    1b04:	2080      	movs	r0, #128	; 0x80
    1b06:	08e4      	lsrs	r4, r4, #3
    1b08:	0300      	lsls	r0, r0, #12
    1b0a:	4204      	tst	r4, r0
    1b0c:	d0e7      	beq.n	1ade <__aeabi_dadd+0x54e>
    1b0e:	08cb      	lsrs	r3, r1, #3
    1b10:	4203      	tst	r3, r0
    1b12:	d1e4      	bne.n	1ade <__aeabi_dadd+0x54e>
    1b14:	08d2      	lsrs	r2, r2, #3
    1b16:	0749      	lsls	r1, r1, #29
    1b18:	4311      	orrs	r1, r2
    1b1a:	000f      	movs	r7, r1
    1b1c:	001c      	movs	r4, r3
    1b1e:	e7de      	b.n	1ade <__aeabi_dadd+0x54e>
    1b20:	2700      	movs	r7, #0
    1b22:	2400      	movs	r4, #0
    1b24:	e5d5      	b.n	16d2 <__aeabi_dadd+0x142>
    1b26:	2100      	movs	r1, #0
    1b28:	e76b      	b.n	1a02 <__aeabi_dadd+0x472>
    1b2a:	2500      	movs	r5, #0
    1b2c:	2700      	movs	r7, #0
    1b2e:	e5f3      	b.n	1718 <__aeabi_dadd+0x188>
    1b30:	464e      	mov	r6, r9
    1b32:	0025      	movs	r5, r4
    1b34:	3e20      	subs	r6, #32
    1b36:	40f5      	lsrs	r5, r6
    1b38:	464b      	mov	r3, r9
    1b3a:	002e      	movs	r6, r5
    1b3c:	2b20      	cmp	r3, #32
    1b3e:	d02d      	beq.n	1b9c <__aeabi_dadd+0x60c>
    1b40:	2540      	movs	r5, #64	; 0x40
    1b42:	1aed      	subs	r5, r5, r3
    1b44:	40ac      	lsls	r4, r5
    1b46:	4327      	orrs	r7, r4
    1b48:	1e7c      	subs	r4, r7, #1
    1b4a:	41a7      	sbcs	r7, r4
    1b4c:	2400      	movs	r4, #0
    1b4e:	4337      	orrs	r7, r6
    1b50:	e6c9      	b.n	18e6 <__aeabi_dadd+0x356>
    1b52:	2480      	movs	r4, #128	; 0x80
    1b54:	2500      	movs	r5, #0
    1b56:	0324      	lsls	r4, r4, #12
    1b58:	4e13      	ldr	r6, [pc, #76]	; (1ba8 <__aeabi_dadd+0x618>)
    1b5a:	2700      	movs	r7, #0
    1b5c:	e5dc      	b.n	1718 <__aeabi_dadd+0x188>
    1b5e:	4327      	orrs	r7, r4
    1b60:	1e7c      	subs	r4, r7, #1
    1b62:	41a7      	sbcs	r7, r4
    1b64:	2400      	movs	r4, #0
    1b66:	e779      	b.n	1a5c <__aeabi_dadd+0x4cc>
    1b68:	000c      	movs	r4, r1
    1b6a:	0017      	movs	r7, r2
    1b6c:	4e0e      	ldr	r6, [pc, #56]	; (1ba8 <__aeabi_dadd+0x618>)
    1b6e:	e593      	b.n	1698 <__aeabi_dadd+0x108>
    1b70:	000c      	movs	r4, r1
    1b72:	0017      	movs	r7, r2
    1b74:	e590      	b.n	1698 <__aeabi_dadd+0x108>
    1b76:	4656      	mov	r6, sl
    1b78:	0023      	movs	r3, r4
    1b7a:	3e20      	subs	r6, #32
    1b7c:	40f3      	lsrs	r3, r6
    1b7e:	4699      	mov	r9, r3
    1b80:	4653      	mov	r3, sl
    1b82:	2b20      	cmp	r3, #32
    1b84:	d00e      	beq.n	1ba4 <__aeabi_dadd+0x614>
    1b86:	2340      	movs	r3, #64	; 0x40
    1b88:	4656      	mov	r6, sl
    1b8a:	1b9b      	subs	r3, r3, r6
    1b8c:	409c      	lsls	r4, r3
    1b8e:	4327      	orrs	r7, r4
    1b90:	1e7c      	subs	r4, r7, #1
    1b92:	41a7      	sbcs	r7, r4
    1b94:	464b      	mov	r3, r9
    1b96:	2400      	movs	r4, #0
    1b98:	431f      	orrs	r7, r3
    1b9a:	e75f      	b.n	1a5c <__aeabi_dadd+0x4cc>
    1b9c:	2400      	movs	r4, #0
    1b9e:	e7d2      	b.n	1b46 <__aeabi_dadd+0x5b6>
    1ba0:	0017      	movs	r7, r2
    1ba2:	e5b2      	b.n	170a <__aeabi_dadd+0x17a>
    1ba4:	2400      	movs	r4, #0
    1ba6:	e7f2      	b.n	1b8e <__aeabi_dadd+0x5fe>
    1ba8:	000007ff 	.word	0x000007ff
    1bac:	ff7fffff 	.word	0xff7fffff

00001bb0 <__aeabi_ddiv>:
    1bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bb2:	4657      	mov	r7, sl
    1bb4:	4645      	mov	r5, r8
    1bb6:	46de      	mov	lr, fp
    1bb8:	464e      	mov	r6, r9
    1bba:	b5e0      	push	{r5, r6, r7, lr}
    1bbc:	004c      	lsls	r4, r1, #1
    1bbe:	030e      	lsls	r6, r1, #12
    1bc0:	b087      	sub	sp, #28
    1bc2:	4683      	mov	fp, r0
    1bc4:	4692      	mov	sl, r2
    1bc6:	001d      	movs	r5, r3
    1bc8:	4680      	mov	r8, r0
    1bca:	0b36      	lsrs	r6, r6, #12
    1bcc:	0d64      	lsrs	r4, r4, #21
    1bce:	0fcf      	lsrs	r7, r1, #31
    1bd0:	2c00      	cmp	r4, #0
    1bd2:	d04f      	beq.n	1c74 <__aeabi_ddiv+0xc4>
    1bd4:	4b6f      	ldr	r3, [pc, #444]	; (1d94 <__aeabi_ddiv+0x1e4>)
    1bd6:	429c      	cmp	r4, r3
    1bd8:	d035      	beq.n	1c46 <__aeabi_ddiv+0x96>
    1bda:	2380      	movs	r3, #128	; 0x80
    1bdc:	0f42      	lsrs	r2, r0, #29
    1bde:	041b      	lsls	r3, r3, #16
    1be0:	00f6      	lsls	r6, r6, #3
    1be2:	4313      	orrs	r3, r2
    1be4:	4333      	orrs	r3, r6
    1be6:	4699      	mov	r9, r3
    1be8:	00c3      	lsls	r3, r0, #3
    1bea:	4698      	mov	r8, r3
    1bec:	4b6a      	ldr	r3, [pc, #424]	; (1d98 <__aeabi_ddiv+0x1e8>)
    1bee:	2600      	movs	r6, #0
    1bf0:	469c      	mov	ip, r3
    1bf2:	2300      	movs	r3, #0
    1bf4:	4464      	add	r4, ip
    1bf6:	9303      	str	r3, [sp, #12]
    1bf8:	032b      	lsls	r3, r5, #12
    1bfa:	0b1b      	lsrs	r3, r3, #12
    1bfc:	469b      	mov	fp, r3
    1bfe:	006b      	lsls	r3, r5, #1
    1c00:	0fed      	lsrs	r5, r5, #31
    1c02:	4650      	mov	r0, sl
    1c04:	0d5b      	lsrs	r3, r3, #21
    1c06:	9501      	str	r5, [sp, #4]
    1c08:	d05e      	beq.n	1cc8 <__aeabi_ddiv+0x118>
    1c0a:	4a62      	ldr	r2, [pc, #392]	; (1d94 <__aeabi_ddiv+0x1e4>)
    1c0c:	4293      	cmp	r3, r2
    1c0e:	d053      	beq.n	1cb8 <__aeabi_ddiv+0x108>
    1c10:	465a      	mov	r2, fp
    1c12:	00d1      	lsls	r1, r2, #3
    1c14:	2280      	movs	r2, #128	; 0x80
    1c16:	0f40      	lsrs	r0, r0, #29
    1c18:	0412      	lsls	r2, r2, #16
    1c1a:	4302      	orrs	r2, r0
    1c1c:	430a      	orrs	r2, r1
    1c1e:	4693      	mov	fp, r2
    1c20:	4652      	mov	r2, sl
    1c22:	00d1      	lsls	r1, r2, #3
    1c24:	4a5c      	ldr	r2, [pc, #368]	; (1d98 <__aeabi_ddiv+0x1e8>)
    1c26:	4694      	mov	ip, r2
    1c28:	2200      	movs	r2, #0
    1c2a:	4463      	add	r3, ip
    1c2c:	0038      	movs	r0, r7
    1c2e:	4068      	eors	r0, r5
    1c30:	4684      	mov	ip, r0
    1c32:	9002      	str	r0, [sp, #8]
    1c34:	1ae4      	subs	r4, r4, r3
    1c36:	4316      	orrs	r6, r2
    1c38:	2e0f      	cmp	r6, #15
    1c3a:	d900      	bls.n	1c3e <__aeabi_ddiv+0x8e>
    1c3c:	e0b4      	b.n	1da8 <__aeabi_ddiv+0x1f8>
    1c3e:	4b57      	ldr	r3, [pc, #348]	; (1d9c <__aeabi_ddiv+0x1ec>)
    1c40:	00b6      	lsls	r6, r6, #2
    1c42:	599b      	ldr	r3, [r3, r6]
    1c44:	469f      	mov	pc, r3
    1c46:	0003      	movs	r3, r0
    1c48:	4333      	orrs	r3, r6
    1c4a:	4699      	mov	r9, r3
    1c4c:	d16c      	bne.n	1d28 <__aeabi_ddiv+0x178>
    1c4e:	2300      	movs	r3, #0
    1c50:	4698      	mov	r8, r3
    1c52:	3302      	adds	r3, #2
    1c54:	2608      	movs	r6, #8
    1c56:	9303      	str	r3, [sp, #12]
    1c58:	e7ce      	b.n	1bf8 <__aeabi_ddiv+0x48>
    1c5a:	46cb      	mov	fp, r9
    1c5c:	4641      	mov	r1, r8
    1c5e:	9a03      	ldr	r2, [sp, #12]
    1c60:	9701      	str	r7, [sp, #4]
    1c62:	2a02      	cmp	r2, #2
    1c64:	d165      	bne.n	1d32 <__aeabi_ddiv+0x182>
    1c66:	9b01      	ldr	r3, [sp, #4]
    1c68:	4c4a      	ldr	r4, [pc, #296]	; (1d94 <__aeabi_ddiv+0x1e4>)
    1c6a:	469c      	mov	ip, r3
    1c6c:	2300      	movs	r3, #0
    1c6e:	2200      	movs	r2, #0
    1c70:	4698      	mov	r8, r3
    1c72:	e06b      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1c74:	0003      	movs	r3, r0
    1c76:	4333      	orrs	r3, r6
    1c78:	4699      	mov	r9, r3
    1c7a:	d04e      	beq.n	1d1a <__aeabi_ddiv+0x16a>
    1c7c:	2e00      	cmp	r6, #0
    1c7e:	d100      	bne.n	1c82 <__aeabi_ddiv+0xd2>
    1c80:	e1bc      	b.n	1ffc <__aeabi_ddiv+0x44c>
    1c82:	0030      	movs	r0, r6
    1c84:	f001 f8ca 	bl	2e1c <__clzsi2>
    1c88:	0003      	movs	r3, r0
    1c8a:	3b0b      	subs	r3, #11
    1c8c:	2b1c      	cmp	r3, #28
    1c8e:	dd00      	ble.n	1c92 <__aeabi_ddiv+0xe2>
    1c90:	e1ac      	b.n	1fec <__aeabi_ddiv+0x43c>
    1c92:	221d      	movs	r2, #29
    1c94:	1ad3      	subs	r3, r2, r3
    1c96:	465a      	mov	r2, fp
    1c98:	0001      	movs	r1, r0
    1c9a:	40da      	lsrs	r2, r3
    1c9c:	3908      	subs	r1, #8
    1c9e:	408e      	lsls	r6, r1
    1ca0:	0013      	movs	r3, r2
    1ca2:	4333      	orrs	r3, r6
    1ca4:	4699      	mov	r9, r3
    1ca6:	465b      	mov	r3, fp
    1ca8:	408b      	lsls	r3, r1
    1caa:	4698      	mov	r8, r3
    1cac:	2300      	movs	r3, #0
    1cae:	4c3c      	ldr	r4, [pc, #240]	; (1da0 <__aeabi_ddiv+0x1f0>)
    1cb0:	2600      	movs	r6, #0
    1cb2:	1a24      	subs	r4, r4, r0
    1cb4:	9303      	str	r3, [sp, #12]
    1cb6:	e79f      	b.n	1bf8 <__aeabi_ddiv+0x48>
    1cb8:	4651      	mov	r1, sl
    1cba:	465a      	mov	r2, fp
    1cbc:	4311      	orrs	r1, r2
    1cbe:	d129      	bne.n	1d14 <__aeabi_ddiv+0x164>
    1cc0:	2200      	movs	r2, #0
    1cc2:	4693      	mov	fp, r2
    1cc4:	3202      	adds	r2, #2
    1cc6:	e7b1      	b.n	1c2c <__aeabi_ddiv+0x7c>
    1cc8:	4659      	mov	r1, fp
    1cca:	4301      	orrs	r1, r0
    1ccc:	d01e      	beq.n	1d0c <__aeabi_ddiv+0x15c>
    1cce:	465b      	mov	r3, fp
    1cd0:	2b00      	cmp	r3, #0
    1cd2:	d100      	bne.n	1cd6 <__aeabi_ddiv+0x126>
    1cd4:	e19e      	b.n	2014 <STACK_SIZE+0x14>
    1cd6:	4658      	mov	r0, fp
    1cd8:	f001 f8a0 	bl	2e1c <__clzsi2>
    1cdc:	0003      	movs	r3, r0
    1cde:	3b0b      	subs	r3, #11
    1ce0:	2b1c      	cmp	r3, #28
    1ce2:	dd00      	ble.n	1ce6 <__aeabi_ddiv+0x136>
    1ce4:	e18f      	b.n	2006 <STACK_SIZE+0x6>
    1ce6:	0002      	movs	r2, r0
    1ce8:	4659      	mov	r1, fp
    1cea:	3a08      	subs	r2, #8
    1cec:	4091      	lsls	r1, r2
    1cee:	468b      	mov	fp, r1
    1cf0:	211d      	movs	r1, #29
    1cf2:	1acb      	subs	r3, r1, r3
    1cf4:	4651      	mov	r1, sl
    1cf6:	40d9      	lsrs	r1, r3
    1cf8:	000b      	movs	r3, r1
    1cfa:	4659      	mov	r1, fp
    1cfc:	430b      	orrs	r3, r1
    1cfe:	4651      	mov	r1, sl
    1d00:	469b      	mov	fp, r3
    1d02:	4091      	lsls	r1, r2
    1d04:	4b26      	ldr	r3, [pc, #152]	; (1da0 <__aeabi_ddiv+0x1f0>)
    1d06:	2200      	movs	r2, #0
    1d08:	1a1b      	subs	r3, r3, r0
    1d0a:	e78f      	b.n	1c2c <__aeabi_ddiv+0x7c>
    1d0c:	2300      	movs	r3, #0
    1d0e:	2201      	movs	r2, #1
    1d10:	469b      	mov	fp, r3
    1d12:	e78b      	b.n	1c2c <__aeabi_ddiv+0x7c>
    1d14:	4651      	mov	r1, sl
    1d16:	2203      	movs	r2, #3
    1d18:	e788      	b.n	1c2c <__aeabi_ddiv+0x7c>
    1d1a:	2300      	movs	r3, #0
    1d1c:	4698      	mov	r8, r3
    1d1e:	3301      	adds	r3, #1
    1d20:	2604      	movs	r6, #4
    1d22:	2400      	movs	r4, #0
    1d24:	9303      	str	r3, [sp, #12]
    1d26:	e767      	b.n	1bf8 <__aeabi_ddiv+0x48>
    1d28:	2303      	movs	r3, #3
    1d2a:	46b1      	mov	r9, r6
    1d2c:	9303      	str	r3, [sp, #12]
    1d2e:	260c      	movs	r6, #12
    1d30:	e762      	b.n	1bf8 <__aeabi_ddiv+0x48>
    1d32:	2a03      	cmp	r2, #3
    1d34:	d100      	bne.n	1d38 <__aeabi_ddiv+0x188>
    1d36:	e25c      	b.n	21f2 <STACK_SIZE+0x1f2>
    1d38:	9b01      	ldr	r3, [sp, #4]
    1d3a:	2a01      	cmp	r2, #1
    1d3c:	d000      	beq.n	1d40 <__aeabi_ddiv+0x190>
    1d3e:	e1e4      	b.n	210a <STACK_SIZE+0x10a>
    1d40:	4013      	ands	r3, r2
    1d42:	469c      	mov	ip, r3
    1d44:	2300      	movs	r3, #0
    1d46:	2400      	movs	r4, #0
    1d48:	2200      	movs	r2, #0
    1d4a:	4698      	mov	r8, r3
    1d4c:	2100      	movs	r1, #0
    1d4e:	0312      	lsls	r2, r2, #12
    1d50:	0b13      	lsrs	r3, r2, #12
    1d52:	0d0a      	lsrs	r2, r1, #20
    1d54:	0512      	lsls	r2, r2, #20
    1d56:	431a      	orrs	r2, r3
    1d58:	0523      	lsls	r3, r4, #20
    1d5a:	4c12      	ldr	r4, [pc, #72]	; (1da4 <__aeabi_ddiv+0x1f4>)
    1d5c:	4640      	mov	r0, r8
    1d5e:	4022      	ands	r2, r4
    1d60:	4313      	orrs	r3, r2
    1d62:	4662      	mov	r2, ip
    1d64:	005b      	lsls	r3, r3, #1
    1d66:	07d2      	lsls	r2, r2, #31
    1d68:	085b      	lsrs	r3, r3, #1
    1d6a:	4313      	orrs	r3, r2
    1d6c:	0019      	movs	r1, r3
    1d6e:	b007      	add	sp, #28
    1d70:	bc3c      	pop	{r2, r3, r4, r5}
    1d72:	4690      	mov	r8, r2
    1d74:	4699      	mov	r9, r3
    1d76:	46a2      	mov	sl, r4
    1d78:	46ab      	mov	fp, r5
    1d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d7c:	2300      	movs	r3, #0
    1d7e:	2280      	movs	r2, #128	; 0x80
    1d80:	469c      	mov	ip, r3
    1d82:	0312      	lsls	r2, r2, #12
    1d84:	4698      	mov	r8, r3
    1d86:	4c03      	ldr	r4, [pc, #12]	; (1d94 <__aeabi_ddiv+0x1e4>)
    1d88:	e7e0      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1d8a:	2300      	movs	r3, #0
    1d8c:	4c01      	ldr	r4, [pc, #4]	; (1d94 <__aeabi_ddiv+0x1e4>)
    1d8e:	2200      	movs	r2, #0
    1d90:	4698      	mov	r8, r3
    1d92:	e7db      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1d94:	000007ff 	.word	0x000007ff
    1d98:	fffffc01 	.word	0xfffffc01
    1d9c:	00002f00 	.word	0x00002f00
    1da0:	fffffc0d 	.word	0xfffffc0d
    1da4:	800fffff 	.word	0x800fffff
    1da8:	45d9      	cmp	r9, fp
    1daa:	d900      	bls.n	1dae <__aeabi_ddiv+0x1fe>
    1dac:	e139      	b.n	2022 <STACK_SIZE+0x22>
    1dae:	d100      	bne.n	1db2 <__aeabi_ddiv+0x202>
    1db0:	e134      	b.n	201c <STACK_SIZE+0x1c>
    1db2:	2300      	movs	r3, #0
    1db4:	4646      	mov	r6, r8
    1db6:	464d      	mov	r5, r9
    1db8:	469a      	mov	sl, r3
    1dba:	3c01      	subs	r4, #1
    1dbc:	465b      	mov	r3, fp
    1dbe:	0e0a      	lsrs	r2, r1, #24
    1dc0:	021b      	lsls	r3, r3, #8
    1dc2:	431a      	orrs	r2, r3
    1dc4:	020b      	lsls	r3, r1, #8
    1dc6:	0c17      	lsrs	r7, r2, #16
    1dc8:	9303      	str	r3, [sp, #12]
    1dca:	0413      	lsls	r3, r2, #16
    1dcc:	0c1b      	lsrs	r3, r3, #16
    1dce:	0039      	movs	r1, r7
    1dd0:	0028      	movs	r0, r5
    1dd2:	4690      	mov	r8, r2
    1dd4:	9301      	str	r3, [sp, #4]
    1dd6:	f7ff fb4f 	bl	1478 <__udivsi3>
    1dda:	0002      	movs	r2, r0
    1ddc:	9b01      	ldr	r3, [sp, #4]
    1dde:	4683      	mov	fp, r0
    1de0:	435a      	muls	r2, r3
    1de2:	0028      	movs	r0, r5
    1de4:	0039      	movs	r1, r7
    1de6:	4691      	mov	r9, r2
    1de8:	f7ff fbcc 	bl	1584 <__aeabi_uidivmod>
    1dec:	0c35      	lsrs	r5, r6, #16
    1dee:	0409      	lsls	r1, r1, #16
    1df0:	430d      	orrs	r5, r1
    1df2:	45a9      	cmp	r9, r5
    1df4:	d90d      	bls.n	1e12 <__aeabi_ddiv+0x262>
    1df6:	465b      	mov	r3, fp
    1df8:	4445      	add	r5, r8
    1dfa:	3b01      	subs	r3, #1
    1dfc:	45a8      	cmp	r8, r5
    1dfe:	d900      	bls.n	1e02 <__aeabi_ddiv+0x252>
    1e00:	e13a      	b.n	2078 <STACK_SIZE+0x78>
    1e02:	45a9      	cmp	r9, r5
    1e04:	d800      	bhi.n	1e08 <__aeabi_ddiv+0x258>
    1e06:	e137      	b.n	2078 <STACK_SIZE+0x78>
    1e08:	2302      	movs	r3, #2
    1e0a:	425b      	negs	r3, r3
    1e0c:	469c      	mov	ip, r3
    1e0e:	4445      	add	r5, r8
    1e10:	44e3      	add	fp, ip
    1e12:	464b      	mov	r3, r9
    1e14:	1aeb      	subs	r3, r5, r3
    1e16:	0039      	movs	r1, r7
    1e18:	0018      	movs	r0, r3
    1e1a:	9304      	str	r3, [sp, #16]
    1e1c:	f7ff fb2c 	bl	1478 <__udivsi3>
    1e20:	9b01      	ldr	r3, [sp, #4]
    1e22:	0005      	movs	r5, r0
    1e24:	4343      	muls	r3, r0
    1e26:	0039      	movs	r1, r7
    1e28:	9804      	ldr	r0, [sp, #16]
    1e2a:	4699      	mov	r9, r3
    1e2c:	f7ff fbaa 	bl	1584 <__aeabi_uidivmod>
    1e30:	0433      	lsls	r3, r6, #16
    1e32:	0409      	lsls	r1, r1, #16
    1e34:	0c1b      	lsrs	r3, r3, #16
    1e36:	430b      	orrs	r3, r1
    1e38:	4599      	cmp	r9, r3
    1e3a:	d909      	bls.n	1e50 <__aeabi_ddiv+0x2a0>
    1e3c:	4443      	add	r3, r8
    1e3e:	1e6a      	subs	r2, r5, #1
    1e40:	4598      	cmp	r8, r3
    1e42:	d900      	bls.n	1e46 <__aeabi_ddiv+0x296>
    1e44:	e11a      	b.n	207c <STACK_SIZE+0x7c>
    1e46:	4599      	cmp	r9, r3
    1e48:	d800      	bhi.n	1e4c <__aeabi_ddiv+0x29c>
    1e4a:	e117      	b.n	207c <STACK_SIZE+0x7c>
    1e4c:	3d02      	subs	r5, #2
    1e4e:	4443      	add	r3, r8
    1e50:	464a      	mov	r2, r9
    1e52:	1a9b      	subs	r3, r3, r2
    1e54:	465a      	mov	r2, fp
    1e56:	0412      	lsls	r2, r2, #16
    1e58:	432a      	orrs	r2, r5
    1e5a:	9903      	ldr	r1, [sp, #12]
    1e5c:	4693      	mov	fp, r2
    1e5e:	0c10      	lsrs	r0, r2, #16
    1e60:	0c0a      	lsrs	r2, r1, #16
    1e62:	4691      	mov	r9, r2
    1e64:	0409      	lsls	r1, r1, #16
    1e66:	465a      	mov	r2, fp
    1e68:	0c09      	lsrs	r1, r1, #16
    1e6a:	464e      	mov	r6, r9
    1e6c:	000d      	movs	r5, r1
    1e6e:	0412      	lsls	r2, r2, #16
    1e70:	0c12      	lsrs	r2, r2, #16
    1e72:	4345      	muls	r5, r0
    1e74:	9105      	str	r1, [sp, #20]
    1e76:	4351      	muls	r1, r2
    1e78:	4372      	muls	r2, r6
    1e7a:	4370      	muls	r0, r6
    1e7c:	1952      	adds	r2, r2, r5
    1e7e:	0c0e      	lsrs	r6, r1, #16
    1e80:	18b2      	adds	r2, r6, r2
    1e82:	4295      	cmp	r5, r2
    1e84:	d903      	bls.n	1e8e <__aeabi_ddiv+0x2de>
    1e86:	2580      	movs	r5, #128	; 0x80
    1e88:	026d      	lsls	r5, r5, #9
    1e8a:	46ac      	mov	ip, r5
    1e8c:	4460      	add	r0, ip
    1e8e:	0c15      	lsrs	r5, r2, #16
    1e90:	0409      	lsls	r1, r1, #16
    1e92:	0412      	lsls	r2, r2, #16
    1e94:	0c09      	lsrs	r1, r1, #16
    1e96:	1828      	adds	r0, r5, r0
    1e98:	1852      	adds	r2, r2, r1
    1e9a:	4283      	cmp	r3, r0
    1e9c:	d200      	bcs.n	1ea0 <__aeabi_ddiv+0x2f0>
    1e9e:	e0ce      	b.n	203e <STACK_SIZE+0x3e>
    1ea0:	d100      	bne.n	1ea4 <__aeabi_ddiv+0x2f4>
    1ea2:	e0c8      	b.n	2036 <STACK_SIZE+0x36>
    1ea4:	1a1d      	subs	r5, r3, r0
    1ea6:	4653      	mov	r3, sl
    1ea8:	1a9e      	subs	r6, r3, r2
    1eaa:	45b2      	cmp	sl, r6
    1eac:	4192      	sbcs	r2, r2
    1eae:	4252      	negs	r2, r2
    1eb0:	1aab      	subs	r3, r5, r2
    1eb2:	469a      	mov	sl, r3
    1eb4:	4598      	cmp	r8, r3
    1eb6:	d100      	bne.n	1eba <__aeabi_ddiv+0x30a>
    1eb8:	e117      	b.n	20ea <STACK_SIZE+0xea>
    1eba:	0039      	movs	r1, r7
    1ebc:	0018      	movs	r0, r3
    1ebe:	f7ff fadb 	bl	1478 <__udivsi3>
    1ec2:	9b01      	ldr	r3, [sp, #4]
    1ec4:	0005      	movs	r5, r0
    1ec6:	4343      	muls	r3, r0
    1ec8:	0039      	movs	r1, r7
    1eca:	4650      	mov	r0, sl
    1ecc:	9304      	str	r3, [sp, #16]
    1ece:	f7ff fb59 	bl	1584 <__aeabi_uidivmod>
    1ed2:	9804      	ldr	r0, [sp, #16]
    1ed4:	040b      	lsls	r3, r1, #16
    1ed6:	0c31      	lsrs	r1, r6, #16
    1ed8:	4319      	orrs	r1, r3
    1eda:	4288      	cmp	r0, r1
    1edc:	d909      	bls.n	1ef2 <__aeabi_ddiv+0x342>
    1ede:	4441      	add	r1, r8
    1ee0:	1e6b      	subs	r3, r5, #1
    1ee2:	4588      	cmp	r8, r1
    1ee4:	d900      	bls.n	1ee8 <__aeabi_ddiv+0x338>
    1ee6:	e107      	b.n	20f8 <STACK_SIZE+0xf8>
    1ee8:	4288      	cmp	r0, r1
    1eea:	d800      	bhi.n	1eee <__aeabi_ddiv+0x33e>
    1eec:	e104      	b.n	20f8 <STACK_SIZE+0xf8>
    1eee:	3d02      	subs	r5, #2
    1ef0:	4441      	add	r1, r8
    1ef2:	9b04      	ldr	r3, [sp, #16]
    1ef4:	1acb      	subs	r3, r1, r3
    1ef6:	0018      	movs	r0, r3
    1ef8:	0039      	movs	r1, r7
    1efa:	9304      	str	r3, [sp, #16]
    1efc:	f7ff fabc 	bl	1478 <__udivsi3>
    1f00:	9b01      	ldr	r3, [sp, #4]
    1f02:	4682      	mov	sl, r0
    1f04:	4343      	muls	r3, r0
    1f06:	0039      	movs	r1, r7
    1f08:	9804      	ldr	r0, [sp, #16]
    1f0a:	9301      	str	r3, [sp, #4]
    1f0c:	f7ff fb3a 	bl	1584 <__aeabi_uidivmod>
    1f10:	9801      	ldr	r0, [sp, #4]
    1f12:	040b      	lsls	r3, r1, #16
    1f14:	0431      	lsls	r1, r6, #16
    1f16:	0c09      	lsrs	r1, r1, #16
    1f18:	4319      	orrs	r1, r3
    1f1a:	4288      	cmp	r0, r1
    1f1c:	d90d      	bls.n	1f3a <__aeabi_ddiv+0x38a>
    1f1e:	4653      	mov	r3, sl
    1f20:	4441      	add	r1, r8
    1f22:	3b01      	subs	r3, #1
    1f24:	4588      	cmp	r8, r1
    1f26:	d900      	bls.n	1f2a <__aeabi_ddiv+0x37a>
    1f28:	e0e8      	b.n	20fc <STACK_SIZE+0xfc>
    1f2a:	4288      	cmp	r0, r1
    1f2c:	d800      	bhi.n	1f30 <__aeabi_ddiv+0x380>
    1f2e:	e0e5      	b.n	20fc <STACK_SIZE+0xfc>
    1f30:	2302      	movs	r3, #2
    1f32:	425b      	negs	r3, r3
    1f34:	469c      	mov	ip, r3
    1f36:	4441      	add	r1, r8
    1f38:	44e2      	add	sl, ip
    1f3a:	9b01      	ldr	r3, [sp, #4]
    1f3c:	042d      	lsls	r5, r5, #16
    1f3e:	1ace      	subs	r6, r1, r3
    1f40:	4651      	mov	r1, sl
    1f42:	4329      	orrs	r1, r5
    1f44:	9d05      	ldr	r5, [sp, #20]
    1f46:	464f      	mov	r7, r9
    1f48:	002a      	movs	r2, r5
    1f4a:	040b      	lsls	r3, r1, #16
    1f4c:	0c08      	lsrs	r0, r1, #16
    1f4e:	0c1b      	lsrs	r3, r3, #16
    1f50:	435a      	muls	r2, r3
    1f52:	4345      	muls	r5, r0
    1f54:	437b      	muls	r3, r7
    1f56:	4378      	muls	r0, r7
    1f58:	195b      	adds	r3, r3, r5
    1f5a:	0c17      	lsrs	r7, r2, #16
    1f5c:	18fb      	adds	r3, r7, r3
    1f5e:	429d      	cmp	r5, r3
    1f60:	d903      	bls.n	1f6a <__aeabi_ddiv+0x3ba>
    1f62:	2580      	movs	r5, #128	; 0x80
    1f64:	026d      	lsls	r5, r5, #9
    1f66:	46ac      	mov	ip, r5
    1f68:	4460      	add	r0, ip
    1f6a:	0c1d      	lsrs	r5, r3, #16
    1f6c:	0412      	lsls	r2, r2, #16
    1f6e:	041b      	lsls	r3, r3, #16
    1f70:	0c12      	lsrs	r2, r2, #16
    1f72:	1828      	adds	r0, r5, r0
    1f74:	189b      	adds	r3, r3, r2
    1f76:	4286      	cmp	r6, r0
    1f78:	d200      	bcs.n	1f7c <__aeabi_ddiv+0x3cc>
    1f7a:	e093      	b.n	20a4 <STACK_SIZE+0xa4>
    1f7c:	d100      	bne.n	1f80 <__aeabi_ddiv+0x3d0>
    1f7e:	e08e      	b.n	209e <STACK_SIZE+0x9e>
    1f80:	2301      	movs	r3, #1
    1f82:	4319      	orrs	r1, r3
    1f84:	4ba0      	ldr	r3, [pc, #640]	; (2208 <STACK_SIZE+0x208>)
    1f86:	18e3      	adds	r3, r4, r3
    1f88:	2b00      	cmp	r3, #0
    1f8a:	dc00      	bgt.n	1f8e <__aeabi_ddiv+0x3de>
    1f8c:	e099      	b.n	20c2 <STACK_SIZE+0xc2>
    1f8e:	074a      	lsls	r2, r1, #29
    1f90:	d000      	beq.n	1f94 <__aeabi_ddiv+0x3e4>
    1f92:	e09e      	b.n	20d2 <STACK_SIZE+0xd2>
    1f94:	465a      	mov	r2, fp
    1f96:	01d2      	lsls	r2, r2, #7
    1f98:	d506      	bpl.n	1fa8 <__aeabi_ddiv+0x3f8>
    1f9a:	465a      	mov	r2, fp
    1f9c:	4b9b      	ldr	r3, [pc, #620]	; (220c <STACK_SIZE+0x20c>)
    1f9e:	401a      	ands	r2, r3
    1fa0:	2380      	movs	r3, #128	; 0x80
    1fa2:	4693      	mov	fp, r2
    1fa4:	00db      	lsls	r3, r3, #3
    1fa6:	18e3      	adds	r3, r4, r3
    1fa8:	4a99      	ldr	r2, [pc, #612]	; (2210 <STACK_SIZE+0x210>)
    1faa:	4293      	cmp	r3, r2
    1fac:	dd68      	ble.n	2080 <STACK_SIZE+0x80>
    1fae:	2301      	movs	r3, #1
    1fb0:	9a02      	ldr	r2, [sp, #8]
    1fb2:	4c98      	ldr	r4, [pc, #608]	; (2214 <STACK_SIZE+0x214>)
    1fb4:	401a      	ands	r2, r3
    1fb6:	2300      	movs	r3, #0
    1fb8:	4694      	mov	ip, r2
    1fba:	4698      	mov	r8, r3
    1fbc:	2200      	movs	r2, #0
    1fbe:	e6c5      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1fc0:	2280      	movs	r2, #128	; 0x80
    1fc2:	464b      	mov	r3, r9
    1fc4:	0312      	lsls	r2, r2, #12
    1fc6:	4213      	tst	r3, r2
    1fc8:	d00a      	beq.n	1fe0 <__aeabi_ddiv+0x430>
    1fca:	465b      	mov	r3, fp
    1fcc:	4213      	tst	r3, r2
    1fce:	d106      	bne.n	1fde <__aeabi_ddiv+0x42e>
    1fd0:	431a      	orrs	r2, r3
    1fd2:	0312      	lsls	r2, r2, #12
    1fd4:	0b12      	lsrs	r2, r2, #12
    1fd6:	46ac      	mov	ip, r5
    1fd8:	4688      	mov	r8, r1
    1fda:	4c8e      	ldr	r4, [pc, #568]	; (2214 <STACK_SIZE+0x214>)
    1fdc:	e6b6      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1fde:	464b      	mov	r3, r9
    1fe0:	431a      	orrs	r2, r3
    1fe2:	0312      	lsls	r2, r2, #12
    1fe4:	0b12      	lsrs	r2, r2, #12
    1fe6:	46bc      	mov	ip, r7
    1fe8:	4c8a      	ldr	r4, [pc, #552]	; (2214 <STACK_SIZE+0x214>)
    1fea:	e6af      	b.n	1d4c <__aeabi_ddiv+0x19c>
    1fec:	0003      	movs	r3, r0
    1fee:	465a      	mov	r2, fp
    1ff0:	3b28      	subs	r3, #40	; 0x28
    1ff2:	409a      	lsls	r2, r3
    1ff4:	2300      	movs	r3, #0
    1ff6:	4691      	mov	r9, r2
    1ff8:	4698      	mov	r8, r3
    1ffa:	e657      	b.n	1cac <__aeabi_ddiv+0xfc>
    1ffc:	4658      	mov	r0, fp
    1ffe:	f000 ff0d 	bl	2e1c <__clzsi2>
    2002:	3020      	adds	r0, #32
    2004:	e640      	b.n	1c88 <__aeabi_ddiv+0xd8>
    2006:	0003      	movs	r3, r0
    2008:	4652      	mov	r2, sl
    200a:	3b28      	subs	r3, #40	; 0x28
    200c:	409a      	lsls	r2, r3
    200e:	2100      	movs	r1, #0
    2010:	4693      	mov	fp, r2
    2012:	e677      	b.n	1d04 <__aeabi_ddiv+0x154>
    2014:	f000 ff02 	bl	2e1c <__clzsi2>
    2018:	3020      	adds	r0, #32
    201a:	e65f      	b.n	1cdc <__aeabi_ddiv+0x12c>
    201c:	4588      	cmp	r8, r1
    201e:	d200      	bcs.n	2022 <STACK_SIZE+0x22>
    2020:	e6c7      	b.n	1db2 <__aeabi_ddiv+0x202>
    2022:	464b      	mov	r3, r9
    2024:	07de      	lsls	r6, r3, #31
    2026:	085d      	lsrs	r5, r3, #1
    2028:	4643      	mov	r3, r8
    202a:	085b      	lsrs	r3, r3, #1
    202c:	431e      	orrs	r6, r3
    202e:	4643      	mov	r3, r8
    2030:	07db      	lsls	r3, r3, #31
    2032:	469a      	mov	sl, r3
    2034:	e6c2      	b.n	1dbc <__aeabi_ddiv+0x20c>
    2036:	2500      	movs	r5, #0
    2038:	4592      	cmp	sl, r2
    203a:	d300      	bcc.n	203e <STACK_SIZE+0x3e>
    203c:	e733      	b.n	1ea6 <__aeabi_ddiv+0x2f6>
    203e:	9e03      	ldr	r6, [sp, #12]
    2040:	4659      	mov	r1, fp
    2042:	46b4      	mov	ip, r6
    2044:	44e2      	add	sl, ip
    2046:	45b2      	cmp	sl, r6
    2048:	41ad      	sbcs	r5, r5
    204a:	426d      	negs	r5, r5
    204c:	4445      	add	r5, r8
    204e:	18eb      	adds	r3, r5, r3
    2050:	3901      	subs	r1, #1
    2052:	4598      	cmp	r8, r3
    2054:	d207      	bcs.n	2066 <STACK_SIZE+0x66>
    2056:	4298      	cmp	r0, r3
    2058:	d900      	bls.n	205c <STACK_SIZE+0x5c>
    205a:	e07f      	b.n	215c <STACK_SIZE+0x15c>
    205c:	d100      	bne.n	2060 <STACK_SIZE+0x60>
    205e:	e0bc      	b.n	21da <STACK_SIZE+0x1da>
    2060:	1a1d      	subs	r5, r3, r0
    2062:	468b      	mov	fp, r1
    2064:	e71f      	b.n	1ea6 <__aeabi_ddiv+0x2f6>
    2066:	4598      	cmp	r8, r3
    2068:	d1fa      	bne.n	2060 <STACK_SIZE+0x60>
    206a:	9d03      	ldr	r5, [sp, #12]
    206c:	4555      	cmp	r5, sl
    206e:	d9f2      	bls.n	2056 <STACK_SIZE+0x56>
    2070:	4643      	mov	r3, r8
    2072:	468b      	mov	fp, r1
    2074:	1a1d      	subs	r5, r3, r0
    2076:	e716      	b.n	1ea6 <__aeabi_ddiv+0x2f6>
    2078:	469b      	mov	fp, r3
    207a:	e6ca      	b.n	1e12 <__aeabi_ddiv+0x262>
    207c:	0015      	movs	r5, r2
    207e:	e6e7      	b.n	1e50 <__aeabi_ddiv+0x2a0>
    2080:	465a      	mov	r2, fp
    2082:	08c9      	lsrs	r1, r1, #3
    2084:	0752      	lsls	r2, r2, #29
    2086:	430a      	orrs	r2, r1
    2088:	055b      	lsls	r3, r3, #21
    208a:	4690      	mov	r8, r2
    208c:	0d5c      	lsrs	r4, r3, #21
    208e:	465a      	mov	r2, fp
    2090:	2301      	movs	r3, #1
    2092:	9902      	ldr	r1, [sp, #8]
    2094:	0252      	lsls	r2, r2, #9
    2096:	4019      	ands	r1, r3
    2098:	0b12      	lsrs	r2, r2, #12
    209a:	468c      	mov	ip, r1
    209c:	e656      	b.n	1d4c <__aeabi_ddiv+0x19c>
    209e:	2b00      	cmp	r3, #0
    20a0:	d100      	bne.n	20a4 <STACK_SIZE+0xa4>
    20a2:	e76f      	b.n	1f84 <__aeabi_ddiv+0x3d4>
    20a4:	4446      	add	r6, r8
    20a6:	1e4a      	subs	r2, r1, #1
    20a8:	45b0      	cmp	r8, r6
    20aa:	d929      	bls.n	2100 <STACK_SIZE+0x100>
    20ac:	0011      	movs	r1, r2
    20ae:	4286      	cmp	r6, r0
    20b0:	d000      	beq.n	20b4 <STACK_SIZE+0xb4>
    20b2:	e765      	b.n	1f80 <__aeabi_ddiv+0x3d0>
    20b4:	9a03      	ldr	r2, [sp, #12]
    20b6:	4293      	cmp	r3, r2
    20b8:	d000      	beq.n	20bc <STACK_SIZE+0xbc>
    20ba:	e761      	b.n	1f80 <__aeabi_ddiv+0x3d0>
    20bc:	e762      	b.n	1f84 <__aeabi_ddiv+0x3d4>
    20be:	2101      	movs	r1, #1
    20c0:	4249      	negs	r1, r1
    20c2:	2001      	movs	r0, #1
    20c4:	1ac2      	subs	r2, r0, r3
    20c6:	2a38      	cmp	r2, #56	; 0x38
    20c8:	dd21      	ble.n	210e <STACK_SIZE+0x10e>
    20ca:	9b02      	ldr	r3, [sp, #8]
    20cc:	4003      	ands	r3, r0
    20ce:	469c      	mov	ip, r3
    20d0:	e638      	b.n	1d44 <__aeabi_ddiv+0x194>
    20d2:	220f      	movs	r2, #15
    20d4:	400a      	ands	r2, r1
    20d6:	2a04      	cmp	r2, #4
    20d8:	d100      	bne.n	20dc <STACK_SIZE+0xdc>
    20da:	e75b      	b.n	1f94 <__aeabi_ddiv+0x3e4>
    20dc:	000a      	movs	r2, r1
    20de:	1d11      	adds	r1, r2, #4
    20e0:	4291      	cmp	r1, r2
    20e2:	4192      	sbcs	r2, r2
    20e4:	4252      	negs	r2, r2
    20e6:	4493      	add	fp, r2
    20e8:	e754      	b.n	1f94 <__aeabi_ddiv+0x3e4>
    20ea:	4b47      	ldr	r3, [pc, #284]	; (2208 <STACK_SIZE+0x208>)
    20ec:	18e3      	adds	r3, r4, r3
    20ee:	2b00      	cmp	r3, #0
    20f0:	dde5      	ble.n	20be <STACK_SIZE+0xbe>
    20f2:	2201      	movs	r2, #1
    20f4:	4252      	negs	r2, r2
    20f6:	e7f2      	b.n	20de <STACK_SIZE+0xde>
    20f8:	001d      	movs	r5, r3
    20fa:	e6fa      	b.n	1ef2 <__aeabi_ddiv+0x342>
    20fc:	469a      	mov	sl, r3
    20fe:	e71c      	b.n	1f3a <__aeabi_ddiv+0x38a>
    2100:	42b0      	cmp	r0, r6
    2102:	d839      	bhi.n	2178 <STACK_SIZE+0x178>
    2104:	d06e      	beq.n	21e4 <STACK_SIZE+0x1e4>
    2106:	0011      	movs	r1, r2
    2108:	e73a      	b.n	1f80 <__aeabi_ddiv+0x3d0>
    210a:	9302      	str	r3, [sp, #8]
    210c:	e73a      	b.n	1f84 <__aeabi_ddiv+0x3d4>
    210e:	2a1f      	cmp	r2, #31
    2110:	dc3c      	bgt.n	218c <STACK_SIZE+0x18c>
    2112:	2320      	movs	r3, #32
    2114:	1a9b      	subs	r3, r3, r2
    2116:	000c      	movs	r4, r1
    2118:	4658      	mov	r0, fp
    211a:	4099      	lsls	r1, r3
    211c:	4098      	lsls	r0, r3
    211e:	1e4b      	subs	r3, r1, #1
    2120:	4199      	sbcs	r1, r3
    2122:	465b      	mov	r3, fp
    2124:	40d4      	lsrs	r4, r2
    2126:	40d3      	lsrs	r3, r2
    2128:	4320      	orrs	r0, r4
    212a:	4308      	orrs	r0, r1
    212c:	001a      	movs	r2, r3
    212e:	0743      	lsls	r3, r0, #29
    2130:	d009      	beq.n	2146 <STACK_SIZE+0x146>
    2132:	230f      	movs	r3, #15
    2134:	4003      	ands	r3, r0
    2136:	2b04      	cmp	r3, #4
    2138:	d005      	beq.n	2146 <STACK_SIZE+0x146>
    213a:	0001      	movs	r1, r0
    213c:	1d08      	adds	r0, r1, #4
    213e:	4288      	cmp	r0, r1
    2140:	419b      	sbcs	r3, r3
    2142:	425b      	negs	r3, r3
    2144:	18d2      	adds	r2, r2, r3
    2146:	0213      	lsls	r3, r2, #8
    2148:	d53a      	bpl.n	21c0 <STACK_SIZE+0x1c0>
    214a:	2301      	movs	r3, #1
    214c:	9a02      	ldr	r2, [sp, #8]
    214e:	2401      	movs	r4, #1
    2150:	401a      	ands	r2, r3
    2152:	2300      	movs	r3, #0
    2154:	4694      	mov	ip, r2
    2156:	4698      	mov	r8, r3
    2158:	2200      	movs	r2, #0
    215a:	e5f7      	b.n	1d4c <__aeabi_ddiv+0x19c>
    215c:	2102      	movs	r1, #2
    215e:	4249      	negs	r1, r1
    2160:	468c      	mov	ip, r1
    2162:	9d03      	ldr	r5, [sp, #12]
    2164:	44e3      	add	fp, ip
    2166:	46ac      	mov	ip, r5
    2168:	44e2      	add	sl, ip
    216a:	45aa      	cmp	sl, r5
    216c:	41ad      	sbcs	r5, r5
    216e:	426d      	negs	r5, r5
    2170:	4445      	add	r5, r8
    2172:	18ed      	adds	r5, r5, r3
    2174:	1a2d      	subs	r5, r5, r0
    2176:	e696      	b.n	1ea6 <__aeabi_ddiv+0x2f6>
    2178:	1e8a      	subs	r2, r1, #2
    217a:	9903      	ldr	r1, [sp, #12]
    217c:	004d      	lsls	r5, r1, #1
    217e:	428d      	cmp	r5, r1
    2180:	4189      	sbcs	r1, r1
    2182:	4249      	negs	r1, r1
    2184:	4441      	add	r1, r8
    2186:	1876      	adds	r6, r6, r1
    2188:	9503      	str	r5, [sp, #12]
    218a:	e78f      	b.n	20ac <STACK_SIZE+0xac>
    218c:	201f      	movs	r0, #31
    218e:	4240      	negs	r0, r0
    2190:	1ac3      	subs	r3, r0, r3
    2192:	4658      	mov	r0, fp
    2194:	40d8      	lsrs	r0, r3
    2196:	0003      	movs	r3, r0
    2198:	2a20      	cmp	r2, #32
    219a:	d028      	beq.n	21ee <STACK_SIZE+0x1ee>
    219c:	2040      	movs	r0, #64	; 0x40
    219e:	465d      	mov	r5, fp
    21a0:	1a82      	subs	r2, r0, r2
    21a2:	4095      	lsls	r5, r2
    21a4:	4329      	orrs	r1, r5
    21a6:	1e4a      	subs	r2, r1, #1
    21a8:	4191      	sbcs	r1, r2
    21aa:	4319      	orrs	r1, r3
    21ac:	2307      	movs	r3, #7
    21ae:	2200      	movs	r2, #0
    21b0:	400b      	ands	r3, r1
    21b2:	d009      	beq.n	21c8 <STACK_SIZE+0x1c8>
    21b4:	230f      	movs	r3, #15
    21b6:	2200      	movs	r2, #0
    21b8:	400b      	ands	r3, r1
    21ba:	0008      	movs	r0, r1
    21bc:	2b04      	cmp	r3, #4
    21be:	d1bd      	bne.n	213c <STACK_SIZE+0x13c>
    21c0:	0001      	movs	r1, r0
    21c2:	0753      	lsls	r3, r2, #29
    21c4:	0252      	lsls	r2, r2, #9
    21c6:	0b12      	lsrs	r2, r2, #12
    21c8:	08c9      	lsrs	r1, r1, #3
    21ca:	4319      	orrs	r1, r3
    21cc:	2301      	movs	r3, #1
    21ce:	4688      	mov	r8, r1
    21d0:	9902      	ldr	r1, [sp, #8]
    21d2:	2400      	movs	r4, #0
    21d4:	4019      	ands	r1, r3
    21d6:	468c      	mov	ip, r1
    21d8:	e5b8      	b.n	1d4c <__aeabi_ddiv+0x19c>
    21da:	4552      	cmp	r2, sl
    21dc:	d8be      	bhi.n	215c <STACK_SIZE+0x15c>
    21de:	468b      	mov	fp, r1
    21e0:	2500      	movs	r5, #0
    21e2:	e660      	b.n	1ea6 <__aeabi_ddiv+0x2f6>
    21e4:	9d03      	ldr	r5, [sp, #12]
    21e6:	429d      	cmp	r5, r3
    21e8:	d3c6      	bcc.n	2178 <STACK_SIZE+0x178>
    21ea:	0011      	movs	r1, r2
    21ec:	e762      	b.n	20b4 <STACK_SIZE+0xb4>
    21ee:	2500      	movs	r5, #0
    21f0:	e7d8      	b.n	21a4 <STACK_SIZE+0x1a4>
    21f2:	2280      	movs	r2, #128	; 0x80
    21f4:	465b      	mov	r3, fp
    21f6:	0312      	lsls	r2, r2, #12
    21f8:	431a      	orrs	r2, r3
    21fa:	9b01      	ldr	r3, [sp, #4]
    21fc:	0312      	lsls	r2, r2, #12
    21fe:	0b12      	lsrs	r2, r2, #12
    2200:	469c      	mov	ip, r3
    2202:	4688      	mov	r8, r1
    2204:	4c03      	ldr	r4, [pc, #12]	; (2214 <STACK_SIZE+0x214>)
    2206:	e5a1      	b.n	1d4c <__aeabi_ddiv+0x19c>
    2208:	000003ff 	.word	0x000003ff
    220c:	feffffff 	.word	0xfeffffff
    2210:	000007fe 	.word	0x000007fe
    2214:	000007ff 	.word	0x000007ff

00002218 <__aeabi_dmul>:
    2218:	b5f0      	push	{r4, r5, r6, r7, lr}
    221a:	4657      	mov	r7, sl
    221c:	4645      	mov	r5, r8
    221e:	46de      	mov	lr, fp
    2220:	464e      	mov	r6, r9
    2222:	b5e0      	push	{r5, r6, r7, lr}
    2224:	030c      	lsls	r4, r1, #12
    2226:	4698      	mov	r8, r3
    2228:	004e      	lsls	r6, r1, #1
    222a:	0b23      	lsrs	r3, r4, #12
    222c:	b087      	sub	sp, #28
    222e:	0007      	movs	r7, r0
    2230:	4692      	mov	sl, r2
    2232:	469b      	mov	fp, r3
    2234:	0d76      	lsrs	r6, r6, #21
    2236:	0fcd      	lsrs	r5, r1, #31
    2238:	2e00      	cmp	r6, #0
    223a:	d06b      	beq.n	2314 <__aeabi_dmul+0xfc>
    223c:	4b6d      	ldr	r3, [pc, #436]	; (23f4 <__aeabi_dmul+0x1dc>)
    223e:	429e      	cmp	r6, r3
    2240:	d035      	beq.n	22ae <__aeabi_dmul+0x96>
    2242:	2480      	movs	r4, #128	; 0x80
    2244:	465b      	mov	r3, fp
    2246:	0f42      	lsrs	r2, r0, #29
    2248:	0424      	lsls	r4, r4, #16
    224a:	00db      	lsls	r3, r3, #3
    224c:	4314      	orrs	r4, r2
    224e:	431c      	orrs	r4, r3
    2250:	00c3      	lsls	r3, r0, #3
    2252:	4699      	mov	r9, r3
    2254:	4b68      	ldr	r3, [pc, #416]	; (23f8 <__aeabi_dmul+0x1e0>)
    2256:	46a3      	mov	fp, r4
    2258:	469c      	mov	ip, r3
    225a:	2300      	movs	r3, #0
    225c:	2700      	movs	r7, #0
    225e:	4466      	add	r6, ip
    2260:	9302      	str	r3, [sp, #8]
    2262:	4643      	mov	r3, r8
    2264:	031c      	lsls	r4, r3, #12
    2266:	005a      	lsls	r2, r3, #1
    2268:	0fdb      	lsrs	r3, r3, #31
    226a:	4650      	mov	r0, sl
    226c:	0b24      	lsrs	r4, r4, #12
    226e:	0d52      	lsrs	r2, r2, #21
    2270:	4698      	mov	r8, r3
    2272:	d100      	bne.n	2276 <__aeabi_dmul+0x5e>
    2274:	e076      	b.n	2364 <__aeabi_dmul+0x14c>
    2276:	4b5f      	ldr	r3, [pc, #380]	; (23f4 <__aeabi_dmul+0x1dc>)
    2278:	429a      	cmp	r2, r3
    227a:	d06d      	beq.n	2358 <__aeabi_dmul+0x140>
    227c:	2380      	movs	r3, #128	; 0x80
    227e:	0f41      	lsrs	r1, r0, #29
    2280:	041b      	lsls	r3, r3, #16
    2282:	430b      	orrs	r3, r1
    2284:	495c      	ldr	r1, [pc, #368]	; (23f8 <__aeabi_dmul+0x1e0>)
    2286:	00e4      	lsls	r4, r4, #3
    2288:	468c      	mov	ip, r1
    228a:	431c      	orrs	r4, r3
    228c:	00c3      	lsls	r3, r0, #3
    228e:	2000      	movs	r0, #0
    2290:	4462      	add	r2, ip
    2292:	4641      	mov	r1, r8
    2294:	18b6      	adds	r6, r6, r2
    2296:	4069      	eors	r1, r5
    2298:	1c72      	adds	r2, r6, #1
    229a:	9101      	str	r1, [sp, #4]
    229c:	4694      	mov	ip, r2
    229e:	4307      	orrs	r7, r0
    22a0:	2f0f      	cmp	r7, #15
    22a2:	d900      	bls.n	22a6 <__aeabi_dmul+0x8e>
    22a4:	e0b0      	b.n	2408 <__aeabi_dmul+0x1f0>
    22a6:	4a55      	ldr	r2, [pc, #340]	; (23fc <__aeabi_dmul+0x1e4>)
    22a8:	00bf      	lsls	r7, r7, #2
    22aa:	59d2      	ldr	r2, [r2, r7]
    22ac:	4697      	mov	pc, r2
    22ae:	465b      	mov	r3, fp
    22b0:	4303      	orrs	r3, r0
    22b2:	4699      	mov	r9, r3
    22b4:	d000      	beq.n	22b8 <__aeabi_dmul+0xa0>
    22b6:	e087      	b.n	23c8 <__aeabi_dmul+0x1b0>
    22b8:	2300      	movs	r3, #0
    22ba:	469b      	mov	fp, r3
    22bc:	3302      	adds	r3, #2
    22be:	2708      	movs	r7, #8
    22c0:	9302      	str	r3, [sp, #8]
    22c2:	e7ce      	b.n	2262 <__aeabi_dmul+0x4a>
    22c4:	4642      	mov	r2, r8
    22c6:	9201      	str	r2, [sp, #4]
    22c8:	2802      	cmp	r0, #2
    22ca:	d067      	beq.n	239c <__aeabi_dmul+0x184>
    22cc:	2803      	cmp	r0, #3
    22ce:	d100      	bne.n	22d2 <__aeabi_dmul+0xba>
    22d0:	e20e      	b.n	26f0 <__aeabi_dmul+0x4d8>
    22d2:	2801      	cmp	r0, #1
    22d4:	d000      	beq.n	22d8 <__aeabi_dmul+0xc0>
    22d6:	e162      	b.n	259e <__aeabi_dmul+0x386>
    22d8:	2300      	movs	r3, #0
    22da:	2400      	movs	r4, #0
    22dc:	2200      	movs	r2, #0
    22de:	4699      	mov	r9, r3
    22e0:	9901      	ldr	r1, [sp, #4]
    22e2:	4001      	ands	r1, r0
    22e4:	b2cd      	uxtb	r5, r1
    22e6:	2100      	movs	r1, #0
    22e8:	0312      	lsls	r2, r2, #12
    22ea:	0d0b      	lsrs	r3, r1, #20
    22ec:	0b12      	lsrs	r2, r2, #12
    22ee:	051b      	lsls	r3, r3, #20
    22f0:	4313      	orrs	r3, r2
    22f2:	4a43      	ldr	r2, [pc, #268]	; (2400 <__aeabi_dmul+0x1e8>)
    22f4:	0524      	lsls	r4, r4, #20
    22f6:	4013      	ands	r3, r2
    22f8:	431c      	orrs	r4, r3
    22fa:	0064      	lsls	r4, r4, #1
    22fc:	07ed      	lsls	r5, r5, #31
    22fe:	0864      	lsrs	r4, r4, #1
    2300:	432c      	orrs	r4, r5
    2302:	4648      	mov	r0, r9
    2304:	0021      	movs	r1, r4
    2306:	b007      	add	sp, #28
    2308:	bc3c      	pop	{r2, r3, r4, r5}
    230a:	4690      	mov	r8, r2
    230c:	4699      	mov	r9, r3
    230e:	46a2      	mov	sl, r4
    2310:	46ab      	mov	fp, r5
    2312:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2314:	4303      	orrs	r3, r0
    2316:	4699      	mov	r9, r3
    2318:	d04f      	beq.n	23ba <__aeabi_dmul+0x1a2>
    231a:	465b      	mov	r3, fp
    231c:	2b00      	cmp	r3, #0
    231e:	d100      	bne.n	2322 <__aeabi_dmul+0x10a>
    2320:	e189      	b.n	2636 <__aeabi_dmul+0x41e>
    2322:	4658      	mov	r0, fp
    2324:	f000 fd7a 	bl	2e1c <__clzsi2>
    2328:	0003      	movs	r3, r0
    232a:	3b0b      	subs	r3, #11
    232c:	2b1c      	cmp	r3, #28
    232e:	dd00      	ble.n	2332 <__aeabi_dmul+0x11a>
    2330:	e17a      	b.n	2628 <__aeabi_dmul+0x410>
    2332:	221d      	movs	r2, #29
    2334:	1ad3      	subs	r3, r2, r3
    2336:	003a      	movs	r2, r7
    2338:	0001      	movs	r1, r0
    233a:	465c      	mov	r4, fp
    233c:	40da      	lsrs	r2, r3
    233e:	3908      	subs	r1, #8
    2340:	408c      	lsls	r4, r1
    2342:	0013      	movs	r3, r2
    2344:	408f      	lsls	r7, r1
    2346:	4323      	orrs	r3, r4
    2348:	469b      	mov	fp, r3
    234a:	46b9      	mov	r9, r7
    234c:	2300      	movs	r3, #0
    234e:	4e2d      	ldr	r6, [pc, #180]	; (2404 <__aeabi_dmul+0x1ec>)
    2350:	2700      	movs	r7, #0
    2352:	1a36      	subs	r6, r6, r0
    2354:	9302      	str	r3, [sp, #8]
    2356:	e784      	b.n	2262 <__aeabi_dmul+0x4a>
    2358:	4653      	mov	r3, sl
    235a:	4323      	orrs	r3, r4
    235c:	d12a      	bne.n	23b4 <__aeabi_dmul+0x19c>
    235e:	2400      	movs	r4, #0
    2360:	2002      	movs	r0, #2
    2362:	e796      	b.n	2292 <__aeabi_dmul+0x7a>
    2364:	4653      	mov	r3, sl
    2366:	4323      	orrs	r3, r4
    2368:	d020      	beq.n	23ac <__aeabi_dmul+0x194>
    236a:	2c00      	cmp	r4, #0
    236c:	d100      	bne.n	2370 <__aeabi_dmul+0x158>
    236e:	e157      	b.n	2620 <__aeabi_dmul+0x408>
    2370:	0020      	movs	r0, r4
    2372:	f000 fd53 	bl	2e1c <__clzsi2>
    2376:	0003      	movs	r3, r0
    2378:	3b0b      	subs	r3, #11
    237a:	2b1c      	cmp	r3, #28
    237c:	dd00      	ble.n	2380 <__aeabi_dmul+0x168>
    237e:	e149      	b.n	2614 <__aeabi_dmul+0x3fc>
    2380:	211d      	movs	r1, #29
    2382:	1acb      	subs	r3, r1, r3
    2384:	4651      	mov	r1, sl
    2386:	0002      	movs	r2, r0
    2388:	40d9      	lsrs	r1, r3
    238a:	4653      	mov	r3, sl
    238c:	3a08      	subs	r2, #8
    238e:	4094      	lsls	r4, r2
    2390:	4093      	lsls	r3, r2
    2392:	430c      	orrs	r4, r1
    2394:	4a1b      	ldr	r2, [pc, #108]	; (2404 <__aeabi_dmul+0x1ec>)
    2396:	1a12      	subs	r2, r2, r0
    2398:	2000      	movs	r0, #0
    239a:	e77a      	b.n	2292 <__aeabi_dmul+0x7a>
    239c:	2501      	movs	r5, #1
    239e:	9b01      	ldr	r3, [sp, #4]
    23a0:	4c14      	ldr	r4, [pc, #80]	; (23f4 <__aeabi_dmul+0x1dc>)
    23a2:	401d      	ands	r5, r3
    23a4:	2300      	movs	r3, #0
    23a6:	2200      	movs	r2, #0
    23a8:	4699      	mov	r9, r3
    23aa:	e79c      	b.n	22e6 <__aeabi_dmul+0xce>
    23ac:	2400      	movs	r4, #0
    23ae:	2200      	movs	r2, #0
    23b0:	2001      	movs	r0, #1
    23b2:	e76e      	b.n	2292 <__aeabi_dmul+0x7a>
    23b4:	4653      	mov	r3, sl
    23b6:	2003      	movs	r0, #3
    23b8:	e76b      	b.n	2292 <__aeabi_dmul+0x7a>
    23ba:	2300      	movs	r3, #0
    23bc:	469b      	mov	fp, r3
    23be:	3301      	adds	r3, #1
    23c0:	2704      	movs	r7, #4
    23c2:	2600      	movs	r6, #0
    23c4:	9302      	str	r3, [sp, #8]
    23c6:	e74c      	b.n	2262 <__aeabi_dmul+0x4a>
    23c8:	2303      	movs	r3, #3
    23ca:	4681      	mov	r9, r0
    23cc:	270c      	movs	r7, #12
    23ce:	9302      	str	r3, [sp, #8]
    23d0:	e747      	b.n	2262 <__aeabi_dmul+0x4a>
    23d2:	2280      	movs	r2, #128	; 0x80
    23d4:	2300      	movs	r3, #0
    23d6:	2500      	movs	r5, #0
    23d8:	0312      	lsls	r2, r2, #12
    23da:	4699      	mov	r9, r3
    23dc:	4c05      	ldr	r4, [pc, #20]	; (23f4 <__aeabi_dmul+0x1dc>)
    23de:	e782      	b.n	22e6 <__aeabi_dmul+0xce>
    23e0:	465c      	mov	r4, fp
    23e2:	464b      	mov	r3, r9
    23e4:	9802      	ldr	r0, [sp, #8]
    23e6:	e76f      	b.n	22c8 <__aeabi_dmul+0xb0>
    23e8:	465c      	mov	r4, fp
    23ea:	464b      	mov	r3, r9
    23ec:	9501      	str	r5, [sp, #4]
    23ee:	9802      	ldr	r0, [sp, #8]
    23f0:	e76a      	b.n	22c8 <__aeabi_dmul+0xb0>
    23f2:	46c0      	nop			; (mov r8, r8)
    23f4:	000007ff 	.word	0x000007ff
    23f8:	fffffc01 	.word	0xfffffc01
    23fc:	00002f40 	.word	0x00002f40
    2400:	800fffff 	.word	0x800fffff
    2404:	fffffc0d 	.word	0xfffffc0d
    2408:	464a      	mov	r2, r9
    240a:	4649      	mov	r1, r9
    240c:	0c17      	lsrs	r7, r2, #16
    240e:	0c1a      	lsrs	r2, r3, #16
    2410:	041b      	lsls	r3, r3, #16
    2412:	0c1b      	lsrs	r3, r3, #16
    2414:	0408      	lsls	r0, r1, #16
    2416:	0019      	movs	r1, r3
    2418:	0c00      	lsrs	r0, r0, #16
    241a:	4341      	muls	r1, r0
    241c:	0015      	movs	r5, r2
    241e:	4688      	mov	r8, r1
    2420:	0019      	movs	r1, r3
    2422:	437d      	muls	r5, r7
    2424:	4379      	muls	r1, r7
    2426:	9503      	str	r5, [sp, #12]
    2428:	4689      	mov	r9, r1
    242a:	0029      	movs	r1, r5
    242c:	0015      	movs	r5, r2
    242e:	4345      	muls	r5, r0
    2430:	444d      	add	r5, r9
    2432:	9502      	str	r5, [sp, #8]
    2434:	4645      	mov	r5, r8
    2436:	0c2d      	lsrs	r5, r5, #16
    2438:	46aa      	mov	sl, r5
    243a:	9d02      	ldr	r5, [sp, #8]
    243c:	4455      	add	r5, sl
    243e:	45a9      	cmp	r9, r5
    2440:	d906      	bls.n	2450 <__aeabi_dmul+0x238>
    2442:	468a      	mov	sl, r1
    2444:	2180      	movs	r1, #128	; 0x80
    2446:	0249      	lsls	r1, r1, #9
    2448:	4689      	mov	r9, r1
    244a:	44ca      	add	sl, r9
    244c:	4651      	mov	r1, sl
    244e:	9103      	str	r1, [sp, #12]
    2450:	0c29      	lsrs	r1, r5, #16
    2452:	9104      	str	r1, [sp, #16]
    2454:	4641      	mov	r1, r8
    2456:	0409      	lsls	r1, r1, #16
    2458:	042d      	lsls	r5, r5, #16
    245a:	0c09      	lsrs	r1, r1, #16
    245c:	4688      	mov	r8, r1
    245e:	0029      	movs	r1, r5
    2460:	0c25      	lsrs	r5, r4, #16
    2462:	0424      	lsls	r4, r4, #16
    2464:	4441      	add	r1, r8
    2466:	0c24      	lsrs	r4, r4, #16
    2468:	9105      	str	r1, [sp, #20]
    246a:	0021      	movs	r1, r4
    246c:	4341      	muls	r1, r0
    246e:	4688      	mov	r8, r1
    2470:	0021      	movs	r1, r4
    2472:	4379      	muls	r1, r7
    2474:	468a      	mov	sl, r1
    2476:	4368      	muls	r0, r5
    2478:	4641      	mov	r1, r8
    247a:	4450      	add	r0, sl
    247c:	4681      	mov	r9, r0
    247e:	0c08      	lsrs	r0, r1, #16
    2480:	4448      	add	r0, r9
    2482:	436f      	muls	r7, r5
    2484:	4582      	cmp	sl, r0
    2486:	d903      	bls.n	2490 <__aeabi_dmul+0x278>
    2488:	2180      	movs	r1, #128	; 0x80
    248a:	0249      	lsls	r1, r1, #9
    248c:	4689      	mov	r9, r1
    248e:	444f      	add	r7, r9
    2490:	0c01      	lsrs	r1, r0, #16
    2492:	4689      	mov	r9, r1
    2494:	0039      	movs	r1, r7
    2496:	4449      	add	r1, r9
    2498:	9102      	str	r1, [sp, #8]
    249a:	4641      	mov	r1, r8
    249c:	040f      	lsls	r7, r1, #16
    249e:	9904      	ldr	r1, [sp, #16]
    24a0:	0c3f      	lsrs	r7, r7, #16
    24a2:	4688      	mov	r8, r1
    24a4:	0400      	lsls	r0, r0, #16
    24a6:	19c0      	adds	r0, r0, r7
    24a8:	4480      	add	r8, r0
    24aa:	4641      	mov	r1, r8
    24ac:	9104      	str	r1, [sp, #16]
    24ae:	4659      	mov	r1, fp
    24b0:	0c0f      	lsrs	r7, r1, #16
    24b2:	0409      	lsls	r1, r1, #16
    24b4:	0c09      	lsrs	r1, r1, #16
    24b6:	4688      	mov	r8, r1
    24b8:	4359      	muls	r1, r3
    24ba:	468a      	mov	sl, r1
    24bc:	0039      	movs	r1, r7
    24be:	4351      	muls	r1, r2
    24c0:	4689      	mov	r9, r1
    24c2:	4641      	mov	r1, r8
    24c4:	434a      	muls	r2, r1
    24c6:	4651      	mov	r1, sl
    24c8:	0c09      	lsrs	r1, r1, #16
    24ca:	468b      	mov	fp, r1
    24cc:	437b      	muls	r3, r7
    24ce:	18d2      	adds	r2, r2, r3
    24d0:	445a      	add	r2, fp
    24d2:	4293      	cmp	r3, r2
    24d4:	d903      	bls.n	24de <__aeabi_dmul+0x2c6>
    24d6:	2380      	movs	r3, #128	; 0x80
    24d8:	025b      	lsls	r3, r3, #9
    24da:	469b      	mov	fp, r3
    24dc:	44d9      	add	r9, fp
    24de:	4651      	mov	r1, sl
    24e0:	0409      	lsls	r1, r1, #16
    24e2:	0c09      	lsrs	r1, r1, #16
    24e4:	468a      	mov	sl, r1
    24e6:	4641      	mov	r1, r8
    24e8:	4361      	muls	r1, r4
    24ea:	437c      	muls	r4, r7
    24ec:	0c13      	lsrs	r3, r2, #16
    24ee:	0412      	lsls	r2, r2, #16
    24f0:	444b      	add	r3, r9
    24f2:	4452      	add	r2, sl
    24f4:	46a1      	mov	r9, r4
    24f6:	468a      	mov	sl, r1
    24f8:	003c      	movs	r4, r7
    24fa:	4641      	mov	r1, r8
    24fc:	436c      	muls	r4, r5
    24fe:	434d      	muls	r5, r1
    2500:	4651      	mov	r1, sl
    2502:	444d      	add	r5, r9
    2504:	0c0f      	lsrs	r7, r1, #16
    2506:	197d      	adds	r5, r7, r5
    2508:	45a9      	cmp	r9, r5
    250a:	d903      	bls.n	2514 <__aeabi_dmul+0x2fc>
    250c:	2180      	movs	r1, #128	; 0x80
    250e:	0249      	lsls	r1, r1, #9
    2510:	4688      	mov	r8, r1
    2512:	4444      	add	r4, r8
    2514:	9f04      	ldr	r7, [sp, #16]
    2516:	9903      	ldr	r1, [sp, #12]
    2518:	46b8      	mov	r8, r7
    251a:	4441      	add	r1, r8
    251c:	468b      	mov	fp, r1
    251e:	4583      	cmp	fp, r0
    2520:	4180      	sbcs	r0, r0
    2522:	4241      	negs	r1, r0
    2524:	4688      	mov	r8, r1
    2526:	4651      	mov	r1, sl
    2528:	0408      	lsls	r0, r1, #16
    252a:	042f      	lsls	r7, r5, #16
    252c:	0c00      	lsrs	r0, r0, #16
    252e:	183f      	adds	r7, r7, r0
    2530:	4658      	mov	r0, fp
    2532:	9902      	ldr	r1, [sp, #8]
    2534:	1810      	adds	r0, r2, r0
    2536:	4689      	mov	r9, r1
    2538:	4290      	cmp	r0, r2
    253a:	4192      	sbcs	r2, r2
    253c:	444f      	add	r7, r9
    253e:	46ba      	mov	sl, r7
    2540:	4252      	negs	r2, r2
    2542:	4699      	mov	r9, r3
    2544:	4693      	mov	fp, r2
    2546:	44c2      	add	sl, r8
    2548:	44d1      	add	r9, sl
    254a:	44cb      	add	fp, r9
    254c:	428f      	cmp	r7, r1
    254e:	41bf      	sbcs	r7, r7
    2550:	45c2      	cmp	sl, r8
    2552:	4189      	sbcs	r1, r1
    2554:	4599      	cmp	r9, r3
    2556:	419b      	sbcs	r3, r3
    2558:	4593      	cmp	fp, r2
    255a:	4192      	sbcs	r2, r2
    255c:	427f      	negs	r7, r7
    255e:	4249      	negs	r1, r1
    2560:	0c2d      	lsrs	r5, r5, #16
    2562:	4252      	negs	r2, r2
    2564:	430f      	orrs	r7, r1
    2566:	425b      	negs	r3, r3
    2568:	4313      	orrs	r3, r2
    256a:	197f      	adds	r7, r7, r5
    256c:	18ff      	adds	r7, r7, r3
    256e:	465b      	mov	r3, fp
    2570:	193c      	adds	r4, r7, r4
    2572:	0ddb      	lsrs	r3, r3, #23
    2574:	9a05      	ldr	r2, [sp, #20]
    2576:	0264      	lsls	r4, r4, #9
    2578:	431c      	orrs	r4, r3
    257a:	0243      	lsls	r3, r0, #9
    257c:	4313      	orrs	r3, r2
    257e:	1e5d      	subs	r5, r3, #1
    2580:	41ab      	sbcs	r3, r5
    2582:	465a      	mov	r2, fp
    2584:	0dc0      	lsrs	r0, r0, #23
    2586:	4303      	orrs	r3, r0
    2588:	0252      	lsls	r2, r2, #9
    258a:	4313      	orrs	r3, r2
    258c:	01e2      	lsls	r2, r4, #7
    258e:	d556      	bpl.n	263e <__aeabi_dmul+0x426>
    2590:	2001      	movs	r0, #1
    2592:	085a      	lsrs	r2, r3, #1
    2594:	4003      	ands	r3, r0
    2596:	4313      	orrs	r3, r2
    2598:	07e2      	lsls	r2, r4, #31
    259a:	4313      	orrs	r3, r2
    259c:	0864      	lsrs	r4, r4, #1
    259e:	485a      	ldr	r0, [pc, #360]	; (2708 <__aeabi_dmul+0x4f0>)
    25a0:	4460      	add	r0, ip
    25a2:	2800      	cmp	r0, #0
    25a4:	dd4d      	ble.n	2642 <__aeabi_dmul+0x42a>
    25a6:	075a      	lsls	r2, r3, #29
    25a8:	d009      	beq.n	25be <__aeabi_dmul+0x3a6>
    25aa:	220f      	movs	r2, #15
    25ac:	401a      	ands	r2, r3
    25ae:	2a04      	cmp	r2, #4
    25b0:	d005      	beq.n	25be <__aeabi_dmul+0x3a6>
    25b2:	1d1a      	adds	r2, r3, #4
    25b4:	429a      	cmp	r2, r3
    25b6:	419b      	sbcs	r3, r3
    25b8:	425b      	negs	r3, r3
    25ba:	18e4      	adds	r4, r4, r3
    25bc:	0013      	movs	r3, r2
    25be:	01e2      	lsls	r2, r4, #7
    25c0:	d504      	bpl.n	25cc <__aeabi_dmul+0x3b4>
    25c2:	2080      	movs	r0, #128	; 0x80
    25c4:	4a51      	ldr	r2, [pc, #324]	; (270c <__aeabi_dmul+0x4f4>)
    25c6:	00c0      	lsls	r0, r0, #3
    25c8:	4014      	ands	r4, r2
    25ca:	4460      	add	r0, ip
    25cc:	4a50      	ldr	r2, [pc, #320]	; (2710 <__aeabi_dmul+0x4f8>)
    25ce:	4290      	cmp	r0, r2
    25d0:	dd00      	ble.n	25d4 <__aeabi_dmul+0x3bc>
    25d2:	e6e3      	b.n	239c <__aeabi_dmul+0x184>
    25d4:	2501      	movs	r5, #1
    25d6:	08db      	lsrs	r3, r3, #3
    25d8:	0762      	lsls	r2, r4, #29
    25da:	431a      	orrs	r2, r3
    25dc:	0264      	lsls	r4, r4, #9
    25de:	9b01      	ldr	r3, [sp, #4]
    25e0:	4691      	mov	r9, r2
    25e2:	0b22      	lsrs	r2, r4, #12
    25e4:	0544      	lsls	r4, r0, #21
    25e6:	0d64      	lsrs	r4, r4, #21
    25e8:	401d      	ands	r5, r3
    25ea:	e67c      	b.n	22e6 <__aeabi_dmul+0xce>
    25ec:	2280      	movs	r2, #128	; 0x80
    25ee:	4659      	mov	r1, fp
    25f0:	0312      	lsls	r2, r2, #12
    25f2:	4211      	tst	r1, r2
    25f4:	d008      	beq.n	2608 <__aeabi_dmul+0x3f0>
    25f6:	4214      	tst	r4, r2
    25f8:	d106      	bne.n	2608 <__aeabi_dmul+0x3f0>
    25fa:	4322      	orrs	r2, r4
    25fc:	0312      	lsls	r2, r2, #12
    25fe:	0b12      	lsrs	r2, r2, #12
    2600:	4645      	mov	r5, r8
    2602:	4699      	mov	r9, r3
    2604:	4c43      	ldr	r4, [pc, #268]	; (2714 <__aeabi_dmul+0x4fc>)
    2606:	e66e      	b.n	22e6 <__aeabi_dmul+0xce>
    2608:	465b      	mov	r3, fp
    260a:	431a      	orrs	r2, r3
    260c:	0312      	lsls	r2, r2, #12
    260e:	0b12      	lsrs	r2, r2, #12
    2610:	4c40      	ldr	r4, [pc, #256]	; (2714 <__aeabi_dmul+0x4fc>)
    2612:	e668      	b.n	22e6 <__aeabi_dmul+0xce>
    2614:	0003      	movs	r3, r0
    2616:	4654      	mov	r4, sl
    2618:	3b28      	subs	r3, #40	; 0x28
    261a:	409c      	lsls	r4, r3
    261c:	2300      	movs	r3, #0
    261e:	e6b9      	b.n	2394 <__aeabi_dmul+0x17c>
    2620:	f000 fbfc 	bl	2e1c <__clzsi2>
    2624:	3020      	adds	r0, #32
    2626:	e6a6      	b.n	2376 <__aeabi_dmul+0x15e>
    2628:	0003      	movs	r3, r0
    262a:	3b28      	subs	r3, #40	; 0x28
    262c:	409f      	lsls	r7, r3
    262e:	2300      	movs	r3, #0
    2630:	46bb      	mov	fp, r7
    2632:	4699      	mov	r9, r3
    2634:	e68a      	b.n	234c <__aeabi_dmul+0x134>
    2636:	f000 fbf1 	bl	2e1c <__clzsi2>
    263a:	3020      	adds	r0, #32
    263c:	e674      	b.n	2328 <__aeabi_dmul+0x110>
    263e:	46b4      	mov	ip, r6
    2640:	e7ad      	b.n	259e <__aeabi_dmul+0x386>
    2642:	2501      	movs	r5, #1
    2644:	1a2a      	subs	r2, r5, r0
    2646:	2a38      	cmp	r2, #56	; 0x38
    2648:	dd06      	ble.n	2658 <__aeabi_dmul+0x440>
    264a:	9b01      	ldr	r3, [sp, #4]
    264c:	2400      	movs	r4, #0
    264e:	401d      	ands	r5, r3
    2650:	2300      	movs	r3, #0
    2652:	2200      	movs	r2, #0
    2654:	4699      	mov	r9, r3
    2656:	e646      	b.n	22e6 <__aeabi_dmul+0xce>
    2658:	2a1f      	cmp	r2, #31
    265a:	dc21      	bgt.n	26a0 <__aeabi_dmul+0x488>
    265c:	2520      	movs	r5, #32
    265e:	0020      	movs	r0, r4
    2660:	1aad      	subs	r5, r5, r2
    2662:	001e      	movs	r6, r3
    2664:	40ab      	lsls	r3, r5
    2666:	40a8      	lsls	r0, r5
    2668:	40d6      	lsrs	r6, r2
    266a:	1e5d      	subs	r5, r3, #1
    266c:	41ab      	sbcs	r3, r5
    266e:	4330      	orrs	r0, r6
    2670:	4318      	orrs	r0, r3
    2672:	40d4      	lsrs	r4, r2
    2674:	0743      	lsls	r3, r0, #29
    2676:	d009      	beq.n	268c <__aeabi_dmul+0x474>
    2678:	230f      	movs	r3, #15
    267a:	4003      	ands	r3, r0
    267c:	2b04      	cmp	r3, #4
    267e:	d005      	beq.n	268c <__aeabi_dmul+0x474>
    2680:	0003      	movs	r3, r0
    2682:	1d18      	adds	r0, r3, #4
    2684:	4298      	cmp	r0, r3
    2686:	419b      	sbcs	r3, r3
    2688:	425b      	negs	r3, r3
    268a:	18e4      	adds	r4, r4, r3
    268c:	0223      	lsls	r3, r4, #8
    268e:	d521      	bpl.n	26d4 <__aeabi_dmul+0x4bc>
    2690:	2501      	movs	r5, #1
    2692:	9b01      	ldr	r3, [sp, #4]
    2694:	2401      	movs	r4, #1
    2696:	401d      	ands	r5, r3
    2698:	2300      	movs	r3, #0
    269a:	2200      	movs	r2, #0
    269c:	4699      	mov	r9, r3
    269e:	e622      	b.n	22e6 <__aeabi_dmul+0xce>
    26a0:	251f      	movs	r5, #31
    26a2:	0021      	movs	r1, r4
    26a4:	426d      	negs	r5, r5
    26a6:	1a28      	subs	r0, r5, r0
    26a8:	40c1      	lsrs	r1, r0
    26aa:	0008      	movs	r0, r1
    26ac:	2a20      	cmp	r2, #32
    26ae:	d01d      	beq.n	26ec <__aeabi_dmul+0x4d4>
    26b0:	355f      	adds	r5, #95	; 0x5f
    26b2:	1aaa      	subs	r2, r5, r2
    26b4:	4094      	lsls	r4, r2
    26b6:	4323      	orrs	r3, r4
    26b8:	1e5c      	subs	r4, r3, #1
    26ba:	41a3      	sbcs	r3, r4
    26bc:	2507      	movs	r5, #7
    26be:	4303      	orrs	r3, r0
    26c0:	401d      	ands	r5, r3
    26c2:	2200      	movs	r2, #0
    26c4:	2d00      	cmp	r5, #0
    26c6:	d009      	beq.n	26dc <__aeabi_dmul+0x4c4>
    26c8:	220f      	movs	r2, #15
    26ca:	2400      	movs	r4, #0
    26cc:	401a      	ands	r2, r3
    26ce:	0018      	movs	r0, r3
    26d0:	2a04      	cmp	r2, #4
    26d2:	d1d6      	bne.n	2682 <__aeabi_dmul+0x46a>
    26d4:	0003      	movs	r3, r0
    26d6:	0765      	lsls	r5, r4, #29
    26d8:	0264      	lsls	r4, r4, #9
    26da:	0b22      	lsrs	r2, r4, #12
    26dc:	08db      	lsrs	r3, r3, #3
    26de:	432b      	orrs	r3, r5
    26e0:	2501      	movs	r5, #1
    26e2:	4699      	mov	r9, r3
    26e4:	9b01      	ldr	r3, [sp, #4]
    26e6:	2400      	movs	r4, #0
    26e8:	401d      	ands	r5, r3
    26ea:	e5fc      	b.n	22e6 <__aeabi_dmul+0xce>
    26ec:	2400      	movs	r4, #0
    26ee:	e7e2      	b.n	26b6 <__aeabi_dmul+0x49e>
    26f0:	2280      	movs	r2, #128	; 0x80
    26f2:	2501      	movs	r5, #1
    26f4:	0312      	lsls	r2, r2, #12
    26f6:	4322      	orrs	r2, r4
    26f8:	9901      	ldr	r1, [sp, #4]
    26fa:	0312      	lsls	r2, r2, #12
    26fc:	0b12      	lsrs	r2, r2, #12
    26fe:	400d      	ands	r5, r1
    2700:	4699      	mov	r9, r3
    2702:	4c04      	ldr	r4, [pc, #16]	; (2714 <__aeabi_dmul+0x4fc>)
    2704:	e5ef      	b.n	22e6 <__aeabi_dmul+0xce>
    2706:	46c0      	nop			; (mov r8, r8)
    2708:	000003ff 	.word	0x000003ff
    270c:	feffffff 	.word	0xfeffffff
    2710:	000007fe 	.word	0x000007fe
    2714:	000007ff 	.word	0x000007ff

00002718 <__aeabi_dsub>:
    2718:	b5f0      	push	{r4, r5, r6, r7, lr}
    271a:	4646      	mov	r6, r8
    271c:	46d6      	mov	lr, sl
    271e:	464f      	mov	r7, r9
    2720:	030c      	lsls	r4, r1, #12
    2722:	b5c0      	push	{r6, r7, lr}
    2724:	0fcd      	lsrs	r5, r1, #31
    2726:	004e      	lsls	r6, r1, #1
    2728:	0a61      	lsrs	r1, r4, #9
    272a:	0f44      	lsrs	r4, r0, #29
    272c:	430c      	orrs	r4, r1
    272e:	00c1      	lsls	r1, r0, #3
    2730:	0058      	lsls	r0, r3, #1
    2732:	0d40      	lsrs	r0, r0, #21
    2734:	4684      	mov	ip, r0
    2736:	468a      	mov	sl, r1
    2738:	000f      	movs	r7, r1
    273a:	0319      	lsls	r1, r3, #12
    273c:	0f50      	lsrs	r0, r2, #29
    273e:	0a49      	lsrs	r1, r1, #9
    2740:	4301      	orrs	r1, r0
    2742:	48c6      	ldr	r0, [pc, #792]	; (2a5c <__aeabi_dsub+0x344>)
    2744:	0d76      	lsrs	r6, r6, #21
    2746:	46a8      	mov	r8, r5
    2748:	0fdb      	lsrs	r3, r3, #31
    274a:	00d2      	lsls	r2, r2, #3
    274c:	4584      	cmp	ip, r0
    274e:	d100      	bne.n	2752 <__aeabi_dsub+0x3a>
    2750:	e0d8      	b.n	2904 <__aeabi_dsub+0x1ec>
    2752:	2001      	movs	r0, #1
    2754:	4043      	eors	r3, r0
    2756:	42ab      	cmp	r3, r5
    2758:	d100      	bne.n	275c <__aeabi_dsub+0x44>
    275a:	e0a6      	b.n	28aa <__aeabi_dsub+0x192>
    275c:	4660      	mov	r0, ip
    275e:	1a35      	subs	r5, r6, r0
    2760:	2d00      	cmp	r5, #0
    2762:	dc00      	bgt.n	2766 <__aeabi_dsub+0x4e>
    2764:	e105      	b.n	2972 <__aeabi_dsub+0x25a>
    2766:	2800      	cmp	r0, #0
    2768:	d110      	bne.n	278c <__aeabi_dsub+0x74>
    276a:	000b      	movs	r3, r1
    276c:	4313      	orrs	r3, r2
    276e:	d100      	bne.n	2772 <__aeabi_dsub+0x5a>
    2770:	e0d7      	b.n	2922 <__aeabi_dsub+0x20a>
    2772:	1e6b      	subs	r3, r5, #1
    2774:	2b00      	cmp	r3, #0
    2776:	d000      	beq.n	277a <__aeabi_dsub+0x62>
    2778:	e14b      	b.n	2a12 <__aeabi_dsub+0x2fa>
    277a:	4653      	mov	r3, sl
    277c:	1a9f      	subs	r7, r3, r2
    277e:	45ba      	cmp	sl, r7
    2780:	4180      	sbcs	r0, r0
    2782:	1a64      	subs	r4, r4, r1
    2784:	4240      	negs	r0, r0
    2786:	1a24      	subs	r4, r4, r0
    2788:	2601      	movs	r6, #1
    278a:	e01e      	b.n	27ca <__aeabi_dsub+0xb2>
    278c:	4bb3      	ldr	r3, [pc, #716]	; (2a5c <__aeabi_dsub+0x344>)
    278e:	429e      	cmp	r6, r3
    2790:	d048      	beq.n	2824 <__aeabi_dsub+0x10c>
    2792:	2380      	movs	r3, #128	; 0x80
    2794:	041b      	lsls	r3, r3, #16
    2796:	4319      	orrs	r1, r3
    2798:	2d38      	cmp	r5, #56	; 0x38
    279a:	dd00      	ble.n	279e <__aeabi_dsub+0x86>
    279c:	e119      	b.n	29d2 <__aeabi_dsub+0x2ba>
    279e:	2d1f      	cmp	r5, #31
    27a0:	dd00      	ble.n	27a4 <__aeabi_dsub+0x8c>
    27a2:	e14c      	b.n	2a3e <__aeabi_dsub+0x326>
    27a4:	2320      	movs	r3, #32
    27a6:	000f      	movs	r7, r1
    27a8:	1b5b      	subs	r3, r3, r5
    27aa:	0010      	movs	r0, r2
    27ac:	409a      	lsls	r2, r3
    27ae:	409f      	lsls	r7, r3
    27b0:	40e8      	lsrs	r0, r5
    27b2:	1e53      	subs	r3, r2, #1
    27b4:	419a      	sbcs	r2, r3
    27b6:	40e9      	lsrs	r1, r5
    27b8:	4307      	orrs	r7, r0
    27ba:	4317      	orrs	r7, r2
    27bc:	4653      	mov	r3, sl
    27be:	1bdf      	subs	r7, r3, r7
    27c0:	1a61      	subs	r1, r4, r1
    27c2:	45ba      	cmp	sl, r7
    27c4:	41a4      	sbcs	r4, r4
    27c6:	4264      	negs	r4, r4
    27c8:	1b0c      	subs	r4, r1, r4
    27ca:	0223      	lsls	r3, r4, #8
    27cc:	d400      	bmi.n	27d0 <__aeabi_dsub+0xb8>
    27ce:	e0c5      	b.n	295c <__aeabi_dsub+0x244>
    27d0:	0264      	lsls	r4, r4, #9
    27d2:	0a65      	lsrs	r5, r4, #9
    27d4:	2d00      	cmp	r5, #0
    27d6:	d100      	bne.n	27da <__aeabi_dsub+0xc2>
    27d8:	e0f6      	b.n	29c8 <__aeabi_dsub+0x2b0>
    27da:	0028      	movs	r0, r5
    27dc:	f000 fb1e 	bl	2e1c <__clzsi2>
    27e0:	0003      	movs	r3, r0
    27e2:	3b08      	subs	r3, #8
    27e4:	2b1f      	cmp	r3, #31
    27e6:	dd00      	ble.n	27ea <__aeabi_dsub+0xd2>
    27e8:	e0e9      	b.n	29be <__aeabi_dsub+0x2a6>
    27ea:	2220      	movs	r2, #32
    27ec:	003c      	movs	r4, r7
    27ee:	1ad2      	subs	r2, r2, r3
    27f0:	409d      	lsls	r5, r3
    27f2:	40d4      	lsrs	r4, r2
    27f4:	409f      	lsls	r7, r3
    27f6:	4325      	orrs	r5, r4
    27f8:	429e      	cmp	r6, r3
    27fa:	dd00      	ble.n	27fe <__aeabi_dsub+0xe6>
    27fc:	e0db      	b.n	29b6 <__aeabi_dsub+0x29e>
    27fe:	1b9e      	subs	r6, r3, r6
    2800:	1c73      	adds	r3, r6, #1
    2802:	2b1f      	cmp	r3, #31
    2804:	dd00      	ble.n	2808 <__aeabi_dsub+0xf0>
    2806:	e10a      	b.n	2a1e <__aeabi_dsub+0x306>
    2808:	2220      	movs	r2, #32
    280a:	0038      	movs	r0, r7
    280c:	1ad2      	subs	r2, r2, r3
    280e:	0029      	movs	r1, r5
    2810:	4097      	lsls	r7, r2
    2812:	002c      	movs	r4, r5
    2814:	4091      	lsls	r1, r2
    2816:	40d8      	lsrs	r0, r3
    2818:	1e7a      	subs	r2, r7, #1
    281a:	4197      	sbcs	r7, r2
    281c:	40dc      	lsrs	r4, r3
    281e:	2600      	movs	r6, #0
    2820:	4301      	orrs	r1, r0
    2822:	430f      	orrs	r7, r1
    2824:	077b      	lsls	r3, r7, #29
    2826:	d009      	beq.n	283c <__aeabi_dsub+0x124>
    2828:	230f      	movs	r3, #15
    282a:	403b      	ands	r3, r7
    282c:	2b04      	cmp	r3, #4
    282e:	d005      	beq.n	283c <__aeabi_dsub+0x124>
    2830:	1d3b      	adds	r3, r7, #4
    2832:	42bb      	cmp	r3, r7
    2834:	41bf      	sbcs	r7, r7
    2836:	427f      	negs	r7, r7
    2838:	19e4      	adds	r4, r4, r7
    283a:	001f      	movs	r7, r3
    283c:	0223      	lsls	r3, r4, #8
    283e:	d525      	bpl.n	288c <__aeabi_dsub+0x174>
    2840:	4b86      	ldr	r3, [pc, #536]	; (2a5c <__aeabi_dsub+0x344>)
    2842:	3601      	adds	r6, #1
    2844:	429e      	cmp	r6, r3
    2846:	d100      	bne.n	284a <__aeabi_dsub+0x132>
    2848:	e0af      	b.n	29aa <__aeabi_dsub+0x292>
    284a:	4b85      	ldr	r3, [pc, #532]	; (2a60 <__aeabi_dsub+0x348>)
    284c:	2501      	movs	r5, #1
    284e:	401c      	ands	r4, r3
    2850:	4643      	mov	r3, r8
    2852:	0762      	lsls	r2, r4, #29
    2854:	08ff      	lsrs	r7, r7, #3
    2856:	0264      	lsls	r4, r4, #9
    2858:	0576      	lsls	r6, r6, #21
    285a:	4317      	orrs	r7, r2
    285c:	0b24      	lsrs	r4, r4, #12
    285e:	0d76      	lsrs	r6, r6, #21
    2860:	401d      	ands	r5, r3
    2862:	2100      	movs	r1, #0
    2864:	0324      	lsls	r4, r4, #12
    2866:	0b23      	lsrs	r3, r4, #12
    2868:	0d0c      	lsrs	r4, r1, #20
    286a:	4a7e      	ldr	r2, [pc, #504]	; (2a64 <__aeabi_dsub+0x34c>)
    286c:	0524      	lsls	r4, r4, #20
    286e:	431c      	orrs	r4, r3
    2870:	4014      	ands	r4, r2
    2872:	0533      	lsls	r3, r6, #20
    2874:	4323      	orrs	r3, r4
    2876:	005b      	lsls	r3, r3, #1
    2878:	07ed      	lsls	r5, r5, #31
    287a:	085b      	lsrs	r3, r3, #1
    287c:	432b      	orrs	r3, r5
    287e:	0038      	movs	r0, r7
    2880:	0019      	movs	r1, r3
    2882:	bc1c      	pop	{r2, r3, r4}
    2884:	4690      	mov	r8, r2
    2886:	4699      	mov	r9, r3
    2888:	46a2      	mov	sl, r4
    288a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    288c:	2501      	movs	r5, #1
    288e:	4643      	mov	r3, r8
    2890:	0762      	lsls	r2, r4, #29
    2892:	08ff      	lsrs	r7, r7, #3
    2894:	4317      	orrs	r7, r2
    2896:	08e4      	lsrs	r4, r4, #3
    2898:	401d      	ands	r5, r3
    289a:	4b70      	ldr	r3, [pc, #448]	; (2a5c <__aeabi_dsub+0x344>)
    289c:	429e      	cmp	r6, r3
    289e:	d036      	beq.n	290e <__aeabi_dsub+0x1f6>
    28a0:	0324      	lsls	r4, r4, #12
    28a2:	0576      	lsls	r6, r6, #21
    28a4:	0b24      	lsrs	r4, r4, #12
    28a6:	0d76      	lsrs	r6, r6, #21
    28a8:	e7db      	b.n	2862 <__aeabi_dsub+0x14a>
    28aa:	4663      	mov	r3, ip
    28ac:	1af3      	subs	r3, r6, r3
    28ae:	2b00      	cmp	r3, #0
    28b0:	dc00      	bgt.n	28b4 <__aeabi_dsub+0x19c>
    28b2:	e094      	b.n	29de <__aeabi_dsub+0x2c6>
    28b4:	4660      	mov	r0, ip
    28b6:	2800      	cmp	r0, #0
    28b8:	d035      	beq.n	2926 <__aeabi_dsub+0x20e>
    28ba:	4868      	ldr	r0, [pc, #416]	; (2a5c <__aeabi_dsub+0x344>)
    28bc:	4286      	cmp	r6, r0
    28be:	d0b1      	beq.n	2824 <__aeabi_dsub+0x10c>
    28c0:	2780      	movs	r7, #128	; 0x80
    28c2:	043f      	lsls	r7, r7, #16
    28c4:	4339      	orrs	r1, r7
    28c6:	2b38      	cmp	r3, #56	; 0x38
    28c8:	dc00      	bgt.n	28cc <__aeabi_dsub+0x1b4>
    28ca:	e0fd      	b.n	2ac8 <__aeabi_dsub+0x3b0>
    28cc:	430a      	orrs	r2, r1
    28ce:	0017      	movs	r7, r2
    28d0:	2100      	movs	r1, #0
    28d2:	1e7a      	subs	r2, r7, #1
    28d4:	4197      	sbcs	r7, r2
    28d6:	4457      	add	r7, sl
    28d8:	4557      	cmp	r7, sl
    28da:	4180      	sbcs	r0, r0
    28dc:	1909      	adds	r1, r1, r4
    28de:	4244      	negs	r4, r0
    28e0:	190c      	adds	r4, r1, r4
    28e2:	0223      	lsls	r3, r4, #8
    28e4:	d53a      	bpl.n	295c <__aeabi_dsub+0x244>
    28e6:	4b5d      	ldr	r3, [pc, #372]	; (2a5c <__aeabi_dsub+0x344>)
    28e8:	3601      	adds	r6, #1
    28ea:	429e      	cmp	r6, r3
    28ec:	d100      	bne.n	28f0 <__aeabi_dsub+0x1d8>
    28ee:	e14b      	b.n	2b88 <__aeabi_dsub+0x470>
    28f0:	2201      	movs	r2, #1
    28f2:	4b5b      	ldr	r3, [pc, #364]	; (2a60 <__aeabi_dsub+0x348>)
    28f4:	401c      	ands	r4, r3
    28f6:	087b      	lsrs	r3, r7, #1
    28f8:	4017      	ands	r7, r2
    28fa:	431f      	orrs	r7, r3
    28fc:	07e2      	lsls	r2, r4, #31
    28fe:	4317      	orrs	r7, r2
    2900:	0864      	lsrs	r4, r4, #1
    2902:	e78f      	b.n	2824 <__aeabi_dsub+0x10c>
    2904:	0008      	movs	r0, r1
    2906:	4310      	orrs	r0, r2
    2908:	d000      	beq.n	290c <__aeabi_dsub+0x1f4>
    290a:	e724      	b.n	2756 <__aeabi_dsub+0x3e>
    290c:	e721      	b.n	2752 <__aeabi_dsub+0x3a>
    290e:	0023      	movs	r3, r4
    2910:	433b      	orrs	r3, r7
    2912:	d100      	bne.n	2916 <__aeabi_dsub+0x1fe>
    2914:	e1b9      	b.n	2c8a <__aeabi_dsub+0x572>
    2916:	2280      	movs	r2, #128	; 0x80
    2918:	0312      	lsls	r2, r2, #12
    291a:	4314      	orrs	r4, r2
    291c:	0324      	lsls	r4, r4, #12
    291e:	0b24      	lsrs	r4, r4, #12
    2920:	e79f      	b.n	2862 <__aeabi_dsub+0x14a>
    2922:	002e      	movs	r6, r5
    2924:	e77e      	b.n	2824 <__aeabi_dsub+0x10c>
    2926:	0008      	movs	r0, r1
    2928:	4310      	orrs	r0, r2
    292a:	d100      	bne.n	292e <__aeabi_dsub+0x216>
    292c:	e0ca      	b.n	2ac4 <__aeabi_dsub+0x3ac>
    292e:	1e58      	subs	r0, r3, #1
    2930:	4684      	mov	ip, r0
    2932:	2800      	cmp	r0, #0
    2934:	d000      	beq.n	2938 <__aeabi_dsub+0x220>
    2936:	e0e7      	b.n	2b08 <__aeabi_dsub+0x3f0>
    2938:	4452      	add	r2, sl
    293a:	4552      	cmp	r2, sl
    293c:	4180      	sbcs	r0, r0
    293e:	1864      	adds	r4, r4, r1
    2940:	4240      	negs	r0, r0
    2942:	1824      	adds	r4, r4, r0
    2944:	0017      	movs	r7, r2
    2946:	2601      	movs	r6, #1
    2948:	0223      	lsls	r3, r4, #8
    294a:	d507      	bpl.n	295c <__aeabi_dsub+0x244>
    294c:	2602      	movs	r6, #2
    294e:	e7cf      	b.n	28f0 <__aeabi_dsub+0x1d8>
    2950:	4664      	mov	r4, ip
    2952:	432c      	orrs	r4, r5
    2954:	d100      	bne.n	2958 <__aeabi_dsub+0x240>
    2956:	e1b3      	b.n	2cc0 <__aeabi_dsub+0x5a8>
    2958:	002c      	movs	r4, r5
    295a:	4667      	mov	r7, ip
    295c:	077b      	lsls	r3, r7, #29
    295e:	d000      	beq.n	2962 <__aeabi_dsub+0x24a>
    2960:	e762      	b.n	2828 <__aeabi_dsub+0x110>
    2962:	0763      	lsls	r3, r4, #29
    2964:	08ff      	lsrs	r7, r7, #3
    2966:	431f      	orrs	r7, r3
    2968:	2501      	movs	r5, #1
    296a:	4643      	mov	r3, r8
    296c:	08e4      	lsrs	r4, r4, #3
    296e:	401d      	ands	r5, r3
    2970:	e793      	b.n	289a <__aeabi_dsub+0x182>
    2972:	2d00      	cmp	r5, #0
    2974:	d178      	bne.n	2a68 <__aeabi_dsub+0x350>
    2976:	1c75      	adds	r5, r6, #1
    2978:	056d      	lsls	r5, r5, #21
    297a:	0d6d      	lsrs	r5, r5, #21
    297c:	2d01      	cmp	r5, #1
    297e:	dc00      	bgt.n	2982 <__aeabi_dsub+0x26a>
    2980:	e0f2      	b.n	2b68 <__aeabi_dsub+0x450>
    2982:	4650      	mov	r0, sl
    2984:	1a80      	subs	r0, r0, r2
    2986:	4582      	cmp	sl, r0
    2988:	41bf      	sbcs	r7, r7
    298a:	1a65      	subs	r5, r4, r1
    298c:	427f      	negs	r7, r7
    298e:	1bed      	subs	r5, r5, r7
    2990:	4684      	mov	ip, r0
    2992:	0228      	lsls	r0, r5, #8
    2994:	d400      	bmi.n	2998 <__aeabi_dsub+0x280>
    2996:	e08c      	b.n	2ab2 <__aeabi_dsub+0x39a>
    2998:	4650      	mov	r0, sl
    299a:	1a17      	subs	r7, r2, r0
    299c:	42ba      	cmp	r2, r7
    299e:	4192      	sbcs	r2, r2
    29a0:	1b0c      	subs	r4, r1, r4
    29a2:	4255      	negs	r5, r2
    29a4:	1b65      	subs	r5, r4, r5
    29a6:	4698      	mov	r8, r3
    29a8:	e714      	b.n	27d4 <__aeabi_dsub+0xbc>
    29aa:	2501      	movs	r5, #1
    29ac:	4643      	mov	r3, r8
    29ae:	2400      	movs	r4, #0
    29b0:	401d      	ands	r5, r3
    29b2:	2700      	movs	r7, #0
    29b4:	e755      	b.n	2862 <__aeabi_dsub+0x14a>
    29b6:	4c2a      	ldr	r4, [pc, #168]	; (2a60 <__aeabi_dsub+0x348>)
    29b8:	1af6      	subs	r6, r6, r3
    29ba:	402c      	ands	r4, r5
    29bc:	e732      	b.n	2824 <__aeabi_dsub+0x10c>
    29be:	003d      	movs	r5, r7
    29c0:	3828      	subs	r0, #40	; 0x28
    29c2:	4085      	lsls	r5, r0
    29c4:	2700      	movs	r7, #0
    29c6:	e717      	b.n	27f8 <__aeabi_dsub+0xe0>
    29c8:	0038      	movs	r0, r7
    29ca:	f000 fa27 	bl	2e1c <__clzsi2>
    29ce:	3020      	adds	r0, #32
    29d0:	e706      	b.n	27e0 <__aeabi_dsub+0xc8>
    29d2:	430a      	orrs	r2, r1
    29d4:	0017      	movs	r7, r2
    29d6:	2100      	movs	r1, #0
    29d8:	1e7a      	subs	r2, r7, #1
    29da:	4197      	sbcs	r7, r2
    29dc:	e6ee      	b.n	27bc <__aeabi_dsub+0xa4>
    29de:	2b00      	cmp	r3, #0
    29e0:	d000      	beq.n	29e4 <__aeabi_dsub+0x2cc>
    29e2:	e0e5      	b.n	2bb0 <__aeabi_dsub+0x498>
    29e4:	1c73      	adds	r3, r6, #1
    29e6:	469c      	mov	ip, r3
    29e8:	055b      	lsls	r3, r3, #21
    29ea:	0d5b      	lsrs	r3, r3, #21
    29ec:	2b01      	cmp	r3, #1
    29ee:	dc00      	bgt.n	29f2 <__aeabi_dsub+0x2da>
    29f0:	e09f      	b.n	2b32 <__aeabi_dsub+0x41a>
    29f2:	4b1a      	ldr	r3, [pc, #104]	; (2a5c <__aeabi_dsub+0x344>)
    29f4:	459c      	cmp	ip, r3
    29f6:	d100      	bne.n	29fa <__aeabi_dsub+0x2e2>
    29f8:	e0c5      	b.n	2b86 <__aeabi_dsub+0x46e>
    29fa:	4452      	add	r2, sl
    29fc:	4552      	cmp	r2, sl
    29fe:	4180      	sbcs	r0, r0
    2a00:	1864      	adds	r4, r4, r1
    2a02:	4240      	negs	r0, r0
    2a04:	1824      	adds	r4, r4, r0
    2a06:	07e7      	lsls	r7, r4, #31
    2a08:	0852      	lsrs	r2, r2, #1
    2a0a:	4317      	orrs	r7, r2
    2a0c:	0864      	lsrs	r4, r4, #1
    2a0e:	4666      	mov	r6, ip
    2a10:	e708      	b.n	2824 <__aeabi_dsub+0x10c>
    2a12:	4812      	ldr	r0, [pc, #72]	; (2a5c <__aeabi_dsub+0x344>)
    2a14:	4285      	cmp	r5, r0
    2a16:	d100      	bne.n	2a1a <__aeabi_dsub+0x302>
    2a18:	e085      	b.n	2b26 <__aeabi_dsub+0x40e>
    2a1a:	001d      	movs	r5, r3
    2a1c:	e6bc      	b.n	2798 <__aeabi_dsub+0x80>
    2a1e:	0029      	movs	r1, r5
    2a20:	3e1f      	subs	r6, #31
    2a22:	40f1      	lsrs	r1, r6
    2a24:	2b20      	cmp	r3, #32
    2a26:	d100      	bne.n	2a2a <__aeabi_dsub+0x312>
    2a28:	e07f      	b.n	2b2a <__aeabi_dsub+0x412>
    2a2a:	2240      	movs	r2, #64	; 0x40
    2a2c:	1ad3      	subs	r3, r2, r3
    2a2e:	409d      	lsls	r5, r3
    2a30:	432f      	orrs	r7, r5
    2a32:	1e7d      	subs	r5, r7, #1
    2a34:	41af      	sbcs	r7, r5
    2a36:	2400      	movs	r4, #0
    2a38:	430f      	orrs	r7, r1
    2a3a:	2600      	movs	r6, #0
    2a3c:	e78e      	b.n	295c <__aeabi_dsub+0x244>
    2a3e:	002b      	movs	r3, r5
    2a40:	000f      	movs	r7, r1
    2a42:	3b20      	subs	r3, #32
    2a44:	40df      	lsrs	r7, r3
    2a46:	2d20      	cmp	r5, #32
    2a48:	d071      	beq.n	2b2e <__aeabi_dsub+0x416>
    2a4a:	2340      	movs	r3, #64	; 0x40
    2a4c:	1b5d      	subs	r5, r3, r5
    2a4e:	40a9      	lsls	r1, r5
    2a50:	430a      	orrs	r2, r1
    2a52:	1e51      	subs	r1, r2, #1
    2a54:	418a      	sbcs	r2, r1
    2a56:	2100      	movs	r1, #0
    2a58:	4317      	orrs	r7, r2
    2a5a:	e6af      	b.n	27bc <__aeabi_dsub+0xa4>
    2a5c:	000007ff 	.word	0x000007ff
    2a60:	ff7fffff 	.word	0xff7fffff
    2a64:	800fffff 	.word	0x800fffff
    2a68:	2e00      	cmp	r6, #0
    2a6a:	d03e      	beq.n	2aea <__aeabi_dsub+0x3d2>
    2a6c:	4eb3      	ldr	r6, [pc, #716]	; (2d3c <__aeabi_dsub+0x624>)
    2a6e:	45b4      	cmp	ip, r6
    2a70:	d045      	beq.n	2afe <__aeabi_dsub+0x3e6>
    2a72:	2680      	movs	r6, #128	; 0x80
    2a74:	0436      	lsls	r6, r6, #16
    2a76:	426d      	negs	r5, r5
    2a78:	4334      	orrs	r4, r6
    2a7a:	2d38      	cmp	r5, #56	; 0x38
    2a7c:	dd00      	ble.n	2a80 <__aeabi_dsub+0x368>
    2a7e:	e0a8      	b.n	2bd2 <__aeabi_dsub+0x4ba>
    2a80:	2d1f      	cmp	r5, #31
    2a82:	dd00      	ble.n	2a86 <__aeabi_dsub+0x36e>
    2a84:	e11f      	b.n	2cc6 <__aeabi_dsub+0x5ae>
    2a86:	2620      	movs	r6, #32
    2a88:	0027      	movs	r7, r4
    2a8a:	4650      	mov	r0, sl
    2a8c:	1b76      	subs	r6, r6, r5
    2a8e:	40b7      	lsls	r7, r6
    2a90:	40e8      	lsrs	r0, r5
    2a92:	4307      	orrs	r7, r0
    2a94:	4650      	mov	r0, sl
    2a96:	40b0      	lsls	r0, r6
    2a98:	1e46      	subs	r6, r0, #1
    2a9a:	41b0      	sbcs	r0, r6
    2a9c:	40ec      	lsrs	r4, r5
    2a9e:	4338      	orrs	r0, r7
    2aa0:	1a17      	subs	r7, r2, r0
    2aa2:	42ba      	cmp	r2, r7
    2aa4:	4192      	sbcs	r2, r2
    2aa6:	1b0c      	subs	r4, r1, r4
    2aa8:	4252      	negs	r2, r2
    2aaa:	1aa4      	subs	r4, r4, r2
    2aac:	4666      	mov	r6, ip
    2aae:	4698      	mov	r8, r3
    2ab0:	e68b      	b.n	27ca <__aeabi_dsub+0xb2>
    2ab2:	4664      	mov	r4, ip
    2ab4:	4667      	mov	r7, ip
    2ab6:	432c      	orrs	r4, r5
    2ab8:	d000      	beq.n	2abc <__aeabi_dsub+0x3a4>
    2aba:	e68b      	b.n	27d4 <__aeabi_dsub+0xbc>
    2abc:	2500      	movs	r5, #0
    2abe:	2600      	movs	r6, #0
    2ac0:	2700      	movs	r7, #0
    2ac2:	e6ea      	b.n	289a <__aeabi_dsub+0x182>
    2ac4:	001e      	movs	r6, r3
    2ac6:	e6ad      	b.n	2824 <__aeabi_dsub+0x10c>
    2ac8:	2b1f      	cmp	r3, #31
    2aca:	dc60      	bgt.n	2b8e <__aeabi_dsub+0x476>
    2acc:	2720      	movs	r7, #32
    2ace:	1af8      	subs	r0, r7, r3
    2ad0:	000f      	movs	r7, r1
    2ad2:	4684      	mov	ip, r0
    2ad4:	4087      	lsls	r7, r0
    2ad6:	0010      	movs	r0, r2
    2ad8:	40d8      	lsrs	r0, r3
    2ada:	4307      	orrs	r7, r0
    2adc:	4660      	mov	r0, ip
    2ade:	4082      	lsls	r2, r0
    2ae0:	1e50      	subs	r0, r2, #1
    2ae2:	4182      	sbcs	r2, r0
    2ae4:	40d9      	lsrs	r1, r3
    2ae6:	4317      	orrs	r7, r2
    2ae8:	e6f5      	b.n	28d6 <__aeabi_dsub+0x1be>
    2aea:	0026      	movs	r6, r4
    2aec:	4650      	mov	r0, sl
    2aee:	4306      	orrs	r6, r0
    2af0:	d005      	beq.n	2afe <__aeabi_dsub+0x3e6>
    2af2:	43ed      	mvns	r5, r5
    2af4:	2d00      	cmp	r5, #0
    2af6:	d0d3      	beq.n	2aa0 <__aeabi_dsub+0x388>
    2af8:	4e90      	ldr	r6, [pc, #576]	; (2d3c <__aeabi_dsub+0x624>)
    2afa:	45b4      	cmp	ip, r6
    2afc:	d1bd      	bne.n	2a7a <__aeabi_dsub+0x362>
    2afe:	000c      	movs	r4, r1
    2b00:	0017      	movs	r7, r2
    2b02:	4666      	mov	r6, ip
    2b04:	4698      	mov	r8, r3
    2b06:	e68d      	b.n	2824 <__aeabi_dsub+0x10c>
    2b08:	488c      	ldr	r0, [pc, #560]	; (2d3c <__aeabi_dsub+0x624>)
    2b0a:	4283      	cmp	r3, r0
    2b0c:	d00b      	beq.n	2b26 <__aeabi_dsub+0x40e>
    2b0e:	4663      	mov	r3, ip
    2b10:	e6d9      	b.n	28c6 <__aeabi_dsub+0x1ae>
    2b12:	2d00      	cmp	r5, #0
    2b14:	d000      	beq.n	2b18 <__aeabi_dsub+0x400>
    2b16:	e096      	b.n	2c46 <__aeabi_dsub+0x52e>
    2b18:	0008      	movs	r0, r1
    2b1a:	4310      	orrs	r0, r2
    2b1c:	d100      	bne.n	2b20 <__aeabi_dsub+0x408>
    2b1e:	e0e2      	b.n	2ce6 <__aeabi_dsub+0x5ce>
    2b20:	000c      	movs	r4, r1
    2b22:	0017      	movs	r7, r2
    2b24:	4698      	mov	r8, r3
    2b26:	4e85      	ldr	r6, [pc, #532]	; (2d3c <__aeabi_dsub+0x624>)
    2b28:	e67c      	b.n	2824 <__aeabi_dsub+0x10c>
    2b2a:	2500      	movs	r5, #0
    2b2c:	e780      	b.n	2a30 <__aeabi_dsub+0x318>
    2b2e:	2100      	movs	r1, #0
    2b30:	e78e      	b.n	2a50 <__aeabi_dsub+0x338>
    2b32:	0023      	movs	r3, r4
    2b34:	4650      	mov	r0, sl
    2b36:	4303      	orrs	r3, r0
    2b38:	2e00      	cmp	r6, #0
    2b3a:	d000      	beq.n	2b3e <__aeabi_dsub+0x426>
    2b3c:	e0a8      	b.n	2c90 <__aeabi_dsub+0x578>
    2b3e:	2b00      	cmp	r3, #0
    2b40:	d100      	bne.n	2b44 <__aeabi_dsub+0x42c>
    2b42:	e0de      	b.n	2d02 <__aeabi_dsub+0x5ea>
    2b44:	000b      	movs	r3, r1
    2b46:	4313      	orrs	r3, r2
    2b48:	d100      	bne.n	2b4c <__aeabi_dsub+0x434>
    2b4a:	e66b      	b.n	2824 <__aeabi_dsub+0x10c>
    2b4c:	4452      	add	r2, sl
    2b4e:	4552      	cmp	r2, sl
    2b50:	4180      	sbcs	r0, r0
    2b52:	1864      	adds	r4, r4, r1
    2b54:	4240      	negs	r0, r0
    2b56:	1824      	adds	r4, r4, r0
    2b58:	0017      	movs	r7, r2
    2b5a:	0223      	lsls	r3, r4, #8
    2b5c:	d400      	bmi.n	2b60 <__aeabi_dsub+0x448>
    2b5e:	e6fd      	b.n	295c <__aeabi_dsub+0x244>
    2b60:	4b77      	ldr	r3, [pc, #476]	; (2d40 <__aeabi_dsub+0x628>)
    2b62:	4666      	mov	r6, ip
    2b64:	401c      	ands	r4, r3
    2b66:	e65d      	b.n	2824 <__aeabi_dsub+0x10c>
    2b68:	0025      	movs	r5, r4
    2b6a:	4650      	mov	r0, sl
    2b6c:	4305      	orrs	r5, r0
    2b6e:	2e00      	cmp	r6, #0
    2b70:	d1cf      	bne.n	2b12 <__aeabi_dsub+0x3fa>
    2b72:	2d00      	cmp	r5, #0
    2b74:	d14f      	bne.n	2c16 <__aeabi_dsub+0x4fe>
    2b76:	000c      	movs	r4, r1
    2b78:	4314      	orrs	r4, r2
    2b7a:	d100      	bne.n	2b7e <__aeabi_dsub+0x466>
    2b7c:	e0a0      	b.n	2cc0 <__aeabi_dsub+0x5a8>
    2b7e:	000c      	movs	r4, r1
    2b80:	0017      	movs	r7, r2
    2b82:	4698      	mov	r8, r3
    2b84:	e64e      	b.n	2824 <__aeabi_dsub+0x10c>
    2b86:	4666      	mov	r6, ip
    2b88:	2400      	movs	r4, #0
    2b8a:	2700      	movs	r7, #0
    2b8c:	e685      	b.n	289a <__aeabi_dsub+0x182>
    2b8e:	001f      	movs	r7, r3
    2b90:	0008      	movs	r0, r1
    2b92:	3f20      	subs	r7, #32
    2b94:	40f8      	lsrs	r0, r7
    2b96:	0007      	movs	r7, r0
    2b98:	2b20      	cmp	r3, #32
    2b9a:	d100      	bne.n	2b9e <__aeabi_dsub+0x486>
    2b9c:	e08e      	b.n	2cbc <__aeabi_dsub+0x5a4>
    2b9e:	2040      	movs	r0, #64	; 0x40
    2ba0:	1ac3      	subs	r3, r0, r3
    2ba2:	4099      	lsls	r1, r3
    2ba4:	430a      	orrs	r2, r1
    2ba6:	1e51      	subs	r1, r2, #1
    2ba8:	418a      	sbcs	r2, r1
    2baa:	2100      	movs	r1, #0
    2bac:	4317      	orrs	r7, r2
    2bae:	e692      	b.n	28d6 <__aeabi_dsub+0x1be>
    2bb0:	2e00      	cmp	r6, #0
    2bb2:	d114      	bne.n	2bde <__aeabi_dsub+0x4c6>
    2bb4:	0026      	movs	r6, r4
    2bb6:	4650      	mov	r0, sl
    2bb8:	4306      	orrs	r6, r0
    2bba:	d062      	beq.n	2c82 <__aeabi_dsub+0x56a>
    2bbc:	43db      	mvns	r3, r3
    2bbe:	2b00      	cmp	r3, #0
    2bc0:	d15c      	bne.n	2c7c <__aeabi_dsub+0x564>
    2bc2:	1887      	adds	r7, r0, r2
    2bc4:	4297      	cmp	r7, r2
    2bc6:	4192      	sbcs	r2, r2
    2bc8:	1864      	adds	r4, r4, r1
    2bca:	4252      	negs	r2, r2
    2bcc:	18a4      	adds	r4, r4, r2
    2bce:	4666      	mov	r6, ip
    2bd0:	e687      	b.n	28e2 <__aeabi_dsub+0x1ca>
    2bd2:	4650      	mov	r0, sl
    2bd4:	4320      	orrs	r0, r4
    2bd6:	1e44      	subs	r4, r0, #1
    2bd8:	41a0      	sbcs	r0, r4
    2bda:	2400      	movs	r4, #0
    2bdc:	e760      	b.n	2aa0 <__aeabi_dsub+0x388>
    2bde:	4e57      	ldr	r6, [pc, #348]	; (2d3c <__aeabi_dsub+0x624>)
    2be0:	45b4      	cmp	ip, r6
    2be2:	d04e      	beq.n	2c82 <__aeabi_dsub+0x56a>
    2be4:	2680      	movs	r6, #128	; 0x80
    2be6:	0436      	lsls	r6, r6, #16
    2be8:	425b      	negs	r3, r3
    2bea:	4334      	orrs	r4, r6
    2bec:	2b38      	cmp	r3, #56	; 0x38
    2bee:	dd00      	ble.n	2bf2 <__aeabi_dsub+0x4da>
    2bf0:	e07f      	b.n	2cf2 <__aeabi_dsub+0x5da>
    2bf2:	2b1f      	cmp	r3, #31
    2bf4:	dd00      	ble.n	2bf8 <__aeabi_dsub+0x4e0>
    2bf6:	e08b      	b.n	2d10 <__aeabi_dsub+0x5f8>
    2bf8:	2620      	movs	r6, #32
    2bfa:	0027      	movs	r7, r4
    2bfc:	4650      	mov	r0, sl
    2bfe:	1af6      	subs	r6, r6, r3
    2c00:	40b7      	lsls	r7, r6
    2c02:	40d8      	lsrs	r0, r3
    2c04:	4307      	orrs	r7, r0
    2c06:	4650      	mov	r0, sl
    2c08:	40b0      	lsls	r0, r6
    2c0a:	1e46      	subs	r6, r0, #1
    2c0c:	41b0      	sbcs	r0, r6
    2c0e:	4307      	orrs	r7, r0
    2c10:	40dc      	lsrs	r4, r3
    2c12:	18bf      	adds	r7, r7, r2
    2c14:	e7d6      	b.n	2bc4 <__aeabi_dsub+0x4ac>
    2c16:	000d      	movs	r5, r1
    2c18:	4315      	orrs	r5, r2
    2c1a:	d100      	bne.n	2c1e <__aeabi_dsub+0x506>
    2c1c:	e602      	b.n	2824 <__aeabi_dsub+0x10c>
    2c1e:	4650      	mov	r0, sl
    2c20:	1a80      	subs	r0, r0, r2
    2c22:	4582      	cmp	sl, r0
    2c24:	41bf      	sbcs	r7, r7
    2c26:	1a65      	subs	r5, r4, r1
    2c28:	427f      	negs	r7, r7
    2c2a:	1bed      	subs	r5, r5, r7
    2c2c:	4684      	mov	ip, r0
    2c2e:	0228      	lsls	r0, r5, #8
    2c30:	d400      	bmi.n	2c34 <__aeabi_dsub+0x51c>
    2c32:	e68d      	b.n	2950 <__aeabi_dsub+0x238>
    2c34:	4650      	mov	r0, sl
    2c36:	1a17      	subs	r7, r2, r0
    2c38:	42ba      	cmp	r2, r7
    2c3a:	4192      	sbcs	r2, r2
    2c3c:	1b0c      	subs	r4, r1, r4
    2c3e:	4252      	negs	r2, r2
    2c40:	1aa4      	subs	r4, r4, r2
    2c42:	4698      	mov	r8, r3
    2c44:	e5ee      	b.n	2824 <__aeabi_dsub+0x10c>
    2c46:	000d      	movs	r5, r1
    2c48:	4315      	orrs	r5, r2
    2c4a:	d100      	bne.n	2c4e <__aeabi_dsub+0x536>
    2c4c:	e76b      	b.n	2b26 <__aeabi_dsub+0x40e>
    2c4e:	4650      	mov	r0, sl
    2c50:	0767      	lsls	r7, r4, #29
    2c52:	08c0      	lsrs	r0, r0, #3
    2c54:	4307      	orrs	r7, r0
    2c56:	2080      	movs	r0, #128	; 0x80
    2c58:	08e4      	lsrs	r4, r4, #3
    2c5a:	0300      	lsls	r0, r0, #12
    2c5c:	4204      	tst	r4, r0
    2c5e:	d007      	beq.n	2c70 <__aeabi_dsub+0x558>
    2c60:	08cd      	lsrs	r5, r1, #3
    2c62:	4205      	tst	r5, r0
    2c64:	d104      	bne.n	2c70 <__aeabi_dsub+0x558>
    2c66:	002c      	movs	r4, r5
    2c68:	4698      	mov	r8, r3
    2c6a:	08d7      	lsrs	r7, r2, #3
    2c6c:	0749      	lsls	r1, r1, #29
    2c6e:	430f      	orrs	r7, r1
    2c70:	0f7b      	lsrs	r3, r7, #29
    2c72:	00e4      	lsls	r4, r4, #3
    2c74:	431c      	orrs	r4, r3
    2c76:	00ff      	lsls	r7, r7, #3
    2c78:	4e30      	ldr	r6, [pc, #192]	; (2d3c <__aeabi_dsub+0x624>)
    2c7a:	e5d3      	b.n	2824 <__aeabi_dsub+0x10c>
    2c7c:	4e2f      	ldr	r6, [pc, #188]	; (2d3c <__aeabi_dsub+0x624>)
    2c7e:	45b4      	cmp	ip, r6
    2c80:	d1b4      	bne.n	2bec <__aeabi_dsub+0x4d4>
    2c82:	000c      	movs	r4, r1
    2c84:	0017      	movs	r7, r2
    2c86:	4666      	mov	r6, ip
    2c88:	e5cc      	b.n	2824 <__aeabi_dsub+0x10c>
    2c8a:	2700      	movs	r7, #0
    2c8c:	2400      	movs	r4, #0
    2c8e:	e5e8      	b.n	2862 <__aeabi_dsub+0x14a>
    2c90:	2b00      	cmp	r3, #0
    2c92:	d039      	beq.n	2d08 <__aeabi_dsub+0x5f0>
    2c94:	000b      	movs	r3, r1
    2c96:	4313      	orrs	r3, r2
    2c98:	d100      	bne.n	2c9c <__aeabi_dsub+0x584>
    2c9a:	e744      	b.n	2b26 <__aeabi_dsub+0x40e>
    2c9c:	08c0      	lsrs	r0, r0, #3
    2c9e:	0767      	lsls	r7, r4, #29
    2ca0:	4307      	orrs	r7, r0
    2ca2:	2080      	movs	r0, #128	; 0x80
    2ca4:	08e4      	lsrs	r4, r4, #3
    2ca6:	0300      	lsls	r0, r0, #12
    2ca8:	4204      	tst	r4, r0
    2caa:	d0e1      	beq.n	2c70 <__aeabi_dsub+0x558>
    2cac:	08cb      	lsrs	r3, r1, #3
    2cae:	4203      	tst	r3, r0
    2cb0:	d1de      	bne.n	2c70 <__aeabi_dsub+0x558>
    2cb2:	08d7      	lsrs	r7, r2, #3
    2cb4:	0749      	lsls	r1, r1, #29
    2cb6:	430f      	orrs	r7, r1
    2cb8:	001c      	movs	r4, r3
    2cba:	e7d9      	b.n	2c70 <__aeabi_dsub+0x558>
    2cbc:	2100      	movs	r1, #0
    2cbe:	e771      	b.n	2ba4 <__aeabi_dsub+0x48c>
    2cc0:	2500      	movs	r5, #0
    2cc2:	2700      	movs	r7, #0
    2cc4:	e5e9      	b.n	289a <__aeabi_dsub+0x182>
    2cc6:	002e      	movs	r6, r5
    2cc8:	0027      	movs	r7, r4
    2cca:	3e20      	subs	r6, #32
    2ccc:	40f7      	lsrs	r7, r6
    2cce:	2d20      	cmp	r5, #32
    2cd0:	d02f      	beq.n	2d32 <__aeabi_dsub+0x61a>
    2cd2:	2640      	movs	r6, #64	; 0x40
    2cd4:	1b75      	subs	r5, r6, r5
    2cd6:	40ac      	lsls	r4, r5
    2cd8:	4650      	mov	r0, sl
    2cda:	4320      	orrs	r0, r4
    2cdc:	1e44      	subs	r4, r0, #1
    2cde:	41a0      	sbcs	r0, r4
    2ce0:	2400      	movs	r4, #0
    2ce2:	4338      	orrs	r0, r7
    2ce4:	e6dc      	b.n	2aa0 <__aeabi_dsub+0x388>
    2ce6:	2480      	movs	r4, #128	; 0x80
    2ce8:	2500      	movs	r5, #0
    2cea:	0324      	lsls	r4, r4, #12
    2cec:	4e13      	ldr	r6, [pc, #76]	; (2d3c <__aeabi_dsub+0x624>)
    2cee:	2700      	movs	r7, #0
    2cf0:	e5d3      	b.n	289a <__aeabi_dsub+0x182>
    2cf2:	4650      	mov	r0, sl
    2cf4:	4320      	orrs	r0, r4
    2cf6:	0007      	movs	r7, r0
    2cf8:	1e78      	subs	r0, r7, #1
    2cfa:	4187      	sbcs	r7, r0
    2cfc:	2400      	movs	r4, #0
    2cfe:	18bf      	adds	r7, r7, r2
    2d00:	e760      	b.n	2bc4 <__aeabi_dsub+0x4ac>
    2d02:	000c      	movs	r4, r1
    2d04:	0017      	movs	r7, r2
    2d06:	e58d      	b.n	2824 <__aeabi_dsub+0x10c>
    2d08:	000c      	movs	r4, r1
    2d0a:	0017      	movs	r7, r2
    2d0c:	4e0b      	ldr	r6, [pc, #44]	; (2d3c <__aeabi_dsub+0x624>)
    2d0e:	e589      	b.n	2824 <__aeabi_dsub+0x10c>
    2d10:	001e      	movs	r6, r3
    2d12:	0027      	movs	r7, r4
    2d14:	3e20      	subs	r6, #32
    2d16:	40f7      	lsrs	r7, r6
    2d18:	2b20      	cmp	r3, #32
    2d1a:	d00c      	beq.n	2d36 <__aeabi_dsub+0x61e>
    2d1c:	2640      	movs	r6, #64	; 0x40
    2d1e:	1af3      	subs	r3, r6, r3
    2d20:	409c      	lsls	r4, r3
    2d22:	4650      	mov	r0, sl
    2d24:	4320      	orrs	r0, r4
    2d26:	1e44      	subs	r4, r0, #1
    2d28:	41a0      	sbcs	r0, r4
    2d2a:	4307      	orrs	r7, r0
    2d2c:	2400      	movs	r4, #0
    2d2e:	18bf      	adds	r7, r7, r2
    2d30:	e748      	b.n	2bc4 <__aeabi_dsub+0x4ac>
    2d32:	2400      	movs	r4, #0
    2d34:	e7d0      	b.n	2cd8 <__aeabi_dsub+0x5c0>
    2d36:	2400      	movs	r4, #0
    2d38:	e7f3      	b.n	2d22 <__aeabi_dsub+0x60a>
    2d3a:	46c0      	nop			; (mov r8, r8)
    2d3c:	000007ff 	.word	0x000007ff
    2d40:	ff7fffff 	.word	0xff7fffff

00002d44 <__aeabi_d2iz>:
    2d44:	b530      	push	{r4, r5, lr}
    2d46:	4d13      	ldr	r5, [pc, #76]	; (2d94 <__aeabi_d2iz+0x50>)
    2d48:	030a      	lsls	r2, r1, #12
    2d4a:	004b      	lsls	r3, r1, #1
    2d4c:	0b12      	lsrs	r2, r2, #12
    2d4e:	0d5b      	lsrs	r3, r3, #21
    2d50:	0fc9      	lsrs	r1, r1, #31
    2d52:	2400      	movs	r4, #0
    2d54:	42ab      	cmp	r3, r5
    2d56:	dd10      	ble.n	2d7a <__aeabi_d2iz+0x36>
    2d58:	4c0f      	ldr	r4, [pc, #60]	; (2d98 <__aeabi_d2iz+0x54>)
    2d5a:	42a3      	cmp	r3, r4
    2d5c:	dc0f      	bgt.n	2d7e <__aeabi_d2iz+0x3a>
    2d5e:	2480      	movs	r4, #128	; 0x80
    2d60:	4d0e      	ldr	r5, [pc, #56]	; (2d9c <__aeabi_d2iz+0x58>)
    2d62:	0364      	lsls	r4, r4, #13
    2d64:	4322      	orrs	r2, r4
    2d66:	1aed      	subs	r5, r5, r3
    2d68:	2d1f      	cmp	r5, #31
    2d6a:	dd0b      	ble.n	2d84 <__aeabi_d2iz+0x40>
    2d6c:	480c      	ldr	r0, [pc, #48]	; (2da0 <__aeabi_d2iz+0x5c>)
    2d6e:	1ac3      	subs	r3, r0, r3
    2d70:	40da      	lsrs	r2, r3
    2d72:	4254      	negs	r4, r2
    2d74:	2900      	cmp	r1, #0
    2d76:	d100      	bne.n	2d7a <__aeabi_d2iz+0x36>
    2d78:	0014      	movs	r4, r2
    2d7a:	0020      	movs	r0, r4
    2d7c:	bd30      	pop	{r4, r5, pc}
    2d7e:	4b09      	ldr	r3, [pc, #36]	; (2da4 <__aeabi_d2iz+0x60>)
    2d80:	18cc      	adds	r4, r1, r3
    2d82:	e7fa      	b.n	2d7a <__aeabi_d2iz+0x36>
    2d84:	4c08      	ldr	r4, [pc, #32]	; (2da8 <__aeabi_d2iz+0x64>)
    2d86:	40e8      	lsrs	r0, r5
    2d88:	46a4      	mov	ip, r4
    2d8a:	4463      	add	r3, ip
    2d8c:	409a      	lsls	r2, r3
    2d8e:	4302      	orrs	r2, r0
    2d90:	e7ef      	b.n	2d72 <__aeabi_d2iz+0x2e>
    2d92:	46c0      	nop			; (mov r8, r8)
    2d94:	000003fe 	.word	0x000003fe
    2d98:	0000041d 	.word	0x0000041d
    2d9c:	00000433 	.word	0x00000433
    2da0:	00000413 	.word	0x00000413
    2da4:	7fffffff 	.word	0x7fffffff
    2da8:	fffffbed 	.word	0xfffffbed

00002dac <__aeabi_ui2d>:
    2dac:	b510      	push	{r4, lr}
    2dae:	1e04      	subs	r4, r0, #0
    2db0:	d028      	beq.n	2e04 <__aeabi_ui2d+0x58>
    2db2:	f000 f833 	bl	2e1c <__clzsi2>
    2db6:	4b15      	ldr	r3, [pc, #84]	; (2e0c <__aeabi_ui2d+0x60>)
    2db8:	4a15      	ldr	r2, [pc, #84]	; (2e10 <__aeabi_ui2d+0x64>)
    2dba:	1a1b      	subs	r3, r3, r0
    2dbc:	1ad2      	subs	r2, r2, r3
    2dbe:	2a1f      	cmp	r2, #31
    2dc0:	dd15      	ble.n	2dee <__aeabi_ui2d+0x42>
    2dc2:	4a14      	ldr	r2, [pc, #80]	; (2e14 <__aeabi_ui2d+0x68>)
    2dc4:	1ad2      	subs	r2, r2, r3
    2dc6:	4094      	lsls	r4, r2
    2dc8:	2200      	movs	r2, #0
    2dca:	0324      	lsls	r4, r4, #12
    2dcc:	055b      	lsls	r3, r3, #21
    2dce:	0b24      	lsrs	r4, r4, #12
    2dd0:	0d5b      	lsrs	r3, r3, #21
    2dd2:	2100      	movs	r1, #0
    2dd4:	0010      	movs	r0, r2
    2dd6:	0324      	lsls	r4, r4, #12
    2dd8:	0d0a      	lsrs	r2, r1, #20
    2dda:	0b24      	lsrs	r4, r4, #12
    2ddc:	0512      	lsls	r2, r2, #20
    2dde:	4322      	orrs	r2, r4
    2de0:	4c0d      	ldr	r4, [pc, #52]	; (2e18 <__aeabi_ui2d+0x6c>)
    2de2:	051b      	lsls	r3, r3, #20
    2de4:	4022      	ands	r2, r4
    2de6:	4313      	orrs	r3, r2
    2de8:	005b      	lsls	r3, r3, #1
    2dea:	0859      	lsrs	r1, r3, #1
    2dec:	bd10      	pop	{r4, pc}
    2dee:	0021      	movs	r1, r4
    2df0:	4091      	lsls	r1, r2
    2df2:	000a      	movs	r2, r1
    2df4:	210b      	movs	r1, #11
    2df6:	1a08      	subs	r0, r1, r0
    2df8:	40c4      	lsrs	r4, r0
    2dfa:	055b      	lsls	r3, r3, #21
    2dfc:	0324      	lsls	r4, r4, #12
    2dfe:	0b24      	lsrs	r4, r4, #12
    2e00:	0d5b      	lsrs	r3, r3, #21
    2e02:	e7e6      	b.n	2dd2 <__aeabi_ui2d+0x26>
    2e04:	2300      	movs	r3, #0
    2e06:	2400      	movs	r4, #0
    2e08:	2200      	movs	r2, #0
    2e0a:	e7e2      	b.n	2dd2 <__aeabi_ui2d+0x26>
    2e0c:	0000041e 	.word	0x0000041e
    2e10:	00000433 	.word	0x00000433
    2e14:	00000413 	.word	0x00000413
    2e18:	800fffff 	.word	0x800fffff

00002e1c <__clzsi2>:
    2e1c:	211c      	movs	r1, #28
    2e1e:	2301      	movs	r3, #1
    2e20:	041b      	lsls	r3, r3, #16
    2e22:	4298      	cmp	r0, r3
    2e24:	d301      	bcc.n	2e2a <__clzsi2+0xe>
    2e26:	0c00      	lsrs	r0, r0, #16
    2e28:	3910      	subs	r1, #16
    2e2a:	0a1b      	lsrs	r3, r3, #8
    2e2c:	4298      	cmp	r0, r3
    2e2e:	d301      	bcc.n	2e34 <__clzsi2+0x18>
    2e30:	0a00      	lsrs	r0, r0, #8
    2e32:	3908      	subs	r1, #8
    2e34:	091b      	lsrs	r3, r3, #4
    2e36:	4298      	cmp	r0, r3
    2e38:	d301      	bcc.n	2e3e <__clzsi2+0x22>
    2e3a:	0900      	lsrs	r0, r0, #4
    2e3c:	3904      	subs	r1, #4
    2e3e:	a202      	add	r2, pc, #8	; (adr r2, 2e48 <__clzsi2+0x2c>)
    2e40:	5c10      	ldrb	r0, [r2, r0]
    2e42:	1840      	adds	r0, r0, r1
    2e44:	4770      	bx	lr
    2e46:	46c0      	nop			; (mov r8, r8)
    2e48:	02020304 	.word	0x02020304
    2e4c:	01010101 	.word	0x01010101
	...

00002e58 <__libc_init_array>:
    2e58:	b570      	push	{r4, r5, r6, lr}
    2e5a:	2600      	movs	r6, #0
    2e5c:	4d0c      	ldr	r5, [pc, #48]	; (2e90 <__libc_init_array+0x38>)
    2e5e:	4c0d      	ldr	r4, [pc, #52]	; (2e94 <__libc_init_array+0x3c>)
    2e60:	1b64      	subs	r4, r4, r5
    2e62:	10a4      	asrs	r4, r4, #2
    2e64:	42a6      	cmp	r6, r4
    2e66:	d109      	bne.n	2e7c <__libc_init_array+0x24>
    2e68:	2600      	movs	r6, #0
    2e6a:	f000 f889 	bl	2f80 <_init>
    2e6e:	4d0a      	ldr	r5, [pc, #40]	; (2e98 <__libc_init_array+0x40>)
    2e70:	4c0a      	ldr	r4, [pc, #40]	; (2e9c <__libc_init_array+0x44>)
    2e72:	1b64      	subs	r4, r4, r5
    2e74:	10a4      	asrs	r4, r4, #2
    2e76:	42a6      	cmp	r6, r4
    2e78:	d105      	bne.n	2e86 <__libc_init_array+0x2e>
    2e7a:	bd70      	pop	{r4, r5, r6, pc}
    2e7c:	00b3      	lsls	r3, r6, #2
    2e7e:	58eb      	ldr	r3, [r5, r3]
    2e80:	4798      	blx	r3
    2e82:	3601      	adds	r6, #1
    2e84:	e7ee      	b.n	2e64 <__libc_init_array+0xc>
    2e86:	00b3      	lsls	r3, r6, #2
    2e88:	58eb      	ldr	r3, [r5, r3]
    2e8a:	4798      	blx	r3
    2e8c:	3601      	adds	r6, #1
    2e8e:	e7f2      	b.n	2e76 <__libc_init_array+0x1e>
    2e90:	00002f8c 	.word	0x00002f8c
    2e94:	00002f8c 	.word	0x00002f8c
    2e98:	00002f8c 	.word	0x00002f8c
    2e9c:	00002f90 	.word	0x00002f90
    2ea0:	42000800 	.word	0x42000800
    2ea4:	42000c00 	.word	0x42000c00
    2ea8:	42001000 	.word	0x42001000
    2eac:	42001400 	.word	0x42001400
    2eb0:	42001800 	.word	0x42001800
    2eb4:	42001c00 	.word	0x42001c00
    2eb8:	00000c7e 	.word	0x00000c7e
    2ebc:	00000c7a 	.word	0x00000c7a
    2ec0:	00000c7a 	.word	0x00000c7a
    2ec4:	00000ce0 	.word	0x00000ce0
    2ec8:	00000ce0 	.word	0x00000ce0
    2ecc:	00000c92 	.word	0x00000c92
    2ed0:	00000c84 	.word	0x00000c84
    2ed4:	00000c98 	.word	0x00000c98
    2ed8:	00000cce 	.word	0x00000cce
    2edc:	00000d68 	.word	0x00000d68
    2ee0:	00000d48 	.word	0x00000d48
    2ee4:	00000d48 	.word	0x00000d48
    2ee8:	00000dd4 	.word	0x00000dd4
    2eec:	00000d5a 	.word	0x00000d5a
    2ef0:	00000d76 	.word	0x00000d76
    2ef4:	00000d4c 	.word	0x00000d4c
    2ef8:	00000d84 	.word	0x00000d84
    2efc:	00000dc4 	.word	0x00000dc4
    2f00:	00001da8 	.word	0x00001da8
    2f04:	00001d8a 	.word	0x00001d8a
    2f08:	00001d44 	.word	0x00001d44
    2f0c:	00001c62 	.word	0x00001c62
    2f10:	00001d44 	.word	0x00001d44
    2f14:	00001d7c 	.word	0x00001d7c
    2f18:	00001d44 	.word	0x00001d44
    2f1c:	00001c62 	.word	0x00001c62
    2f20:	00001d8a 	.word	0x00001d8a
    2f24:	00001d8a 	.word	0x00001d8a
    2f28:	00001d7c 	.word	0x00001d7c
    2f2c:	00001c62 	.word	0x00001c62
    2f30:	00001c5a 	.word	0x00001c5a
    2f34:	00001c5a 	.word	0x00001c5a
    2f38:	00001c5a 	.word	0x00001c5a
    2f3c:	00001fc0 	.word	0x00001fc0
    2f40:	00002408 	.word	0x00002408
    2f44:	000022c8 	.word	0x000022c8
    2f48:	000022c8 	.word	0x000022c8
    2f4c:	000022c4 	.word	0x000022c4
    2f50:	000023e0 	.word	0x000023e0
    2f54:	000023e0 	.word	0x000023e0
    2f58:	000023d2 	.word	0x000023d2
    2f5c:	000022c4 	.word	0x000022c4
    2f60:	000023e0 	.word	0x000023e0
    2f64:	000023d2 	.word	0x000023d2
    2f68:	000023e0 	.word	0x000023e0
    2f6c:	000022c4 	.word	0x000022c4
    2f70:	000023e8 	.word	0x000023e8
    2f74:	000023e8 	.word	0x000023e8
    2f78:	000023e8 	.word	0x000023e8
    2f7c:	000025ec 	.word	0x000025ec

00002f80 <_init>:
    2f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f82:	46c0      	nop			; (mov r8, r8)
    2f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2f86:	bc08      	pop	{r3}
    2f88:	469e      	mov	lr, r3
    2f8a:	4770      	bx	lr

00002f8c <__init_array_start>:
    2f8c:	000000dd 	.word	0x000000dd

00002f90 <_fini>:
    2f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f92:	46c0      	nop			; (mov r8, r8)
    2f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2f96:	bc08      	pop	{r3}
    2f98:	469e      	mov	lr, r3
    2f9a:	4770      	bx	lr

00002f9c <__fini_array_start>:
    2f9c:	000000b5 	.word	0x000000b5
