# RISC-V 5-Stage Pipeline Simulator
The project models instruction execution cycle-by-cycle and demonstrates:

* Data hazards
* Forwarding
* Load-use stall
* Register writeback
* Memory operations

---

## Features

âœ” 5 Pipeline Stages

* IF  â€“ Instruction Fetch
* ID  â€“ Instruction Decode
* EX  â€“ Execute (ALU + Forwarding)
* MEM â€“ Memory Access
* WB  â€“ Write Back

âœ” Hazard Handling

* Forwarding from EX/MEM & MEM/WB
* Load-use stall detection

âœ” Instruction Support

* Arithmetic: `add sub addi and or xor`
* Memory: `lw sw`
* Control: `halt`
* Automatic `NOP` insertion

âœ” Cycle-by-cycle output

* Shows pipeline contents every cycle
* Shows register values after each cycle
* Final register dump

---

## ğŸ§± Project Structure

```
.
â”œâ”€â”€ pipeline.c        # Main simulator source code
â”œâ”€â”€ inst.txt         # Input instruction file
â””â”€â”€ README.md
```

---

## âš™ï¸ How It Works

The simulator mimics real hardware pipeline behavior.

Each clock cycle:

1. WB stage writes result to register file
2. MEM accesses data memory
3. EX performs ALU + forwarding
4. ID decodes and checks hazards
5. IF fetches next instruction

Then pipeline registers are updated simultaneously (rising clock edge).

---

## â–¶ï¸ How To Compile & Run

### Linux / Mac

```bash
gcc pipeline.c -o pipeline
./pipeline
```

### Windows (MinGW)

```bash
gcc pipeline.c -o pipeline.exe
pipeline.exe
```


