--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15911188 paths analyzed, 634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.424ns.
--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.339ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X6Y26.D2       net (fanout=10)       1.276   gl/gc/M_player_pos_q_0_1
    SLICE_X6Y26.D        Tilo                  0.235   gl/gc/n4037[3]
                                                       gl/gc/n4037<3>1
    SLICE_X8Y27.CX       net (fanout=2)        0.776   gl/gc/n4037[3]
    SLICE_X8Y27.DMUX     Tcxd                  0.333   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X13Y30.B2      net (fanout=83)       1.715   gl/gc/Maddsub_n47271_4
    SLICE_X13Y30.B       Tilo                  0.259   gl/gc/Sh58310
                                                       gl/gc/Sh58234_SW0
    SLICE_X11Y28.C3      net (fanout=1)        1.226   gl/gc/N44
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.339ns (3.179ns logic, 16.160ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.305ns (Levels of Logic = 10)
  Clock Path Skew:      -0.031ns (0.320 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X15Y30.A3      net (fanout=6)        2.719   gl/gc/M_tiles_type_q[53]
    SLICE_X15Y30.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o204
                                                       gl/gc/Sh13311
    SLICE_X14Y30.D4      net (fanout=5)        0.878   gl/gc/Sh1331
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.305ns (3.259ns logic, 16.046ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X6Y26.D2       net (fanout=10)       1.276   gl/gc/M_player_pos_q_0_1
    SLICE_X6Y26.D        Tilo                  0.235   gl/gc/n4037[3]
                                                       gl/gc/n4037<3>1
    SLICE_X8Y27.CX       net (fanout=2)        0.776   gl/gc/n4037[3]
    SLICE_X8Y27.DMUX     Tcxd                  0.333   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X0Y28.B2       net (fanout=83)       1.840   gl/gc/Maddsub_n47271_4
    SLICE_X0Y28.B        Tilo                  0.254   gl/gc/n3332<2>1
                                                       gl/gc/Sh58234_SW2
    SLICE_X11Y28.C6      net (fanout=1)        1.040   gl/gc/N46
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (3.174ns logic, 16.099ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.280ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.391   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.280ns (3.745ns logic, 15.535ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.269ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.BX       net (fanout=4)        0.943   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.376   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.269ns (3.730ns logic, 15.539ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.238ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.BMUX     Taxb                  0.292   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D1      net (fanout=157)      1.478   gl/gc/Maddsub_n47271_2
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.238ns (3.646ns logic, 15.592ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D6       net (fanout=10)       0.646   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.391   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (3.745ns logic, 15.455ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D6       net (fanout=10)       0.646   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.BX       net (fanout=4)        0.943   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.376   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (3.730ns logic, 15.459ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.158ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D6       net (fanout=10)       0.646   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.BMUX     Taxb                  0.292   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D1      net (fanout=157)      1.478   gl/gc/Maddsub_n47271_2
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.158ns (3.646ns logic, 15.512ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_3_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_3_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    SLICE_X6Y26.D1       net (fanout=15)       1.075   gl/gc/M_player_pos_q_3_1
    SLICE_X6Y26.D        Tilo                  0.235   gl/gc/n4037[3]
                                                       gl/gc/n4037<3>1
    SLICE_X8Y27.CX       net (fanout=2)        0.776   gl/gc/n4037[3]
    SLICE_X8Y27.DMUX     Tcxd                  0.333   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X13Y30.B2      net (fanout=83)       1.715   gl/gc/Maddsub_n47271_4
    SLICE_X13Y30.B       Tilo                  0.259   gl/gc/Sh58310
                                                       gl/gc/Sh58234_SW0
    SLICE_X11Y28.C3      net (fanout=1)        1.226   gl/gc/N44
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (3.179ns logic, 15.959ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.143ns (Levels of Logic = 9)
  Clock Path Skew:      -0.027ns (0.720 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X9Y22.C3       net (fanout=431)      2.850   gl/gc/M_player_pos_q[0]
    SLICE_X9Y22.C        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/Sh149511
    SLICE_X9Y26.B1       net (fanout=4)        1.136   gl/gc/Sh14951
    SLICE_X9Y26.B        Tilo                  0.259   gl/gc/Sh58223
                                                       gl/gc/Sh258641
    SLICE_X5Y31.A4       net (fanout=2)        1.420   gl/gc/Sh25864
    SLICE_X5Y31.A        Tilo                  0.259   gl/gc/_n6400_mmx_out1
                                                       gl/gc/Sh25864
    SLICE_X3Y41.B1       net (fanout=7)        1.691   gl/gc/Sh25866
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X4Y37.A2       net (fanout=411)      2.595   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X4Y37.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d16215
                                                       gl/gc/Mmux_M_tiles_type_d1374_SW0
    SLICE_X5Y41.B1       net (fanout=1)        1.826   gl/gc/N775
    SLICE_X5Y41.B        Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o23111
                                                       gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.A5       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d1373
    SLICE_X7Y43.A        Tilo                  0.259   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d1375
    SLICE_X7Y43.B5       net (fanout=1)        0.440   gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d13716
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     19.143ns (2.870ns logic, 16.273ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.139ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X9Y22.C3       net (fanout=431)      2.850   gl/gc/M_player_pos_q[0]
    SLICE_X9Y22.C        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/Sh149511
    SLICE_X9Y26.B1       net (fanout=4)        1.136   gl/gc/Sh14951
    SLICE_X9Y26.B        Tilo                  0.259   gl/gc/Sh58223
                                                       gl/gc/Sh258641
    SLICE_X5Y31.A4       net (fanout=2)        1.420   gl/gc/Sh25864
    SLICE_X5Y31.A        Tilo                  0.259   gl/gc/_n6400_mmx_out1
                                                       gl/gc/Sh25864
    SLICE_X3Y41.B1       net (fanout=7)        1.691   gl/gc/Sh25866
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X3Y39.B1       net (fanout=411)      3.711   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X3Y39.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1372
                                                       gl/gc/Mmux_M_tiles_type_d15815_SW0_SW0
    SLICE_X3Y44.D4       net (fanout=1)        0.998   gl/gc/N811
    SLICE_X3Y44.D        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X3Y44.C6       net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d15816
    SLICE_X3Y44.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15818
    SLICE_X1Y38.D1       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X1Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[51]
                                                       gl/gc/Mmux_M_tiles_type_d15819
                                                       gl/gc/M_tiles_type_q_51
    -------------------------------------------------  ---------------------------
    Total                                     19.139ns (2.875ns logic, 16.264ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_26 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 9)
  Clock Path Skew:      0.013ns (0.632 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_26 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.BQ      Tcko                  0.476   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/M_tiles_type_q_26
    SLICE_X6Y33.B3       net (fanout=4)        2.326   gl/gc/M_tiles_type_q[26]
    SLICE_X6Y33.B        Tilo                  0.235   gl/gc/Sh191821
                                                       gl/gc/Sh10711
    SLICE_X5Y29.B2       net (fanout=5)        1.525   gl/gc/Sh1071
    SLICE_X5Y29.B        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh258621
    SLICE_X3Y30.D2       net (fanout=1)        1.160   gl/gc/Sh258621
    SLICE_X3Y30.D        Tilo                  0.259   gl/gc/Sh25862
                                                       gl/gc/Sh258624
    SLICE_X3Y41.B5       net (fanout=11)       2.093   gl/gc/Sh25862
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X4Y37.A2       net (fanout=411)      2.595   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X4Y37.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d16215
                                                       gl/gc/Mmux_M_tiles_type_d1374_SW0
    SLICE_X5Y41.B1       net (fanout=1)        1.826   gl/gc/N775
    SLICE_X5Y41.B        Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o23111
                                                       gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.A5       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d1373
    SLICE_X7Y43.A        Tilo                  0.259   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d1375
    SLICE_X7Y43.B5       net (fanout=1)        0.440   gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d13716
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (2.892ns logic, 16.280ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_26 (FF)
  Destination:          gl/gc/M_tiles_type_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 9)
  Clock Path Skew:      0.016ns (0.635 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_26 to gl/gc/M_tiles_type_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.BQ      Tcko                  0.476   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/M_tiles_type_q_26
    SLICE_X6Y33.B3       net (fanout=4)        2.326   gl/gc/M_tiles_type_q[26]
    SLICE_X6Y33.B        Tilo                  0.235   gl/gc/Sh191821
                                                       gl/gc/Sh10711
    SLICE_X5Y29.B2       net (fanout=5)        1.525   gl/gc/Sh1071
    SLICE_X5Y29.B        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh258621
    SLICE_X3Y30.D2       net (fanout=1)        1.160   gl/gc/Sh258621
    SLICE_X3Y30.D        Tilo                  0.259   gl/gc/Sh25862
                                                       gl/gc/Sh258624
    SLICE_X3Y41.B5       net (fanout=11)       2.093   gl/gc/Sh25862
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X3Y39.B1       net (fanout=411)      3.711   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X3Y39.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1372
                                                       gl/gc/Mmux_M_tiles_type_d15815_SW0_SW0
    SLICE_X3Y44.D4       net (fanout=1)        0.998   gl/gc/N811
    SLICE_X3Y44.D        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X3Y44.C6       net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d15816
    SLICE_X3Y44.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15818
    SLICE_X1Y38.D1       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X1Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[51]
                                                       gl/gc/Mmux_M_tiles_type_d15819
                                                       gl/gc/M_tiles_type_q_51
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (2.897ns logic, 16.271ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.124ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.320 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/M_player_pos_q_2_1
    SLICE_X8Y27.B1       net (fanout=9)        1.558   gl/gc/M_player_pos_q_2_1
    SLICE_X8Y27.CMUX     Topbc                 0.650   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_lut<2>1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.124ns (3.696ns logic, 15.428ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.079ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.689 - 0.756)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X15Y30.A3      net (fanout=6)        2.719   gl/gc/M_tiles_type_q[53]
    SLICE_X15Y30.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o204
                                                       gl/gc/Sh13311
    SLICE_X14Y30.D4      net (fanout=5)        0.878   gl/gc/Sh1331
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y37.A6      net (fanout=47)       1.579   gl/gc/Sh5821
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.079ns (2.967ns logic, 16.112ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.081ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.DMUX     Taxd                  0.438   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X13Y30.B2      net (fanout=83)       1.715   gl/gc/Maddsub_n47271_4
    SLICE_X13Y30.B       Tilo                  0.259   gl/gc/Sh58310
                                                       gl/gc/Sh58234_SW0
    SLICE_X11Y28.C3      net (fanout=1)        1.226   gl/gc/N44
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.081ns (3.308ns logic, 15.773ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_53 (FF)
  Destination:          gl/gc/M_tiles_type_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 10)
  Clock Path Skew:      -0.063ns (0.600 - 0.663)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_53 to gl/gc/M_tiles_type_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.CQ       Tcko                  0.430   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_53
    SLICE_X15Y30.A3      net (fanout=6)        2.719   gl/gc/M_tiles_type_q[53]
    SLICE_X15Y30.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o204
                                                       gl/gc/Sh13311
    SLICE_X14Y30.D4      net (fanout=5)        0.878   gl/gc/Sh1331
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y33.B6      net (fanout=47)       1.326   gl/gc/Sh5821
    SLICE_X13Y33.B       Tilo                  0.259   gl/gc/Sh583162
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW1
    SLICE_X9Y22.B4       net (fanout=12)       2.393   gl/gc/N890
    SLICE_X9Y22.B        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_9
    SLICE_X21Y41.C5      net (fanout=14)       3.525   gl/gc/down_level_state[2]_AND_1310_o1021118
    SLICE_X21Y41.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A2      net (fanout=1)        0.542   gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8210_SW0
    SLICE_X21Y41.B3      net (fanout=1)        0.961   gl/gc/N385
    SLICE_X21Y41.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.B4      net (fanout=1)        1.140   gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d8217
                                                       gl/gc/M_tiles_type_q_30
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (3.302ns logic, 15.757ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_3_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.072ns (Levels of Logic = 10)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_3_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/M_player_pos_q_3_1
    SLICE_X6Y26.D1       net (fanout=15)       1.075   gl/gc/M_player_pos_q_3_1
    SLICE_X6Y26.D        Tilo                  0.235   gl/gc/n4037[3]
                                                       gl/gc/n4037<3>1
    SLICE_X8Y27.CX       net (fanout=2)        0.776   gl/gc/n4037[3]
    SLICE_X8Y27.DMUX     Tcxd                  0.333   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X0Y28.B2       net (fanout=83)       1.840   gl/gc/Maddsub_n47271_4
    SLICE_X0Y28.B        Tilo                  0.254   gl/gc/n3332<2>1
                                                       gl/gc/Sh58234_SW2
    SLICE_X11Y28.C6      net (fanout=1)        1.040   gl/gc/N46
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.072ns (3.174ns logic, 15.898ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 11)
  Clock Path Skew:      -0.031ns (0.713 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.BMUX     Taxb                  0.292   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X15Y28.C2      net (fanout=157)      1.523   gl/gc/Maddsub_n47271_2
    SLICE_X15Y28.C       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o1121
                                                       gl/gc/Sh58215_SW5
    SLICE_X12Y29.B4      net (fanout=1)        0.544   gl/gc/N667
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X9Y34.C3       net (fanout=47)       1.725   gl/gc/Sh5821
    SLICE_X9Y34.C        Tilo                  0.259   gl/gc/N891
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW2
    SLICE_X12Y24.A2      net (fanout=12)       1.918   gl/gc/N891
    SLICE_X12Y24.A       Tilo                  0.254   gl/gc/down_level_state[2]_AND_1310_o1021316
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_8
    SLICE_X12Y40.C1      net (fanout=22)       3.886   gl/gc/down_level_state[2]_AND_1310_o1021117
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/down_level_state[2]_AND_1310_o2131
                                                       gl/gc/Mmux_M_tiles_type_d12414
    SLICE_X12Y41.B2      net (fanout=1)        0.707   gl/gc/Mmux_M_tiles_type_d12413
    SLICE_X12Y41.B       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12410_SW0
    SLICE_X12Y41.A3      net (fanout=1)        0.484   gl/gc/N493
    SLICE_X12Y41.A       Tilo                  0.254   gl/gc/left_level_state[2]_AND_1350_o_mmx_out205
                                                       gl/gc/Mmux_M_tiles_type_d12416
    SLICE_X10Y35.C1      net (fanout=1)        1.456   gl/gc/Mmux_M_tiles_type_d12415
    SLICE_X10Y35.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d12417
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (3.670ns logic, 15.412ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.054ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.391   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y37.A6      net (fanout=47)       1.579   gl/gc/Sh5821
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.054ns (3.453ns logic, 15.601ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.050ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.BX       net (fanout=4)        0.943   gl/gc/n4037[1]
    SLICE_X8Y27.DMUX     Tbxd                  0.403   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X13Y30.B2      net (fanout=83)       1.715   gl/gc/Maddsub_n47271_4
    SLICE_X13Y30.B       Tilo                  0.259   gl/gc/Sh58310
                                                       gl/gc/Sh58234_SW0
    SLICE_X11Y28.C3      net (fanout=1)        1.226   gl/gc/N44
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.050ns (3.273ns logic, 15.777ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.070ns (Levels of Logic = 9)
  Clock Path Skew:      -0.027ns (0.720 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X3Y21.D1       net (fanout=431)      2.350   gl/gc/M_player_pos_q[0]
    SLICE_X3Y21.D        Tilo                  0.259   gl/gc/Sh14911
                                                       gl/gc/Sh149111
    SLICE_X7Y26.C3       net (fanout=5)        1.677   gl/gc/Sh14911
    SLICE_X7Y26.C        Tilo                  0.259   gl/gc/Sh1472
                                                       gl/gc/Sh258623
    SLICE_X3Y30.D6       net (fanout=1)        0.904   gl/gc/Sh258623
    SLICE_X3Y30.D        Tilo                  0.259   gl/gc/Sh25862
                                                       gl/gc/Sh258624
    SLICE_X3Y41.B5       net (fanout=11)       2.093   gl/gc/Sh25862
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X4Y37.A2       net (fanout=411)      2.595   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X4Y37.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d16215
                                                       gl/gc/Mmux_M_tiles_type_d1374_SW0
    SLICE_X5Y41.B1       net (fanout=1)        1.826   gl/gc/N775
    SLICE_X5Y41.B        Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o23111
                                                       gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.A5       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d1373
    SLICE_X7Y43.A        Tilo                  0.259   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d1375
    SLICE_X7Y43.B5       net (fanout=1)        0.440   gl/gc/Mmux_M_tiles_type_d1374
    SLICE_X7Y43.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[47]
                                                       gl/gc/Mmux_M_tiles_type_d13716
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     19.070ns (2.870ns logic, 16.200ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 10)
  Clock Path Skew:      -0.063ns (0.689 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.476   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/M_player_pos_q_2_1
    SLICE_X6Y26.D4       net (fanout=9)        1.017   gl/gc/M_player_pos_q_2_1
    SLICE_X6Y26.D        Tilo                  0.235   gl/gc/n4037[3]
                                                       gl/gc/n4037<3>1
    SLICE_X8Y27.CX       net (fanout=2)        0.776   gl/gc/n4037[3]
    SLICE_X8Y27.DMUX     Tcxd                  0.333   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X13Y30.B2      net (fanout=83)       1.715   gl/gc/Maddsub_n47271_4
    SLICE_X13Y30.B       Tilo                  0.259   gl/gc/Sh58310
                                                       gl/gc/Sh58234_SW0
    SLICE_X11Y28.C3      net (fanout=1)        1.226   gl/gc/N44
    SLICE_X11Y28.C       Tilo                  0.259   gl/gc/Sh58241
                                                       gl/gc/Sh58234
    SLICE_X10Y27.B1      net (fanout=4)        0.746   gl/gc/Sh5823
    SLICE_X10Y27.B       Tilo                  0.235   gl/gc/Sh191811
                                                       gl/gc/Sh5842_1
    SLICE_X13Y37.A1      net (fanout=4)        1.758   gl/gc/Sh58421
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (3.130ns logic, 15.901ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_80 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.043ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.BX       net (fanout=4)        0.943   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.376   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y37.A6      net (fanout=47)       1.579   gl/gc/Sh5821
    SLICE_X13Y37.A       Tilo                  0.259   gl/gc/N945
                                                       gl/gc/Sh5843
    SLICE_X12Y11.C1      net (fanout=99)       5.365   gl/gc/Sh584
    SLICE_X12Y11.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d25911
                                                       gl/gc/left_level_state[2]_AND_1350_o11815
    SLICE_X14Y14.A1      net (fanout=1)        0.982   gl/gc/left_level_state[2]_AND_1350_o11814
    SLICE_X14Y14.A       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/left_level_state[2]_AND_1350_o11816
    SLICE_X14Y14.C1      net (fanout=3)        0.545   gl/gc/left_level_state[2]_AND_1350_o_mmx_out193
    SLICE_X14Y14.C       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o11811
                                                       gl/gc/Mmux_M_tiles_type_d2564
    SLICE_X14Y16.B1      net (fanout=1)        1.771   gl/gc/Mmux_M_tiles_type_d2563
    SLICE_X14Y16.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[81]
                                                       gl/gc/Mmux_M_tiles_type_d25617
                                                       gl/gc/M_tiles_type_q_80
    -------------------------------------------------  ---------------------------
    Total                                     19.043ns (3.438ns logic, 15.605ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X3Y21.D1       net (fanout=431)      2.350   gl/gc/M_player_pos_q[0]
    SLICE_X3Y21.D        Tilo                  0.259   gl/gc/Sh14911
                                                       gl/gc/Sh149111
    SLICE_X7Y26.C3       net (fanout=5)        1.677   gl/gc/Sh14911
    SLICE_X7Y26.C        Tilo                  0.259   gl/gc/Sh1472
                                                       gl/gc/Sh258623
    SLICE_X3Y30.D6       net (fanout=1)        0.904   gl/gc/Sh258623
    SLICE_X3Y30.D        Tilo                  0.259   gl/gc/Sh25862
                                                       gl/gc/Sh258624
    SLICE_X3Y41.B5       net (fanout=11)       2.093   gl/gc/Sh25862
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X3Y39.B1       net (fanout=411)      3.711   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X3Y39.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1372
                                                       gl/gc/Mmux_M_tiles_type_d15815_SW0_SW0
    SLICE_X3Y44.D4       net (fanout=1)        0.998   gl/gc/N811
    SLICE_X3Y44.D        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X3Y44.C6       net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d15816
    SLICE_X3Y44.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d15816
                                                       gl/gc/Mmux_M_tiles_type_d15818
    SLICE_X1Y38.D1       net (fanout=1)        1.209   gl/gc/Mmux_M_tiles_type_d15817
    SLICE_X1Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[51]
                                                       gl/gc/Mmux_M_tiles_type_d15819
                                                       gl/gc/M_tiles_type_q_51
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (2.875ns logic, 16.191ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_tiles_type_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.022ns (Levels of Logic = 9)
  Clock Path Skew:      -0.068ns (0.679 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_tiles_type_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_0
    SLICE_X9Y22.C3       net (fanout=431)      2.850   gl/gc/M_player_pos_q[0]
    SLICE_X9Y22.C        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/Sh149511
    SLICE_X9Y26.B1       net (fanout=4)        1.136   gl/gc/Sh14951
    SLICE_X9Y26.B        Tilo                  0.259   gl/gc/Sh58223
                                                       gl/gc/Sh258641
    SLICE_X5Y31.A4       net (fanout=2)        1.420   gl/gc/Sh25864
    SLICE_X5Y31.A        Tilo                  0.259   gl/gc/_n6400_mmx_out1
                                                       gl/gc/Sh25864
    SLICE_X3Y41.B1       net (fanout=7)        1.691   gl/gc/Sh25866
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X22Y41.D1      net (fanout=411)      3.764   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X22Y41.D       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o1763
                                                       gl/gc/left_level_state[2]_AND_1350_o1764
    SLICE_X18Y38.B1      net (fanout=1)        1.121   gl/gc/left_level_state[2]_AND_1350_o1763
    SLICE_X18Y38.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/left_level_state[2]_AND_1350_o1766
    SLICE_X18Y38.A5      net (fanout=3)        0.209   gl/gc/left_level_state[2]_AND_1350_o_mmx_out511
    SLICE_X18Y38.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d733
    SLICE_X19Y38.B2      net (fanout=1)        0.922   gl/gc/Mmux_M_tiles_type_d732
    SLICE_X19Y38.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[29]
                                                       gl/gc/Mmux_M_tiles_type_d7317
                                                       gl/gc/M_tiles_type_q_28
    -------------------------------------------------  ---------------------------
    Total                                     19.022ns (2.803ns logic, 16.219ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.034ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.AX       net (fanout=4)        0.939   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.391   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y33.B6      net (fanout=47)       1.326   gl/gc/Sh5821
    SLICE_X13Y33.B       Tilo                  0.259   gl/gc/Sh583162
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW1
    SLICE_X9Y22.B4       net (fanout=12)       2.393   gl/gc/N890
    SLICE_X9Y22.B        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_9
    SLICE_X21Y41.C5      net (fanout=14)       3.525   gl/gc/down_level_state[2]_AND_1310_o1021118
    SLICE_X21Y41.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A2      net (fanout=1)        0.542   gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8210_SW0
    SLICE_X21Y41.B3      net (fanout=1)        0.961   gl/gc/N385
    SLICE_X21Y41.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.B4      net (fanout=1)        1.140   gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d8217
                                                       gl/gc/M_tiles_type_q_30
    -------------------------------------------------  ---------------------------
    Total                                     19.034ns (3.788ns logic, 15.246ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.023ns (Levels of Logic = 11)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D5       net (fanout=7)        0.726   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y23.D        Tilo                  0.259   gl/gc/n4037[1]
                                                       gl/gc/n4037<1>1
    SLICE_X8Y27.BX       net (fanout=4)        0.943   gl/gc/n4037[1]
    SLICE_X8Y27.CMUX     Taxc                  0.376   gl/gc/M_player_pos_q_3_1
                                                       gl/gc/Maddsub_n47271_Madd2_cy<4>
    SLICE_X14Y30.D3      net (fanout=136)      1.421   gl/gc/Maddsub_n47271_3
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/N666
                                                       gl/gc/Sh58215_SW4
    SLICE_X12Y29.B1      net (fanout=1)        0.769   gl/gc/N666
    SLICE_X12Y29.B       Tilo                  0.254   gl/gc/Sh14261
                                                       gl/gc/Sh58215
    SLICE_X8Y22.D6       net (fanout=1)        1.504   gl/gc/Sh58215
    SLICE_X8Y22.CMUX     Topdc                 0.456   gl/gc/Sh58211
                                                       gl/gc/Sh58219_F
                                                       gl/gc/Sh58219
    SLICE_X13Y33.B6      net (fanout=47)       1.326   gl/gc/Sh5821
    SLICE_X13Y33.B       Tilo                  0.259   gl/gc/Sh583162
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_SW1
    SLICE_X9Y22.B4       net (fanout=12)       2.393   gl/gc/N890
    SLICE_X9Y22.B        Tilo                  0.259   gl/gc/level_state[2]_GND_11_o_wide_mux_24_OUT[83]
                                                       gl/gc/down_level_state[2]_AND_1310_o102111_9
    SLICE_X21Y41.C5      net (fanout=14)       3.525   gl/gc/down_level_state[2]_AND_1310_o1021118
    SLICE_X21Y41.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A2      net (fanout=1)        0.542   gl/gc/Mmux_M_tiles_type_d8214
    SLICE_X21Y41.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8210_SW0
    SLICE_X21Y41.B3      net (fanout=1)        0.961   gl/gc/N385
    SLICE_X21Y41.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d8214
                                                       gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.B4      net (fanout=1)        1.140   gl/gc/Mmux_M_tiles_type_d8216
    SLICE_X19Y34.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d8217
                                                       gl/gc/M_tiles_type_q_30
    -------------------------------------------------  ---------------------------
    Total                                     19.023ns (3.773ns logic, 15.250ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_26 (FF)
  Destination:          gl/gc/M_tiles_type_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 9)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_26 to gl/gc/M_tiles_type_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.BQ      Tcko                  0.476   gl/gc/M_tiles_type_q[27]
                                                       gl/gc/M_tiles_type_q_26
    SLICE_X6Y33.B3       net (fanout=4)        2.326   gl/gc/M_tiles_type_q[26]
    SLICE_X6Y33.B        Tilo                  0.235   gl/gc/Sh191821
                                                       gl/gc/Sh10711
    SLICE_X5Y29.B2       net (fanout=5)        1.525   gl/gc/Sh1071
    SLICE_X5Y29.B        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh258621
    SLICE_X3Y30.D2       net (fanout=1)        1.160   gl/gc/Sh258621
    SLICE_X3Y30.D        Tilo                  0.259   gl/gc/Sh25862
                                                       gl/gc/Sh258624
    SLICE_X3Y41.B5       net (fanout=11)       2.093   gl/gc/Sh25862
    SLICE_X3Y41.B        Tilo                  0.259   gl/gc/N579
                                                       gl/gc/left_level_state[2]_AND_1350_o1661_SW0_SW0
    SLICE_X15Y22.A3      net (fanout=10)       3.106   gl/gc/N216
    SLICE_X15Y22.A       Tilo                  0.259   gl/gc/left_level_state[2]_AND_1350_o11013
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o1311
    SLICE_X22Y41.D1      net (fanout=411)      3.764   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1244_o131
    SLICE_X22Y41.D       Tilo                  0.235   gl/gc/left_level_state[2]_AND_1350_o1763
                                                       gl/gc/left_level_state[2]_AND_1350_o1764
    SLICE_X18Y38.B1      net (fanout=1)        1.121   gl/gc/left_level_state[2]_AND_1350_o1763
    SLICE_X18Y38.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/left_level_state[2]_AND_1350_o1766
    SLICE_X18Y38.A5      net (fanout=3)        0.209   gl/gc/left_level_state[2]_AND_1350_o_mmx_out511
    SLICE_X18Y38.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d733
    SLICE_X19Y38.B2      net (fanout=1)        0.922   gl/gc/Mmux_M_tiles_type_d732
    SLICE_X19Y38.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[29]
                                                       gl/gc/Mmux_M_tiles_type_d7317
                                                       gl/gc/M_tiles_type_q_28
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (2.825ns logic, 16.226ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_counter_q_23/CLK
  Logical resource: gl/gc/tiles_gen_0[27].tiles/lf2/M_counter_q_23/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_19/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_20/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_21/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_22/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[69]/CLK
  Logical resource: gl/gc/M_tiles_type_q_68/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[69]/CLK
  Logical resource: gl/gc/M_tiles_type_q_69/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_down_cond_q_0/CLK
  Logical resource: gl/sc/M_counter_q_23/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_down_cond_q_0/CLK
  Logical resource: gl/gc/M_down_cond_q_0/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_step_counter_q[1]/CLK
  Logical resource: gl/gc/M_step_counter_q_0/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.424|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15911188 paths, 0 nets, and 18467 connections

Design statistics:
   Minimum period:  19.424ns{1}   (Maximum frequency:  51.483MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 20:44:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



