<!-- vim: set ai sw=1 ts=1 sta et: -->

<!--
Block RAM in 7 series is 36kbbit split into two 18kbit sections.
The Block RAM is "true dual port".
There are both Latches (first) and Registers (second) on the output (why!?)

The RAM has extra bits that can be used for parity (DIP / DOP).

  -->
<pb_type name="BLK_IG-RAMB18E1" num_pb="1" blif_model=".subckt RAMB18E1_VPR">
 <!-- Port A - 16bit wide -->
 <clock  name="CLKARDCLK"     num_pins="1"  />
 <input  name="REGCEAREGCE"   num_pins="1"  />
 <input  name="REGCLKARDRCLK" num_pins="1"  />
 <input  name="ENARDEN"       num_pins="1"  />
 <input  name="RSTRAMARSTRAM" num_pins="1"  />
 <input  name="RSTREGARSTREG" num_pins="1"  />
 <input  name="ADDRARDADDR"   num_pins="14" />
 <input  name="DIADI"         num_pins="16" />
 <input  name="DIPADIP"       num_pins="2"  />
 <input  name="WEA"           num_pins="4"  />
 <output name="DOADO"         num_pins="16" />
 <output name="DOPADOP"       num_pins="2"  />

 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.REGCEAREGCE"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.REGCLKARDRCLK"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.ENARDEN"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.RSTRAMARSTRAM"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.RSTREGARSTREG"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.ADDRARDADDR"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.DIADI"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.DIPADIP"  clock="CLKARDCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.WEA"  clock="CLKARDCLK" />
 <T_clock_to_Q max="10e-12" port="BLK_IG-RAMB18E1.DOADO"  clock="CLKARDCLK" />
 <T_clock_to_Q max="10e-12" port="BLK_IG-RAMB18E1.DOPADOP"  clock="CLKARDCLK" />

 <!-- Port B - 16bit wide -->
 <clock  name="CLKBWRCLK"     num_pins="1"  />
 <input  name="ENBWREN"       num_pins="1"  />
 <input  name="REGCEB"        num_pins="1"  />
 <input  name="REGCLKB"       num_pins="1"  />
 <input  name="RSTRAMB"       num_pins="1"  />
 <input  name="RSTREGB"       num_pins="1"  />
 <input  name="ADDRBWRADDR"   num_pins="14" />
 <input  name="DIBDI"         num_pins="16" />
 <input  name="DIPBDIP"       num_pins="2"  />
 <input  name="WEBWE"         num_pins="8"  />
 <output name="DOBDO"         num_pins="16" />
 <output name="DOPBDOP"       num_pins="2"  />

 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.ENBWREN"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.REGCEB"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.REGCLKB"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.RSTRAMB"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.RSTREGB"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.ADDRBWRADDR"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.DIBDI"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.DIPBDIP"  clock="CLKBWRCLK" />
 <T_setup value="10e-12" port="BLK_IG-RAMB18E1.WEBWE"  clock="CLKBWRCLK" />
 <T_clock_to_Q max="10e-12" port="BLK_IG-RAMB18E1.DOBDO"  clock="CLKBWRCLK" />
 <T_clock_to_Q max="10e-12" port="BLK_IG-RAMB18E1.DOPBDOP"  clock="CLKBWRCLK" />

 <metadata>
   <meta name="fasm_params">
     READ_WIDTH_A_18 = READ_WIDTH_A_18
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_A_1 = READ_WIDTH_A_1
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1
     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B
     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B
     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   </meta>
 </metadata>
</pb_type>
