
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Tue Dec  5 19:11:49 2023
// Netlist written on Tue Dec  5 19:11:55 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_sync_portmap.rgb_row_9__N_1[8] , 
         \vga_sync_portmap.rgb_row_9__N_1[7] , \vga_sync_portmap.n10159 , 
         \rgb_row[8] , \vga_sync_portmap.n7815 , \rgb_row[7] , 
         \vga_sync_portmap.rgb_col_0__N_50 , 
         \vga_sync_portmap.rgb_row_0__N_30 , clk, \vga_sync_portmap.n7817 , 
         \vga_sync_portmap.rgb_col_9__N_31[4] , 
         \vga_sync_portmap.rgb_col_9__N_31[3] , \vga_sync_portmap.n10111 , 
         \rgb_col[4] , \vga_sync_portmap.n7842 , 
         \vga_sync_portmap.rgb_col[3]_2 , \vga_sync_portmap.n7844 , 
         \vga_sync_portmap.rgb_col_9__N_31[2] , 
         \vga_sync_portmap.rgb_col_9__N_31[1] , \vga_sync_portmap.n10108 , 
         \vga_sync_portmap.rgb_col[2]_2 , \vga_sync_portmap.n7840 , 
         \vga_sync_portmap.rgb_col[1]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[0] , \vga_sync_portmap.n10105 , 
         \vga_sync_portmap.rgb_col[0]_2 , VCC_net, 
         \vga_sync_portmap.rgb_row_9__N_1[6] , 
         \vga_sync_portmap.rgb_row_9__N_1[5] , \vga_sync_portmap.n10156 , 
         \rgb_row[6] , \vga_sync_portmap.n7813 , \rgb_row[5] , 
         \vga_sync_portmap.rgb_row_9__N_1[4] , 
         \vga_sync_portmap.rgb_row_9__N_1[3] , \vga_sync_portmap.n10153 , 
         \rgb_row[4] , \vga_sync_portmap.n7811 , 
         \vga_sync_portmap.rgb_row[3]_2 , \vga_sync_portmap.rgb_row_9__N_1[2] , 
         \vga_sync_portmap.rgb_row_9__N_1[1] , \vga_sync_portmap.n10075 , 
         \vga_sync_portmap.rgb_row[2]_2 , \vga_sync_portmap.n7809 , 
         \vga_sync_portmap.rgb_row[1]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[9] , \vga_sync_portmap.n10120 , 
         \vga_sync_portmap.n7848 , \rgb_col[9] , 
         \vga_sync_portmap.rgb_row_9__N_1[9] , \vga_sync_portmap.n10162 , 
         \rgb_row[9] , \vga_sync_portmap.rgb_row_9__N_1[0] , 
         \vga_sync_portmap.n10072 , \vga_sync_portmap.rgb_row[0]_2 , 
         \vga_sync_portmap.rgb_col_9__N_31[8] , 
         \vga_sync_portmap.rgb_col_9__N_31[7] , \vga_sync_portmap.n10117 , 
         \rgb_col[8] , \vga_sync_portmap.n7846 , \rgb_col[7] , 
         \vga_sync_portmap.rgb_col_9__N_31[6] , 
         \vga_sync_portmap.rgb_col_9__N_31[5] , \vga_sync_portmap.n10114 , 
         \rgb_col[6] , \rgb_col[5] , 
         \clock_manager_portmap.NEScount_7__N_67[6] , 
         \clock_manager_portmap.NEScount_7__N_67[5] , 
         \clock_manager_portmap.n10132 , 
         \clock_manager_portmap.clk_counter[6] , \clock_manager_portmap.n7824 , 
         \clock_manager_portmap.clk_counter[5] , 
         \clock_manager_portmap.clk_counter_0__N_355 , 
         \clock_manager_portmap.n7826 , 
         \clock_manager_portmap.NEScount_7__N_67[18] , 
         \clock_manager_portmap.NEScount_7__N_67[17] , 
         \clock_manager_portmap.n10150 , 
         \clock_manager_portmap.clk_counter[18] , 
         \clock_manager_portmap.n7836 , 
         \clock_manager_portmap.clk_counter[17] , 
         \clock_manager_portmap.NEScount_7__N_67[16] , 
         \clock_manager_portmap.NEScount_7__N_67[15] , 
         \clock_manager_portmap.n10147 , 
         \clock_manager_portmap.clk_counter[16] , 
         \clock_manager_portmap.n7834 , \NEScount[7] , 
         \clock_manager_portmap.NEScount_7__N_67[14] , 
         \clock_manager_portmap.NEScount_7__N_67[13] , 
         \clock_manager_portmap.n10144 , \NEScount[6] , 
         \clock_manager_portmap.n7832 , \NEScount[5] , 
         \clock_manager_portmap.NEScount_7__N_67[12] , 
         \clock_manager_portmap.NEScount_7__N_67[11] , 
         \clock_manager_portmap.n10141 , \NEScount[4] , 
         \clock_manager_portmap.n7830 , \NEScount[3] , 
         \clock_manager_portmap.NEScount_7__N_67[10] , 
         \clock_manager_portmap.NEScount_7__N_67[9] , 
         \clock_manager_portmap.n10138 , \NEScount[2] , 
         \clock_manager_portmap.n7828 , \NEScount[1] , 
         \clock_manager_portmap.NEScount_7__N_67[0] , 
         \clock_manager_portmap.n10123 , 
         \clock_manager_portmap.clk_counter[0] , \clock_manager_portmap.n7820 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[15] , 
         \clock_manager_portmap.n10102 , \clock_manager_portmap.n7865 , 
         \game_clock_ctr[15] , \clock_manager_portmap.NEScount_7__N_67[4] , 
         \clock_manager_portmap.NEScount_7__N_67[3] , 
         \clock_manager_portmap.n10129 , 
         \clock_manager_portmap.clk_counter[4] , \clock_manager_portmap.n7822 , 
         \clock_manager_portmap.clk_counter[3] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[14] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[13] , 
         \clock_manager_portmap.n10099 , \game_clock_ctr[14] , 
         \clock_manager_portmap.n7863 , \game_clock_ctr[13] , 
         \clock_manager_portmap.NEScount_7__N_67[8] , 
         \clock_manager_portmap.NEScount_7__N_67[7] , 
         \clock_manager_portmap.n10135 , \NEScount[0] , NESclk, 
         \clock_manager_portmap.game_clock_ctr_15__N_51[12] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[11] , 
         \clock_manager_portmap.n10096 , \game_clock_ctr[12] , 
         \clock_manager_portmap.n7861 , \game_clock_ctr[11] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[10] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[9] , 
         \clock_manager_portmap.n10093 , \game_clock_ctr[10] , 
         \clock_manager_portmap.n7859 , \game_clock_ctr[9] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[8] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[7] , 
         \clock_manager_portmap.n10090 , \game_clock_ctr[8] , 
         \clock_manager_portmap.n7857 , \game_clock_ctr[7] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[6] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[5] , 
         \clock_manager_portmap.n10087 , \game_clock_ctr[6] , 
         \clock_manager_portmap.n7855 , 
         \clock_manager_portmap.game_clock_ctr[5]_2 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[4] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[3] , 
         \clock_manager_portmap.n10084 , 
         \clock_manager_portmap.game_clock_ctr[4]_2 , 
         \clock_manager_portmap.n7853 , 
         \clock_manager_portmap.game_clock_ctr[3]_2 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[2] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[1] , 
         \clock_manager_portmap.n10081 , 
         \clock_manager_portmap.game_clock_ctr[2]_2 , 
         \clock_manager_portmap.n7851 , \game_clock_ctr[1] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[0] , 
         \clock_manager_portmap.n10078 , \game_clock_ctr[0] , 
         \clock_manager_portmap.game_clock_N_328 , 
         \clock_manager_portmap.NEScount_7__N_67[2] , 
         \clock_manager_portmap.NEScount_7__N_67[1] , 
         \clock_manager_portmap.n10126 , 
         \clock_manager_portmap.clk_counter[2] , 
         \clock_manager_portmap.clk_counter[1] , 
         \game_logic_portmap.piece_loc_1__3__N_83[1] , 
         \game_logic_portmap.piece_loc_1__0__N_92 , \game_logic_portmap.n353 , 
         \piece_loc[1][1] , \game_logic_portmap.n948 , \piece_loc[1][0] , 
         \game_logic_portmap.piece_loc_0__0__N_105 , piece_loc_0__0__N_106, 
         game_clock, \game_logic_portmap.down_delay_1__N_207 , 
         \game_logic_portmap.down_delay_2__N_206[0] , 
         \game_logic_portmap.down_delay[1] , 
         \game_logic_portmap.down_delay[0] , n950, \game_logic_portmap.n4197 , 
         n6719, \game_logic_portmap.n6_adj_391 , 
         \game_logic_portmap.right_delay_1__N_201 , 
         \game_logic_portmap.right_delay_2__N_200[0] , 
         \game_logic_portmap.right_delay[0] , 
         \game_logic_portmap.right_delay[1] , 
         \game_logic_portmap.right_delay[2] , \game_logic_portmap.n6 , 
         \game_logic_portmap.left_delay_1__N_204 , 
         \game_logic_portmap.left_delay_2__N_203[0] , 
         \game_logic_portmap.left_delay[1] , 
         \game_logic_portmap.left_delay[0] , \game_logic_portmap.n6_adj_397 , 
         \game_logic_portmap.left_delay[2] , 
         \game_logic_portmap.sel_delay_1__N_198 , 
         \game_logic_portmap.sel_delay_2__N_197[0] , 
         \game_logic_portmap.sel_delay[0] , \game_logic_portmap.sel_delay[1] , 
         \game_logic_portmap.n6_adj_394 , \game_logic_portmap.sel_delay[2] , 
         \game_logic_portmap.rotate_delay_1__N_195 , 
         \game_logic_portmap.rotate_delay_2__N_194[0] , 
         \game_logic_portmap.rotate_delay[1] , 
         \game_logic_portmap.rotate_delay[0] , \game_logic_portmap.n5 , 
         \game_logic_portmap.piece_loc_1__3__N_83[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[3] , \game_logic_portmap.n4 , 
         n1953, \piece_loc[1][2] , \game_logic_portmap.n6_adj_393 , 
         \game_logic_portmap.future_piece_loc_1__3__N_212[3] , 
         \piece_loc[1][3] , \game_logic_portmap.piece_shape_15__N_109[0]$n3 , 
         \game_logic_portmap.piece_shape_15__N_109[1]$n2 , 
         \game_logic_portmap.piece_code[0] , \game_logic_portmap.n1398[0] , 
         \game_logic_portmap.piece_code[1] , 
         \game_logic_portmap.piece_shape_15__N_107[0]$n5 , 
         \game_logic_portmap.piece_shape_15__N_107[1]$n4 , 
         \game_logic_portmap.piece_rotation[0] , 
         \game_logic_portmap.piece_rotation[1] , 
         \game_logic_portmap.piece_loc_0__2__N_98 , 
         \game_logic_portmap.piece_loc_0__3__N_95 , \piece_loc[0][2] , 
         \game_logic_portmap.n4_adj_392 , \game_logic_portmap.n458 , 
         \piece_loc[0][3] , \game_logic_portmap.piece_loc_0__0__N_104 , 
         \game_logic_portmap.piece_loc_0__1__N_101 , 
         \game_logic_portmap.n4220 , \piece_loc[0][0] , \piece_loc[0][1] , 
         \nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg[4] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[5] , 
         \nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , 
         \nes_controller_portmap.shift_reg_0__N_211 , 
         \nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \renderer_portmap.n9198 , \renderer_portmap.n9287 , n6, n11, 
         \board_index_x_real[3] , n1301, \renderer_portmap.n9 , 
         \renderer_portmap.n10 , \renderer_portmap.n14 , 
         \renderer_portmap.n6_adj_363 , \renderer_portmap.rgb_c_0_N_314 , 
         \game_logic_portmap.n4152 , first_time, n39, n8961, first_time_N_335, 
         sel, \game_logic_portmap.n8895 , \nes_controller_portmap.sel_N_327 , 
         right_button, \game_logic_portmap.n8975 , 
         \game_logic_portmap.hit_piece , left_button, down_button, 
         \game_logic_portmap.n8185 , collision_left_N_331, move_down_auto, 
         \game_logic_portmap.special_background_0__N_187 , 
         collision_down_N_333, 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] , 
         \game_logic_portmap.future_piece_loc[1][1] , 
         \game_logic_portmap.future_piece_loc[1][2] , 
         \game_logic_portmap.collision_check_portmap.n3256 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] , 
         \game_logic_portmap.collision_check_portmap.n8715 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] , 
         \game_logic_portmap.collision_check_portmap.n1022[3] , 
         \game_logic_portmap.collision_check_portmap.n3439 , 
         \game_logic_portmap.collision_check_portmap.n4204 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_369 , 
         \game_logic_portmap.rotate_delay[2] , rotate_out_c, 
         \game_logic_portmap.n6_adj_396 , \game_logic_portmap.n5_adj_395 , 
         n4219, n1600, \game_logic_portmap.n4223 , 
         \game_logic_portmap.collision_check_portmap.n205[8] , 
         \game_logic_portmap.collision_check_portmap.n5_c , 
         \game_logic_portmap.collision_check_portmap.n4445 , 
         \game_logic_portmap.collision_check_portmap.n3286 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] , 
         \game_logic_portmap.collision_check_portmap.n4446 , 
         \game_logic_portmap.collision_check_portmap.n9162 , 
         \game_logic_portmap.collision_check_portmap.n2 , 
         \game_logic_portmap.collision_check_portmap.n3099 , 
         \game_logic_portmap.collision_check_portmap.n3 , 
         \game_logic_portmap.collision_check_portmap.n2_adj_371 , 
         \game_logic_portmap.collision_check_portmap.n4432 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 , 
         \game_logic_portmap.collision_check_portmap.n4431 , 
         \game_logic_portmap.collision_check_portmap.n1147[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_262 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_263 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] , 
         \game_logic_portmap.collision_check_portmap.n9195 , 
         \game_logic_portmap.collision_check_portmap.n9590 , 
         \game_logic_portmap.collision_check_portmap.n1012[2] , 
         \game_logic_portmap.collision_check_portmap.n9587 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_280 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_372 , 
         \game_logic_portmap.collision_check_portmap.n1092[2] , 
         \game_logic_portmap.collision_check_portmap.n1027[2] , 
         \game_logic_portmap.collision_check_portmap.n1037[3] , 
         \game_logic_portmap.collision_check_portmap.n7996 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_247 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_248 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[2] , 
         \game_logic_portmap.collision_check_portmap.n4538 , 
         \game_logic_portmap.collision_check_portmap.n2_adj_373 , 
         \game_logic_portmap.collision_check_portmap.n4537 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_266 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_267 , 
         \game_logic_portmap.collision_check_portmap.n4256 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_374 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] , 
         \game_logic_portmap.collision_check_portmap.n3_adj_386 , 
         \game_logic_portmap.collision_check_portmap.n9581 , 
         \game_logic_portmap.collision_check_portmap.n9141 , 
         \game_logic_portmap.collision_check_portmap.n4436 , 
         \game_logic_portmap.collision_check_portmap.n9832 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_375 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_251 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_245 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_252 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 
         , \game_logic_portmap.collision_check_portmap.n5_adj_379 , 
         \game_logic_portmap.collision_check_portmap.n3_adj_378 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_233 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_234 , 
         \game_logic_portmap.collision_check_portmap.n9203 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] , 
         \game_logic_portmap.collision_check_portmap.n1192[3] , 
         \game_logic_portmap.collision_check_portmap.n1192[2] , 
         \game_logic_portmap.collision_check_portmap.n3419 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_381 , 
         \game_logic_portmap.collision_check_portmap.n4440 , 
         \game_logic_portmap.collision_check_portmap.n416 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_240 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_241 , 
         \game_logic_portmap.collision_check_portmap.n4252 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_270 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_271 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_258 , 
         \game_logic_portmap.collision_check_portmap.n4187 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] , 
         \game_logic_portmap.collision_check_portmap.n10 , 
         \game_logic_portmap.collision_check_portmap.n9192 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_244 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] , 
         \piece_shape[2] , \piece_shape[7] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_246 , 
         \game_logic_portmap.collision_check_portmap.n22 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_383 , 
         \game_logic_portmap.collision_check_portmap.n9184 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] , 
         \piece_shape[9] , \piece_shape[15] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 , 
         \game_logic_portmap.collision_check_portmap.n24 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_260 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_259 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_261 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_385 , 
         \game_logic_portmap.collision_check_portmap.n9204 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_238 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_237 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_239 , 
         \game_logic_portmap.collision_check_portmap.n10_adj_384 , 
         \game_logic_portmap.collision_check_portmap.n9185 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] , 
         \game_logic_portmap.collision_check_portmap.n4433 , 
         \game_logic_portmap.collision_check_portmap.n1092[0] , 
         \game_logic_portmap.collision_check_portmap.n9599 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[1] , 
         \game_logic_portmap.collision_check_portmap.n4455 , 
         \game_logic_portmap.collision_check_portmap.n3305 , \piece_shape[5] , 
         \piece_shape[6] , \piece_shape[4] , 
         \game_logic_portmap.collision_check_portmap.n4225 , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_256 , 
         \game_logic_portmap.collision_check_portmap.n2096 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_388 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 
         , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] 
         , \game_logic_portmap.collision_check_portmap.n6_adj_389 , 
         \renderer_portmap.n1[1] , \renderer_portmap.n9611 , \piece_shape[0] , 
         \piece_shape[1] , \renderer_portmap.n1972 , \piece_shape[3] , 
         \renderer_portmap.n9117 , \renderer_portmap.n9575 , 
         \renderer_portmap.n1[2] , \renderer_portmap.n9578 , 
         \renderer_portmap.n8304 , \renderer_portmap.n9593 , 
         \renderer_portmap.n9105 , \renderer_portmap.n9102 , 
         \renderer_portmap.n9596 , \renderer_portmap.n9641 , \piece_shape[8] , 
         \piece_shape[10] , \piece_shape[11] , \renderer_portmap.n9635 , 
         \piece_shape[12] , \piece_shape[13] , \piece_shape[14] , 
         \vga_sync_portmap.n68 , n71, vsync_c_N_318, \renderer_portmap.n8751 , 
         n8174, \renderer_portmap.rgb_c_0_N_313 , \vga_sync_portmap.n3051 , 
         \renderer_portmap.n9169 , \vga_sync_portmap.n15 , 
         \vga_sync_portmap.n14 , n8899, \vga_sync_portmap.n8969 , 
         \vga_sync_portmap.n12 , \vga_sync_portmap.n12_adj_399 , n52, 
         \renderer_portmap.n8738 , \renderer_portmap.n4043 , 
         \renderer_portmap.n9167 , \vga_sync_portmap.hsync_c_N_317 , hsync_c, 
         \vga_sync_portmap.vsync_c_N_319 , vsync_c, n6383, 
         \board_index_x_real[2] , \renderer_portmap.n8233 , 
         \renderer_portmap.n11_c , \renderer_portmap.n14_adj_367 , 
         \clock_manager_portmap.n4275 , \clock_manager_portmap.n8905 , 
         \clock_manager_portmap.n10_adj_398 , \clock_manager_portmap.n8963 , 
         \clock_manager_portmap.n4149 , 
         \nes_controller_portmap.ctrlr_clk_c_N_322 , n4269, 
         \clock_manager_portmap.n12 , ctrlr_latch_c_N_320, 
         \clock_manager_portmap.n8929 , 
         \nes_controller_portmap.ctrlr_latch_c_N_321 , ctrlr_latch_c, 
         \clock_manager_portmap.n10 , n26, n526, collision_down, 
         \game_logic_portmap.hit_bottom , n3611, 
         \clock_manager_portmap.game_clock_N_328$n0 , n12, n6395, 
         \game_logic_portmap.n16 , \game_logic_portmap.n17 , 
         \renderer_portmap.n163 , \special_background[0] , 
         \renderer_portmap.rgb_c_3_N_301 , \renderer_portmap.rgb_c_0_N_316 , 
         \renderer_portmap.rgb_c_0_N_315 , rgb_c_0, 
         \game_logic_portmap.down_delay_2__N_206[2] , 
         \game_logic_portmap.down_delay[2] , 
         \game_logic_portmap.piece_shape_15__N_107[0] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_275 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_274 , 
         \game_logic_portmap.collision_check_portmap.n8 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1[2] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_292 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_293 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[1] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_283 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_284 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2[0] , 
         \game_logic_portmap.collision_check_portmap.n8_adj_370 , 
         \game_logic_portmap.collision_check_portmap.n274[5] , 
         \game_logic_portmap.collision_check_portmap.n4443 , 
         \game_logic_portmap.collision_check_portmap.n4444 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_278 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_277 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1[0] , 
         \game_logic_portmap.collision_check_portmap.n9810 , 
         \game_logic_portmap.collision_check_portmap.n2916[0] , 
         \game_logic_portmap.collision_check_portmap.n1067[2] , 
         \game_logic_portmap.collision_check_portmap.n9815 , 
         \game_logic_portmap.collision_check_portmap.n805[3] , 
         \game_logic_portmap.collision_check_portmap.n805[2] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] , 
         \game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_255 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_359 , 
         \game_logic_portmap.collision_check_portmap.n4248 , 
         \game_logic_portmap.collision_check_portmap.n2906[0] , 
         \game_logic_portmap.collision_check_portmap.n9122 , 
         \game_logic_portmap.collision_check_portmap.n8_adj_376 , 
         \game_logic_portmap.collision_check_portmap.n4232 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_390 , 
         \game_logic_portmap.collision_check_portmap.n4 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[0] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_291 , 
         \game_logic_portmap.collision_check_portmap.n9121 , 
         \game_logic_portmap.collision_check_portmap.n8730 , 
         \game_logic_portmap.collision_check_portmap.n2_adj_377 , 
         \game_logic_portmap.collision_check_portmap.n9289 , 
         \game_logic_portmap.collision_check_portmap.n9156 , 
         \game_logic_portmap.collision_check_portmap.n20 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_358 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_380 , 
         \game_logic_portmap.collision_check_portmap.piece_left_col[0] , 
         \game_logic_portmap.collision_check_portmap.n6342 , 
         \game_logic_portmap.collision_check_portmap.piece_bottom_row[0] , 
         \game_logic_portmap.collision_check_portmap.hit_bottom_N_360 , 
         \game_logic_portmap.collision_check_portmap.hit_bottom_N_361 , 
         \game_logic_portmap.collision_check_portmap.n9163 , 
         \game_logic_portmap.collision_check_portmap.n28 , 
         \game_logic_portmap.collision_check_portmap.piece_left_col_0__N_287 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_281 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2[2] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_357 , 
         \game_logic_portmap.collision_check_portmap.n9149 , 
         \game_logic_portmap.collision_check_portmap.n13 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_356 , 
         \game_logic_portmap.collision_check_portmap.n8947 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_382 , 
         \game_logic_portmap.collision_check_portmap.n2875[0] , 
         \game_logic_portmap.move_down_auto_N_334 , \renderer_portmap.n9134 , 
         \renderer_portmap.rgb_c_5_N_294 , rgb_c_5, \renderer_portmap.n40 , 
         \renderer_portmap.rgb_c_4_N_299 , \renderer_portmap.rgb_c_4_N_300 , 
         rgb_c_4, \renderer_portmap.n6405 , rgb_c_3, 
         \renderer_portmap.rgb_c_2_N_305 , rgb_c_2, 
         \renderer_portmap.rgb_c_1_N_309 , rgb_c_1, 
         \renderer_portmap.n6_adj_362 , \renderer_portmap.n1489[2] , 
         \renderer_portmap.n6399 , \renderer_portmap.n6 , 
         \renderer_portmap.n1961 , \renderer_portmap.n24 , 
         \renderer_portmap.n8945 , \renderer_portmap.n8943 , 
         \renderer_portmap.n4 , \renderer_portmap.n6_adj_364 , 
         \renderer_portmap.n10_adj_366 , \game_logic_portmap.piece_code[2] , 
         \game_logic_portmap.piece_shape_15__N_109[2] , 
         \game_logic_portmap.piece_shape_15__N_109[1] , 
         \game_logic_portmap.left_delay_2__N_203[2] , 
         \game_logic_portmap.piece_shape_15__N_107[1] , 
         \game_logic_portmap.right_delay_2__N_200[2] , 
         \game_logic_portmap.sel_delay_2__N_197[2] , 
         \game_logic_portmap.piece_shape_15__N_109[2]$n1 , 
         \game_logic_portmap.piece_shape_15__N_109[0] , 
         \game_logic_portmap.rotate_delay_2__N_194[2] , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_sync_portmap_SLICE_0 \vga_sync_portmap.SLICE_0 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[7] ), .D1(\vga_sync_portmap.n10159 ), 
    .C1(\rgb_row[8] ), .D0(\vga_sync_portmap.n7815 ), .C0(\rgb_row[7] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7815 ), .CIN1(\vga_sync_portmap.n10159 ), 
    .Q0(\rgb_row[7] ), .Q1(\rgb_row[8] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[7] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .COUT1(\vga_sync_portmap.n7817 ), .COUT0(\vga_sync_portmap.n10159 ));
  vga_sync_portmap_SLICE_1 \vga_sync_portmap.SLICE_1 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .D1(\vga_sync_portmap.n10111 ), .C1(\rgb_col[4] ), 
    .D0(\vga_sync_portmap.n7842 ), .C0(\vga_sync_portmap.rgb_col[3]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7842 ), .CIN1(\vga_sync_portmap.n10111 ), 
    .Q0(\vga_sync_portmap.rgb_col[3]_2 ), .Q1(\rgb_col[4] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .COUT1(\vga_sync_portmap.n7844 ), .COUT0(\vga_sync_portmap.n10111 ));
  vga_sync_portmap_SLICE_2 \vga_sync_portmap.SLICE_2 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .D1(\vga_sync_portmap.n10108 ), .C1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .D0(\vga_sync_portmap.n7840 ), .C0(\vga_sync_portmap.rgb_col[1]_2 ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7840 ), .CIN1(\vga_sync_portmap.n10108 ), 
    .Q0(\vga_sync_portmap.rgb_col[1]_2 ), .Q1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .COUT1(\vga_sync_portmap.n7842 ), .COUT0(\vga_sync_portmap.n10108 ));
  vga_sync_portmap_SLICE_3 \vga_sync_portmap.SLICE_3 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .D1(\vga_sync_portmap.n10105 ), .C1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .B1(VCC_net), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10105 ), .Q1(\vga_sync_portmap.rgb_col[0]_2 ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .COUT1(\vga_sync_portmap.n7840 ), .COUT0(\vga_sync_portmap.n10105 ));
  vga_sync_portmap_SLICE_4 \vga_sync_portmap.SLICE_4 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[5] ), .D1(\vga_sync_portmap.n10156 ), 
    .C1(\rgb_row[6] ), .D0(\vga_sync_portmap.n7813 ), .C0(\rgb_row[5] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7813 ), .CIN1(\vga_sync_portmap.n10156 ), 
    .Q0(\rgb_row[5] ), .Q1(\rgb_row[6] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[5] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .COUT1(\vga_sync_portmap.n7815 ), .COUT0(\vga_sync_portmap.n10156 ));
  vga_sync_portmap_SLICE_5 \vga_sync_portmap.SLICE_5 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[3] ), .D1(\vga_sync_portmap.n10153 ), 
    .C1(\rgb_row[4] ), .D0(\vga_sync_portmap.n7811 ), 
    .C0(\vga_sync_portmap.rgb_row[3]_2 ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7811 ), .CIN1(\vga_sync_portmap.n10153 ), 
    .Q0(\vga_sync_portmap.rgb_row[3]_2 ), .Q1(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[3] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .COUT1(\vga_sync_portmap.n7813 ), .COUT0(\vga_sync_portmap.n10153 ));
  vga_sync_portmap_SLICE_6 \vga_sync_portmap.SLICE_6 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[1] ), .D1(\vga_sync_portmap.n10075 ), 
    .C1(\vga_sync_portmap.rgb_row[2]_2 ), .D0(\vga_sync_portmap.n7809 ), 
    .C0(\vga_sync_portmap.rgb_row[1]_2 ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7809 ), .CIN1(\vga_sync_portmap.n10075 ), 
    .Q0(\vga_sync_portmap.rgb_row[1]_2 ), .Q1(\vga_sync_portmap.rgb_row[2]_2 ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[1] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .COUT1(\vga_sync_portmap.n7811 ), .COUT0(\vga_sync_portmap.n10075 ));
  vga_sync_portmap_SLICE_7 \vga_sync_portmap.SLICE_7 ( 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .D1(\vga_sync_portmap.n10120 ), .D0(\vga_sync_portmap.n7848 ), 
    .C0(\rgb_col[9] ), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7848 ), .CIN1(\vga_sync_portmap.n10120 ), 
    .Q0(\rgb_col[9] ), .F0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .COUT0(\vga_sync_portmap.n10120 ));
  vga_sync_portmap_SLICE_8 \vga_sync_portmap.SLICE_8 ( 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[9] ), .D1(\vga_sync_portmap.n10162 ), 
    .D0(\vga_sync_portmap.n7817 ), .C0(\rgb_row[9] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7817 ), .CIN1(\vga_sync_portmap.n10162 ), 
    .Q0(\rgb_row[9] ), .F0(\vga_sync_portmap.rgb_row_9__N_1[9] ), 
    .COUT0(\vga_sync_portmap.n10162 ));
  vga_sync_portmap_SLICE_9 \vga_sync_portmap.SLICE_9 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[0] ), .D1(\vga_sync_portmap.n10072 ), 
    .C1(\vga_sync_portmap.rgb_row[0]_2 ), .B1(VCC_net), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10072 ), .Q1(\vga_sync_portmap.rgb_row[0]_2 ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[0] ), 
    .COUT1(\vga_sync_portmap.n7809 ), .COUT0(\vga_sync_portmap.n10072 ));
  vga_sync_portmap_SLICE_10 \vga_sync_portmap.SLICE_10 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .D1(\vga_sync_portmap.n10117 ), .C1(\rgb_col[8] ), 
    .D0(\vga_sync_portmap.n7846 ), .C0(\rgb_col[7] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7846 ), .CIN1(\vga_sync_portmap.n10117 ), 
    .Q0(\rgb_col[7] ), .Q1(\rgb_col[8] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .COUT1(\vga_sync_portmap.n7848 ), .COUT0(\vga_sync_portmap.n10117 ));
  vga_sync_portmap_SLICE_11 \vga_sync_portmap.SLICE_11 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .D1(\vga_sync_portmap.n10114 ), .C1(\rgb_col[6] ), 
    .D0(\vga_sync_portmap.n7844 ), .C0(\rgb_col[5] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n7844 ), .CIN1(\vga_sync_portmap.n10114 ), 
    .Q0(\rgb_col[5] ), .Q1(\rgb_col[6] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .COUT1(\vga_sync_portmap.n7846 ), .COUT0(\vga_sync_portmap.n10114 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .D1(\clock_manager_portmap.n10132 ), 
    .C1(\clock_manager_portmap.clk_counter[6] ), 
    .D0(\clock_manager_portmap.n7824 ), 
    .C0(\clock_manager_portmap.clk_counter[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7824 ), 
    .CIN1(\clock_manager_portmap.n10132 ), 
    .Q0(\clock_manager_portmap.clk_counter[5] ), 
    .Q1(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .COUT1(\clock_manager_portmap.n7826 ), 
    .COUT0(\clock_manager_portmap.n10132 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .D1(\clock_manager_portmap.n10150 ), 
    .C1(\clock_manager_portmap.clk_counter[18] ), 
    .D0(\clock_manager_portmap.n7836 ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7836 ), 
    .CIN1(\clock_manager_portmap.n10150 ), 
    .Q0(\clock_manager_portmap.clk_counter[17] ), 
    .Q1(\clock_manager_portmap.clk_counter[18] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .COUT0(\clock_manager_portmap.n10150 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .D1(\clock_manager_portmap.n10147 ), 
    .C1(\clock_manager_portmap.clk_counter[16] ), 
    .D0(\clock_manager_portmap.n7834 ), .C0(\NEScount[7] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7834 ), 
    .CIN1(\clock_manager_portmap.n10147 ), .Q0(\NEScount[7] ), 
    .Q1(\clock_manager_portmap.clk_counter[16] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .COUT1(\clock_manager_portmap.n7836 ), 
    .COUT0(\clock_manager_portmap.n10147 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .D1(\clock_manager_portmap.n10144 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n7832 ), .C0(\NEScount[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7832 ), 
    .CIN1(\clock_manager_portmap.n10144 ), .Q0(\NEScount[5] ), 
    .Q1(\NEScount[6] ), .F0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .COUT1(\clock_manager_portmap.n7834 ), 
    .COUT0(\clock_manager_portmap.n10144 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .D1(\clock_manager_portmap.n10141 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n7830 ), .C0(\NEScount[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7830 ), 
    .CIN1(\clock_manager_portmap.n10141 ), .Q0(\NEScount[3] ), 
    .Q1(\NEScount[4] ), .F0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .COUT1(\clock_manager_portmap.n7832 ), 
    .COUT0(\clock_manager_portmap.n10141 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .D1(\clock_manager_portmap.n10138 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n7828 ), .C0(\NEScount[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7828 ), 
    .CIN1(\clock_manager_portmap.n10138 ), .Q0(\NEScount[1] ), 
    .Q1(\NEScount[2] ), .F0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .COUT1(\clock_manager_portmap.n7830 ), 
    .COUT0(\clock_manager_portmap.n10138 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .D1(\clock_manager_portmap.n10123 ), 
    .C1(\clock_manager_portmap.clk_counter[0] ), .B1(VCC_net), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10123 ), 
    .Q1(\clock_manager_portmap.clk_counter[0] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .COUT1(\clock_manager_portmap.n7820 ), 
    .COUT0(\clock_manager_portmap.n10123 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .D1(\clock_manager_portmap.n10102 ), .D0(\clock_manager_portmap.n7865 ), 
    .C0(\game_clock_ctr[15] ), .CLK(clk), .CIN0(\clock_manager_portmap.n7865 ), 
    .CIN1(\clock_manager_portmap.n10102 ), .Q0(\game_clock_ctr[15] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .COUT0(\clock_manager_portmap.n10102 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .D1(\clock_manager_portmap.n10129 ), 
    .C1(\clock_manager_portmap.clk_counter[4] ), 
    .D0(\clock_manager_portmap.n7822 ), 
    .C0(\clock_manager_portmap.clk_counter[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7822 ), 
    .CIN1(\clock_manager_portmap.n10129 ), 
    .Q0(\clock_manager_portmap.clk_counter[3] ), 
    .Q1(\clock_manager_portmap.clk_counter[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .COUT1(\clock_manager_portmap.n7824 ), 
    .COUT0(\clock_manager_portmap.n10129 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .D1(\clock_manager_portmap.n10099 ), .C1(\game_clock_ctr[14] ), 
    .D0(\clock_manager_portmap.n7863 ), .C0(\game_clock_ctr[13] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7863 ), 
    .CIN1(\clock_manager_portmap.n10099 ), .Q0(\game_clock_ctr[13] ), 
    .Q1(\game_clock_ctr[14] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n7865 ), 
    .COUT0(\clock_manager_portmap.n10099 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .D1(\clock_manager_portmap.n10135 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n7826 ), .C0(NESclk), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7826 ), 
    .CIN1(\clock_manager_portmap.n10135 ), .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .COUT1(\clock_manager_portmap.n7828 ), 
    .COUT0(\clock_manager_portmap.n10135 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .D1(\clock_manager_portmap.n10096 ), .C1(\game_clock_ctr[12] ), 
    .D0(\clock_manager_portmap.n7861 ), .C0(\game_clock_ctr[11] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7861 ), 
    .CIN1(\clock_manager_portmap.n10096 ), .Q0(\game_clock_ctr[11] ), 
    .Q1(\game_clock_ctr[12] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n7863 ), 
    .COUT0(\clock_manager_portmap.n10096 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .D1(\clock_manager_portmap.n10093 ), .C1(\game_clock_ctr[10] ), 
    .D0(\clock_manager_portmap.n7859 ), .C0(\game_clock_ctr[9] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7859 ), 
    .CIN1(\clock_manager_portmap.n10093 ), .Q0(\game_clock_ctr[9] ), 
    .Q1(\game_clock_ctr[10] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n7861 ), 
    .COUT0(\clock_manager_portmap.n10093 ));
  clock_manager_portmap_SLICE_25 \clock_manager_portmap.SLICE_25 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .D1(\clock_manager_portmap.n10090 ), .C1(\game_clock_ctr[8] ), 
    .D0(\clock_manager_portmap.n7857 ), .C0(\game_clock_ctr[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7857 ), 
    .CIN1(\clock_manager_portmap.n10090 ), .Q0(\game_clock_ctr[7] ), 
    .Q1(\game_clock_ctr[8] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n7859 ), 
    .COUT0(\clock_manager_portmap.n10090 ));
  clock_manager_portmap_SLICE_26 \clock_manager_portmap.SLICE_26 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .D1(\clock_manager_portmap.n10087 ), .C1(\game_clock_ctr[6] ), 
    .D0(\clock_manager_portmap.n7855 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7855 ), 
    .CIN1(\clock_manager_portmap.n10087 ), 
    .Q0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .Q1(\game_clock_ctr[6] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n7857 ), 
    .COUT0(\clock_manager_portmap.n10087 ));
  clock_manager_portmap_SLICE_27 \clock_manager_portmap.SLICE_27 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .D1(\clock_manager_portmap.n10084 ), 
    .C1(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .D0(\clock_manager_portmap.n7853 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[3]_2 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7853 ), 
    .CIN1(\clock_manager_portmap.n10084 ), 
    .Q0(\clock_manager_portmap.game_clock_ctr[3]_2 ), 
    .Q1(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n7855 ), 
    .COUT0(\clock_manager_portmap.n10084 ));
  clock_manager_portmap_SLICE_28 \clock_manager_portmap.SLICE_28 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .D1(\clock_manager_portmap.n10081 ), 
    .C1(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .D0(\clock_manager_portmap.n7851 ), .C0(\game_clock_ctr[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7851 ), 
    .CIN1(\clock_manager_portmap.n10081 ), .Q0(\game_clock_ctr[1] ), 
    .Q1(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n7853 ), 
    .COUT0(\clock_manager_portmap.n10081 ));
  clock_manager_portmap_SLICE_29 \clock_manager_portmap.SLICE_29 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .D1(\clock_manager_portmap.n10078 ), .C1(\game_clock_ctr[0] ), 
    .B1(\clock_manager_portmap.game_clock_N_328 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10078 ), .Q1(\game_clock_ctr[0] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n7851 ), 
    .COUT0(\clock_manager_portmap.n10078 ));
  clock_manager_portmap_SLICE_30 \clock_manager_portmap.SLICE_30 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .D1(\clock_manager_portmap.n10126 ), 
    .C1(\clock_manager_portmap.clk_counter[2] ), 
    .D0(\clock_manager_portmap.n7820 ), 
    .C0(\clock_manager_portmap.clk_counter[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_355 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n7820 ), 
    .CIN1(\clock_manager_portmap.n10126 ), 
    .Q0(\clock_manager_portmap.clk_counter[1] ), 
    .Q1(\clock_manager_portmap.clk_counter[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .COUT1(\clock_manager_portmap.n7822 ), 
    .COUT0(\clock_manager_portmap.n10126 ));
  game_logic_portmap_SLICE_32 \game_logic_portmap.SLICE_32 ( 
    .DI1(\game_logic_portmap.piece_loc_1__3__N_83[1] ), 
    .DI0(\game_logic_portmap.piece_loc_1__0__N_92 ), 
    .D1(\game_logic_portmap.n353 ), .C1(\piece_loc[1][1] ), 
    .B1(\game_logic_portmap.n948 ), .A1(\piece_loc[1][0] ), 
    .D0(\piece_loc[1][0] ), .C0(\game_logic_portmap.n353 ), 
    .A0(\game_logic_portmap.n948 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[1][0] ), 
    .Q1(\piece_loc[1][1] ), .F0(\game_logic_portmap.piece_loc_1__0__N_92 ), 
    .F1(\game_logic_portmap.piece_loc_1__3__N_83[1] ));
  game_logic_portmap_SLICE_33 \game_logic_portmap.SLICE_33 ( 
    .DI1(\game_logic_portmap.down_delay_1__N_207 ), 
    .DI0(\game_logic_portmap.down_delay_2__N_206[0] ), 
    .D1(\game_logic_portmap.down_delay[1] ), 
    .C1(\game_logic_portmap.down_delay[0] ), .B1(n950), 
    .A1(piece_loc_0__0__N_106), .D0(\game_logic_portmap.down_delay[0] ), 
    .C0(\game_logic_portmap.n4197 ), .B0(n6719), 
    .A0(\game_logic_portmap.n6_adj_391 ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.down_delay[0] ), 
    .Q1(\game_logic_portmap.down_delay[1] ), 
    .F0(\game_logic_portmap.down_delay_2__N_206[0] ), 
    .F1(\game_logic_portmap.down_delay_1__N_207 ));
  game_logic_portmap_SLICE_34 \game_logic_portmap.SLICE_34 ( 
    .DI1(\game_logic_portmap.right_delay_1__N_201 ), 
    .DI0(\game_logic_portmap.right_delay_2__N_200[0] ), 
    .D1(\game_logic_portmap.right_delay[0] ), 
    .C1(\game_logic_portmap.right_delay[1] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n4197 ), 
    .C0(\game_logic_portmap.right_delay[0] ), 
    .B0(\game_logic_portmap.right_delay[2] ), .A0(\game_logic_portmap.n6 ), 
    .CLK(game_clock), .Q0(\game_logic_portmap.right_delay[0] ), 
    .Q1(\game_logic_portmap.right_delay[1] ), 
    .F0(\game_logic_portmap.right_delay_2__N_200[0] ), 
    .F1(\game_logic_portmap.right_delay_1__N_201 ));
  game_logic_portmap_SLICE_35 \game_logic_portmap.SLICE_35 ( 
    .DI1(\game_logic_portmap.left_delay_1__N_204 ), 
    .DI0(\game_logic_portmap.left_delay_2__N_203[0] ), 
    .D1(\game_logic_portmap.left_delay[1] ), 
    .C1(\game_logic_portmap.left_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n6_adj_397 ), 
    .C0(\game_logic_portmap.left_delay[2] ), 
    .B0(\game_logic_portmap.left_delay[0] ), .A0(\game_logic_portmap.n4197 ), 
    .CLK(game_clock), .Q0(\game_logic_portmap.left_delay[0] ), 
    .Q1(\game_logic_portmap.left_delay[1] ), 
    .F0(\game_logic_portmap.left_delay_2__N_203[0] ), 
    .F1(\game_logic_portmap.left_delay_1__N_204 ));
  game_logic_portmap_SLICE_36 \game_logic_portmap.SLICE_36 ( 
    .DI1(\game_logic_portmap.sel_delay_1__N_198 ), 
    .DI0(\game_logic_portmap.sel_delay_2__N_197[0] ), 
    .D1(\game_logic_portmap.sel_delay[0] ), 
    .C1(\game_logic_portmap.sel_delay[1] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n6_adj_394 ), 
    .C0(\game_logic_portmap.sel_delay[0] ), 
    .B0(\game_logic_portmap.sel_delay[2] ), .A0(\game_logic_portmap.n4197 ), 
    .CLK(game_clock), .Q0(\game_logic_portmap.sel_delay[0] ), 
    .Q1(\game_logic_portmap.sel_delay[1] ), 
    .F0(\game_logic_portmap.sel_delay_2__N_197[0] ), 
    .F1(\game_logic_portmap.sel_delay_1__N_198 ));
  game_logic_portmap_SLICE_37 \game_logic_portmap.SLICE_37 ( 
    .DI1(\game_logic_portmap.rotate_delay_1__N_195 ), 
    .DI0(\game_logic_portmap.rotate_delay_2__N_194[0] ), 
    .D1(\game_logic_portmap.rotate_delay[1] ), 
    .C1(\game_logic_portmap.rotate_delay[0] ), .B1(piece_loc_0__0__N_106), 
    .A1(n950), .D0(\game_logic_portmap.n5 ), 
    .C0(\game_logic_portmap.rotate_delay[1] ), 
    .B0(\game_logic_portmap.rotate_delay[0] ), .A0(\game_logic_portmap.n4197 ), 
    .CLK(game_clock), .Q0(\game_logic_portmap.rotate_delay[0] ), 
    .Q1(\game_logic_portmap.rotate_delay[1] ), 
    .F0(\game_logic_portmap.rotate_delay_2__N_194[0] ), 
    .F1(\game_logic_portmap.rotate_delay_1__N_195 ));
  game_logic_portmap_SLICE_48 \game_logic_portmap.SLICE_48 ( 
    .DI1(\game_logic_portmap.piece_loc_1__3__N_83[2] ), 
    .DI0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), 
    .D1(\game_logic_portmap.n948 ), .C1(\game_logic_portmap.n4 ), .B1(n1953), 
    .A1(\piece_loc[1][2] ), .D0(\game_logic_portmap.n6_adj_393 ), 
    .C0(\game_logic_portmap.future_piece_loc_1__3__N_212[3] ), 
    .B0(\piece_loc[1][3] ), .A0(\game_logic_portmap.n948 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[1][3] ), 
    .Q1(\piece_loc[1][2] ), .F0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), 
    .F1(\game_logic_portmap.piece_loc_1__3__N_83[2] ));
  game_logic_portmap_SLICE_52 \game_logic_portmap.SLICE_52 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_109[0]$n3 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_109[1]$n2 ), 
    .D1(\game_logic_portmap.piece_code[0] ), 
    .C1(\game_logic_portmap.n1398[0] ), 
    .D0(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.piece_code[0] ), 
    .B0(\game_logic_portmap.n1398[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.piece_code[1] ), 
    .Q1(\game_logic_portmap.piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[1]$n2 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[0]$n3 ));
  game_logic_portmap_SLICE_54 \game_logic_portmap.SLICE_54 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_107[0]$n5 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_107[1]$n4 ), 
    .D1(\game_logic_portmap.piece_rotation[0] ), 
    .C1(\game_logic_portmap.n353 ), .B1(n950), .A1(piece_loc_0__0__N_106), 
    .D0(\game_logic_portmap.n353 ), 
    .C0(\game_logic_portmap.piece_rotation[0] ), 
    .B0(\game_logic_portmap.piece_rotation[1] ), 
    .A0(\game_logic_portmap.n4197 ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.piece_rotation[1] ), 
    .Q1(\game_logic_portmap.piece_rotation[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_107[1]$n4 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_107[0]$n5 ));
  game_logic_portmap_SLICE_55 \game_logic_portmap.SLICE_55 ( 
    .DI1(\game_logic_portmap.piece_loc_0__2__N_98 ), 
    .DI0(\game_logic_portmap.piece_loc_0__3__N_95 ), .D1(\piece_loc[0][2] ), 
    .C1(\game_logic_portmap.n4_adj_392 ), .B1(\game_logic_portmap.n458 ), 
    .D0(\piece_loc[0][3] ), .C0(\piece_loc[0][2] ), 
    .B0(\game_logic_portmap.n4_adj_392 ), .A0(\game_logic_portmap.n458 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[0][3] ), 
    .Q1(\piece_loc[0][2] ), .F0(\game_logic_portmap.piece_loc_0__3__N_95 ), 
    .F1(\game_logic_portmap.piece_loc_0__2__N_98 ));
  game_logic_portmap_SLICE_56 \game_logic_portmap.SLICE_56 ( 
    .DI1(\game_logic_portmap.piece_loc_0__0__N_104 ), 
    .DI0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .D1(\game_logic_portmap.n458 ), .C1(\game_logic_portmap.n4220 ), 
    .B1(\piece_loc[0][0] ), .D0(\game_logic_portmap.n4220 ), 
    .C0(\game_logic_portmap.n458 ), .B0(\piece_loc[0][1] ), 
    .A0(\piece_loc[0][0] ), .CE(\game_logic_portmap.piece_loc_0__0__N_105 ), 
    .LSR(piece_loc_0__0__N_106), .CLK(game_clock), .Q0(\piece_loc[0][1] ), 
    .Q1(\piece_loc[0][0] ), .F0(\game_logic_portmap.piece_loc_0__1__N_101 ), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_104 ));
  nes_controller_portmap_SLICE_62 \nes_controller_portmap.SLICE_62 ( 
    .DI1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[3] ), 
    .D0(\nes_controller_portmap.shift_reg[4] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[5] ), 
    .Q1(\nes_controller_portmap.shift_reg[4] ), 
    .F0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_64 \nes_controller_portmap.SLICE_64 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ));
  nes_controller_portmap_SLICE_66 \nes_controller_portmap.SLICE_66 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_211 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_211 ));
  renderer_portmap_SLICE_68 \renderer_portmap.SLICE_68 ( .D1(\rgb_col[5] ), 
    .C1(\renderer_portmap.n9198 ), .B1(\rgb_col[6] ), .A1(\rgb_col[4] ), 
    .D0(\rgb_row[5] ), .C0(\rgb_col[4] ), .B0(\rgb_row[4] ), .A0(\rgb_col[5] ), 
    .F0(\renderer_portmap.n9198 ), .F1(\renderer_portmap.n9287 ));
  SLICE_70 SLICE_70( .D1(n6), .C1(n11), .A1(\board_index_x_real[3] ), 
    .D0(\piece_loc[0][3] ), .C0(\piece_loc[0][2] ), .B0(\piece_loc[0][0] ), 
    .A0(\piece_loc[0][1] ), .F0(n11), .F1(n1301));
  renderer_portmap_SLICE_71 \renderer_portmap.SLICE_71 ( 
    .D1(\renderer_portmap.n9 ), .C1(\renderer_portmap.n10 ), .B1(\rgb_row[9] ), 
    .A1(\renderer_portmap.n14 ), .D0(n1301), 
    .C0(\renderer_portmap.n6_adj_363 ), .B0(\board_index_x_real[3] ), 
    .A0(\piece_loc[0][3] ), .F0(\renderer_portmap.n10 ), 
    .F1(\renderer_portmap.rgb_c_0_N_314 ));
  game_logic_portmap_SLICE_72 \game_logic_portmap.SLICE_72 ( 
    .D1(\game_logic_portmap.n4152 ), .C1(n950), .B1(first_time), .A1(n39), 
    .D0(n8961), .C0(\game_logic_portmap.n4152 ), .B0(\game_clock_ctr[0] ), 
    .A0(\game_clock_ctr[1] ), .F0(n950), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_105 ));
  game_logic_portmap_SLICE_73 \game_logic_portmap.SLICE_73 ( 
    .DI1(first_time_N_335), .D1(\game_logic_portmap.n4152 ), .C1(n950), 
    .B1(first_time), .A1(n39), .D0(n950), .C0(\game_logic_portmap.n4152 ), 
    .B0(n39), .A0(first_time), .CLK(game_clock), .Q1(first_time), 
    .F0(\game_logic_portmap.n4197 ), .F1(first_time_N_335));
  game_logic_portmap_SLICE_74 \game_logic_portmap.SLICE_74 ( 
    .D1(\game_logic_portmap.n4197 ), .C1(sel), .B1(\game_logic_portmap.n8895 ), 
    .A1(\game_logic_portmap.sel_delay[0] ), 
    .D0(\nes_controller_portmap.sel_N_327 ), 
    .C0(\nes_controller_portmap.shift_reg[5] ), .B0(sel), .F0(sel), 
    .F1(\game_logic_portmap.n1398[0] ));
  game_logic_portmap_SLICE_76 \game_logic_portmap.SLICE_76 ( .D1(right_button), 
    .C1(\game_logic_portmap.n8975 ), .B1(\game_logic_portmap.hit_piece ), 
    .A1(left_button), .D0(down_button), .C0(\game_logic_portmap.n8185 ), 
    .B0(collision_left_N_331), .A0(move_down_auto), 
    .F0(\game_logic_portmap.n8975 ), 
    .F1(\game_logic_portmap.special_background_0__N_187 ));
  nes_controller_portmap_SLICE_77 \nes_controller_portmap.SLICE_77 ( 
    .D1(collision_down_N_333), .C1(right_button), .B1(\piece_loc[0][0] ), 
    .A1(left_button), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .C0(\nes_controller_portmap.sel_N_327 ), .A0(right_button), 
    .F0(right_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ));
  game_logic_portmap_SLICE_78 \game_logic_portmap.SLICE_78 ( 
    .D1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(collision_down_N_333), .C0(\piece_loc[1][2] ), .B0(n1953), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3256 ));
  game_logic_portmap_collision_check_portmap_SLICE_79 
    \game_logic_portmap.collision_check_portmap.SLICE_79 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8715 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8715 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1022[3] ));
  game_logic_portmap_SLICE_80 \game_logic_portmap.SLICE_80 ( 
    .C1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(collision_down_N_333), .B0(\piece_loc[1][0] ), .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3439 ));
  game_logic_portmap_collision_check_portmap_SLICE_81 
    \game_logic_portmap.collision_check_portmap.SLICE_81 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4204 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4204 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8_adj_369 ));
  game_logic_portmap_SLICE_82 \game_logic_portmap.SLICE_82 ( 
    .D1(\game_logic_portmap.rotate_delay[2] ), .C1(rotate_out_c), 
    .B1(\game_logic_portmap.rotate_delay[1] ), 
    .A1(\game_logic_portmap.rotate_delay[0] ), 
    .D0(\nes_controller_portmap.sel_N_327 ), 
    .C0(\nes_controller_portmap.shift_reg[3] ), .B0(rotate_out_c), 
    .F0(rotate_out_c), .F1(\game_logic_portmap.n353 ));
  game_logic_portmap_SLICE_84 \game_logic_portmap.SLICE_84 ( .D1(down_button), 
    .C1(collision_left_N_331), .B1(move_down_auto), .A1(left_button), 
    .D0(left_button), .C0(\game_logic_portmap.n6_adj_396 ), 
    .B0(\game_logic_portmap.hit_piece ), .A0(\game_logic_portmap.n5_adj_395 ), 
    .F0(collision_left_N_331), .F1(n4219));
  nes_controller_portmap_SLICE_87 \nes_controller_portmap.SLICE_87 ( 
    .D1(move_down_auto), .C1(down_button), 
    .D0(\nes_controller_portmap.shift_reg[2] ), 
    .C0(\nes_controller_portmap.sel_N_327 ), .B0(down_button), 
    .F0(down_button), .F1(collision_down_N_333));
  game_logic_portmap_SLICE_88 \game_logic_portmap.SLICE_88 ( 
    .D1(move_down_auto), .C1(n1600), .B1(right_button), .A1(down_button), 
    .D0(\game_logic_portmap.hit_piece ), .C0(\game_logic_portmap.n8185 ), 
    .A0(right_button), .F0(n1600), .F1(\game_logic_portmap.n4223 ));
  game_logic_portmap_collision_check_portmap_SLICE_90 
    \game_logic_portmap.collision_check_portmap.SLICE_90 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3256 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_c ));
  game_logic_portmap_collision_check_portmap_SLICE_92 
    \game_logic_portmap.collision_check_portmap.SLICE_92 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4445 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4445 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4446 ));
  game_logic_portmap_collision_check_portmap_SLICE_93 
    \game_logic_portmap.collision_check_portmap.SLICE_93 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(down_button), .B0(move_down_auto), .A0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9162 ));
  game_logic_portmap_collision_check_portmap_SLICE_94 
    \game_logic_portmap.collision_check_portmap.SLICE_94 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3099 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3099 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3 ));
  game_logic_portmap_collision_check_portmap_SLICE_95 
    \game_logic_portmap.collision_check_portmap.SLICE_95 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.future_piece_loc_1__3__N_212[3] ), 
    .B1(down_button), .A1(move_down_auto), .D0(\piece_loc[1][1] ), 
    .C0(\piece_loc[1][3] ), .B0(\piece_loc[1][0] ), .A0(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.future_piece_loc_1__3__N_212[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ));
  game_logic_portmap_collision_check_portmap_SLICE_96 
    \game_logic_portmap.collision_check_portmap.SLICE_96 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2_adj_371 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4432 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4431 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4432 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_262 ));
  game_logic_portmap_collision_check_portmap_SLICE_97 
    \game_logic_portmap.collision_check_portmap.SLICE_97 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_262 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_263 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_98 
    \game_logic_portmap.collision_check_portmap.SLICE_98 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9195 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9590 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1022[3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1012[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n9587 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9590 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_280 ));
  game_logic_portmap_collision_check_portmap_SLICE_99 
    \game_logic_portmap.collision_check_portmap.SLICE_99 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1027[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9587 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n7996 ));
  game_logic_portmap_collision_check_portmap_SLICE_101 
    \game_logic_portmap.collision_check_portmap.SLICE_101 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_247 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_248 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9162 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n7996 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_248 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_102 
    \game_logic_portmap.collision_check_portmap.SLICE_102 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4538 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n2_adj_373 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4537 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4538 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_2__N_247 ));
  game_logic_portmap_collision_check_portmap_SLICE_104 
    \game_logic_portmap.collision_check_portmap.SLICE_104 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_266 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_267 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_374 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_267 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_105 
    \game_logic_portmap.collision_check_portmap.SLICE_105 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3_adj_386 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9581 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n9141 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_374 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9581 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_266 ));
  game_logic_portmap_collision_check_portmap_SLICE_106 
    \game_logic_portmap.collision_check_portmap.SLICE_106 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4436 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9832 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3_adj_375 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4436 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_251 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_245 ));
  game_logic_portmap_collision_check_portmap_SLICE_107 
    \game_logic_portmap.collision_check_portmap.SLICE_107 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_251 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_252 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_1__N_252 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] ));
  nes_controller_portmap_SLICE_109 \nes_controller_portmap.SLICE_109 ( 
    .D1(collision_down_N_333), .C1(left_button), .B1(right_button), 
    .A1(\piece_loc[0][0] ), .D0(\nes_controller_portmap.shift_reg[1] ), 
    .C0(\nes_controller_portmap.sel_N_327 ), .B0(left_button), 
    .F0(left_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    );
  game_logic_portmap_collision_check_portmap_SLICE_110 
    \game_logic_portmap.collision_check_portmap.SLICE_110 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n5_adj_379 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3_adj_378 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_233 ));
  game_logic_portmap_collision_check_portmap_SLICE_111 
    \game_logic_portmap.collision_check_portmap.SLICE_111 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_233 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_234 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9203 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3256 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_1__N_234 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_112 
    \game_logic_portmap.collision_check_portmap.SLICE_112 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3439 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8_adj_374 ));
  game_logic_portmap_collision_check_portmap_SLICE_113 
    \game_logic_portmap.collision_check_portmap.SLICE_113 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3419 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3419 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1147[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_114 
    \game_logic_portmap.collision_check_portmap.SLICE_114 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n5_adj_381 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4440 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_240 ));
  game_logic_portmap_collision_check_portmap_SLICE_115 
    \game_logic_portmap.collision_check_portmap.SLICE_115 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_240 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_241 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4252 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_369 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_1__N_241 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_116 
    \game_logic_portmap.collision_check_portmap.SLICE_116 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_270 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_271 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_258 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3419 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_271 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_118 
    \game_logic_portmap.collision_check_portmap.SLICE_118 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9192 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9192 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_244 ));
  game_logic_portmap_collision_check_portmap_SLICE_119 
    \game_logic_portmap.collision_check_portmap.SLICE_119 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ), 
    .B1(\piece_shape[2] ), .A1(\piece_shape[7] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_246 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_244 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_245 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n22 ));
  game_logic_portmap_collision_check_portmap_SLICE_120 
    \game_logic_portmap.collision_check_portmap.SLICE_120 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10_adj_383 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9184 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9184 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 ));
  game_logic_portmap_collision_check_portmap_SLICE_121 
    \game_logic_portmap.collision_check_portmap.SLICE_121 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ), 
    .B1(\piece_shape[9] ), .A1(\piece_shape[15] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_230 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n24 ));
  game_logic_portmap_collision_check_portmap_SLICE_122 
    \game_logic_portmap.collision_check_portmap.SLICE_122 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_260 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_259 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_261 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10_adj_385 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9204 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_259 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_124 
    \game_logic_portmap.collision_check_portmap.SLICE_124 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4436 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4436 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10 ));
  game_logic_portmap_collision_check_portmap_SLICE_126 
    \game_logic_portmap.collision_check_portmap.SLICE_126 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_238 ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_237 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_239 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10_adj_384 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9185 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_237 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_128 
    \game_logic_portmap.collision_check_portmap.SLICE_128 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4433 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1092[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4433 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9599 ));
  game_logic_portmap_collision_check_portmap_SLICE_130 
    \game_logic_portmap.collision_check_portmap.SLICE_130 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1027[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_131 
    \game_logic_portmap.collision_check_portmap.SLICE_131 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8715 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4455 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4455 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4440 ));
  game_logic_portmap_collision_check_portmap_SLICE_132 
    \game_logic_portmap.collision_check_portmap.SLICE_132 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][1] ), .D0(\piece_shape[7] ), 
    .C0(\piece_shape[5] ), .B0(\piece_shape[6] ), .A0(\piece_shape[4] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4225 ));
  game_logic_portmap_collision_check_portmap_SLICE_133 
    \game_logic_portmap.collision_check_portmap.SLICE_133 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1092[0] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4225 ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1092[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_256 ));
  game_logic_portmap_collision_check_portmap_SLICE_134 
    \game_logic_portmap.collision_check_portmap.SLICE_134 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_388 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .A1(\piece_loc[0][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F0(\game_logic_portmap.collision_check_portmap.n4_adj_388 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6_adj_389 ));
  game_logic_portmap_collision_check_portmap_SLICE_136 
    \game_logic_portmap.collision_check_portmap.SLICE_136 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4_adj_388 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .A1(\piece_loc[0][2] ), .D0(down_button), .C0(move_down_auto), 
    .B0(\piece_loc[0][0] ), .A0(\piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2096 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ));
  game_logic_portmap_collision_check_portmap_SLICE_137 
    \game_logic_portmap.collision_check_portmap.SLICE_137 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .B1(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , 
    .A0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_258 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9141 ));
  renderer_portmap_SLICE_138 \renderer_portmap.SLICE_138 ( 
    .D1(\renderer_portmap.n1[1] ), .C1(\renderer_portmap.n9611 ), 
    .B1(\piece_shape[0] ), .A1(\piece_shape[1] ), 
    .D0(\renderer_portmap.n1972 ), .C0(\renderer_portmap.n1[1] ), 
    .B0(\piece_shape[2] ), .A0(\piece_shape[3] ), 
    .F0(\renderer_portmap.n9611 ), .F1(\renderer_portmap.n9117 ));
  renderer_portmap_SLICE_140 \renderer_portmap.SLICE_140 ( 
    .D1(\renderer_portmap.n1[1] ), .C1(\renderer_portmap.n1972 ), 
    .B1(\piece_shape[6] ), .A1(\piece_shape[7] ), .D0(\rgb_col[4] ), 
    .C0(\piece_loc[0][0] ), .F0(\renderer_portmap.n1972 ), 
    .F1(\renderer_portmap.n9575 ));
  renderer_portmap_SLICE_141 \renderer_portmap.SLICE_141 ( 
    .D1(\renderer_portmap.n1[2] ), .C1(\renderer_portmap.n9578 ), 
    .B1(\renderer_portmap.n8304 ), .A1(\renderer_portmap.n9117 ), 
    .D0(\piece_shape[4] ), .C0(\renderer_portmap.n9575 ), 
    .B0(\piece_shape[5] ), .A0(\renderer_portmap.n1[1] ), 
    .F0(\renderer_portmap.n9578 ), .F1(\renderer_portmap.n9593 ));
  renderer_portmap_SLICE_143 \renderer_portmap.SLICE_143 ( 
    .D0(\renderer_portmap.n9105 ), .C0(\renderer_portmap.n9102 ), 
    .B0(\renderer_portmap.n9593 ), .A0(\renderer_portmap.n8304 ), 
    .F0(\renderer_portmap.n9596 ));
  renderer_portmap_SLICE_144 \renderer_portmap.SLICE_144 ( 
    .D1(\renderer_portmap.n1[1] ), .C1(\renderer_portmap.n9641 ), 
    .B1(\piece_shape[8] ), .A1(\piece_shape[9] ), 
    .D0(\renderer_portmap.n1972 ), .C0(\renderer_portmap.n1[1] ), 
    .B0(\piece_shape[10] ), .A0(\piece_shape[11] ), 
    .F0(\renderer_portmap.n9641 ), .F1(\renderer_portmap.n9102 ));
  renderer_portmap_SLICE_146 \renderer_portmap.SLICE_146 ( 
    .D1(\renderer_portmap.n1[1] ), .C1(\renderer_portmap.n9635 ), 
    .B1(\piece_shape[12] ), .A1(\piece_shape[13] ), 
    .D0(\renderer_portmap.n1972 ), .C0(\renderer_portmap.n1[1] ), 
    .B0(\piece_shape[14] ), .A0(\piece_shape[15] ), 
    .F0(\renderer_portmap.n9635 ), .F1(\renderer_portmap.n9105 ));
  vga_sync_portmap_SLICE_148 \vga_sync_portmap.SLICE_148 ( 
    .D1(\vga_sync_portmap.rgb_row[2]_2 ), .C1(\vga_sync_portmap.n68 ), 
    .B1(\rgb_row[4] ), .A1(\vga_sync_portmap.rgb_row[3]_2 ), 
    .D0(\vga_sync_portmap.rgb_row[1]_2 ), .C0(\vga_sync_portmap.rgb_row[0]_2 ), 
    .F0(\vga_sync_portmap.n68 ), .F1(n71));
  renderer_portmap_SLICE_149 \renderer_portmap.SLICE_149 ( .D1(vsync_c_N_318), 
    .C1(\renderer_portmap.n8751 ), .B1(n71), .A1(\rgb_row[9] ), 
    .D0(\rgb_col[7] ), .C0(n8174), .B0(\rgb_col[8] ), .A0(\rgb_col[9] ), 
    .F0(\renderer_portmap.n8751 ), .F1(\renderer_portmap.rgb_c_0_N_313 ));
  vga_sync_portmap_SLICE_150 \vga_sync_portmap.SLICE_150 ( .D1(\rgb_col[5] ), 
    .B1(\rgb_row[4] ), .D0(\rgb_col[6] ), .C0(\rgb_col[5] ), 
    .F0(\vga_sync_portmap.n3051 ), .F1(\renderer_portmap.n9169 ));
  vga_sync_portmap_SLICE_151 \vga_sync_portmap.SLICE_151 ( 
    .D1(\vga_sync_portmap.rgb_col[2]_2 ), .C1(\vga_sync_portmap.n15 ), 
    .B1(\vga_sync_portmap.n14 ), .A1(\vga_sync_portmap.n3051 ), 
    .D0(\vga_sync_portmap.rgb_col[1]_2 ), .C0(\vga_sync_portmap.rgb_col[0]_2 ), 
    .B0(\rgb_col[7] ), .A0(\vga_sync_portmap.rgb_col[3]_2 ), 
    .F0(\vga_sync_portmap.n15 ), .F1(\vga_sync_portmap.rgb_col_0__N_50 ));
  vga_sync_portmap_SLICE_152 \vga_sync_portmap.SLICE_152 ( .D1(\rgb_row[6] ), 
    .C1(n8899), .B1(\vga_sync_portmap.rgb_row[0]_2 ), 
    .A1(\vga_sync_portmap.rgb_row[1]_2 ), .D0(\rgb_row[5] ), .C0(\rgb_row[7] ), 
    .F0(n8899), .F1(\vga_sync_portmap.n8969 ));
  vga_sync_portmap_SLICE_154 \vga_sync_portmap.SLICE_154 ( 
    .D1(\vga_sync_portmap.rgb_col_0__N_50 ), .C1(\vga_sync_portmap.n12 ), 
    .B1(\vga_sync_portmap.rgb_row[3]_2 ), .A1(\rgb_row[4] ), .D0(\rgb_row[9] ), 
    .C0(\vga_sync_portmap.n8969 ), .B0(\rgb_row[8] ), 
    .A0(\vga_sync_portmap.rgb_row[2]_2 ), .F0(\vga_sync_portmap.n12 ), 
    .F1(\vga_sync_portmap.rgb_row_0__N_30 ));
  vga_sync_portmap_SLICE_156 \vga_sync_portmap.SLICE_156 ( 
    .D1(\vga_sync_portmap.rgb_col[3]_2 ), .C1(\vga_sync_portmap.n12_adj_399 ), 
    .B1(\vga_sync_portmap.rgb_col[0]_2 ), .A1(\vga_sync_portmap.rgb_col[2]_2 ), 
    .D0(\vga_sync_portmap.rgb_col[1]_2 ), .C0(\rgb_col[4] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[6] ), .F0(\vga_sync_portmap.n12_adj_399 ), .F1(n8174));
  vga_sync_portmap_SLICE_158 \vga_sync_portmap.SLICE_158 ( .D1(\rgb_col[4] ), 
    .C1(\rgb_col[8] ), .B1(\rgb_col[9] ), .D0(\rgb_row[4] ), .C0(\rgb_col[4] ), 
    .F0(n52), .F1(\vga_sync_portmap.n14 ));
  renderer_portmap_SLICE_159 \renderer_portmap.SLICE_159 ( 
    .D1(\renderer_portmap.n8738 ), .C1(\renderer_portmap.n4043 ), .B1(n52), 
    .A1(\rgb_row[5] ), .C0(\rgb_col[4] ), .A0(\rgb_col[5] ), 
    .F0(\renderer_portmap.n4043 ), .F1(\renderer_portmap.n9167 ));
  vga_sync_portmap_SLICE_160 \vga_sync_portmap.SLICE_160 ( .D1(\rgb_col[9] ), 
    .C1(\vga_sync_portmap.hsync_c_N_317 ), .B1(\rgb_col[7] ), 
    .A1(\rgb_col[8] ), .D0(\rgb_col[4] ), .C0(\rgb_col[6] ), .A0(\rgb_col[5] ), 
    .F0(\vga_sync_portmap.hsync_c_N_317 ), .F1(hsync_c));
  vga_sync_portmap_SLICE_162 \vga_sync_portmap.SLICE_162 ( 
    .D0(\vga_sync_portmap.rgb_row[1]_2 ), .C0(\vga_sync_portmap.rgb_row[3]_2 ), 
    .A0(\vga_sync_portmap.rgb_row[2]_2 ), 
    .F0(\vga_sync_portmap.vsync_c_N_319 ));
  vga_sync_portmap_SLICE_163 \vga_sync_portmap.SLICE_163 ( 
    .D1(\vga_sync_portmap.vsync_c_N_319 ), .C1(vsync_c_N_318), 
    .B1(\rgb_row[4] ), .A1(\rgb_row[9] ), .D0(\rgb_row[5] ), .C0(\rgb_row[6] ), 
    .B0(\rgb_row[8] ), .A0(\rgb_row[7] ), .F0(vsync_c_N_318), .F1(vsync_c));
  vga_sync_portmap_SLICE_164 \vga_sync_portmap.SLICE_164 ( 
    .D1(\piece_loc[0][2] ), .C1(n6383), .B1(\board_index_x_real[2] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n6383), .F1(\renderer_portmap.n8233 ));
  renderer_portmap_SLICE_165 \renderer_portmap.SLICE_165 ( 
    .D1(\piece_loc[1][0] ), .C1(\renderer_portmap.n11_c ), .B1(\rgb_row[4] ), 
    .A1(\piece_loc[0][3] ), .D0(\board_index_x_real[2] ), 
    .C0(\piece_loc[0][2] ), .A0(n6383), .F0(\renderer_portmap.n11_c ), 
    .F1(\renderer_portmap.n14_adj_367 ));
  clock_manager_portmap_SLICE_166 \clock_manager_portmap.SLICE_166 ( 
    .D0(\NEScount[4] ), .C0(\NEScount[7] ), .F0(\clock_manager_portmap.n4275 ));
  clock_manager_portmap_SLICE_167 \clock_manager_portmap.SLICE_167 ( 
    .D1(\clock_manager_portmap.n8905 ), 
    .C1(\clock_manager_portmap.n10_adj_398 ), .B1(\NEScount[2] ), 
    .A1(\clock_manager_portmap.n8963 ), 
    .D0(\clock_manager_portmap.clk_counter[16] ), 
    .C0(\clock_manager_portmap.n4149 ), .B0(\clock_manager_portmap.n4275 ), 
    .A0(\clock_manager_portmap.clk_counter[0] ), 
    .F0(\clock_manager_portmap.n10_adj_398 ), 
    .F1(\clock_manager_portmap.clk_counter_0__N_355 ));
  clock_manager_portmap_SLICE_168 \clock_manager_portmap.SLICE_168 ( 
    .D1(\nes_controller_portmap.ctrlr_clk_c_N_322 ), .C1(NESclk), 
    .B1(\NEScount[3] ), .D0(\NEScount[1] ), .C0(\NEScount[3] ), 
    .B0(\NEScount[0] ), .F0(n4269), .F1(ctrlr_clk_c));
  nes_controller_portmap_SLICE_169 \nes_controller_portmap.SLICE_169 ( 
    .D1(\NEScount[2] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_322 ), 
    .B1(n4269), .D0(\NEScount[6] ), .C0(\NEScount[5] ), .B0(\NEScount[4] ), 
    .A0(\NEScount[7] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_322 ), 
    .F1(\nes_controller_portmap.sel_N_327 ));
  clock_manager_portmap_SLICE_170 \clock_manager_portmap.SLICE_170 ( 
    .D1(\clock_manager_portmap.clk_counter[1] ), 
    .C1(\clock_manager_portmap.n12 ), 
    .B1(\clock_manager_portmap.clk_counter[18] ), .A1(n4269), 
    .D0(\clock_manager_portmap.clk_counter[2] ), 
    .C0(\clock_manager_portmap.clk_counter[3] ), 
    .B0(\clock_manager_portmap.clk_counter[4] ), 
    .A0(\clock_manager_portmap.clk_counter[6] ), 
    .F0(\clock_manager_portmap.n12 ), .F1(\clock_manager_portmap.n4149 ));
  clock_manager_portmap_SLICE_172 \clock_manager_portmap.SLICE_172 ( 
    .D1(\clock_manager_portmap.clk_counter[0] ), .C1(ctrlr_latch_c_N_320), 
    .D0(\NEScount[2] ), .C0(\NEScount[6] ), .B0(\NEScount[4] ), 
    .A0(\NEScount[7] ), .F0(ctrlr_latch_c_N_320), 
    .F1(\clock_manager_portmap.n8929 ));
  nes_controller_portmap_SLICE_173 \nes_controller_portmap.SLICE_173 ( 
    .D1(ctrlr_latch_c_N_320), 
    .C1(\nes_controller_portmap.ctrlr_latch_c_N_321 ), .B1(\NEScount[5] ), 
    .A1(\NEScount[0] ), .D0(\NEScount[1] ), .C0(\NEScount[3] ), 
    .F0(\nes_controller_portmap.ctrlr_latch_c_N_321 ), .F1(ctrlr_latch_c));
  clock_manager_portmap_SLICE_175 \clock_manager_portmap.SLICE_175 ( 
    .D1(NESclk), .C1(\clock_manager_portmap.n10 ), 
    .B1(\clock_manager_portmap.n8929 ), 
    .A1(\clock_manager_portmap.clk_counter[16] ), .D0(\NEScount[5] ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), 
    .B0(\clock_manager_portmap.n4149 ), 
    .A0(\clock_manager_portmap.clk_counter[5] ), 
    .F0(\clock_manager_portmap.n10 ), 
    .F1(\clock_manager_portmap.game_clock_N_328 ));
  clock_manager_portmap_SLICE_176 \clock_manager_portmap.SLICE_176 ( 
    .D1(\game_clock_ctr[0] ), .C1(n39), .A1(\game_clock_ctr[1] ), 
    .D0(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[3]_2 ), 
    .B0(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .A0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .F0(n39), .F1(n26));
  clock_manager_portmap_SLICE_178 \clock_manager_portmap.SLICE_178 ( 
    .D1(n6719), .C1(n526), .B1(\game_logic_portmap.down_delay[0] ), 
    .A1(\game_logic_portmap.n6_adj_391 ), .D0(collision_down), .C0(n39), 
    .B0(\game_clock_ctr[1] ), .A0(\game_clock_ctr[0] ), .F0(n526), 
    .F1(\game_logic_portmap.n948 ));
  game_logic_portmap_collision_check_portmap_SLICE_179 
    \game_logic_portmap.collision_check_portmap.SLICE_179 ( 
    .D1(collision_left_N_331), .C1(collision_down), .B1(collision_down_N_333), 
    .A1(n1600), .D0(down_button), .C0(\game_logic_portmap.hit_bottom ), 
    .B0(\game_logic_portmap.hit_piece ), .A0(move_down_auto), 
    .F0(collision_down), .F1(n3611));
  clock_manager_portmap_SLICE_180 \clock_manager_portmap.SLICE_180 ( 
    .DI1(\clock_manager_portmap.game_clock_N_328$n0 ), 
    .D1(\clock_manager_portmap.n10 ), .C1(NESclk), 
    .B1(\clock_manager_portmap.n8929 ), 
    .A1(\clock_manager_portmap.clk_counter[16] ), .D0(NESclk), 
    .C0(\NEScount[5] ), .B0(\clock_manager_portmap.clk_counter[17] ), 
    .CLK(clk), .Q1(game_clock), .F0(\clock_manager_portmap.n8963 ), 
    .F1(\clock_manager_portmap.game_clock_N_328$n0 ));
  SLICE_182 SLICE_182( .D1(n12), .C1(n6395), .A1(\board_index_x_real[2] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[4] ), 
    .A0(\rgb_col[5] ), .F0(n6395), .F1(n6));
  renderer_portmap_SLICE_183 \renderer_portmap.SLICE_183 ( 
    .D1(\piece_loc[0][0] ), .C1(\piece_loc[0][1] ), .B1(\rgb_col[5] ), 
    .A1(\rgb_col[4] ), .D0(\piece_loc[0][2] ), .C0(\piece_loc[0][0] ), 
    .B0(\piece_loc[0][1] ), .F0(n12), .F1(\renderer_portmap.n1[1] ));
  game_logic_portmap_SLICE_184 \game_logic_portmap.SLICE_184 ( 
    .D0(\game_clock_ctr[6] ), .C0(\game_clock_ctr[7] ), 
    .B0(\game_clock_ctr[13] ), .A0(\game_clock_ctr[14] ), 
    .F0(\game_logic_portmap.n16 ));
  game_logic_portmap_SLICE_185 \game_logic_portmap.SLICE_185 ( 
    .D1(\game_clock_ctr[9] ), .C1(\game_logic_portmap.n17 ), 
    .B1(\game_logic_portmap.n16 ), .A1(\game_clock_ctr[12] ), 
    .D0(\game_clock_ctr[8] ), .C0(\game_clock_ctr[11] ), 
    .B0(\game_clock_ctr[10] ), .A0(\game_clock_ctr[15] ), 
    .F0(\game_logic_portmap.n17 ), .F1(\game_logic_portmap.n4152 ));
  game_logic_portmap_SLICE_186 \game_logic_portmap.SLICE_186 ( 
    .D1(\renderer_portmap.n163 ), .C1(\special_background[0] ), 
    .D0(collision_down_N_333), 
    .C0(\game_logic_portmap.special_background_0__N_187 ), 
    .B0(\game_logic_portmap.hit_piece ), .A0(\game_logic_portmap.hit_bottom ), 
    .F0(\special_background[0] ), .F1(\renderer_portmap.rgb_c_3_N_301 ));
  renderer_portmap_SLICE_187 \renderer_portmap.SLICE_187 ( 
    .D1(\renderer_portmap.rgb_c_0_N_316 ), 
    .C1(\renderer_portmap.rgb_c_0_N_315 ), 
    .B1(\renderer_portmap.rgb_c_0_N_314 ), 
    .A1(\renderer_portmap.rgb_c_0_N_313 ), .D0(\renderer_portmap.n163 ), 
    .C0(n3611), .B0(\special_background[0] ), 
    .F0(\renderer_portmap.rgb_c_0_N_315 ), .F1(rgb_c_0));
  game_logic_portmap_SLICE_188 \game_logic_portmap.SLICE_188 ( 
    .DI1(\game_logic_portmap.down_delay_2__N_206[2] ), 
    .D1(\game_logic_portmap.n4197 ), .C1(\game_logic_portmap.down_delay[0] ), 
    .B1(\game_logic_portmap.down_delay[1] ), 
    .A1(\game_logic_portmap.down_delay[2] ), 
    .C0(\game_logic_portmap.down_delay[2] ), 
    .A0(\game_logic_portmap.down_delay[1] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.down_delay[2] ), 
    .F0(\game_logic_portmap.n6_adj_391 ), 
    .F1(\game_logic_portmap.down_delay_2__N_206[2] ));
  game_logic_portmap_SLICE_190 \game_logic_portmap.SLICE_190 ( 
    .D1(\piece_loc[0][1] ), .C1(\game_logic_portmap.n4220 ), 
    .B1(\piece_loc[0][0] ), .A1(\game_logic_portmap.n458 ), 
    .D0(\game_logic_portmap.left_delay[0] ), .C0(n4219), 
    .B0(\game_logic_portmap.left_delay[2] ), 
    .A0(\game_logic_portmap.left_delay[1] ), .F0(\game_logic_portmap.n4220 ), 
    .F1(\game_logic_portmap.n4_adj_392 ));
  game_logic_portmap_SLICE_192 \game_logic_portmap.SLICE_192 ( 
    .D1(\game_logic_portmap.piece_rotation[0] ), .C1(piece_loc_0__0__N_106), 
    .B1(\game_logic_portmap.n353 ), .A1(n950), .D0(first_time), 
    .C0(\game_logic_portmap.n4152 ), .B0(n39), .F0(piece_loc_0__0__N_106), 
    .F1(\game_logic_portmap.piece_shape_15__N_107[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_194 
    \game_logic_portmap.collision_check_portmap.SLICE_194 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_275 ), 
    .B1(\piece_shape[14] ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_274 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5_c ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_275 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_195 
    \game_logic_portmap.collision_check_portmap.SLICE_195 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , .D0(down_button), .C0(move_down_auto), .B0(\piece_loc[0][0] ), 
    .A0(\piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ));
  game_logic_portmap_collision_check_portmap_SLICE_196 
    \game_logic_portmap.collision_check_portmap.SLICE_196 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_292 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_293 ), 
    .D0(\piece_shape[5] ), .C0(\piece_shape[1] ), .B0(\piece_shape[13] ), 
    .A0(\piece_shape[9] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_293 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_197 
    \game_logic_portmap.collision_check_portmap.SLICE_197 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_283 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_284 ), 
    .B1(\piece_shape[8] ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\piece_shape[0] ), .C0(\piece_shape[8] ), .B0(\piece_shape[4] ), 
    .A0(\piece_shape[12] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_292 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_198 
    \game_logic_portmap.collision_check_portmap.SLICE_198 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4446 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1_2__N_274 ));
  game_logic_portmap_collision_check_portmap_SLICE_200 
    \game_logic_portmap.collision_check_portmap.SLICE_200 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_369 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3439 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8_adj_370 ));
  game_logic_portmap_collision_check_portmap_SLICE_202 
    \game_logic_portmap.collision_check_portmap.SLICE_202 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8 ));
  game_logic_portmap_collision_check_portmap_SLICE_204 
    \game_logic_portmap.collision_check_portmap.SLICE_204 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4443 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4443 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4444 ));
  game_logic_portmap_collision_check_portmap_SLICE_206 
    \game_logic_portmap.collision_check_portmap.SLICE_206 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_278 ), 
    .B1(\piece_shape[12] ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_277 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_278 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_209 
    \game_logic_portmap.collision_check_portmap.SLICE_209 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3439 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4431 ));
  game_logic_portmap_collision_check_portmap_SLICE_210 
    \game_logic_portmap.collision_check_portmap.SLICE_210 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4431 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_371 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_260 ));
  game_logic_portmap_collision_check_portmap_SLICE_211 
    \game_logic_portmap.collision_check_portmap.SLICE_211 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_3__N_261 ));
  game_logic_portmap_collision_check_portmap_SLICE_212 
    \game_logic_portmap.collision_check_portmap.SLICE_212 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9810 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3419 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9810 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_2__N_263 ));
  game_logic_portmap_collision_check_portmap_SLICE_214 
    \game_logic_portmap.collision_check_portmap.SLICE_214 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n1092[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4537 ));
  game_logic_portmap_collision_check_portmap_SLICE_217 
    \game_logic_portmap.collision_check_portmap.SLICE_217 ( 
    .D1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n8_adj_372 ));
  game_logic_portmap_collision_check_portmap_SLICE_218 
    \game_logic_portmap.collision_check_portmap.SLICE_218 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n1067[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_373 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9815 ));
  game_logic_portmap_collision_check_portmap_SLICE_219 
    \game_logic_portmap.collision_check_portmap.SLICE_219 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n2916[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_223 
    \game_logic_portmap.collision_check_portmap.SLICE_223 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] ), 
    .B1(\piece_shape[1] ), .A1(\piece_shape[4] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_255 ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_256 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_258 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.hit_piece_N_359 ));
  game_logic_portmap_collision_check_portmap_SLICE_224 
    \game_logic_portmap.collision_check_portmap.SLICE_224 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4248 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9832 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1067[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9832 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_375 ));
  game_logic_portmap_collision_check_portmap_SLICE_225 
    \game_logic_portmap.collision_check_portmap.SLICE_225 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4225 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n805[2] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1067[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_227 
    \game_logic_portmap.collision_check_portmap.SLICE_227 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4248 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n805[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4248 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_3__N_246 ));
  game_logic_portmap_collision_check_portmap_SLICE_228 
    \game_logic_portmap.collision_check_portmap.SLICE_228 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2906[0] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n8_adj_369 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4204 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2906[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9122 ));
  game_logic_portmap_collision_check_portmap_SLICE_230 
    \game_logic_portmap.collision_check_portmap.SLICE_230 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8_adj_376 ), 
    .A1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_369 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4232 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8_adj_376 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_284 ));
  game_logic_portmap_collision_check_portmap_SLICE_232 
    \game_logic_portmap.collision_check_portmap.SLICE_232 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5_adj_390 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4 ), 
    .B1(\piece_loc[0][3] ), .A1(\piece_loc[0][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .B0(\piece_loc[0][1] ), .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4 ), 
    .F1(\game_logic_portmap.n8185 ));
  game_logic_portmap_collision_check_portmap_SLICE_233 
    \game_logic_portmap.collision_check_portmap.SLICE_233 ( 
    .D1(\piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .B1(\piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_293 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_291 ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_292 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_390 ));
  game_logic_portmap_collision_check_portmap_SLICE_234 
    \game_logic_portmap.collision_check_portmap.SLICE_234 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9122 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9121 ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n2906[0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9121 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_283 ));
  game_logic_portmap_collision_check_portmap_SLICE_236 
    \game_logic_portmap.collision_check_portmap.SLICE_236 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9815 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2_adj_377 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2_adj_377 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_378 ));
  game_logic_portmap_collision_check_portmap_SLICE_237 
    \game_logic_portmap.collision_check_portmap.SLICE_237 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9203 ));
  game_logic_portmap_collision_check_portmap_SLICE_239 
    \game_logic_portmap.collision_check_portmap.SLICE_239 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9815 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9289 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9289 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_239 ));
  game_logic_portmap_collision_check_portmap_SLICE_243 
    \game_logic_portmap.collision_check_portmap.SLICE_243 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9156 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_220 )
    , .F0(\game_logic_portmap.collision_check_portmap.n9156 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_381 ));
  game_logic_portmap_collision_check_portmap_SLICE_244 
    \game_logic_portmap.collision_check_portmap.SLICE_244 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[1] ), 
    .B0(\piece_shape[3] ), .A0(\piece_shape[5] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n20 ));
  game_logic_portmap_collision_check_portmap_SLICE_245 
    \game_logic_portmap.collision_check_portmap.SLICE_245 ( 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_2[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1[1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n20 ), 
    .A0(\piece_shape[13] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_358 ));
  game_logic_portmap_collision_check_portmap_SLICE_247 
    \game_logic_portmap.collision_check_portmap.SLICE_247 ( 
    .D0(\piece_loc[0][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6_adj_389 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F0(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ));
  game_logic_portmap_collision_check_portmap_SLICE_249 
    \game_logic_portmap.collision_check_portmap.SLICE_249 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n1192[3] ), 
    .D0(\piece_shape[0] ), .C0(\piece_shape[2] ), .B0(\piece_shape[1] ), 
    .A0(\piece_shape[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n3_adj_386 ));
  game_logic_portmap_collision_check_portmap_SLICE_251 
    \game_logic_portmap.collision_check_portmap.SLICE_251 ( 
    .D1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4232 ));
  game_logic_portmap_collision_check_portmap_SLICE_252 
    \game_logic_portmap.collision_check_portmap.SLICE_252 ( 
    .D1(\piece_loc[0][3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4_adj_380 ), 
    .A1(\piece_loc[0][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_left_col[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6342 ), 
    .B0(\piece_loc[0][1] ), .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4_adj_380 ), 
    .F1(\game_logic_portmap.n6_adj_396 ));
  game_logic_portmap_collision_check_portmap_SLICE_254 
    \game_logic_portmap.collision_check_portmap.SLICE_254 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .D0(\piece_shape[9] ), .C0(\piece_shape[8] ), .B0(\piece_shape[10] ), 
    .A0(\piece_shape[11] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_256 
    \game_logic_portmap.collision_check_portmap.SLICE_256 ( 
    .D1(\game_logic_portmap.collision_check_portmap.hit_bottom_N_360 ), 
    .C1(\game_logic_portmap.collision_check_portmap.hit_bottom_N_361 ), 
    .B1(\piece_loc[1][3] ), .A1(\piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_bottom_N_361 ), 
    .F1(\game_logic_portmap.hit_bottom ));
  game_logic_portmap_collision_check_portmap_SLICE_258 
    \game_logic_portmap.collision_check_portmap.SLICE_258 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9163 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .A0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9163 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9195 ));
  game_logic_portmap_collision_check_portmap_SLICE_259 
    \game_logic_portmap.collision_check_portmap.SLICE_259 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_227 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_229 ), 
    .A1(\game_logic_portmap.collision_check_portmap.piece_bottom_row_0__N_228 ), 
    .D0(\game_logic_portmap.future_piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n1012[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_260 
    \game_logic_portmap.collision_check_portmap.SLICE_260 ( 
    .D0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_bottom_row[0] ), 
    .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_bottom_N_360 ));
  game_logic_portmap_collision_check_portmap_SLICE_265 
    \game_logic_portmap.collision_check_portmap.SLICE_265 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4252 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3256 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n416 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4252 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9185 ));
  game_logic_portmap_collision_check_portmap_SLICE_267 
    \game_logic_portmap.collision_check_portmap.SLICE_267 ( 
    .D1(\piece_shape[7] ), .C1(\piece_shape[3] ), .B1(\piece_shape[11] ), 
    .A1(\piece_shape[15] ), 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_2[3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_1[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n24 ), 
    .A0(\piece_shape[11] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n28 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_left_col_0__N_287 ));
  game_logic_portmap_collision_check_portmap_SLICE_268 
    \game_logic_portmap.collision_check_portmap.SLICE_268 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_280 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_281 ), 
    .B1(\piece_shape[10] ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_285 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_376 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_370 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_2_2__N_281 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_271 
    \game_logic_portmap.collision_check_portmap.SLICE_271 ( 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_2[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_1[0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n22 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n28 ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_357 ));
  game_logic_portmap_collision_check_portmap_SLICE_272 
    \game_logic_portmap.collision_check_portmap.SLICE_272 ( 
    .D1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9149 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n13 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n8_adj_374 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9149 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_0__N_270 ));
  game_logic_portmap_collision_check_portmap_SLICE_275 
    \game_logic_portmap.collision_check_portmap.SLICE_275 ( 
    .D0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.board_shadow_row_3[2] ), 
    .B0(\piece_shape[0] ), .A0(\piece_shape[6] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_356 ));
  game_logic_portmap_collision_check_portmap_SLICE_277 
    \game_logic_portmap.collision_check_portmap.SLICE_277 ( .D1(down_button), 
    .C1(\game_logic_portmap.hit_piece ), .B1(\game_logic_portmap.hit_bottom ), 
    .D0(\game_logic_portmap.collision_check_portmap.hit_piece_N_356 ), 
    .C0(\game_logic_portmap.collision_check_portmap.hit_piece_N_359 ), 
    .B0(\game_logic_portmap.collision_check_portmap.hit_piece_N_357 ), 
    .A0(\game_logic_portmap.collision_check_portmap.hit_piece_N_358 ), 
    .F0(\game_logic_portmap.hit_piece ), .F1(n6719));
  game_logic_portmap_collision_check_portmap_SLICE_278 
    \game_logic_portmap.collision_check_portmap.SLICE_278 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n1022[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8947 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n416 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3439 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8730 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3305 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8947 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_2_3__N_238 ));
  game_logic_portmap_collision_check_portmap_SLICE_280 
    \game_logic_portmap.collision_check_portmap.SLICE_280 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n8_adj_369 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5_adj_382 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1027[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n1037[3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5_adj_382 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10_adj_384 ));
  game_logic_portmap_collision_check_portmap_SLICE_284 
    \game_logic_portmap.collision_check_portmap.SLICE_284 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9599 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2875[0] ), 
    .B1(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n2916[0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n8_adj_372 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2875[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_3_0__N_255 ));
  game_logic_portmap_collision_check_portmap_SLICE_286 
    \game_logic_portmap.collision_check_portmap.SLICE_286 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n274[5] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5_adj_379 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n205[8] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5_adj_379 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10_adj_383 ));
  game_logic_portmap_collision_check_portmap_SLICE_288 
    \game_logic_portmap.collision_check_portmap.SLICE_288 ( 
    .D1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .C1(\game_logic_portmap.future_piece_loc[1][1] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3286 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n4445 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_231 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n13 ));
  game_logic_portmap_collision_check_portmap_SLICE_290 
    \game_logic_portmap.collision_check_portmap.SLICE_290 ( 
    .DI1(\game_logic_portmap.move_down_auto_N_334 ), .D1(move_down_auto), 
    .C1(n526), .B1(\game_logic_portmap.n4197 ), .A1(n26), .D0(down_button), 
    .C0(move_down_auto), .B0(left_button), .A0(right_button), .CLK(game_clock), 
    .Q1(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_222 )
    , .F1(\game_logic_portmap.move_down_auto_N_334 ));
  game_logic_portmap_collision_check_portmap_SLICE_292 
    \game_logic_portmap.collision_check_portmap.SLICE_292 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4187 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3439 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n1192[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4256 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9204 ));
  game_logic_portmap_collision_check_portmap_SLICE_295 
    \game_logic_portmap.collision_check_portmap.SLICE_295 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n6342 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_left_col[0] ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_291 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_left_col_0__N_287 ), 
    .A0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_293 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_left_col[0] ), 
    .F1(\game_logic_portmap.n5_adj_395 ));
  game_logic_portmap_collision_check_portmap_SLICE_297 
    \game_logic_portmap.collision_check_portmap.SLICE_297 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_left_col_0__N_287 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_291 ), 
    .D0(\piece_shape[2] ), .C0(\piece_shape[6] ), .B0(\piece_shape[10] ), 
    .A0(\piece_shape[14] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_291 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6342 ));
  renderer_portmap_SLICE_304 \renderer_portmap.SLICE_304 ( 
    .C1(\renderer_portmap.n163 ), .A1(n3611), .D0(\renderer_portmap.n9134 ), 
    .C0(\renderer_portmap.n9287 ), .B0(\renderer_portmap.n8738 ), 
    .A0(\board_index_x_real[3] ), .F0(\renderer_portmap.n163 ), 
    .F1(\renderer_portmap.rgb_c_5_N_294 ));
  renderer_portmap_SLICE_306 \renderer_portmap.SLICE_306 ( 
    .D0(\renderer_portmap.rgb_c_0_N_316 ), 
    .C0(\renderer_portmap.rgb_c_5_N_294 ), 
    .B0(\renderer_portmap.rgb_c_0_N_313 ), 
    .A0(\renderer_portmap.rgb_c_0_N_314 ), .F0(rgb_c_5));
  renderer_portmap_SLICE_308 \renderer_portmap.SLICE_308 ( .D1(\rgb_col[8] ), 
    .C1(\renderer_portmap.n40 ), .B1(\rgb_col[9] ), .A1(\rgb_row[9] ), 
    .D0(\renderer_portmap.n163 ), .C0(n3611), .B0(\special_background[0] ), 
    .F0(\renderer_portmap.n40 ), .F1(\renderer_portmap.rgb_c_4_N_299 ));
  renderer_portmap_SLICE_310 \renderer_portmap.SLICE_310 ( 
    .D0(\renderer_portmap.rgb_c_4_N_300 ), 
    .C0(\renderer_portmap.rgb_c_4_N_299 ), 
    .B0(\renderer_portmap.rgb_c_0_N_314 ), .A0(\rgb_row[8] ), .F0(rgb_c_4));
  renderer_portmap_SLICE_311 \renderer_portmap.SLICE_311 ( .D1(\rgb_col[8] ), 
    .C1(\renderer_portmap.rgb_c_4_N_300 ), .B1(\rgb_col[9] ), 
    .D0(\rgb_col[7] ), .C0(\rgb_col[6] ), .B0(\rgb_col[5] ), 
    .F0(\renderer_portmap.rgb_c_4_N_300 ), .F1(\renderer_portmap.n6405 ));
  renderer_portmap_SLICE_313 \renderer_portmap.SLICE_313 ( 
    .D0(\renderer_portmap.rgb_c_0_N_316 ), 
    .C0(\renderer_portmap.rgb_c_3_N_301 ), 
    .B0(\renderer_portmap.rgb_c_0_N_314 ), 
    .A0(\renderer_portmap.rgb_c_0_N_313 ), .F0(rgb_c_3));
  renderer_portmap_SLICE_314 \renderer_portmap.SLICE_314 ( 
    .D1(\renderer_portmap.rgb_c_0_N_314 ), 
    .C1(\renderer_portmap.rgb_c_2_N_305 ), 
    .B1(\renderer_portmap.rgb_c_0_N_313 ), 
    .A1(\renderer_portmap.rgb_c_0_N_316 ), .D0(\renderer_portmap.n163 ), 
    .C0(\special_background[0] ), .B0(n3611), 
    .F0(\renderer_portmap.rgb_c_2_N_305 ), .F1(rgb_c_2));
  renderer_portmap_SLICE_316 \renderer_portmap.SLICE_316 ( 
    .D1(\renderer_portmap.rgb_c_0_N_316 ), 
    .C1(\renderer_portmap.rgb_c_1_N_309 ), 
    .B1(\renderer_portmap.rgb_c_0_N_314 ), 
    .A1(\renderer_portmap.rgb_c_0_N_313 ), .D0(\renderer_portmap.n163 ), 
    .C0(n3611), .B0(\special_background[0] ), 
    .F0(\renderer_portmap.rgb_c_1_N_309 ), .F1(rgb_c_1));
  renderer_portmap_SLICE_319 \renderer_portmap.SLICE_319 ( 
    .D0(\piece_loc[1][3] ), .C0(\renderer_portmap.n6_adj_362 ), 
    .B0(\renderer_portmap.n6405 ), .A0(\rgb_row[7] ), 
    .F0(\renderer_portmap.n9 ));
  renderer_portmap_SLICE_320 \renderer_portmap.SLICE_320 ( .D0(\rgb_row[9] ), 
    .C0(\renderer_portmap.n6405 ), .B0(\rgb_row[8] ), 
    .F0(\renderer_portmap.rgb_c_0_N_316 ));
  renderer_portmap_SLICE_322 \renderer_portmap.SLICE_322 ( 
    .D1(\renderer_portmap.n1489[2] ), .C1(\renderer_portmap.n6399 ), 
    .B1(\rgb_row[6] ), .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][0] ), 
    .B0(\rgb_row[5] ), .A0(\rgb_row[4] ), .F0(\renderer_portmap.n6399 ), 
    .F1(\renderer_portmap.n6 ));
  renderer_portmap_SLICE_323 \renderer_portmap.SLICE_323 ( 
    .D1(\piece_loc[1][2] ), .C1(\piece_loc[1][1] ), .B1(\piece_loc[1][0] ), 
    .D0(\piece_loc[1][1] ), .C0(\piece_loc[1][2] ), .A0(\piece_loc[1][0] ), 
    .F0(\renderer_portmap.n1489[2] ), .F1(\renderer_portmap.n1961 ));
  renderer_portmap_SLICE_324 \renderer_portmap.SLICE_324 ( 
    .D1(\renderer_portmap.n9596 ), .C1(\renderer_portmap.n24 ), 
    .B1(\renderer_portmap.n8945 ), .A1(\renderer_portmap.n8943 ), 
    .D0(\renderer_portmap.n1961 ), .C0(\renderer_portmap.n6 ), 
    .B0(\piece_loc[1][3] ), .A0(\rgb_row[7] ), .F0(\renderer_portmap.n24 ), 
    .F1(\renderer_portmap.n14 ));
  renderer_portmap_SLICE_326 \renderer_portmap.SLICE_326 ( .D1(\rgb_row[6] ), 
    .C1(\rgb_row[7] ), .D0(n8899), .C0(n71), .B0(\rgb_row[6] ), 
    .A0(\rgb_row[8] ), .F0(\renderer_portmap.n8945 ), 
    .F1(\renderer_portmap.n8738 ));
  renderer_portmap_SLICE_328 \renderer_portmap.SLICE_328 ( .D1(\rgb_row[6] ), 
    .C1(\renderer_portmap.n4 ), .A1(\piece_loc[1][2] ), .D0(\piece_loc[1][1] ), 
    .C0(\piece_loc[1][0] ), .B0(\rgb_row[5] ), .A0(\rgb_row[4] ), 
    .F0(\renderer_portmap.n4 ), .F1(\renderer_portmap.n6_adj_362 ));
  renderer_portmap_SLICE_331 \renderer_portmap.SLICE_331 ( 
    .D1(\renderer_portmap.n9167 ), .C1(\renderer_portmap.n6_adj_364 ), 
    .B1(\renderer_portmap.n9169 ), .A1(\board_index_x_real[2] ), 
    .D0(\rgb_row[6] ), .C0(\rgb_col[4] ), .B0(\rgb_row[5] ), .A0(\rgb_row[7] ), 
    .F0(\renderer_portmap.n6_adj_364 ), .F1(\renderer_portmap.n9134 ));
  renderer_portmap_SLICE_332 \renderer_portmap.SLICE_332 ( 
    .D1(\piece_loc[0][2] ), .C1(\board_index_x_real[2] ), .B1(n6383), 
    .D0(\rgb_col[4] ), .C0(\rgb_col[6] ), .B0(\rgb_col[5] ), 
    .F0(\board_index_x_real[2] ), .F1(\renderer_portmap.n6_adj_363 ));
  renderer_portmap_SLICE_335 \renderer_portmap.SLICE_335 ( 
    .D1(\piece_loc[1][0] ), .C1(\piece_loc[1][1] ), 
    .D0(\renderer_portmap.n8233 ), .C0(\piece_loc[1][0] ), .B0(\rgb_row[4] ), 
    .F0(\renderer_portmap.n1[2] ), .F1(n1953));
  renderer_portmap_SLICE_336 \renderer_portmap.SLICE_336 ( 
    .D1(\renderer_portmap.n14_adj_367 ), .C1(\renderer_portmap.n10_adj_366 ), 
    .B1(\rgb_row[5] ), .A1(\piece_loc[1][1] ), .D0(\board_index_x_real[3] ), 
    .C0(\renderer_portmap.n8233 ), .B0(\rgb_row[4] ), .A0(\piece_loc[1][0] ), 
    .F0(\renderer_portmap.n10_adj_366 ), .F1(\renderer_portmap.n8304 ));
  renderer_portmap_SLICE_337 \renderer_portmap.SLICE_337 ( .D1(\rgb_col[6] ), 
    .C1(\rgb_col[7] ), .B1(\rgb_col[5] ), .A1(\rgb_col[4] ), .D0(\rgb_col[7] ), 
    .C0(\rgb_col[6] ), .B0(\rgb_col[4] ), .A0(\rgb_col[5] ), 
    .F0(\board_index_x_real[3] ), .F1(\renderer_portmap.n8943 ));
  game_logic_portmap_SLICE_350 \game_logic_portmap.SLICE_350 ( 
    .D1(\game_logic_portmap.n353 ), .C1(\piece_loc[1][1] ), 
    .A1(\piece_loc[1][0] ), .D0(\piece_loc[1][0] ), 
    .C0(\game_logic_portmap.n353 ), .B0(\piece_loc[1][2] ), 
    .A0(\piece_loc[1][1] ), .F0(\game_logic_portmap.n6_adj_393 ), 
    .F1(\game_logic_portmap.n4 ));
  game_logic_portmap_SLICE_352 \game_logic_portmap.SLICE_352 ( 
    .D1(\game_logic_portmap.piece_code[1] ), 
    .C1(\game_logic_portmap.piece_code[0] ), 
    .B1(\game_logic_portmap.n1398[0] ), 
    .D0(\game_logic_portmap.piece_code[0] ), 
    .C0(\game_logic_portmap.n1398[0] ), 
    .B0(\game_logic_portmap.piece_code[2] ), 
    .A0(\game_logic_portmap.piece_code[1] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[2] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_357 
    \game_logic_portmap.collision_check_portmap.SLICE_357 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B1(\game_logic_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n8_adj_374 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n1147[2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10_adj_385 ), 
    .F1(\game_logic_portmap.collision_check_portmap.board_shadow_row_1_3__N_232 ));
  game_logic_portmap_SLICE_362 \game_logic_portmap.SLICE_362 ( 
    .DI1(\game_logic_portmap.left_delay_2__N_203[2] ), 
    .D1(\game_logic_portmap.n4197 ), .C1(\game_logic_portmap.left_delay[0] ), 
    .B1(\game_logic_portmap.left_delay[1] ), 
    .A1(\game_logic_portmap.left_delay[2] ), .D0(n4219), 
    .C0(\game_logic_portmap.left_delay[1] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.left_delay[2] ), 
    .F0(\game_logic_portmap.n6_adj_397 ), 
    .F1(\game_logic_portmap.left_delay_2__N_203[2] ));
  game_logic_portmap_SLICE_363 \game_logic_portmap.SLICE_363 ( 
    .D0(\game_logic_portmap.n353 ), 
    .C0(\game_logic_portmap.piece_rotation[0] ), 
    .B0(\game_logic_portmap.piece_rotation[1] ), 
    .A0(\game_logic_portmap.n4197 ), 
    .F0(\game_logic_portmap.piece_shape_15__N_107[1] ));
  game_logic_portmap_SLICE_364 \game_logic_portmap.SLICE_364 ( 
    .D0(\game_logic_portmap.right_delay[1] ), .C0(\game_logic_portmap.n4223 ), 
    .F0(\game_logic_portmap.n6 ));
  game_logic_portmap_SLICE_365 \game_logic_portmap.SLICE_365 ( 
    .DI1(\game_logic_portmap.right_delay_2__N_200[2] ), 
    .D1(\game_logic_portmap.n4197 ), .C1(\game_logic_portmap.right_delay[0] ), 
    .B1(\game_logic_portmap.right_delay[2] ), 
    .A1(\game_logic_portmap.right_delay[1] ), 
    .D0(\game_logic_portmap.right_delay[0] ), 
    .C0(\game_logic_portmap.right_delay[2] ), 
    .B0(\game_logic_portmap.right_delay[1] ), .A0(\game_logic_portmap.n4223 ), 
    .CLK(game_clock), .Q1(\game_logic_portmap.right_delay[2] ), 
    .F0(\game_logic_portmap.n458 ), 
    .F1(\game_logic_portmap.right_delay_2__N_200[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_369 
    \game_logic_portmap.collision_check_portmap.SLICE_369 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n3 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4444 ), 
    .B0(\game_logic_portmap.collision_check_portmap.board_shadow_row_4_1__N_269 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_0__N_277 ));
  game_logic_portmap_SLICE_370 \game_logic_portmap.SLICE_370 ( .D0(sel), 
    .C0(\game_logic_portmap.sel_delay[1] ), 
    .F0(\game_logic_portmap.n6_adj_394 ));
  game_logic_portmap_SLICE_371 \game_logic_portmap.SLICE_371 ( 
    .DI1(\game_logic_portmap.sel_delay_2__N_197[2] ), 
    .D1(\game_logic_portmap.n4197 ), .C1(\game_logic_portmap.sel_delay[2] ), 
    .B1(\game_logic_portmap.sel_delay[1] ), 
    .A1(\game_logic_portmap.sel_delay[0] ), 
    .D0(\game_logic_portmap.sel_delay[2] ), 
    .C0(\game_logic_portmap.sel_delay[1] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.sel_delay[2] ), .F0(\game_logic_portmap.n8895 ), 
    .F1(\game_logic_portmap.sel_delay_2__N_197[2] ));
  SLICE_382 SLICE_382( .F0(VCC_net));
  clock_manager_portmap_SLICE_385 \clock_manager_portmap.SLICE_385 ( 
    .C0(\NEScount[6] ), .A0(\clock_manager_portmap.clk_counter[5] ), 
    .F0(\clock_manager_portmap.n8905 ));
  clock_manager_portmap_SLICE_386 \clock_manager_portmap.SLICE_386 ( 
    .D0(\clock_manager_portmap.game_clock_ctr[2]_2 ), 
    .C0(\clock_manager_portmap.game_clock_ctr[3]_2 ), 
    .B0(\clock_manager_portmap.game_clock_ctr[4]_2 ), 
    .A0(\clock_manager_portmap.game_clock_ctr[5]_2 ), .F0(n8961));
  game_logic_portmap_SLICE_388 \game_logic_portmap.SLICE_388 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_109[2]$n1 ), 
    .D1(\game_logic_portmap.piece_code[2] ), 
    .C1(\game_logic_portmap.piece_code[1] ), 
    .B1(\game_logic_portmap.piece_code[0] ), 
    .A1(\game_logic_portmap.n1398[0] ), 
    .C0(\game_logic_portmap.piece_code[0] ), 
    .B0(\game_logic_portmap.n1398[0] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.piece_code[2] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_109[0] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_109[2]$n1 ));
  game_logic_portmap_SLICE_390 \game_logic_portmap.SLICE_390 ( 
    .DI1(\game_logic_portmap.rotate_delay_2__N_194[2] ), 
    .D1(\game_logic_portmap.n4197 ), .C1(\game_logic_portmap.rotate_delay[0] ), 
    .B1(\game_logic_portmap.rotate_delay[1] ), 
    .A1(\game_logic_portmap.rotate_delay[2] ), .D0(rotate_out_c), 
    .C0(\game_logic_portmap.rotate_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.rotate_delay[2] ), .F0(\game_logic_portmap.n5 ), 
    .F1(\game_logic_portmap.rotate_delay_2__N_194[2] ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 
    \game_logic_portmap.piece_library_portmap.piece_shape_15__I_0 ( 
    .RADDR4(\game_logic_portmap.piece_shape_15__N_109[2] ), 
    .RADDR3(\game_logic_portmap.piece_shape_15__N_109[1] ), 
    .RADDR2(\game_logic_portmap.piece_shape_15__N_109[0] ), 
    .RADDR1(\game_logic_portmap.piece_shape_15__N_107[1] ), 
    .RADDR0(\game_logic_portmap.piece_shape_15__N_107[0] ), .RCLKE(VCC_net), 
    .RCLK(game_clock), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\piece_shape[15] ), .RDATA14(\piece_shape[14] ), 
    .RDATA13(\piece_shape[13] ), .RDATA12(\piece_shape[12] ), 
    .RDATA11(\piece_shape[11] ), .RDATA10(\piece_shape[10] ), 
    .RDATA9(\piece_shape[9] ), .RDATA8(\piece_shape[8] ), 
    .RDATA7(\piece_shape[7] ), .RDATA6(\piece_shape[6] ), 
    .RDATA5(\piece_shape[5] ), .RDATA4(\piece_shape[4] ), 
    .RDATA3(\piece_shape[3] ), .RDATA2(\piece_shape[2] ), 
    .RDATA1(\piece_shape[1] ), .RDATA0(\piece_shape[0] ));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module vga_sync_portmap_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_sync_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_sync_portmap_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_3 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_7 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_8 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_9 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_407_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_408_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_60 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_59 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_57 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_56 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_65 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_62 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_61 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_55 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_26 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_25 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_28 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_27 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_30 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_29 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_32 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_31 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_29 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_405_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_33 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_406_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_64 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_63 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \game_logic_portmap/mux_276_i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40001 \game_logic_portmap/mux_276_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x6978") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap/i7499_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40003 \game_logic_portmap/i6219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_34 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \game_logic_portmap/i7506_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40005 \game_logic_portmap/i6240_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/right_delay_2__I_50 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_35 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \game_logic_portmap/i7507_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40007 \game_logic_portmap/i6261_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/left_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_36 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \game_logic_portmap/i7544_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \game_logic_portmap/i6282_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/sel_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \game_logic_portmap/i7510_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40010 \game_logic_portmap/i6303_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_48 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x6664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \game_logic_portmap/mux_276_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40012 \game_logic_portmap/mux_276_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x66A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \game_logic_portmap.SLICE_52_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \game_logic_portmap.SLICE_52_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_45 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_54 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \game_logic_portmap.SLICE_54_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \game_logic_portmap.SLICE_54_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_46 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40016 \game_logic_portmap/i2_3_lut_adj_113 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \game_logic_portmap/i2_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_0__2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_0__3__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7E81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40018 \game_logic_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \game_logic_portmap/i2_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20020 \game_logic_portmap/piece_loc_0__0__I_0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20020 \game_logic_portmap/piece_loc_0__1__I_0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x696C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20020 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module nes_controller_portmap_SLICE_62 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \nes_controller_portmap.SLICE_62_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_62_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_64 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40021 \nes_controller_portmap.SLICE_64_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_64_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_controller_portmap_SLICE_66 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \nes_controller_portmap.SLICE_66_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40024 \renderer_portmap.i7420_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40025 \renderer_portmap/i7500_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3071") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 LessThan_305_i8_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \renderer_portmap/i670_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40028 \renderer_portmap/i1_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \renderer_portmap/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40030 \game_logic_portmap.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \game_logic_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_73 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40032 i4716_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \game_logic_portmap.i4934_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/first_time_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40034 \game_logic_portmap/i3_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40035 \nes_controller_portmap/sel_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40036 \game_logic_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \game_logic_portmap/i7303_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x4F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_77 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40038 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \nes_controller_portmap/right_button_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xCC96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_78 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40040 \game_logic_portmap/collision_check_portmap/i605_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \game_logic_portmap/future_piece_loc_1__2__I_0_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_79 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40042 \game_logic_portmap.collision_check_portmap.i1_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_90 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_80 ( input C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40044 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_104 ( 
    .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \game_logic_portmap/future_piece_loc_1__1__I_0_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x6F60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_81 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \game_logic_portmap.collision_check_portmap.i2_3_lut_adj_105 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40048 \game_logic_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40049 \nes_controller_portmap/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40050 \game_logic_portmap/i1_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xCD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_87 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40051 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \nes_controller_portmap/down_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_88 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40053 \game_logic_portmap/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \game_logic_portmap/collision_check_portmap/i253_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_90 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \game_logic_portmap/collision_check_portmap/Mux_67_i5_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \game_logic_portmap/collision_check_portmap/i4674_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_92 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \game_logic_portmap/collision_check_portmap/i3054_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \game_logic_portmap/collision_check_portmap/i7278_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x8A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_93 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \game_logic_portmap/collision_check_portmap/i7562_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x5754") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_94 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \game_logic_portmap/collision_check_portmap/Mux_67_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \game_logic_portmap/collision_check_portmap/i1779_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x8C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_95 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_1__3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \game_logic_portmap/i588_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_96 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \game_logic_portmap/collision_check_portmap/Mux_236_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \game_logic_portmap/collision_check_portmap/i3040_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_97 ( input D0, C0, B0, 
    A0, output F0 );

  lut40067 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_98 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \game_logic_portmap/collision_check_portmap/Mux_122_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \game_logic_portmap/collision_check_portmap/n9587_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_99 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/i6410_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_101 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \game_logic_portmap/collision_check_portmap/i6412_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_102 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \game_logic_portmap/collision_check_portmap/Mux_179_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \game_logic_portmap/collision_check_portmap/i3117_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_104 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \game_logic_portmap/collision_check_portmap/Mux_237_i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_105 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 \game_logic_portmap/collision_check_portmap/n9581_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_2_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_106 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/Mux_178_i6_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \game_logic_portmap/collision_check_portmap/Mux_180_i7_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_107 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 
    \game_logic_portmap/collision_check_portmap/Mux_180_i10_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x5D00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40080 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \nes_controller_portmap/left_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_110 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40081 \game_logic_portmap/collision_check_portmap/Mux_66_i7_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_111 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \game_logic_portmap/collision_check_portmap/Mux_66_i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_112 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \game_logic_portmap/collision_check_portmap/i1_rep_28_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \game_logic_portmap/collision_check_portmap/i816_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x57A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_113 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_85 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut_adj_88 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x500A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_114 ( input D0, C0, B0, 
    A0, output F0 );

  lut40087 \game_logic_portmap/collision_check_portmap/Mux_123_i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_115 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40071 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \game_logic_portmap/collision_check_portmap/Mux_123_i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_116 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \game_logic_portmap/collision_check_portmap/i7542_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x20A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_118 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 
    \game_logic_portmap/collision_check_portmap/i7523_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7654") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_119 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \game_logic_portmap/collision_check_portmap/i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_120 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_2_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \game_logic_portmap/collision_check_portmap/i7550_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x7632") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_121 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \game_logic_portmap/collision_check_portmap/i8_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_1_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_122 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_4_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x7654") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_124 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/Mux_178_i10_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \game_logic_portmap/collision_check_portmap/i3044_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_126 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_2_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][2]_bdd_4_lut_3_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_128 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 
    \game_logic_portmap/collision_check_portmap/future_piece_loc[0][0]_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \game_logic_portmap/collision_check_portmap/i3041_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_130 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40101 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_131 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 \game_logic_portmap/collision_check_portmap/i3048_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \game_logic_portmap/collision_check_portmap/i3057_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_132 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40105 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_93 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \game_logic_portmap/collision_check_portmap/i3_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_133 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \game_logic_portmap/collision_check_portmap/Mux_181_i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \game_logic_portmap.collision_check_portmap.i2_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_134 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_108 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \game_logic_portmap/collision_check_portmap/i944_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xDBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_136 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40110 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_107 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \game_logic_portmap/collision_check_portmap/i976_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_137 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \game_logic_portmap.collision_check_portmap.i7501_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \game_logic_portmap.collision_check_portmap.i2329_rep_54_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x8448") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xD77D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40114 \renderer_portmap/n9611_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \renderer_portmap/n1972_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_140 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40116 \renderer_portmap/n1972_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \renderer_portmap/i1_2_lut_adj_76 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40118 \renderer_portmap/n3_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \renderer_portmap/n9575_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_143 ( input D0, C0, B0, A0, output F0 );

  lut40068 \renderer_portmap/n9593_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40114 \renderer_portmap/n9641_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \renderer_portmap/n1972_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40114 \renderer_portmap/n9635_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \renderer_portmap/n1972_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_sync_portmap_SLICE_148 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40120 \vga_sync_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \vga_sync_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40122 \renderer_portmap/i2_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \renderer_portmap/i1_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_150 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40124 \renderer_portmap/i7558_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \vga_sync_portmap/i1734_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_151 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40126 \vga_sync_portmap/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \vga_sync_portmap/i6_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_152 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \vga_sync_portmap.i7297_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \vga_sync_portmap/i7229_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40129 \vga_sync_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \vga_sync_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40131 \vga_sync_portmap/i6_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \vga_sync_portmap/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_158 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40133 \vga_sync_portmap/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \vga_sync_portmap/i1_2_lut_adj_126 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_159 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40135 \renderer_portmap/i7537_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \renderer_portmap/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x8A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_160 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40137 \vga_sync_portmap/rgb_col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \vga_sync_portmap/i28_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_162 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40139 \vga_sync_portmap/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40140 \vga_sync_portmap/vsync_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \renderer_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_164 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40142 \renderer_portmap/i2_3_lut_adj_73 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \vga_sync_portmap/i4622_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xE260") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_165 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40144 \renderer_portmap/i6_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \renderer_portmap.i3_2_lut_4_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFA5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_166 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40125 \clock_manager_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40146 \clock_manager_portmap/i7675_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \clock_manager_portmap/i4_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_168 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40148 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \clock_manager_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_169 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40150 \nes_controller_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \nes_controller_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40152 \clock_manager_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \clock_manager_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_172 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40040 \clock_manager_portmap/i7258_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \clock_manager_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_173 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40155 \nes_controller_portmap/ctrlr_latch_c_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40156 \nes_controller_portmap/i1_2_lut_adj_78 ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40157 \clock_manager_portmap/i7671_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \clock_manager_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_176 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40159 \clock_manager_portmap/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \clock_manager_portmap/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40161 \game_logic_portmap/i167_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \clock_manager_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_179 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \nes_controller_portmap/i2284_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40164 \game_logic_portmap/collision_check_portmap/hit_piece_I_0_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFCA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_180 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40165 \clock_manager_portmap.SLICE_180_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40166 \clock_manager_portmap/i7291_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 LessThan_305_i6_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 LessThan_305_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x1B90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40169 \renderer_portmap/i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \renderer_portmap/i663_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x3C96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_184 ( input D0, C0, B0, A0, output F0 );

  lut40171 \game_logic_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40172 \game_logic_portmap/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \game_logic_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_186 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40174 \renderer_portmap/i2418_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \game_logic_portmap/special_background_0__I_0 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40176 \renderer_portmap/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \renderer_portmap/i1_3_lut_adj_71 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x4445") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x00F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_188 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40178 \game_logic_portmap/i6234_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \game_logic_portmap/i2_2_lut_adj_114 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40180 \game_logic_portmap/i721_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \game_logic_portmap/i2_4_lut_adj_116 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xDD45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40182 \game_logic_portmap/i1679_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40183 \game_logic_portmap/i7664_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF708") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_194 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 \game_logic_portmap/collision_check_portmap/overlap_row_1_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 \game_logic_portmap/collision_check_portmap/i7548_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_195 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__1__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \game_logic_portmap/collision_check_portmap/i974_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_196 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \game_logic_portmap/collision_check_portmap/piece_right_col_1__I_0 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_95 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_197 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \game_logic_portmap/collision_check_portmap/overlap_row_2_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_111 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_198 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 \game_logic_portmap/collision_check_portmap/Mux_65_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \game_logic_portmap/collision_check_portmap/Mux_67_i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_200 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/Mux_122_i8_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \game_logic_portmap.collision_check_portmap.i2_2_lut_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_202 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40195 \game_logic_portmap/collision_check_portmap/Mux_67_i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \game_logic_portmap/collision_check_portmap/i4859_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_204 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \game_logic_portmap/collision_check_portmap/i3052_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \game_logic_portmap/collision_check_portmap/i3051_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_206 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \game_logic_portmap/collision_check_portmap/overlap_row_1_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \game_logic_portmap/collision_check_portmap/i7497_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_209 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \game_logic_portmap/collision_check_portmap/i7247_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \game_logic_portmap/collision_check_portmap/i809_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x20A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_210 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 \game_logic_portmap/collision_check_portmap/i3115_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \game_logic_portmap/collision_check_portmap/Mux_236_i2_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_211 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40204 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_82 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_101 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_212 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40205 \game_logic_portmap/collision_check_portmap/i7535_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \game_logic_portmap/collision_check_portmap/i7295_rep_18_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_214 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40202 \game_logic_portmap/collision_check_portmap/i3116_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \game_logic_portmap.collision_check_portmap.i2_3_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_217 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40208 \game_logic_portmap.collision_check_portmap.i2_3_lut_4_lut_adj_87 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \game_logic_portmap/collision_check_portmap/piece_bottom_row_1__I_0 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_218 ( input D1, C1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40209 \game_logic_portmap/collision_check_portmap/i1777_rep_23_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \game_logic_portmap/collision_check_portmap/Mux_179_i2_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_219 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40211 
    \game_logic_portmap/collision_check_portmap/i4803_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \game_logic_portmap/collision_check_portmap/i603_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_223 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \game_logic_portmap/collision_check_portmap/i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 
    \game_logic_portmap/collision_check_portmap/board_shadow_row_3_0__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_224 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \game_logic_portmap/collision_check_portmap/Mux_180_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 
    \game_logic_portmap/collision_check_portmap/Mux_180_i2_rep_40_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_225 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40215 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_84 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \game_logic_portmap/collision_check_portmap/i610_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_227 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \game_logic_portmap/collision_check_portmap/i7531_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_92 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_228 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \game_logic_portmap/collision_check_portmap/i7561_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_83 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_230 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \game_logic_portmap/collision_check_portmap/i7525_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \game_logic_portmap/collision_check_portmap/Mux_124_i8_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_232 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40223 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_110 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \game_logic_portmap/collision_check_portmap/i777_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_233 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_109 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \game_logic_portmap/collision_check_portmap/piece_right_col_0__I_0 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x9FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_234 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \game_logic_portmap/collision_check_portmap/i7410_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \game_logic_portmap/collision_check_portmap/i7408_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_236 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \game_logic_portmap/collision_check_portmap/Mux_66_i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \game_logic_portmap/collision_check_portmap/Mux_66_i2_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_237 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40230 
    \game_logic_portmap/collision_check_portmap/i7565_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \game_logic_portmap/collision_check_portmap/i1984_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_239 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_80 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \game_logic_portmap/collision_check_portmap/i7575_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xC333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_243 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \game_logic_portmap/collision_check_portmap/i16_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \game_logic_portmap.collision_check_portmap.i7564_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x2112") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_244 ( input D0, C0, B0, 
    A0, output F0 );

  lut40235 \game_logic_portmap/collision_check_portmap/i4_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_245 ( input D0, C0, B0, 
    A0, output F0 );

  lut40236 \game_logic_portmap/collision_check_portmap/i10_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_247 ( input D0, C0, A0, 
    output F0 );
  wire   GNDI;

  lut40237 \game_logic_portmap/collision_check_portmap/i3_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_249 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_94 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_100 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_251 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40239 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_102 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \game_logic_portmap/collision_check_portmap/i2_2_lut_3_lut_adj_106 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_252 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \game_logic_portmap/collision_check_portmap/i2_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \game_logic_portmap/collision_check_portmap/i749_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_254 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40243 
    \game_logic_portmap/collision_check_portmap/piece_bottom_row_0__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_81 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_256 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40245 \game_logic_portmap/collision_check_portmap/piece_loc_1__3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \game_logic_portmap/collision_check_portmap/i7572_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0048") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_258 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40247 \game_logic_portmap/collision_check_portmap/i7529_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 
    \game_logic_portmap/collision_check_portmap/i7532_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_259 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40249 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_91 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x2888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_260 ( input D0, C0, B0, 
    A0, output F0 );

  lut40251 \game_logic_portmap/collision_check_portmap/i7543_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_265 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \game_logic_portmap/collision_check_portmap/i7504_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut_adj_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_267 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_96 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \game_logic_portmap/collision_check_portmap/i12_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_268 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \game_logic_portmap/collision_check_portmap/overlap_row_2_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \game_logic_portmap/collision_check_portmap/i7503_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_271 ( input D0, C0, B0, 
    A0, output F0 );

  lut40151 \game_logic_portmap/collision_check_portmap/i14_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_272 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40073 \game_logic_portmap/collision_check_portmap/Mux_238_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \game_logic_portmap/collision_check_portmap/i7527_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xA2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_275 ( input D0, C0, B0, 
    A0, output F0 );

  lut40235 \game_logic_portmap/collision_check_portmap/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_277 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \nes_controller_portmap.i1_2_lut_adj_79 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \game_logic_portmap/collision_check_portmap/hit_piece_I_66 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_278 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \game_logic_portmap/collision_check_portmap/i3050_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \game_logic_portmap/collision_check_portmap/i3049_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_280 ( input D1, C1, A1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40262 \game_logic_portmap/collision_check_portmap/Mux_121_i10_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \game_logic_portmap/collision_check_portmap/Mux_123_i5_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_284 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40264 \game_logic_portmap/collision_check_portmap/n9599_bdd_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \game_logic_portmap/collision_check_portmap/i1_2_lut_adj_86 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_286 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \game_logic_portmap/collision_check_portmap/Mux_64_i10_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \game_logic_portmap/collision_check_portmap/Mux_66_i5_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_288 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40266 \game_logic_portmap.collision_check_portmap.i34_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \game_logic_portmap/collision_check_portmap/i3056_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x0532") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_290 ( input DI1, D1, 
    C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40267 \game_logic_portmap/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40268 \game_logic_portmap/collision_check_portmap/i4727_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/move_down_auto_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xBF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_292 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40269 \game_logic_portmap/collision_check_portmap/i7511_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 
    \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut_adj_89 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_295 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_98 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \game_logic_portmap/collision_check_portmap/piece_left_col_0__I_0 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xD7EB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_297 ( input D1, C1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40188 \game_logic_portmap/collision_check_portmap/i4893_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_97 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_304 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40273 \renderer_portmap/i2422_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \renderer_portmap/i7422_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_306 ( input D0, C0, B0, A0, output F0 );

  lut40275 \renderer_portmap/rgb_c_5_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40276 \renderer_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \renderer_portmap/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_310 ( input D0, C0, B0, A0, output F0 );

  lut40278 \renderer_portmap/rgb_c_4_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_311 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40279 \renderer_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \renderer_portmap/i4915_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_313 ( input D0, C0, B0, A0, output F0 );

  lut40281 \renderer_portmap/rgb_c_3_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x4454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40282 \renderer_portmap/rgb_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \renderer_portmap/i2416_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40284 \renderer_portmap/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \renderer_portmap/i2414_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x4454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_319 ( input D0, C0, B0, A0, output F0 );

  lut40286 \renderer_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_320 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40287 \renderer_portmap/i2_3_lut_adj_67 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_322 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40288 \renderer_portmap/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \renderer_portmap/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x8CE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_323 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40290 \renderer_portmap/i841_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40291 \renderer_portmap/i839_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40292 \renderer_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \renderer_portmap/i1601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_326 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40040 \renderer_portmap/i1_2_lut_adj_72 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \renderer_portmap/i7274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_328 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40295 \renderer_portmap/LessThan_7_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \renderer_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40297 \renderer_portmap/i7421_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40298 \renderer_portmap/i2_3_lut_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_332 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40299 \renderer_portmap/i873_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40300 \renderer_portmap/rgb_col_6__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x30F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_335 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \renderer_portmap/i833_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 \renderer_portmap/i6608_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40302 \renderer_portmap/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 \renderer_portmap/i2_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xF609") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40304 \renderer_portmap/i7272_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40305 \renderer_portmap/rgb_col_7__I_0_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_350 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40306 \game_logic_portmap/i690_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \game_logic_portmap/i698_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_352 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40308 \game_logic_portmap/i552_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \game_logic_portmap/i559_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_357 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \game_logic_portmap/collision_check_portmap/i7549_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \game_logic_portmap/collision_check_portmap/i7253_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_362 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40312 \game_logic_portmap/i6276_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \game_logic_portmap/i2_2_lut_adj_122 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_363 ( input D0, C0, B0, A0, output F0 );

  lut40015 \game_logic_portmap/mux_23_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_364 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40125 \game_logic_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_365 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40313 \game_logic_portmap/i6255_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40314 \game_logic_portmap/i2_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_369 ( input D0, C0, B0, 
    output F0 );
  wire   GNDI;

  lut40315 \game_logic_portmap/collision_check_portmap/Mux_67_i7_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_370 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40121 \game_logic_portmap/i2_2_lut_adj_120 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_371 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40316 \game_logic_portmap/i6297_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40125 \game_logic_portmap/i7225_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( output F0 );
  wire   GNDI;

  lut40317 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_385 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40318 \clock_manager_portmap/i7235_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_386 ( input D0, C0, B0, A0, output F0 );

  lut40319 \clock_manager_portmap/i7289_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_388 ( input DI1, D1, C1, B1, A1, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40320 \game_logic_portmap.SLICE_388_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40321 \game_logic_portmap/i544_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_43 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_390 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40312 \game_logic_portmap/i6318_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \game_logic_portmap/i1_2_lut_adj_119 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 ( input 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \game_logic_portmap/piece_library_portmap/piece_shape_15__I_0 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
