1,8c1,17
< load 0000 miss 00
< load 0004 hit 00
< load 0008 hit 00
< load 000c hit 00
< load 0010 hit 00
< load 0014 hit 00
< load 0018 hit 00
< load 001c hit 00
---
> cachesize: 8, nWays: 1, storeAlg: 10, blocksize: 32
> load 0000 1
> Processing load. address: 0, size: 1
> load 0004 1
> Processing load. address: 4, size: 1
> load 0008 1
> Processing load. address: 8, size: 1
> load 000c 1
> Processing load. address: c, size: 1
> load 0010 1
> Processing load. address: 10, size: 1
> load 0014 1
> Processing load. address: 14, size: 1
> load 0018 1
> Processing load. address: 18, size: 1
> load 001c 1
> Processing load. address: 1c, size: 1
