Analysis & Elaboration report for FFT_8Points
Wed Dec 31 19:17:00 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Wed Dec 31 19:17:00 2025               ;
; Quartus Prime Version         ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                 ; FFT_8Points                                     ;
; Top-level Entity Name         ; FFT_8Points                                     ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; FFT_8Points        ; FFT_8Points        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Dec 31 19:16:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv
    Info (12023): Found entity 1: Detect_edge File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv
    Info (12023): Found entity 1: SHF_right File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv
    Info (12023): Found entity 1: SHF_left File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv
    Info (12023): Found entity 1: LOPD_8bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv
    Info (12023): Found entity 1: LOPD_4bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv
    Info (12023): Found entity 1: LOPD_24bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv
    Info (12023): Found entity 1: LOPD_16bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv
    Info (12023): Found entity 1: COMP_CLA_24bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv Line: 1
    Info (12023): Found entity 2: COMP_CLA_4bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv
    Info (12023): Found entity 1: COMP_8bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv
    Info (12023): Found entity 1: COMP_4bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv
    Info (12023): Found entity 1: COMP_24bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv
    Info (12023): Found entity 1: CLS_4bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv
    Info (12023): Found entity 1: CLA_8bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv
    Info (12023): Found entity 1: CLA_4bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv
    Info (12023): Found entity 1: CLA_24bit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv
    Info (12023): Found entity 1: FPU_add_sub File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv
    Info (12023): Found entity 1: ADD_SUB_SIGN_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv
    Info (12023): Found entity 1: ADD_SUB_PSC_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv
    Info (12023): Found entity 1: ADD_SUB_NOR_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv
    Info (12023): Found entity 1: ADD_SUB_MAN_swap File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv
    Info (12023): Found entity 1: ADD_SUB_MAN_rounding File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv
    Info (12023): Found entity 1: ADD_SUB_MAN_ALU File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv
    Info (12023): Found entity 1: ADD_SUB_EXP_swap File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv
    Info (12023): Found entity 1: ADD_SUB_EXP_sub File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv
    Info (12023): Found entity 1: ADD_SUB_EXP_rounding File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv
    Info (12023): Found entity 1: ADD_SUB_EXP_comp File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv
    Info (12023): Found entity 1: ADD_SUB_EXP_adjust File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv
    Info (12023): Found entity 1: MUL_PSC_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv
    Info (12023): Found entity 1: MUL_NOR_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv
    Info (12023): Found entity 1: MUL_MAN_rounding File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv
    Info (12023): Found entity 1: MUL_MAN_mul File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv
    Info (12023): Found entity 1: MUL_EXP_unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv
    Info (12023): Found entity 1: MUL_EXP_rounding File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv
    Info (12023): Found entity 1: MUL_EXP_adjust File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv
    Info (12023): Found entity 1: fpu_mul File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv
    Info (12023): Found entity 1: Butterfly_Unit File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv
    Info (12023): Found entity 1: FFT_8Points File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(28): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(29): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(30): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(31): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(32): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(33): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(34): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(35): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(36): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(37): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(38): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(39): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(40): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(41): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(42): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at FFT_8Points.sv(43): Parameter Declaration in module "FFT_8Points" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 43
Info (12127): Elaborating entity "FFT_8Points" for the top level hierarchy
Info (12128): Elaborating entity "Detect_edge" for hierarchy "Detect_edge:DETECT_START_STAGE1" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 62
Info (12128): Elaborating entity "Butterfly_Unit" for hierarchy "Butterfly_Unit:BFLY1_0" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv Line: 126
Info (12128): Elaborating entity "fpu_mul" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv Line: 25
Info (12128): Elaborating entity "MUL_EXP_unit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_unit:MUL_EXP_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 48
Info (12128): Elaborating entity "CLA_8bit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_unit:MUL_EXP_UNIT|CLA_8bit:ADD_EXP_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv Line: 17
Info (12128): Elaborating entity "CLA_4bit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_unit:MUL_EXP_UNIT|CLA_8bit:ADD_EXP_UNIT|CLA_4bit:CLA_4BIT_UNIT_0" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv Line: 20
Info (12128): Elaborating entity "MUL_MAN_mul" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_MAN_mul:MAN_MUL_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 59
Info (12128): Elaborating entity "LOPD_24bit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|LOPD_24bit:LOPD_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 68
Info (12128): Elaborating entity "LOPD_16bit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|LOPD_24bit:LOPD_UNIT|LOPD_16bit:LOPD_16bit_UNIT_MSB" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv Line: 18
Info (12128): Elaborating entity "LOPD_8bit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|LOPD_24bit:LOPD_UNIT|LOPD_16bit:LOPD_16bit_UNIT_MSB|LOPD_8bit:LOPD_8bit_unit_0" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv Line: 16
Info (12128): Elaborating entity "MUL_NOR_unit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 79
Info (12128): Elaborating entity "SHF_left" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT|SHF_left:SHF_left_unit" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv Line: 21
Info (12128): Elaborating entity "MUL_MAN_rounding" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_MAN_rounding:MAN_ROUNDING_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 87
Info (12128): Elaborating entity "MUL_EXP_adjust" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 98
Info (12128): Elaborating entity "MUL_EXP_rounding" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_rounding:EXP_ROUNDING_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 105
Info (12128): Elaborating entity "MUL_PSC_unit" for hierarchy "Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_PSC_unit:PSC_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv Line: 117
Info (12128): Elaborating entity "FPU_add_sub" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv Line: 40
Info (12128): Elaborating entity "ADD_SUB_EXP_comp" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_comp:EXP_COM_8BIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 71
Info (12128): Elaborating entity "COMP_8bit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_comp:EXP_COM_8BIT|COMP_8bit:COMP_LESS_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv Line: 15
Info (12128): Elaborating entity "COMP_4bit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_comp:EXP_COM_8BIT|COMP_8bit:COMP_LESS_UNIT|COMP_4bit:u_low" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv Line: 16
Info (12128): Elaborating entity "ADD_SUB_EXP_swap" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_swap:EXP_SWAP" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 80
Info (12128): Elaborating entity "ADD_SUB_EXP_sub" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_sub:EXP_SUB" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 87
Info (12128): Elaborating entity "ADD_SUB_MAN_swap" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_MAN_swap:MAN_SWAP_PRE" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 96
Info (12128): Elaborating entity "SHF_right" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|SHF_right:SHF_RIGHT_MAN" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 104
Info (12128): Elaborating entity "COMP_24bit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|COMP_24bit:MAN_COMP_24BIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 114
Info (12128): Elaborating entity "ADD_SUB_SIGN_unit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_SIGN_unit:SIGN_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 121
Info (12128): Elaborating entity "ADD_SUB_PSC_unit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_PSC_unit:PSC_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 132
Info (12128): Elaborating entity "CLS_4bit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|CLS_4bit:MAN_ALU_PROC_RND" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 150
Info (12128): Elaborating entity "ADD_SUB_MAN_ALU" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_MAN_ALU:MAN_ALU" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 164
Info (12128): Elaborating entity "CLA_24bit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_MAN_ALU:MAN_ALU|CLA_24bit:ALU_SUB_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv Line: 35
Info (12128): Elaborating entity "ADD_SUB_EXP_adjust" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_adjust:EXP_ADJUST" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 183
Info (12128): Elaborating entity "ADD_SUB_NOR_unit" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_NOR_unit:NOR_UNIT" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 194
Info (12128): Elaborating entity "ADD_SUB_MAN_rounding" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_MAN_rounding:MAN_RND" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 203
Info (12128): Elaborating entity "ADD_SUB_EXP_rounding" for hierarchy "Butterfly_Unit:BFLY1_0|FPU_add_sub:sub0|ADD_SUB_EXP_rounding:EXP_RND" File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv Line: 210
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Error (12006): Node instance "MUL_UNIT" instantiates undefined entity "Multiplier". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv Line: 17
Info (144001): Generated suppressed messages file /home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 48 errors, 17 warnings
    Error: Peak virtual memory: 866 megabytes
    Error: Processing ended: Wed Dec 31 19:17:00 2025
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg.


