\doxysection{stm32f4xx\+\_\+ll\+\_\+tim.\+c}
\hypertarget{stm32f4xx__ll__tim_8c_source}{}\label{stm32f4xx__ll__tim_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_tim.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_tim.c}}
\mbox{\hyperlink{stm32f4xx__ll__tim_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00018}00018\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00019}00019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00020}00020\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__tim_8h}{stm32f4xx\_ll\_tim.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00025}00025\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00026}00026\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00027}00027\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00028}00028\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_ASSERT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM4)\ ||\ defined\ (TIM5)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)\ ||\ defined\ (TIM8)\ ||\ defined\ (TIM9)\ ||\ defined\ (TIM10)\ ||\ defined\ (TIM11)\ ||\ defined\ (TIM12)\ ||\ defined\ (TIM13)\ ||\ defined\ (TIM14)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00043}00043\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00047}00047\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_COUNTERMODE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_COUNTERMODE\_UP)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00048}00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_COUNTERMODE\_DOWN)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00049}00049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_COUNTERMODE\_CENTER\_UP)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00050}00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00051}00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00053}00053\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_CLOCKDIVISION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00057}00057\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OCMODE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_FROZEN)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00058}00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_ACTIVE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00059}00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_INACTIVE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00060}00060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_TOGGLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00061}00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00063}00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_PWM1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00064}00064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCMODE\_PWM2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00066}00066\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OCSTATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCSTATE\_DISABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00067}00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCSTATE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00069}00069\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OCPOLARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCPOLARITY\_HIGH)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00070}00070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00072}00072\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OCIDLESTATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCIDLESTATE\_LOW)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00073}00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OCIDLESTATE\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00075}00075\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_ACTIVEINPUT(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00076}00076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00077}00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ACTIVEINPUT\_TRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00079}00079\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_ICPSC(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ICPSC\_DIV1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00080}00080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ICPSC\_DIV2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00081}00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ICPSC\_DIV4)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00082}00082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00084}00084\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_IC\_FILTER(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00085}00085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00099}00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00101}00101\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_IC\_POLARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_POLARITY\_RISING)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00102}00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_POLARITY\_FALLING)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00103}00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00104}00104\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00105}00105\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_ENCODERMODE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ENCODERMODE\_X2\_TI1)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00106}00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ENCODERMODE\_X2\_TI2)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00107}00107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_ENCODERMODE\_X4\_TI12))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00109}00109\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_IC\_POLARITY\_ENCODER(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_POLARITY\_RISING)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_IC\_POLARITY\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00112}00112\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OSSR\_STATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OSSR\_DISABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00113}00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OSSR\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00115}00115\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_OSSI\_STATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OSSI\_DISABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_OSSI\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00118}00118\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_LOCK\_LEVEL(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_LOCKLEVEL\_OFF)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00119}00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_LOCKLEVEL\_1)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_LOCKLEVEL\_2)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00123}00123\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_BREAK\_STATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_BREAK\_DISABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_BREAK\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00126}00126\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_BREAK\_POLARITY(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_BREAK\_POLARITY\_LOW)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_BREAK\_POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00129}00129\ \textcolor{preprocessor}{\#define\ IS\_LL\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((\_\_VALUE\_\_)\ ==\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00135}00135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00136}00136\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00140}00140\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC1Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00141}00141\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC2Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00142}00142\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC3Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00143}00143\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC4Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00144}00144\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC1Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00145}00145\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC2Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00146}00146\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC3Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00147}00147\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC4Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00152}00152\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00168}00168\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00169}00169\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00170}00170\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00172}00172\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00173}00173\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\_TIM\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00175}00175\ \ \ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00176}00176\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00177}00177\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00178}00178\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00179}00179\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00180}00180\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00181}00181\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00182}00182\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00183}00183\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00184}00184\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00185}00185\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00186}00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00187}00187\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00188}00188\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00189}00189\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00190}00190\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM3);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00191}00191\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM3);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00192}00192\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00193}00193\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00194}00194\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00195}00195\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00196}00196\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00197}00197\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00198}00198\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00199}00199\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00200}00200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00201}00201\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00202}00202\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00203}00203\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00204}00204\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM5);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00205}00205\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM5);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00206}00206\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00207}00207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00208}00208\ \textcolor{preprocessor}{\#if\ defined(TIM6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00209}00209\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00210}00210\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00211}00211\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM6);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00212}00212\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM6);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00213}00213\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00214}00214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00215}00215\ \textcolor{preprocessor}{\#if\ defined\ (TIM7)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00216}00216\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00217}00217\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00218}00218\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM7);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00219}00219\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM7);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00220}00220\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00221}00221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00222}00222\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00223}00223\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00224}00224\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00225}00225\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00226}00226\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM8);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00227}00227\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00228}00228\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00229}00229\ \textcolor{preprocessor}{\#if\ defined(TIM9)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00230}00230\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00231}00231\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00232}00232\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM9);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00233}00233\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM9);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00234}00234\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00235}00235\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00236}00236\ \textcolor{preprocessor}{\#if\ defined(TIM10)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00237}00237\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00238}00238\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00239}00239\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM10);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00240}00240\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM10);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00241}00241\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00242}00242\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00243}00243\ \textcolor{preprocessor}{\#if\ defined(TIM11)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00244}00244\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00245}00245\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00246}00246\ \ \ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_TIM11);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00247}00247\ \ \ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_TIM11);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00248}00248\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00249}00249\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM11\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00250}00250\ \textcolor{preprocessor}{\#if\ defined(TIM12)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00251}00251\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00252}00252\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00253}00253\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00254}00254\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM12);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00255}00255\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00256}00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM12\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00257}00257\ \textcolor{preprocessor}{\#if\ defined(TIM13)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00258}00258\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00259}00259\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00260}00260\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM13);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00261}00261\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM13);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00262}00262\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00263}00263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM13\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00264}00264\ \textcolor{preprocessor}{\#if\ defined(TIM14)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00265}00265\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (TIMx\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00266}00266\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00267}00267\ \ \ \ \ LL\_APB1\_GRP1\_ForceReset(LL\_APB1\_GRP1\_PERIPH\_TIM14);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00268}00268\ \ \ \ \ LL\_APB1\_GRP1\_ReleaseReset(LL\_APB1\_GRP1\_PERIPH\_TIM14);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00269}00269\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00270}00270\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00271}00271\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00272}00272\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00273}00273\ \ \ \ \ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00274}00274\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00276}00276\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00277}00277\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00285}00285\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00286}00286\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00287}00287\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00288}00288\ \ \ TIM\_InitStruct-\/>Prescaler\ \ \ \ \ \ \ \ \ =\ (uint16\_t)0x0000;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00289}00289\ \ \ TIM\_InitStruct-\/>CounterMode\ \ \ \ \ \ \ =\ LL\_TIM\_COUNTERMODE\_UP;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00290}00290\ \ \ TIM\_InitStruct-\/>Autoreload\ \ \ \ \ \ \ \ =\ 0xFFFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00291}00291\ \ \ TIM\_InitStruct-\/>ClockDivision\ \ \ \ \ =\ LL\_TIM\_CLOCKDIVISION\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00292}00292\ \ \ TIM\_InitStruct-\/>RepetitionCounter\ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00293}00293\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00304}00304\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00305}00305\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00306}00306\ \ \ uint32\_t\ tmpcr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00308}00308\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00309}00309\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\_TIM\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00310}00310\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_COUNTERMODE(TIM\_InitStruct-\/>CounterMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00311}00311\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_CLOCKDIVISION(TIM\_InitStruct-\/>ClockDivision));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00313}00313\ \ \ tmpcr1\ =\ LL\_TIM\_ReadReg(TIMx,\ CR1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00315}00315\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00316}00316\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00317}00317\ \ \ \ \ \textcolor{comment}{/*\ Select\ the\ Counter\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00318}00318\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr1,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ TIM\_InitStruct-\/>CounterMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00319}00319\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00320}00320\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00321}00321\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\_TIM\_CLOCK\_DIVISION\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00322}00322\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00323}00323\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ clock\ division\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00324}00324\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ TIM\_InitStruct-\/>ClockDivision);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00325}00325\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00327}00327\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00328}00328\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR1,\ tmpcr1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00330}00330\ \ \ \textcolor{comment}{/*\ Set\ the\ Autoreload\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00331}00331\ \ \ LL\_TIM\_SetAutoReload(TIMx,\ TIM\_InitStruct-\/>Autoreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00333}00333\ \ \ \textcolor{comment}{/*\ Set\ the\ Prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00334}00334\ \ \ LL\_TIM\_SetPrescaler(TIMx,\ TIM\_InitStruct-\/>Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00335}00335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00336}00336\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\_TIM\_REPETITION\_COUNTER\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00337}00337\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00338}00338\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Repetition\ Counter\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00339}00339\ \ \ \ \ LL\_TIM\_SetRepetitionCounter(TIMx,\ TIM\_InitStruct-\/>RepetitionCounter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00340}00340\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00341}00341\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00342}00342\ \ \ \textcolor{comment}{/*\ Generate\ an\ update\ event\ to\ reload\ the\ Prescaler}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00343}00343\ \textcolor{comment}{\ \ \ \ \ and\ the\ repetition\ counter\ value\ (if\ applicable)\ immediately\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00344}00344\ \ \ LL\_TIM\_GenerateEvent\_UPDATE(TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00346}00346\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00347}00347\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00356}00356\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00357}00357\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00358}00358\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00359}00359\ \ \ TIM\_OC\_InitStruct-\/>OCMode\ \ \ \ \ \ \ =\ LL\_TIM\_OCMODE\_FROZEN;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00360}00360\ \ \ TIM\_OC\_InitStruct-\/>OCState\ \ \ \ \ \ =\ LL\_TIM\_OCSTATE\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00361}00361\ \ \ TIM\_OC\_InitStruct-\/>OCNState\ \ \ \ \ =\ LL\_TIM\_OCSTATE\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00362}00362\ \ \ TIM\_OC\_InitStruct-\/>CompareValue\ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00363}00363\ \ \ TIM\_OC\_InitStruct-\/>OCPolarity\ \ \ =\ LL\_TIM\_OCPOLARITY\_HIGH;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00364}00364\ \ \ TIM\_OC\_InitStruct-\/>OCNPolarity\ \ =\ LL\_TIM\_OCPOLARITY\_HIGH;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00365}00365\ \ \ TIM\_OC\_InitStruct-\/>OCIdleState\ \ =\ LL\_TIM\_OCIDLESTATE\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00366}00366\ \ \ TIM\_OC\_InitStruct-\/>OCNIdleState\ =\ LL\_TIM\_OCIDLESTATE\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00367}00367\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00383}00383\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00384}00384\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00385}00385\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00387}00387\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00388}00388\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00389}00389\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH1:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00390}00390\ \ \ \ \ \ \ result\ =\ OC1Config(TIMx,\ TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00391}00391\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00392}00392\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH2:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00393}00393\ \ \ \ \ \ \ result\ =\ OC2Config(TIMx,\ TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00394}00394\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00395}00395\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH3:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00396}00396\ \ \ \ \ \ \ result\ =\ OC3Config(TIMx,\ TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00397}00397\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00398}00398\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH4:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00399}00399\ \ \ \ \ \ \ result\ =\ OC4Config(TIMx,\ TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00400}00400\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00401}00401\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00402}00402\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00403}00403\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00405}00405\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00406}00406\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00415}00415\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00416}00416\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00417}00417\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00418}00418\ \ \ TIM\_ICInitStruct-\/>ICPolarity\ \ \ \ =\ LL\_TIM\_IC\_POLARITY\_RISING;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00419}00419\ \ \ TIM\_ICInitStruct-\/>ICActiveInput\ =\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00420}00420\ \ \ TIM\_ICInitStruct-\/>ICPrescaler\ \ \ =\ LL\_TIM\_ICPSC\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00421}00421\ \ \ TIM\_ICInitStruct-\/>ICFilter\ \ \ \ \ \ =\ LL\_TIM\_IC\_FILTER\_FDIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00422}00422\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00423}00423\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00438}00438\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00439}00439\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00440}00440\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ result\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00442}00442\ \ \ \textcolor{keywordflow}{switch}\ (Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00443}00443\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00444}00444\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH1:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00445}00445\ \ \ \ \ \ \ result\ =\ IC1Config(TIMx,\ TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00446}00446\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00447}00447\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH2:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00448}00448\ \ \ \ \ \ \ result\ =\ IC2Config(TIMx,\ TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00449}00449\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00450}00450\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH3:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00451}00451\ \ \ \ \ \ \ result\ =\ IC3Config(TIMx,\ TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00452}00452\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00453}00453\ \ \ \ \ \textcolor{keywordflow}{case}\ LL\_TIM\_CHANNEL\_CH4:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00454}00454\ \ \ \ \ \ \ result\ =\ IC4Config(TIMx,\ TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00455}00455\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00456}00456\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00457}00457\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00458}00458\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00460}00460\ \ \ \textcolor{keywordflow}{return}\ result;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00461}00461\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00462}00462\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00469}00469\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00470}00470\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00471}00471\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00472}00472\ \ \ TIM\_EncoderInitStruct-\/>EncoderMode\ \ \ \ =\ LL\_TIM\_ENCODERMODE\_X2\_TI1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00473}00473\ \ \ TIM\_EncoderInitStruct-\/>IC1Polarity\ \ \ \ =\ LL\_TIM\_IC\_POLARITY\_RISING;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00474}00474\ \ \ TIM\_EncoderInitStruct-\/>IC1ActiveInput\ =\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00475}00475\ \ \ TIM\_EncoderInitStruct-\/>IC1Prescaler\ \ \ =\ LL\_TIM\_ICPSC\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00476}00476\ \ \ TIM\_EncoderInitStruct-\/>IC1Filter\ \ \ \ \ \ =\ LL\_TIM\_IC\_FILTER\_FDIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00477}00477\ \ \ TIM\_EncoderInitStruct-\/>IC2Polarity\ \ \ \ =\ LL\_TIM\_IC\_POLARITY\_RISING;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00478}00478\ \ \ TIM\_EncoderInitStruct-\/>IC2ActiveInput\ =\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00479}00479\ \ \ TIM\_EncoderInitStruct-\/>IC2Prescaler\ \ \ =\ LL\_TIM\_ICPSC\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00480}00480\ \ \ TIM\_EncoderInitStruct-\/>IC2Filter\ \ \ \ \ \ =\ LL\_TIM\_IC\_FILTER\_FDIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00481}00481\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00492}00492\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00493}00493\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00494}00494\ \ \ uint32\_t\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00495}00495\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00497}00497\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00498}00498\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00499}00499\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ENCODERMODE(TIM\_EncoderInitStruct-\/>EncoderMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00500}00500\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY\_ENCODER(TIM\_EncoderInitStruct-\/>IC1Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00501}00501\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_EncoderInitStruct-\/>IC1ActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00502}00502\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_EncoderInitStruct-\/>IC1Prescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00503}00503\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_EncoderInitStruct-\/>IC1Filter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00504}00504\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY\_ENCODER(TIM\_EncoderInitStruct-\/>IC2Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00505}00505\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_EncoderInitStruct-\/>IC2ActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00506}00506\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_EncoderInitStruct-\/>IC2Prescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00507}00507\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_EncoderInitStruct-\/>IC2Filter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00508}00508\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00509}00509\ \ \ \textcolor{comment}{/*\ Disable\ the\ CC1\ and\ CC2:\ Reset\ the\ CC1E\ and\ CC2E\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00510}00510\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00512}00512\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00513}00513\ \ \ tmpccmr1\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00515}00515\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00516}00516\ \ \ tmpccer\ =\ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00518}00518\ \ \ \textcolor{comment}{/*\ Configure\ TI1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00519}00519\ \ \ tmpccmr1\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00520}00520\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC1ActiveInput\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00521}00521\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC1Filter\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00522}00522\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC1Prescaler\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00523}00523\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00524}00524\ \ \ \textcolor{comment}{/*\ Configure\ TI2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00525}00525\ \ \ tmpccmr1\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\_CCMR1\_IC2PSC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00526}00526\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC2ActiveInput\ >>\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00527}00527\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC2Filter\ >>\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00528}00528\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC2Prescaler\ >>\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00529}00529\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00530}00530\ \ \ \textcolor{comment}{/*\ Set\ TI1\ and\ TI2\ polarity\ and\ enable\ TI1\ and\ TI2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00531}00531\ \ \ tmpccer\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00532}00532\ \ \ tmpccer\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC1Polarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00533}00533\ \ \ tmpccer\ |=\ (uint32\_t)(TIM\_EncoderInitStruct-\/>IC2Polarity\ <<\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00534}00534\ \ \ tmpccer\ |=\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00536}00536\ \ \ \textcolor{comment}{/*\ Set\ encoder\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00537}00537\ \ \ LL\_TIM\_SetEncoderMode(TIMx,\ TIM\_EncoderInitStruct-\/>EncoderMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00539}00539\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00540}00540\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR1,\ tmpccmr1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00541}00541\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00542}00542\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00543}00543\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00545}00545\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00546}00546\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00555}00555\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00556}00556\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00557}00557\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00558}00558\ \ \ TIM\_HallSensorInitStruct-\/>IC1Polarity\ \ \ \ \ \ \ =\ LL\_TIM\_IC\_POLARITY\_RISING;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00559}00559\ \ \ TIM\_HallSensorInitStruct-\/>IC1Prescaler\ \ \ \ \ \ =\ LL\_TIM\_ICPSC\_DIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00560}00560\ \ \ TIM\_HallSensorInitStruct-\/>IC1Filter\ \ \ \ \ \ \ \ \ =\ LL\_TIM\_IC\_FILTER\_FDIV1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00561}00561\ \ \ TIM\_HallSensorInitStruct-\/>CommutationDelay\ \ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00562}00562\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00563}00563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00585}00585\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00586}00586\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00587}00587\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00588}00588\ \ \ uint32\_t\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00589}00589\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00590}00590\ \ \ uint32\_t\ tmpsmcr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00592}00592\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00593}00593\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00594}00594\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY\_ENCODER(TIM\_HallSensorInitStruct-\/>IC1Polarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00595}00595\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_HallSensorInitStruct-\/>IC1Prescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00596}00596\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_HallSensorInitStruct-\/>IC1Filter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00597}00597\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00598}00598\ \ \ \textcolor{comment}{/*\ Disable\ the\ CC1\ and\ CC2:\ Reset\ the\ CC1E\ and\ CC2E\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00599}00599\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00600}00600\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00601}00601\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00602}00602\ \ \ tmpcr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00603}00603\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00604}00604\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00605}00605\ \ \ tmpccmr1\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00606}00606\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00607}00607\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00608}00608\ \ \ tmpccer\ =\ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00609}00609\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00610}00610\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ SMCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00611}00611\ \ \ tmpsmcr\ =\ LL\_TIM\_ReadReg(TIMx,\ SMCR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00612}00612\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00613}00613\ \ \ \textcolor{comment}{/*\ Connect\ TIMx\_CH1,\ CH2\ and\ CH3\ pins\ to\ the\ TI1\ input\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00614}00614\ \ \ tmpcr2\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00616}00616\ \ \ \textcolor{comment}{/*\ OC2REF\ signal\ is\ used\ as\ trigger\ output\ (TRGO)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00617}00617\ \ \ tmpcr2\ |=\ LL\_TIM\_TRGO\_OC2REF;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00618}00618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00619}00619\ \ \ \textcolor{comment}{/*\ Configure\ the\ slave\ mode\ controller\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00620}00620\ \ \ tmpsmcr\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00621}00621\ \ \ tmpsmcr\ |=\ LL\_TIM\_TS\_TI1F\_ED;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00622}00622\ \ \ tmpsmcr\ |=\ LL\_TIM\_SLAVEMODE\_RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00623}00623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00624}00624\ \ \ \textcolor{comment}{/*\ Configure\ input\ channel\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00625}00625\ \ \ tmpccmr1\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00626}00626\ \ \ tmpccmr1\ |=\ (uint32\_t)(LL\_TIM\_ACTIVEINPUT\_TRC\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00627}00627\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_HallSensorInitStruct-\/>IC1Filter\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00628}00628\ \ \ tmpccmr1\ |=\ (uint32\_t)(TIM\_HallSensorInitStruct-\/>IC1Prescaler\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00630}00630\ \ \ \textcolor{comment}{/*\ Configure\ input\ channel\ 2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00631}00631\ \ \ tmpccmr1\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\_CCMR1\_OC2M}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\_CCMR1\_OC2FE}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\_CCMR1\_OC2PE}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\_CCMR1\_OC2CE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00632}00632\ \ \ tmpccmr1\ |=\ (uint32\_t)(LL\_TIM\_OCMODE\_PWM2\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00633}00633\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00634}00634\ \ \ \textcolor{comment}{/*\ Set\ Channel\ 1\ polarity\ and\ enable\ Channel\ 1\ and\ Channel2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00635}00635\ \ \ tmpccer\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00636}00636\ \ \ tmpccer\ |=\ (uint32\_t)(TIM\_HallSensorInitStruct-\/>IC1Polarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00637}00637\ \ \ tmpccer\ |=\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00638}00638\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00639}00639\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00640}00640\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR2,\ tmpcr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00642}00642\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ SMCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00643}00643\ \ \ LL\_TIM\_WriteReg(TIMx,\ SMCR,\ tmpsmcr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00644}00644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00645}00645\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00646}00646\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR1,\ tmpccmr1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00648}00648\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00649}00649\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00650}00650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00651}00651\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00652}00652\ \ \ LL\_TIM\_OC\_SetCompareCH2(TIMx,\ TIM\_HallSensorInitStruct-\/>CommutationDelay);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00654}00654\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00655}00655\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00656}00656\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00664}00664\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00665}00665\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00666}00666\ \ \ \textcolor{comment}{/*\ Set\ the\ default\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00667}00667\ \ \ TIM\_BDTRInitStruct-\/>OSSRState\ \ \ \ \ \ \ =\ LL\_TIM\_OSSR\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00668}00668\ \ \ TIM\_BDTRInitStruct-\/>OSSIState\ \ \ \ \ \ \ =\ LL\_TIM\_OSSI\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00669}00669\ \ \ TIM\_BDTRInitStruct-\/>LockLevel\ \ \ \ \ \ \ =\ LL\_TIM\_LOCKLEVEL\_OFF;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00670}00670\ \ \ TIM\_BDTRInitStruct-\/>DeadTime\ \ \ \ \ \ \ \ =\ (uint8\_t)0x00;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00671}00671\ \ \ TIM\_BDTRInitStruct-\/>BreakState\ \ \ \ \ \ =\ LL\_TIM\_BREAK\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00672}00672\ \ \ TIM\_BDTRInitStruct-\/>BreakPolarity\ \ \ =\ LL\_TIM\_BREAK\_POLARITY\_LOW;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00673}00673\ \ \ TIM\_BDTRInitStruct-\/>AutomaticOutput\ =\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00674}00674\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00675}00675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00690}00690\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00691}00691\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00692}00692\ \ \ uint32\_t\ tmpbdtr\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00693}00693\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00694}00694\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00695}00695\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00696}00696\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OSSR\_STATE(TIM\_BDTRInitStruct-\/>OSSRState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00697}00697\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OSSI\_STATE(TIM\_BDTRInitStruct-\/>OSSIState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00698}00698\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_LOCK\_LEVEL(TIM\_BDTRInitStruct-\/>LockLevel));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00699}00699\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_BREAK\_STATE(TIM\_BDTRInitStruct-\/>BreakState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00700}00700\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_BREAK\_POLARITY(TIM\_BDTRInitStruct-\/>BreakPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00701}00701\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_AUTOMATIC\_OUTPUT\_STATE(TIM\_BDTRInitStruct-\/>AutomaticOutput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00702}00702\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00703}00703\ \ \ \textcolor{comment}{/*\ Set\ the\ Lock\ level,\ the\ Break\ enable\ Bit\ and\ the\ Polarity,\ the\ OSSR\ State,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00704}00704\ \textcolor{comment}{\ \ the\ OSSI\ State,\ the\ dead\ time\ value\ and\ the\ Automatic\ Output\ Enable\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00705}00705\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00706}00706\ \ \ \textcolor{comment}{/*\ Set\ the\ BDTR\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00707}00707\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ TIM\_BDTRInitStruct-\/>DeadTime);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ TIM\_BDTRInitStruct-\/>LockLevel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00709}00709\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}},\ TIM\_BDTRInitStruct-\/>OSSIState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00710}00710\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ TIM\_BDTRInitStruct-\/>OSSRState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00711}00711\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}},\ TIM\_BDTRInitStruct-\/>BreakState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00712}00712\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}},\ TIM\_BDTRInitStruct-\/>BreakPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00713}00713\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpbdtr,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}},\ TIM\_BDTRInitStruct-\/>AutomaticOutput);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00714}00714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00715}00715\ \ \ \textcolor{comment}{/*\ Set\ TIMx\_BDTR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00716}00716\ \ \ LL\_TIM\_WriteReg(TIMx,\ BDTR,\ tmpbdtr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00718}00718\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00719}00719\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00723}00723\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00727}00727\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00740}00740\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC1Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00741}00741\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00742}00742\ \ \ uint32\_t\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00743}00743\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00744}00744\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00746}00746\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00747}00747\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\_TIM\_CC1\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00748}00748\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCMODE(TIM\_OCInitStruct-\/>OCMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00749}00749\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00750}00750\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00752}00752\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 1:\ Reset\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00753}00753\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00755}00755\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00756}00756\ \ \ tmpccer\ =\ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00758}00758\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00759}00759\ \ \ tmpcr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00760}00760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00761}00761\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00762}00762\ \ \ tmpccmr1\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00763}00763\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00764}00764\ \ \ \textcolor{comment}{/*\ Reset\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00765}00765\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(tmpccmr1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00766}00766\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00767}00767\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00768}00768\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccmr1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}},\ TIM\_OCInitStruct-\/>OCMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00769}00769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00770}00770\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00771}00771\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}},\ TIM\_OCInitStruct-\/>OCPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00772}00772\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00773}00773\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00774}00774\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}},\ TIM\_OCInitStruct-\/>OCState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00776}00776\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00777}00777\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00778}00778\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00779}00779\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCNState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00780}00780\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00781}00781\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCNIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00783}00783\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00784}00784\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}},\ TIM\_OCInitStruct-\/>OCNPolarity\ <<\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00786}00786\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00787}00787\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\_CCER\_CC1NE}},\ TIM\_OCInitStruct-\/>OCNState\ <<\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00789}00789\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00790}00790\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}},\ TIM\_OCInitStruct-\/>OCIdleState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00791}00791\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00792}00792\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00793}00793\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\_CR2\_OIS1N}},\ TIM\_OCInitStruct-\/>OCNIdleState\ <<\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00794}00794\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00795}00795\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00796}00796\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00797}00797\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR2,\ tmpcr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00798}00798\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00799}00799\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00800}00800\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR1,\ tmpccmr1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00801}00801\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00802}00802\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00803}00803\ \ \ LL\_TIM\_OC\_SetCompareCH1(TIMx,\ TIM\_OCInitStruct-\/>CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00804}00804\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00805}00805\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00806}00806\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00807}00807\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00808}00808\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00809}00809\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00819}00819\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC2Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00820}00820\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00821}00821\ \ \ uint32\_t\ tmpccmr1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00822}00822\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00823}00823\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00824}00824\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00825}00825\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00826}00826\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\_TIM\_CC2\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00827}00827\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCMODE(TIM\_OCInitStruct-\/>OCMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00828}00828\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00829}00829\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00830}00830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00831}00831\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 2:\ Reset\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00832}00832\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00833}00833\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00834}00834\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00835}00835\ \ \ tmpccer\ =\ \ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00836}00836\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00837}00837\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00838}00838\ \ \ tmpcr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00839}00839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00840}00840\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR1\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00841}00841\ \ \ tmpccmr1\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00842}00842\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00843}00843\ \ \ \textcolor{comment}{/*\ Reset\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00844}00844\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(tmpccmr1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00845}00845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00846}00846\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00847}00847\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccmr1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\_CCMR1\_OC2M}},\ TIM\_OCInitStruct-\/>OCMode\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00848}00848\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00849}00849\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00850}00850\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}},\ TIM\_OCInitStruct-\/>OCPolarity\ <<\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00852}00852\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00853}00853\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}},\ TIM\_OCInitStruct-\/>OCState\ <<\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00855}00855\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00856}00856\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00857}00857\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00858}00858\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCNState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00859}00859\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00860}00860\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCNIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00861}00861\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00862}00862\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00863}00863\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}},\ TIM\_OCInitStruct-\/>OCNPolarity\ <<\ 6U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00865}00865\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00866}00866\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\_CCER\_CC2NE}},\ TIM\_OCInitStruct-\/>OCNState\ <<\ 6U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00867}00867\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00868}00868\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00869}00869\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\_CR2\_OIS2}},\ TIM\_OCInitStruct-\/>OCIdleState\ <<\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00871}00871\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00872}00872\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\_CR2\_OIS2N}},\ TIM\_OCInitStruct-\/>OCNIdleState\ <<\ 3U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00873}00873\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00874}00874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00875}00875\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00876}00876\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR2,\ tmpcr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00877}00877\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00878}00878\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00879}00879\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR1,\ tmpccmr1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00880}00880\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00881}00881\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00882}00882\ \ \ LL\_TIM\_OC\_SetCompareCH2(TIMx,\ TIM\_OCInitStruct-\/>CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00883}00883\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00884}00884\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00885}00885\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00886}00886\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00887}00887\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00888}00888\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00889}00889\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00898}00898\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC3Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00899}00899\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00900}00900\ \ \ uint32\_t\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00901}00901\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00902}00902\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00903}00903\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00904}00904\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00905}00905\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\_TIM\_CC3\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00906}00906\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCMODE(TIM\_OCInitStruct-\/>OCMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00907}00907\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00908}00908\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00909}00909\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00910}00910\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 3:\ Reset\ the\ CC3E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00911}00911\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00912}00912\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00913}00913\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00914}00914\ \ \ tmpccer\ =\ \ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00915}00915\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00916}00916\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00917}00917\ \ \ tmpcr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00918}00918\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00919}00919\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00920}00920\ \ \ tmpccmr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00922}00922\ \ \ \textcolor{comment}{/*\ Reset\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00923}00923\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(tmpccmr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\_CCMR2\_CC3S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00924}00924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00925}00925\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00926}00926\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccmr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\_CCMR2\_OC3M}},\ TIM\_OCInitStruct-\/>OCMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00927}00927\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00928}00928\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00929}00929\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}},\ TIM\_OCInitStruct-\/>OCPolarity\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00930}00930\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00931}00931\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00932}00932\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}},\ TIM\_OCInitStruct-\/>OCState\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00933}00933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00934}00934\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00935}00935\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00936}00936\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00937}00937\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCNState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00938}00938\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCNPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00939}00939\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCNIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00940}00940\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00941}00941\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00942}00942\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}},\ TIM\_OCInitStruct-\/>OCNPolarity\ <<\ 10U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00944}00944\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00945}00945\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\_CCER\_CC3NE}},\ TIM\_OCInitStruct-\/>OCNState\ <<\ 10U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00946}00946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00947}00947\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00948}00948\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\_CR2\_OIS3}},\ TIM\_OCInitStruct-\/>OCIdleState\ <<\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00949}00949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00950}00950\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ complementary\ output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00951}00951\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\_CR2\_OIS3N}},\ TIM\_OCInitStruct-\/>OCNIdleState\ <<\ 5U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00952}00952\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00953}00953\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00954}00954\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00955}00955\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR2,\ tmpcr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00956}00956\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00957}00957\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00958}00958\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR2,\ tmpccmr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00959}00959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00960}00960\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00961}00961\ \ \ LL\_TIM\_OC\_SetCompareCH3(TIMx,\ TIM\_OCInitStruct-\/>CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00962}00962\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00963}00963\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00964}00964\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00965}00965\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00966}00966\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00967}00967\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00968}00968\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00977}00977\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ OC4Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OCInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00978}00978\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00979}00979\ \ \ uint32\_t\ tmpccmr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00980}00980\ \ \ uint32\_t\ tmpccer;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00981}00981\ \ \ uint32\_t\ tmpcr2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00982}00982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00983}00983\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00984}00984\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\_TIM\_CC4\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00985}00985\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCMODE(TIM\_OCInitStruct-\/>OCMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00986}00986\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCSTATE(TIM\_OCInitStruct-\/>OCState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00987}00987\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCPOLARITY(TIM\_OCInitStruct-\/>OCPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00988}00988\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00989}00989\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 4:\ Reset\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00990}00990\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00992}00992\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCER\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00993}00993\ \ \ tmpccer\ =\ LL\_TIM\_ReadReg(TIMx,\ CCER);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00995}00995\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00996}00996\ \ \ tmpcr2\ =\ \ LL\_TIM\_ReadReg(TIMx,\ CR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00997}00997\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00998}00998\ \ \ \textcolor{comment}{/*\ Get\ the\ TIMx\ CCMR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l00999}00999\ \ \ tmpccmr2\ =\ LL\_TIM\_ReadReg(TIMx,\ CCMR2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01000}01000\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01001}01001\ \ \ \textcolor{comment}{/*\ Reset\ Capture/Compare\ selection\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01002}01002\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(tmpccmr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\_CCMR2\_CC4S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01003}01003\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01004}01004\ \ \ \textcolor{comment}{/*\ Select\ the\ Output\ Compare\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01005}01005\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccmr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\_CCMR2\_OC4M}},\ TIM\_OCInitStruct-\/>OCMode\ <<\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01006}01006\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01007}01007\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Compare\ Polarity\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01008}01008\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}},\ TIM\_OCInitStruct-\/>OCPolarity\ <<\ 12U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01010}01010\ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01011}01011\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpccer,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}},\ TIM\_OCInitStruct-\/>OCState\ <<\ 12U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01012}01012\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01013}01013\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\_TIM\_BREAK\_INSTANCE}}(TIMx))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01014}01014\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01015}01015\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_OCIDLESTATE(TIM\_OCInitStruct-\/>OCIdleState));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01016}01016\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01017}01017\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ Output\ Idle\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01018}01018\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(tmpcr2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\_CR2\_OIS4}},\ TIM\_OCInitStruct-\/>OCIdleState\ <<\ 6U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01019}01019\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01020}01020\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01021}01021\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01022}01022\ \ \ LL\_TIM\_WriteReg(TIMx,\ CR2,\ tmpcr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01023}01023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01024}01024\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCMR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01025}01025\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCMR2,\ tmpccmr2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01026}01026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01027}01027\ \ \ \textcolor{comment}{/*\ Set\ the\ Capture\ Compare\ Register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01028}01028\ \ \ LL\_TIM\_OC\_SetCompareCH4(TIMx,\ TIM\_OCInitStruct-\/>CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01029}01029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01030}01030\ \ \ \textcolor{comment}{/*\ Write\ to\ TIMx\ CCER\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01031}01031\ \ \ LL\_TIM\_WriteReg(TIMx,\ CCER,\ tmpccer);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01032}01032\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01033}01033\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01034}01034\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01035}01035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01044}01044\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC1Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01045}01045\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01046}01046\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01047}01047\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\_TIM\_CC1\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01048}01048\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY(TIM\_ICInitStruct-\/>ICPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01049}01049\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_ICInitStruct-\/>ICActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01050}01050\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_ICInitStruct-\/>ICPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01051}01051\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_ICInitStruct-\/>ICFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01052}01052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01053}01053\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 1:\ Reset\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01054}01054\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01055}01055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01056}01056\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ and\ the\ prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01057}01057\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01058}01058\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01059}01059\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_ICInitStruct-\/>ICActiveInput\ |\ TIM\_ICInitStruct-\/>ICFilter\ |\ TIM\_ICInitStruct-\/>ICPrescaler)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01060}01060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01061}01061\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC1E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01062}01062\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01063}01063\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01064}01064\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_ICInitStruct-\/>ICPolarity\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\_CCER\_CC1E}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01065}01065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01066}01066\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01067}01067\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01077}01077\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC2Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01078}01078\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01079}01079\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01080}01080\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\_TIM\_CC2\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01081}01081\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY(TIM\_ICInitStruct-\/>ICPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01082}01082\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_ICInitStruct-\/>ICActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01083}01083\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_ICInitStruct-\/>ICPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01084}01084\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_ICInitStruct-\/>ICFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01085}01085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01086}01086\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 2:\ Reset\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01087}01087\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01088}01088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01089}01089\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ and\ the\ prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01090}01090\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01091}01091\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\_CCMR1\_CC2S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\_CCMR1\_IC2F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\_CCMR1\_IC2PSC}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01092}01092\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_ICInitStruct-\/>ICActiveInput\ |\ TIM\_ICInitStruct-\/>ICFilter\ |\ TIM\_ICInitStruct-\/>ICPrescaler)\ >>\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01093}01093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01094}01094\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC2E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01095}01095\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01096}01096\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\_CCER\_CC2P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\_CCER\_CC2NP}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01097}01097\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_ICInitStruct-\/>ICPolarity\ <<\ 4U)\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\_CCER\_CC2E}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01098}01098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01099}01099\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01100}01100\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01101}01101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01110}01110\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC3Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01111}01111\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01112}01112\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01113}01113\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\_TIM\_CC3\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01114}01114\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY(TIM\_ICInitStruct-\/>ICPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01115}01115\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_ICInitStruct-\/>ICActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01116}01116\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_ICInitStruct-\/>ICPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01117}01117\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_ICInitStruct-\/>ICFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01118}01118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01119}01119\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 3:\ Reset\ the\ CC3E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01120}01120\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01121}01121\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01122}01122\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ and\ the\ prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01123}01123\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01124}01124\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\_CCMR2\_CC3S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\_CCMR2\_IC3F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\_CCMR2\_IC3PSC}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01125}01125\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_ICInitStruct-\/>ICActiveInput\ |\ TIM\_ICInitStruct-\/>ICFilter\ |\ TIM\_ICInitStruct-\/>ICPrescaler)\ >>\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01127}01127\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC3E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01128}01128\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01129}01129\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\_CCER\_CC3P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\_CCER\_CC3NP}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01130}01130\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_ICInitStruct-\/>ICPolarity\ <<\ 8U)\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\_CCER\_CC3E}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01131}01131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01132}01132\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01133}01133\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01134}01134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01143}01143\ \textcolor{keyword}{static}\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ IC4Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01144}01144\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01145}01145\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01146}01146\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\_TIM\_CC4\_INSTANCE}}(TIMx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01147}01147\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_POLARITY(TIM\_ICInitStruct-\/>ICPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01148}01148\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ACTIVEINPUT(TIM\_ICInitStruct-\/>ICActiveInput));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01149}01149\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_ICPSC(TIM\_ICInitStruct-\/>ICPrescaler));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01150}01150\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_TIM\_IC\_FILTER(TIM\_ICInitStruct-\/>ICFilter));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01151}01151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01152}01152\ \ \ \textcolor{comment}{/*\ Disable\ the\ Channel\ 4:\ Reset\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01153}01153\ \ \ TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}}\ \&=\ (uint32\_t)\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01155}01155\ \ \ \textcolor{comment}{/*\ Select\ the\ Input\ and\ set\ the\ filter\ and\ the\ prescaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01156}01156\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01157}01157\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\_CCMR2\_CC4S}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\_CCMR2\_IC4F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\_CCMR2\_IC4PSC}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01158}01158\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_ICInitStruct-\/>ICActiveInput\ |\ TIM\_ICInitStruct-\/>ICFilter\ |\ TIM\_ICInitStruct-\/>ICPrescaler)\ >>\ 8U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01159}01159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01160}01160\ \ \ \textcolor{comment}{/*\ Select\ the\ Polarity\ and\ set\ the\ CC4E\ Bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01161}01161\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01162}01162\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\_CCER\_CC4P}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\_CCER\_CC4NP}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01163}01163\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_ICInitStruct-\/>ICPolarity\ <<\ 12U)\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\_CCER\_CC4E}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01164}01164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01165}01165\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01166}01166\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01167}01167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01168}01168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01172}01172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01176}01176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01177}01177\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ ||\ TIM4\ ||\ TIM5\ ||\ TIM6\ ||\ TIM7\ ||\ TIM8\ ||\ TIM9\ ||\ TIM10\ ||\ TIM11\ ||\ TIM12\ ||\ TIM13\ ||\ TIM14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01178}01178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01182}01182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01183}01183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8c_source_l01184}01184\ }

\end{DoxyCode}
