$date
	Fri Aug 25 13:46:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module testbench $end
$var wire 1 ! F $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$var integer 32 % i [31:0] $end
$scope module mux2x1_unit $end
$var wire 1 ! F $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1#
b1 %
#20
1!
1"
0#
b10 %
#30
1#
b11 %
#40
0!
1$
0"
0#
b100 %
#50
1!
1#
b101 %
#60
0!
1"
0#
b110 %
#70
1!
1#
b111 %
#80
b1000 %
