
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002977                       # Number of seconds simulated
sim_ticks                                  2976786983                       # Number of ticks simulated
final_tick                                 2976786983                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  38250                       # Simulator instruction rate (inst/s)
host_op_rate                                    59276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20413116                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                   145.83                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2196416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2247808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           25792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17264252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         737847892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755112144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17264252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17264252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8664375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8664375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8664375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17264252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        737847892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763776519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000548218196                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        403                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   24256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2247808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                25792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2976694270                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.079032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.738815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.052479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29490     93.68%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1743      5.54%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      0.25%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           44      0.14%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.06%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      0.07%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      0.03%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.02%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31481                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1518.956522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    403.564641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5310.307871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           20     86.96%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      8.70%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.478261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.453603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18     78.26%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     17.39%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17264251.790098614991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 737761893.122333645821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8148382.849872197956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25917587                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1866154878                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12181150863                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32275.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54376.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30226180.80                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1233609965                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1892072465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35127.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53877.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       755.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    755.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      83791.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113026200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60044490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125742540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                1827000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            307790310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2186880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       254484480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4885920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        414626640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1382956860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.580391                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2296135687                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       985360                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1725310149                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12718104                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     638016313                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    558157057                       # Time in different power states
system.mem_ctrls_1.actEnergy                111826680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59425905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124999980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         97727760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            304680390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3142080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       252063120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5334720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        416660340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1376012355                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            462.247505                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2300338121                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3389319                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1733783070                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     13891447                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     631502585                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    552880562                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530571                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530571                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2673                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508340                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19250                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1746                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      933080                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13282                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439137                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17436                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4462950                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              39937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658004                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530571                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509718                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4373291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           294                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17395                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1041                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4416415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.990898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.114779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2871335     65.02%     65.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   165500      3.75%     68.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   115554      2.62%     71.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114731      2.60%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   114053      2.58%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   112646      2.55%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   115440      2.61%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   117501      2.66%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   689655     15.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4416415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118883                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.267772                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   477832                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2834661                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    134765                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                966439                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2718                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8769885                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2718                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   578002                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1466919                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2436                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    977083                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1389257                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8758989                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                119113                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1148041                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    467                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19361                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16311629                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20160160                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393194                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10964                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   134158                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3100768                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534540                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16010                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               990                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              107                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9109964                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       137648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4416415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.062751                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.546283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1151178     26.07%     26.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              380859      8.62%     34.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              899122     20.36%     55.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1225982     27.76%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              632006     14.31%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               67609      1.53%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               37949      0.86%     99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14528      0.33%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7182      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4416415                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3851      7.05%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.02%      7.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.02%      7.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50254     92.05%     99.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   427      0.78%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2147      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155497     89.52%     89.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     89.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 126      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  381      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  771      0.01%     89.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  935      0.01%     89.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.01%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                189      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               932983     10.24%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13394      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1360      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            399      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9109964                       # Type of FU issued
system.cpu.iq.rate                           2.041243                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       54594                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005993                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22681762                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8825255                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692907                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9773                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9250                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4442                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9157517                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4894                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2352                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14268                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6255                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        403774                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2718                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   53124                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4976                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739285                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               125                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534540                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16010                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    602                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4134                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            693                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2699                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3392                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9104426                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                933056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5538                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       946337                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518603                       # Number of branches executed
system.cpu.iew.exec_stores                      13281                       # Number of stores executed
system.cpu.iew.exec_rate                     2.040002                       # Inst execution rate
system.cpu.iew.wb_sent                        8698728                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697349                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7903689                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14484547                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.948789                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545664                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95264                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2690                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4402159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.963604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.317819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2884866     65.53%     65.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       482527     10.96%     76.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8108      0.18%     76.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8372      0.19%     76.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3639      0.08%     76.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2735      0.06%     77.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1116      0.03%     77.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1055      0.02%     77.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009741     22.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4402159                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009741                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12131781                       # The number of ROB reads
system.cpu.rob.rob_writes                    17493144                       # The number of ROB writes
system.cpu.timesIdled                             479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.800113                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.800113                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.249824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.249824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14095536                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163595                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7035                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3654                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101427                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068689                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1988268                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.634066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494553                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.076067                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.634066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          649                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4785201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4785201                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28293                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28293                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9323                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37616                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37616                       # number of overall hits
system.cpu.dcache.overall_hits::total           37616                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       498283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        498283                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          432                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498715                       # number of overall misses
system.cpu.dcache.overall_misses::total        498715                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12075052509                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12075052509                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37342662                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37342662                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12112395171                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12112395171                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12112395171                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12112395171                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536331                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.946270                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.946270                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044285                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.929864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.929864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.929864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.929864                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24233.322247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24233.322247                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86441.347222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86441.347222                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24287.208468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24287.208468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24287.208468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24287.208468                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3885960                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            473727                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.202952                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          438                       # number of writebacks
system.cpu.dcache.writebacks::total               438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4154                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4160                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       494129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       494129                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          426                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494555                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11136173971                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11136173971                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36180748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36180748                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11172354719                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11172354719                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11172354719                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11172354719                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.938381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.938381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.922108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.922108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.922108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.922108                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22536.977127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22536.977127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84931.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84931.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22590.722405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22590.722405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22590.722405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22590.722405                       # average overall mshr miss latency
system.cpu.dcache.replacements                 493529                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           686.458415                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.932681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   686.458415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35607                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16285                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16285                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16285                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16285                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16285                       # number of overall hits
system.cpu.icache.overall_hits::total           16285                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1110                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1110                       # number of overall misses
system.cpu.icache.overall_misses::total          1110                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91259606                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91259606                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91259606                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91259606                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91259606                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91259606                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17395                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063811                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063811                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063811                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063811                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063811                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063811                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82215.861261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82215.861261                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82215.861261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82215.861261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82215.861261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82215.861261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           89                       # number of writebacks
system.cpu.icache.writebacks::total                89                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          293                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          293                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71514405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71514405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71514405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71514405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71514405                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71514405                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046968                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87532.931457                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87532.931457                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87532.931457                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87532.931457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87532.931457                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87532.931457                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26591.533278                       # Cycle average of tags in use
system.l2.tags.total_refs                      988983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.138476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.017352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.533062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26358.982864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.804412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.811509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7947011                       # Number of tag accesses
system.l2.tags.data_accesses                  7947011                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          438                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              438                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        460227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            460227                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460234                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460246                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              460234                       # number of overall hits
system.l2.overall_hits::total                  460246                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 417                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33902                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34319                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35122                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34319                       # number of overall misses
system.l2.overall_misses::total                 35122                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35190920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35190920                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69700166                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69700166                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3698537011                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3698537011                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     69700166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3733727931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3803428097                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69700166                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3733727931                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3803428097                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          438                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       494129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        494129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495368                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495368                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.983491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983491                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068610                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069394                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069394                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070901                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84390.695444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84390.695444                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86799.708593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86799.708593                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109094.950475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109094.950475                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86799.708593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108794.776392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108291.899579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86799.708593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108794.776392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108291.899579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 403                       # number of writebacks
system.l2.writebacks::total                       403                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            417                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33902                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35122                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29628140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29628140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58988146                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58988146                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3246284331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3246284331                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     58988146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3275912471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3334900617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58988146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3275912471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3334900617                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068610                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070901                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71050.695444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71050.695444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73459.708593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73459.708593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95754.950475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95754.950475                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73459.708593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95454.776392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94951.899579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73459.708593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95454.776392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94951.899579                       # average overall mshr miss latency
system.l2.replacements                           2379                       # number of replacements
system.membus.snoop_filter.tot_requests         36677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          403                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1152                       # Transaction distribution
system.membus.trans_dist::ReadExReq               417                       # Transaction distribution
system.membus.trans_dist::ReadExResp              417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2273600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2273600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2273600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35122                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35122    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35122                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25538763                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          131310407                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       988990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       493620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            825                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          823                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2976786983                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           89                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          495067                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       494129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1482639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1484360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31679424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31737280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2381                       # Total snoops (count)
system.tol2bus.snoopTraffic                     25920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496915     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    834      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          660359348                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1634817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         989601887                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            33.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
