<stg><name>compute_connectivity_mask</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="mul_ln413"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %mul_ln413 = mul i32 %num_of_nodes_read, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="mul_ln413"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln413 = icmp_eq  i32 %mul_ln413, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln413 = br i1 %icmp_ln413, void %memset.loop.preheader, void %split

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.preheader:0 %call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.preheader:0 %call_ln413 = call void @compute_connectivity_mask_Pipeline_1, i32 %mul_ln413, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:1 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
split:0 %call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="24" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
split:0 %call_ln413 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %num_of_edges_read, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:1 %icmp_ln428 = icmp_sgt  i32 %num_of_nodes_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:2 %br_ln428 = br i1 %icmp_ln428, void %._crit_edge16, void %.lr.ph20

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph20:0 %trunc_ln428 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="trunc_ln428"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph20:1 %call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="31">
<![CDATA[
.lr.ph20:2 %zext_ln432 = zext i31 %trunc_ln428

]]></Node>
<StgValue><ssdm name="zext_ln432"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.lr.ph20:3 %mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432

]]></Node>
<StgValue><ssdm name="mul_ln432"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph20:1 %call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i31 %trunc_ln428, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.lr.ph20:3 %mul_ln432 = mul i62 %zext_ln432, i62 %zext_ln432

]]></Node>
<StgValue><ssdm name="mul_ln432"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.lr.ph20:4 %call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
.lr.ph20:4 %call_ln428 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i31 %trunc_ln428, i62 %mul_ln432, i32 %connectivity_mask_final, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln428"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph20:5 %br_ln0 = br void %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
._crit_edge16:0 %ret_ln442 = ret

]]></Node>
<StgValue><ssdm name="ret_ln442"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="num_of_nodes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_nodes"/></StgValue>
</port>
<port id="51" name="num_of_edges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_edges"/></StgValue>
</port>
<port id="52" name="connectivity_mask" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="edge_list" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="connectivity_mask_final" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i32" to="num_of_nodes_read" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="num_of_nodes" to="num_of_nodes_read" fromId="50" toId="11">
</dataflow>
<dataflow id="58" from="num_of_nodes_read" to="mul_ln413" fromId="11" toId="12">
</dataflow>
<dataflow id="59" from="num_of_nodes_read" to="mul_ln413" fromId="11" toId="12">
</dataflow>
<dataflow id="60" from="num_of_nodes_read" to="mul_ln413" fromId="11" toId="13">
</dataflow>
<dataflow id="61" from="num_of_nodes_read" to="mul_ln413" fromId="11" toId="13">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="14">
</dataflow>
<dataflow id="64" from="connectivity_mask_final" to="specmemcore_ln0" fromId="54" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="15">
</dataflow>
<dataflow id="72" from="connectivity_mask" to="specmemcore_ln0" fromId="52" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="77" from="edge_list" to="specmemcore_ln0" fromId="53" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="num_of_edges_read" fromId="55" toId="17">
</dataflow>
<dataflow id="82" from="num_of_edges" to="num_of_edges_read" fromId="51" toId="17">
</dataflow>
<dataflow id="83" from="mul_ln413" to="icmp_ln413" fromId="13" toId="18">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln413" fromId="84" toId="18">
</dataflow>
<dataflow id="86" from="icmp_ln413" to="br_ln413" fromId="18" toId="19">
</dataflow>
<dataflow id="88" from="compute_connectivity_mask_Pipeline_1" to="call_ln413" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="mul_ln413" to="call_ln413" fromId="13" toId="20">
</dataflow>
<dataflow id="90" from="connectivity_mask" to="call_ln413" fromId="52" toId="20">
</dataflow>
<dataflow id="91" from="compute_connectivity_mask_Pipeline_1" to="call_ln413" fromId="87" toId="21">
</dataflow>
<dataflow id="92" from="mul_ln413" to="call_ln413" fromId="13" toId="21">
</dataflow>
<dataflow id="93" from="connectivity_mask" to="call_ln413" fromId="52" toId="21">
</dataflow>
<dataflow id="95" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1" to="call_ln413" fromId="94" toId="23">
</dataflow>
<dataflow id="96" from="num_of_edges_read" to="call_ln413" fromId="17" toId="23">
</dataflow>
<dataflow id="97" from="edge_list" to="call_ln413" fromId="53" toId="23">
</dataflow>
<dataflow id="98" from="connectivity_mask" to="call_ln413" fromId="52" toId="23">
</dataflow>
<dataflow id="99" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1" to="call_ln413" fromId="94" toId="24">
</dataflow>
<dataflow id="100" from="num_of_edges_read" to="call_ln413" fromId="17" toId="24">
</dataflow>
<dataflow id="101" from="edge_list" to="call_ln413" fromId="53" toId="24">
</dataflow>
<dataflow id="102" from="connectivity_mask" to="call_ln413" fromId="52" toId="24">
</dataflow>
<dataflow id="103" from="num_of_nodes_read" to="icmp_ln428" fromId="11" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_84" to="icmp_ln428" fromId="84" toId="25">
</dataflow>
<dataflow id="105" from="icmp_ln428" to="br_ln428" fromId="25" toId="26">
</dataflow>
<dataflow id="106" from="num_of_nodes_read" to="trunc_ln428" fromId="11" toId="27">
</dataflow>
<dataflow id="108" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2" to="call_ln428" fromId="107" toId="28">
</dataflow>
<dataflow id="109" from="trunc_ln428" to="call_ln428" fromId="27" toId="28">
</dataflow>
<dataflow id="110" from="connectivity_mask" to="call_ln428" fromId="52" toId="28">
</dataflow>
<dataflow id="111" from="trunc_ln428" to="zext_ln432" fromId="27" toId="29">
</dataflow>
<dataflow id="112" from="zext_ln432" to="mul_ln432" fromId="29" toId="30">
</dataflow>
<dataflow id="113" from="zext_ln432" to="mul_ln432" fromId="29" toId="30">
</dataflow>
<dataflow id="114" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2" to="call_ln428" fromId="107" toId="31">
</dataflow>
<dataflow id="115" from="trunc_ln428" to="call_ln428" fromId="27" toId="31">
</dataflow>
<dataflow id="116" from="connectivity_mask" to="call_ln428" fromId="52" toId="31">
</dataflow>
<dataflow id="117" from="zext_ln432" to="mul_ln432" fromId="29" toId="32">
</dataflow>
<dataflow id="118" from="zext_ln432" to="mul_ln432" fromId="29" toId="32">
</dataflow>
<dataflow id="120" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4" to="call_ln428" fromId="119" toId="33">
</dataflow>
<dataflow id="121" from="trunc_ln428" to="call_ln428" fromId="27" toId="33">
</dataflow>
<dataflow id="122" from="mul_ln432" to="call_ln428" fromId="32" toId="33">
</dataflow>
<dataflow id="123" from="connectivity_mask_final" to="call_ln428" fromId="54" toId="33">
</dataflow>
<dataflow id="124" from="connectivity_mask" to="call_ln428" fromId="52" toId="33">
</dataflow>
<dataflow id="125" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4" to="call_ln428" fromId="119" toId="34">
</dataflow>
<dataflow id="126" from="trunc_ln428" to="call_ln428" fromId="27" toId="34">
</dataflow>
<dataflow id="127" from="mul_ln432" to="call_ln428" fromId="32" toId="34">
</dataflow>
<dataflow id="128" from="connectivity_mask_final" to="call_ln428" fromId="54" toId="34">
</dataflow>
<dataflow id="129" from="connectivity_mask" to="call_ln428" fromId="52" toId="34">
</dataflow>
<dataflow id="130" from="icmp_ln413" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="131" from="icmp_ln413" to="StgValue_4" fromId="18" toId="4">
</dataflow>
<dataflow id="132" from="icmp_ln428" to="StgValue_6" fromId="25" toId="6">
</dataflow>
<dataflow id="133" from="icmp_ln428" to="StgValue_10" fromId="25" toId="10">
</dataflow>
</dataflows>


</stg>
