Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Apr 12 19:03:30 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[39]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep__1/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.436       -2.127                     18                 5493        0.179        0.000                      0                 5493        4.500        0.000                       0                  2939  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.436       -2.127                     18                 5493        0.179        0.000                      0                 5493        4.500        0.000                       0                  2939  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           18  Failing Endpoints,  Worst Slack       -0.436ns,  Total Violation       -2.127ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.403ns  (logic 2.962ns (28.473%)  route 7.441ns (71.527%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.627     5.230    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q
                         net (fo=107, routed)         1.038     6.723    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.847 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14/O
                         net (fo=1, routed)           0.287     7.135    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14_n_3
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.259 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_11/O
                         net (fo=12, routed)          0.424     7.683    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_3
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20/O
                         net (fo=1, routed)           0.573     8.380    jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20_n_3
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.504 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_11/O
                         net (fo=15, routed)          0.349     8.853    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_7__4
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.977 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0/O
                         net (fo=33, routed)          0.413     9.390    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0_n_3
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.514 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51/O
                         net (fo=34, routed)          0.716    10.230    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51_n_3
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.124    10.354 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[48]_i_7__0/O
                         net (fo=3, routed)           0.968    11.322    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[48]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.446 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39/O
                         net (fo=1, routed)           0.000    11.446    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39_n_3
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.978    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_3
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.135 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=5, routed)           0.664    12.799    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X67Y63         LUT6 (Prop_lut6_I0_O)        0.329    13.128 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_24/O
                         net (fo=5, routed)           0.464    13.592    jay__0/central_processing_unit__0/d_flip_flop__state/data10[0]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.124    13.716 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_22/O
                         net (fo=1, routed)           0.295    14.011    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_22_n_3
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.124    14.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_11__0/O
                         net (fo=1, routed)           0.712    14.847    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_11__0_n_3
    SLICE_X65Y63         LUT6 (Prop_lut6_I2_O)        0.124    14.971 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_3__0_comp/O
                         net (fo=1, routed)           0.538    15.509    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_3__0_n_3
    SLICE_X61Y63         LUT6 (Prop_lut6_I1_O)        0.124    15.633 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.633    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[0]
    SLICE_X61Y63         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.504    14.927    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.029    15.196    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 4.324ns (42.461%)  route 5.859ns (57.539%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.198    11.116    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X48Y58         MUXF7 (Prop_muxf7_S_O)       0.276    11.392 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.699    12.091    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299    12.390 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_1__0/O
                         net (fo=16, routed)          0.543    12.933    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/D[2]
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.057 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1/O
                         net (fo=1, routed)           0.000    13.057    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1_n_3
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.589 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1_n_3
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1_n_3
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1_n_3
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1_n_3
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.045    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1_n_3
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.159    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1_n_3
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.273    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1_n_3
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.387    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1_n_3
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.501    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1_n_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.615    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1_n_3
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.729    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1_n_3
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.843    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1_n_3
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1_n_3
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.080    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1_n_3
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.414 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[60]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.414    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[1]
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.487    14.910    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.062    15.195    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.414    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 4.303ns (42.342%)  route 5.859ns (57.658%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.198    11.116    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X48Y58         MUXF7 (Prop_muxf7_S_O)       0.276    11.392 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.699    12.091    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299    12.390 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_1__0/O
                         net (fo=16, routed)          0.543    12.933    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/D[2]
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.057 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1/O
                         net (fo=1, routed)           0.000    13.057    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1_n_3
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.589 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1_n_3
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1_n_3
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1_n_3
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1_n_3
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.045    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1_n_3
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.159    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1_n_3
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.273    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1_n_3
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.387    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1_n_3
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.501    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1_n_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.615    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1_n_3
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.729    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1_n_3
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.843    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1_n_3
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1_n_3
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.080    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1_n_3
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.393 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[60]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    15.393    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[3]
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.487    14.910    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.062    15.195    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.393    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 1.852ns (19.677%)  route 7.560ns (80.323%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.708    11.626    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/rf__addr[2]
    SLICE_X45Y82         MUXF7 (Prop_muxf7_S_O)       0.276    11.902 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/q_reg[55]_i_3/O
                         net (fo=1, routed)           0.822    12.724    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[55]_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I1_O)        0.299    13.023 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[55]_i_1__0/O
                         net (fo=5, routed)           1.620    14.643    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y10         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.554    14.976    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.235    
                         clock uncertainty           -0.035    15.200    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.463    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                 -0.180    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 3.230ns (31.683%)  route 6.965ns (68.317%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.627     5.230    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q
                         net (fo=107, routed)         1.038     6.723    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.847 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14/O
                         net (fo=1, routed)           0.287     7.135    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14_n_3
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.259 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_11/O
                         net (fo=12, routed)          0.424     7.683    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_3
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20/O
                         net (fo=1, routed)           0.573     8.380    jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20_n_3
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.504 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_11/O
                         net (fo=15, routed)          0.349     8.853    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_7__4
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.977 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0/O
                         net (fo=33, routed)          0.413     9.390    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0_n_3
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.514 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51/O
                         net (fo=34, routed)          0.716    10.230    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51_n_3
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.124    10.354 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[48]_i_7__0/O
                         net (fo=3, routed)           0.968    11.322    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[48]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.446 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39/O
                         net (fo=1, routed)           0.000    11.446    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39_n_3
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.978    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_3
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=5, routed)           0.523    12.658    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.329    12.987 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__0/O
                         net (fo=14, routed)          0.918    13.905    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X57Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.029 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.154    14.183    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_3
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.307 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.307    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_3
    SLICE_X57Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.524 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.601    15.125    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_3
    SLICE_X58Y62         LUT6 (Prop_lut6_I4_O)        0.299    15.424 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.424    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1_n_3
    SLICE_X58Y62         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.505    14.928    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X58Y62         FDRE (Setup_fdre_C_D)        0.077    15.245    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 3.225ns (31.779%)  route 6.923ns (68.221%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.627     5.230    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q
                         net (fo=107, routed)         1.038     6.723    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.847 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14/O
                         net (fo=1, routed)           0.287     7.135    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14_n_3
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.259 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_11/O
                         net (fo=12, routed)          0.424     7.683    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_3
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20/O
                         net (fo=1, routed)           0.573     8.380    jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20_n_3
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.504 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_11/O
                         net (fo=15, routed)          0.349     8.853    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_7__4
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.977 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0/O
                         net (fo=33, routed)          0.413     9.390    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0_n_3
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.514 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51/O
                         net (fo=34, routed)          0.716    10.230    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51_n_3
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.124    10.354 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[48]_i_7__0/O
                         net (fo=3, routed)           0.968    11.322    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[48]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.446 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39/O
                         net (fo=1, routed)           0.000    11.446    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39_n_3
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.978    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_3
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.135 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=5, routed)           0.523    12.658    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.329    12.987 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__0/O
                         net (fo=14, routed)          0.771    13.758    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_24/O
                         net (fo=1, routed)           0.409    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_24_n_3
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.415 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_14/O
                         net (fo=1, routed)           0.000    14.415    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_14_n_3
    SLICE_X58Y65         MUXF7 (Prop_muxf7_I1_O)      0.214    14.629 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_5__0/O
                         net (fo=3, routed)           0.451    15.081    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_5__0_n_3
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.297    15.378 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    15.378    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[3]
    SLICE_X61Y63         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.504    14.927    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)        0.032    15.199    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 4.229ns (41.919%)  route 5.859ns (58.080%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.198    11.116    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X48Y58         MUXF7 (Prop_muxf7_S_O)       0.276    11.392 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.699    12.091    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299    12.390 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_1__0/O
                         net (fo=16, routed)          0.543    12.933    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/D[2]
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.057 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1/O
                         net (fo=1, routed)           0.000    13.057    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1_n_3
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.589 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1_n_3
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1_n_3
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1_n_3
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1_n_3
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.045    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1_n_3
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.159    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1_n_3
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.273    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1_n_3
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.387    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1_n_3
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.501    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1_n_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.615    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1_n_3
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.729    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1_n_3
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.843    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1_n_3
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1_n_3
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.080    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1_n_3
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.319 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[60]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    15.319    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[2]
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.487    14.910    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.062    15.195    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.072ns  (logic 4.213ns (41.827%)  route 5.859ns (58.173%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.198    11.116    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X48Y58         MUXF7 (Prop_muxf7_S_O)       0.276    11.392 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.699    12.091    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299    12.390 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_1__0/O
                         net (fo=16, routed)          0.543    12.933    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/D[2]
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.057 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1/O
                         net (fo=1, routed)           0.000    13.057    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1_n_3
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.589 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1_n_3
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1_n_3
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1_n_3
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1_n_3
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.045    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1_n_3
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.159    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1_n_3
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.273    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1_n_3
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.387    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1_n_3
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.501    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1_n_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.615    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1_n_3
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.729    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1_n_3
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.843    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1_n_3
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1_n_3
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.009    15.080    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1_n_3
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.303 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[60]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    15.303    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]_1[0]
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.487    14.910    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.062    15.195    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.303    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 4.210ns (41.847%)  route 5.850ns (58.153%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.628     5.231    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q
                         net (fo=186, routed)         0.891     6.578    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep_n_3
    SLICE_X59Y64         LUT2 (Prop_lut2_I1_O)        0.117     6.695 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43/O
                         net (fo=1, routed)           0.791     7.485    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_43_n_3
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.332     7.817 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.451     8.268    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_3
    SLICE_X61Y64         LUT5 (Prop_lut5_I4_O)        0.124     8.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15__0/O
                         net (fo=5, routed)           0.749     9.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X55Y64         LUT2 (Prop_lut2_I0_O)        0.124     9.266 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0/O
                         net (fo=3, routed)           0.529     9.794    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14__0_n_3
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124     9.918 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.198    11.116    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X48Y58         MUXF7 (Prop_muxf7_S_O)       0.276    11.392 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[4]_i_5/O
                         net (fo=1, routed)           0.699    12.091    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_2
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.299    12.390 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_1__0/O
                         net (fo=16, routed)          0.543    12.933    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/D[2]
    SLICE_X53Y61         LUT3 (Prop_lut3_I0_O)        0.124    13.057 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1/O
                         net (fo=1, routed)           0.000    13.057    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[4]_i_5__1_n_3
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.589 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[4]_i_1__1_n_3
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.703    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_i_1__1_n_3
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.817    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[12]_i_1__1_n_3
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[16]_i_1__1_n_3
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.045    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[20]_i_1__1_n_3
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.159    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[24]_i_1__1_n_3
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.273    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[28]_i_1__1_n_3
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.387    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[32]_i_1__1_n_3
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.501    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[36]_i_1__1_n_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.615 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.615    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[40]_i_1__1_n_3
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.729 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.729    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[44]_i_1__1_n_3
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.843 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.843    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[48]_i_1__1_n_3
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]_i_1__1_n_3
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[56]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    15.291    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]_1[1]
    SLICE_X53Y74         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.487    14.910    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/clk_100mhz_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.062    15.195    jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 3.230ns (32.041%)  route 6.851ns (67.959%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.627     5.230    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q
                         net (fo=107, routed)         1.038     6.723    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_n_3
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.124     6.847 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14/O
                         net (fo=1, routed)           0.287     7.135    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_14_n_3
    SLICE_X59Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.259 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_11/O
                         net (fo=12, routed)          0.424     7.683    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_3
    SLICE_X59Y58         LUT3 (Prop_lut3_I1_O)        0.124     7.807 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20/O
                         net (fo=1, routed)           0.573     8.380    jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_20_n_3
    SLICE_X59Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.504 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_11/O
                         net (fo=15, routed)          0.349     8.853    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_7__4
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.977 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0/O
                         net (fo=33, routed)          0.413     9.390    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_10__0_n_3
    SLICE_X58Y59         LUT2 (Prop_lut2_I1_O)        0.124     9.514 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51/O
                         net (fo=34, routed)          0.716    10.230    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_51_n_3
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.124    10.354 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[48]_i_7__0/O
                         net (fo=3, routed)           0.968    11.322    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[48]
    SLICE_X64Y63         LUT3 (Prop_lut3_I2_O)        0.124    11.446 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39/O
                         net (fo=1, routed)           0.000    11.446    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_39_n_3
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.978 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.978    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_3
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=5, routed)           0.523    12.658    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X62Y63         LUT6 (Prop_lut6_I4_O)        0.329    12.987 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__0/O
                         net (fo=14, routed)          0.918    13.905    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X57Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.029 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.154    14.183    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_3
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.307 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.307    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_3
    SLICE_X57Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    14.524 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.487    15.012    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_3
    SLICE_X59Y61         LUT6 (Prop_lut6_I3_O)        0.299    15.311 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1_comp/O
                         net (fo=1, routed)           0.000    15.311    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1_n_3
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        1.506    14.929    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X59Y61         FDRE (Setup_fdre_C_D)        0.031    15.225    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -15.311    
  -------------------------------------------------------------------
                         slack                                 -0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.181%)  route 0.343ns (64.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.563     1.482    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X47Y87         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[61]/Q
                         net (fo=4, routed)           0.343     1.966    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[61]
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_1/O
                         net (fo=1, routed)           0.000     2.011    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[61]
    SLICE_X52Y82         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.092     1.832    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.870%)  route 0.147ns (44.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.557     1.476    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/Q
                         net (fo=16, routed)          0.147     1.764    jay__0/central_processing_unit__0/d_flip_flop__state/b[1]
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep__0_2
    SLICE_X60Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep__0/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120     1.609    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.207%)  route 0.151ns (44.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.557     1.476    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]/Q
                         net (fo=16, routed)          0.151     1.768    jay__0/central_processing_unit__0/d_flip_flop__state/b[1]
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep_1
    SLICE_X60Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.121     1.610    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.900%)  route 0.416ns (69.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.555     1.474    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/Q
                         net (fo=5, routed)           0.416     2.031    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[13]
    SLICE_X58Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.076    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[13]
    SLICE_X58Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.825     1.990    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.120     1.859    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.180%)  route 0.392ns (67.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.561     1.480    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[46]/Q
                         net (fo=4, routed)           0.392     2.013    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[46]
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.058 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[46]_i_1/O
                         net (fo=1, routed)           0.000     2.058    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[46]
    SLICE_X52Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.823     1.988    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y79         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[46]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.092     1.829    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.723%)  route 0.136ns (42.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.567     1.486    jay__0/central_processing_unit__0/d_flip_flop__ir/clk_100mhz_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/Q
                         net (fo=9, routed)           0.136     1.764    jay__0/central_processing_unit__0/d_flip_flop__state/ir[19]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[19]_i_1__2/O
                         net (fo=1, routed)           0.000     1.809    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]_0
    SLICE_X41Y58         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.839     2.004    jay__0/central_processing_unit__0/d_flip_flop__ir/clk_100mhz_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.092     1.578    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.554     1.473    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/Q
                         net (fo=10, routed)          0.149     1.787    jay__0/central_processing_unit__0/d_flip_flop__state/b[39]
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[39]_i_1__3/O
                         net (fo=1, routed)           0.000     1.832    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[39]
    SLICE_X54Y77         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.821     1.986    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.121     1.594    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.557     1.476    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/Q
                         net (fo=27, routed)          0.149     1.790    jay__0/central_processing_unit__0/d_flip_flop__state/a[20]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.835    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[20]
    SLICE_X58Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.826     1.991    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.121     1.597    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.559     1.478    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/Q
                         net (fo=31, routed)          0.149     1.792    jay__0/central_processing_unit__0/d_flip_flop__state/a[9]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.837    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[9]
    SLICE_X58Y68         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.828     1.993    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.121     1.599    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.566     1.485    jay__0/central_processing_unit__0/d_flip_flop__ir/clk_100mhz_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q
                         net (fo=7, routed)           0.150     1.800    jay__0/central_processing_unit__0/d_flip_flop__state/ir[7]
    SLICE_X34Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.845    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]_0
    SLICE_X34Y64         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2938, routed)        0.836     2.001    jay__0/central_processing_unit__0/d_flip_flop__ir/clk_100mhz_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.121     1.606    jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[38]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y63  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[41]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y83  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[44]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y78  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y78  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y76  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y71  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y85  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y60  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y86  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__22/q_reg[48]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y71  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y76  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[36]/C



