 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: control                             Date: 11- 6-2017,  9:00AM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
71 /144 ( 49%) 355 /720  ( 49%) 149/432 ( 34%)   44 /144 ( 31%) 69 /81  ( 85%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       23/54       79/90      11/11*
FB2           8/18       24/54       23/90      10/10*
FB3          12/18       24/54       40/90       7/10
FB4           5/18        7/54        8/90       9/10
FB5           8/18       21/54       85/90      10/10*
FB6          16/18       23/54       55/90       6/10
FB7           3/18        4/54        3/90       8/10
FB8          10/18       23/54       62/90       8/10
             -----       -----       -----      -----    
             71/144     149/432     355/720     69/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'PLL_CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   29          29    |  I/O              :    62      73
Output        :   38          38    |  GCK/IO           :     2       3
Bidirectional :    1           1    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     69          69

** Power Data **

There are 71 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'control.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'A40<0>' based upon the LOC
   constraint 'P27'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'PLL_CLK' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'OSC_CLK' based upon the LOC
   constraint 'P23'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'TCI40_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'CIOUT40'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'OSC_CLK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'A40_0_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB2,
   because too many function block product terms are required. Buffering output
   signal AL<1> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB5,
   because too many function block product terms are required. Buffering output
   signal DS30 to allow all signals assigned to this function block to be
   placed.
*************************  Summary of Mapped Logic  ************************

** 39 Outputs **

Signal                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                        Pts   Inps          No.  Type    Use     Mode Rate State
BWL_BS<2>                   5     7     FB1_2   11   I/O     O       STD  FAST 
BWL_BS<0>                   5     10    FB1_3   12   I/O     O       STD  FAST 
BWL_BS<1>                   8     10    FB1_5   13   I/O     O       STD  FAST 
CLK_BS                      0     0     FB1_6   14   I/O     O       STD  FAST 
DIR_BS                      1     1     FB1_8   15   I/O     O       STD  FAST 
LE_BS                       13    15    FB1_9   16   I/O     O       STD  FAST RESET
RESET30                     1     1     FB2_2   99   GSR/I/O I/O     STD  FAST 
SCLK                        1     1     FB2_6   2    GTS/I/O O       STD  FAST RESET
ICACHE                      1     3     FB2_8   3    GTS/I/O O       STD  FAST 
CLK_RAMC                    1     1     FB2_11  6    I/O     O       STD  FAST RESET
AL<1>                       2     2     FB2_12  7    I/O     O       STD  FAST 
AL<0>                       14    12    FB2_14  8    I/O     O       STD  FAST SET
A30_LE                      0     0     FB2_15  9    I/O     O       STD  FAST 
OE_BS                       3     5     FB2_17  10   I/O     O       STD  FAST 
BG30                        4     4     FB3_5   24   I/O     O       STD  FAST 
FC30<1>                     3     4     FB3_11  29   I/O     O       STD  FAST 
FC30<0>                     2     4     FB3_12  30   I/O     O       STD  FAST 
FC30<2>                     4     5     FB3_15  33   I/O     O       STD  FAST 
MDIS40                      0     0     FB4_2   87   I/O     O       STD  FAST 
IPL40<0>                    3     3     FB4_5   89   I/O     O       STD  FAST RESET
IPL40<2>                    3     3     FB4_6   90   I/O     O       STD  FAST RESET
CDIS40                      0     0     FB4_8   91   I/O     O       STD  FAST 
A_OE                        2     3     FB4_11  93   I/O     O       STD  FAST 
AS30                        15    16    FB5_8   39   I/O     O       STD  FAST RESET
RW30                        2     2     FB5_12  42   I/O     O       STD  FAST 
SIZ30<1>                    12    11    FB5_14  43   I/O     O       STD  FAST SET
DS30                        2     2     FB5_15  46   I/O     O       STD  FAST 
SIZ30<0>                    9     11    FB5_17  49   I/O     O       STD  FAST SET
BGR60                       0     0     FB6_6   77   I/O     O       STD  FAST 
TBI40                       2     3     FB6_9   79   I/O     O       STD  FAST 
PCLK                        1     1     FB6_12  81   I/O     O       STD  FAST RESET
BCLK                        2     3     FB6_14  82   I/O     O       STD  FAST RESET
IPL40<1>                    3     3     FB6_15  85   I/O     O       STD  FAST RESET
RSTI40                      3     4     FB6_17  86   I/O     O       STD  FAST RESET
PLL_S<1>                    0     0     FB7_5   52   I/O     O       STD  FAST 
PLL_S<0>                    0     0     FB7_6   53   I/O     O       STD  FAST 
BG40                        3     4     FB7_14  59   I/O     O       STD  FAST 
TA40                        6     8     FB8_15  72   I/O     O       STD  FAST RESET
TEA40                       0     0     FB8_17  73   I/O     O       STD  FAST 

** 32 Buried Nodes **

Signal                      Total Total Loc     Pwr  Reg Init
Name                        Pts   Inps          Mode State
DS30_BUFR                   15    16    FB1_1   STD  RESET
SM030_N_FSM_FFd1            16    20    FB1_14  STD  RESET
DSACK_D0<0>                 16    16    FB1_16  STD  RESET
RESETI_S                    2     3     FB3_8   STD  RESET
START_SEND_SAMPLED          3     3     FB3_9   STD  RESET
START_SEND                  3     5     FB3_10  STD  RESET
END_SEND_SAMPLED            3     3     FB3_13  STD  RESET
BR30_Q                      3     3     FB3_14  STD  RESET
BGACK30_Q                   3     3     FB3_16  STD  RESET
DATA_OE                     4     7     FB3_17  STD  RESET
END_ACK                     6     8     FB3_18  STD  RESET
DSACK_D0<1>                 16    16    FB5_1   STD  RESET
SM030_N_FSM_FFd2            13    14    FB5_4   STD  RESET
STERM_D0                    16    16    FB5_10  STD  RESET
DMA_SM_FSM_FFd4             13    12    FB6_1   STD  RESET
PLL_CLOCKDIV<1>             1     1     FB6_3   STD  RESET
CLK30_D0                    1     1     FB6_4   STD  RESET
BCLK_SIG_D                  1     1     FB6_5   STD  RESET
TBI40_OBUF__$INT            2     3     FB6_7   STD  
SIZ30_D<0>/SIZ30_D<0>_TRST  3     4     FB6_8   STD  
RSTINT                      3     5     FB6_10  STD  RESET
DMA_SM_FSM_FFd1             5     7     FB6_11  STD  RESET
DMA_SM_FSM_FFd2             7     8     FB6_13  STD  RESET
DMA_SM_FSM_FFd3             8     10    FB6_16  STD  RESET
CLK30_D1                    1     1     FB8_1   STD  RESET
START_ACK                   4     6     FB8_2   STD  RESET
PLL_CLOCKDIV<0>             0     0     FB8_3   STD  RESET
SIZING_FSM_FFd2             9     11    FB8_4   STD  RESET
SIZING_FSM_FFd1             7     12    FB8_5   STD  RESET
AL<1>_BUFR                  13    11    FB8_8   STD  SET
SIZING_FSM_FFd3             12    13    FB8_11  STD  RESET
END_SEND                    10    11    FB8_18  STD  RESET

** 30 Inputs **

Signal                      Loc     Pin  Pin     Pin     
Name                                No.  Type    Use     
BR30                        FB1_11  17   I/O     I
IPL30<1>                    FB1_12  18   I/O     I
IPL30<0>                    FB1_14  19   I/O     I
IPL30<2>                    FB1_15  20   I/O     I
PLL_CLK                     FB1_17  22   GCK/I/O GCK
A40<1>                      FB2_5   1    GTS/I/O I
SEL16M                      FB2_9   4    GTS/I/O I
A40<0>                      FB3_8   27   GCK/I/O I
BGACK30                     FB3_9   28   I/O     I
CLK30                       FB3_17  34   I/O     I
CPU40_60                    FB4_9   92   I/O     I
RSTO40                      FB4_12  94   I/O     I
TT40<0>                     FB4_15  96   I/O     I
TT40<1>                     FB4_17  97   I/O     I
DSACK30<1>                  FB5_2   35   I/O     I
DSACK30<0>                  FB5_5   36   I/O     I
HALT30                      FB5_6   37   I/O     I
STERM30                     FB5_9   40   I/O     I
BERR30                      FB5_11  41   I/O     I
TM40<1>                     FB7_8   54   I/O     I
TM40<0>                     FB7_9   55   I/O     I
BR40                        FB7_11  56   I/O     I
SIZ40<0>                    FB7_15  60   I/O     I
SIZ40<1>                    FB7_17  61   I/O     I
BB40                        FB8_2   63   I/O     I
RW40                        FB8_5   64   I/O     I
TM40<2>                     FB8_8   66   I/O     I
LOCK40                      FB8_9   67   I/O     I
TS40                        FB8_11  68   I/O     I
LOCKE40                     FB8_14  71   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DS30_BUFR            15      10<-   0   0     FB1_1         (b)     (b)
BWL_BS<2>             5       5<- /\5   0     FB1_2   11    I/O     O
BWL_BS<0>             5       5<- /\5   0     FB1_3   12    I/O     O
(unused)              0       0   /\5   0     FB1_4         (b)     (b)
BWL_BS<1>             8       3<-   0   0     FB1_5   13    I/O     O
CLK_BS                0       0   /\3   2     FB1_6   14    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
DIR_BS                1       0   \/3   1     FB1_8   15    I/O     O
LE_BS                13       8<-   0   0     FB1_9   16    I/O     O
(unused)              0       0   /\5   0     FB1_10        (b)     (b)
(unused)              0       0   \/2   3     FB1_11  17    I/O     I
(unused)              0       0   \/5   0     FB1_12  18    I/O     I
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
SM030_N_FSM_FFd1     16      12<- \/1   0     FB1_14  19    I/O     I
(unused)              0       0   \/5   0     FB1_15  20    I/O     I
DSACK_D0<0>          16      11<-   0   0     FB1_16        (b)     (b)
(unused)              0       0   /\5   0     FB1_17  22    GCK/I/O GCK
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<0>             9: DSACK_D0<1>       17: SIZING_FSM_FFd3 
  2: A40<1>            10: HALT30            18: SM030_N_FSM_FFd1 
  3: BERR30            11: LE_BS             19: SM030_N_FSM_FFd2 
  4: CLK30_D1          12: RSTI40            20: START_ACK 
  5: RW40              13: SIZ40<0>          21: START_SEND_SAMPLED 
  6: DSACK30<0>        14: SIZ40<1>          22: STERM30 
  7: DSACK30<1>        15: SIZING_FSM_FFd1   23: STERM_D0 
  8: DSACK_D0<0>       16: SIZING_FSM_FFd2  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DS30_BUFR            ...XX..XX.XXXXXXXXXXX.X................. 16
BWL_BS<2>            ....X..XX.....XXX.....X................. 7
BWL_BS<0>            X...X..XX...XXXXX.....X................. 10
BWL_BS<1>            .X..X..XX...XXXXX.....X................. 10
CLK_BS               ........................................ 0
DIR_BS               ....X................................... 1
LE_BS                ...X...XX.XXXXXXXXXXX.X................. 15
SM030_N_FSM_FFd1     ..XX.XXXXXXXXXXXXXXXXXX................. 20
DSACK_D0<0>          ...X.XXXX.XXXXXXX..XXXX................. 16
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
RESET30               1       0     0   4     FB2_2   99    GSR/I/O I/O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O I
SCLK                  1       0     0   4     FB2_6   2     GTS/I/O O
(unused)              0       0     0   5     FB2_7         (b)     
ICACHE                1       0     0   4     FB2_8   3     GTS/I/O O
(unused)              0       0     0   5     FB2_9   4     GTS/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
CLK_RAMC              1       0     0   4     FB2_11  6     I/O     O
AL<1>                 2       0     0   3     FB2_12  7     I/O     O
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
AL<0>                14       9<-   0   0     FB2_14  8     I/O     O
A30_LE                0       0   /\4   1     FB2_15  9     I/O     O
(unused)              0       0     0   5     FB2_16        (b)     
OE_BS                 3       0     0   2     FB2_17  10    I/O     O
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: A40<0>             9: DMA_SM_FSM_FFd4             17: SIZ40<1> 
  2: AL<1>_BUFR        10: DSACK_D0<0>                 18: SIZING_FSM_FFd1 
  3: BCLK_SIG_D        11: DSACK_D0<1>                 19: SIZING_FSM_FFd2 
  4: CLK30_D1          12: LE_BS                       20: SIZING_FSM_FFd3 
  5: DATA_OE           13: PLL_CLOCKDIV<0>             21: STERM_D0 
  6: DMA_SM_FSM_FFd1   14: RSTO40                      22: TM40<0> 
  7: DMA_SM_FSM_FFd2   15: SIZ30_D<0>/SIZ30_D<0>_TRST  23: TM40<1> 
  8: DMA_SM_FSM_FFd3   16: SIZ40<0>                    24: TT40<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RESET30              .............X.......................... 1
SCLK                 ..X..................................... 1
ICACHE               .....................XXX................ 3
CLK_RAMC             ............X........................... 1
AL<1>                .X............X......................... 2
AL<0>                X..X.....XXX..XXXXXXX................... 12
A30_LE               ........................................ 0
OE_BS                ....XXXXX............................... 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   23    GCK/I/O 
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
BG30                  4       0     0   1     FB3_5   24    I/O     O
(unused)              0       0     0   5     FB3_6   25    I/O     
(unused)              0       0     0   5     FB3_7         (b)     
RESETI_S              2       0     0   3     FB3_8   27    GCK/I/O I
START_SEND_SAMPLED    3       0     0   2     FB3_9   28    I/O     I
START_SEND            3       0     0   2     FB3_10        (b)     (b)
FC30<1>               3       0     0   2     FB3_11  29    I/O     O
FC30<0>               2       0     0   3     FB3_12  30    I/O     O
END_SEND_SAMPLED      3       0     0   2     FB3_13        (b)     (b)
BR30_Q                3       0     0   2     FB3_14  32    I/O     (b)
FC30<2>               4       0     0   1     FB3_15  33    I/O     O
BGACK30_Q             3       0     0   2     FB3_16        (b)     (b)
DATA_OE               4       0   \/1   0     FB3_17  34    I/O     I
END_ACK               6       1<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCLK               9: DMA_SM_FSM_FFd4   17: START_SEND 
  2: BGACK30           10: END_ACK           18: TA40 
  3: BR30              11: END_SEND          19: TM40<0> 
  4: CLK30_D1          12: END_SEND_SAMPLED  20: TM40<1> 
  5: DATA_OE           13: RESET30.PIN       21: TM40<2> 
  6: DMA_SM_FSM_FFd1   14: RSTI40            22: TS40 
  7: DMA_SM_FSM_FFd2   15: RSTO40            23: TT40<0> 
  8: DMA_SM_FSM_FFd3   16: SEL16M            24: TT40<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BG30                 .....XXXX............................... 4
RESETI_S             X...........X.X......................... 3
START_SEND_SAMPLED   ...X.........X..X....................... 3
START_SEND           X............X.X.....X.X................ 5
FC30<1>              ..................XX..XX................ 4
FC30<0>              ..................XX..XX................ 4
END_SEND_SAMPLED     X.........X..X.......................... 3
BR30_Q               X.X..........X.......................... 3
FC30<2>              ..................XXX.XX................ 5
BGACK30_Q            XX...........X.......................... 3
DATA_OE              X...X........X.X.X...X.X................ 7
END_ACK              X........XXX.X.......XXX................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
MDIS40                0       0     0   5     FB4_2   87    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
IPL40<0>              3       0     0   2     FB4_5   89    I/O     O
IPL40<2>              3       0     0   2     FB4_6   90    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
CDIS40                0       0     0   5     FB4_8   91    I/O     O
(unused)              0       0     0   5     FB4_9   92    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
A_OE                  2       0     0   3     FB4_11  93    I/O     O
(unused)              0       0     0   5     FB4_12  94    I/O     I
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  95    I/O     
(unused)              0       0     0   5     FB4_15  96    I/O     I
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  97    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: BCLK               4: DMA_SM_FSM_FFd4    6: IPL30<2> 
  2: DMA_SM_FSM_FFd1    5: IPL30<0>           7: RSTINT 
  3: DMA_SM_FSM_FFd2  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
MDIS40               ........................................ 0
IPL40<0>             X...X.X................................. 3
IPL40<2>             X....XX................................. 3
CDIS40               ........................................ 0
A_OE                 .XXX.................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DSACK_D0<1>          16      11<-   0   0     FB5_1         (b)     (b)
(unused)              0       0   /\5   0     FB5_2   35    I/O     I
(unused)              0       0   \/5   0     FB5_3         (b)     (b)
SM030_N_FSM_FFd2     13       8<-   0   0     FB5_4         (b)     (b)
(unused)              0       0   /\3   2     FB5_5   36    I/O     I
(unused)              0       0   \/5   0     FB5_6   37    I/O     I
(unused)              0       0   \/5   0     FB5_7         (b)     (b)
AS30                 15      10<-   0   0     FB5_8   39    I/O     O
(unused)              0       0   \/5   0     FB5_9   40    I/O     I
STERM_D0             16      11<-   0   0     FB5_10        (b)     (b)
(unused)              0       0   /\5   0     FB5_11  41    I/O     I
RW30                  2       0   /\1   2     FB5_12  42    I/O     O
(unused)              0       0   \/4   1     FB5_13        (b)     (b)
SIZ30<1>             12       7<-   0   0     FB5_14  43    I/O     O
DS30                  2       0   /\3   0     FB5_15  46    I/O     O
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
SIZ30<0>              9       5<- \/1   0     FB5_17  49    I/O     O
(unused)              0       0   \/5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK30_D1           8: LE_BS                       15: SIZING_FSM_FFd3 
  2: RW40               9: RSTI40                      16: SM030_N_FSM_FFd1 
  3: DS30_BUFR         10: SIZ30_D<0>/SIZ30_D<0>_TRST  17: SM030_N_FSM_FFd2 
  4: DSACK30<0>        11: SIZ40<0>                    18: START_ACK 
  5: DSACK30<1>        12: SIZ40<1>                    19: START_SEND_SAMPLED 
  6: DSACK_D0<0>       13: SIZING_FSM_FFd1             20: STERM30 
  7: DSACK_D0<1>       14: SIZING_FSM_FFd2             21: STERM_D0 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DSACK_D0<1>          X..XXXXXX.XXXXX..XXXX................... 16
SM030_N_FSM_FFd2     X....XXXX.XXXXXX.XX.X................... 14
AS30                 X....XXXXXXXXXXXXXX.X................... 16
STERM_D0             X..XXXXXX.XXXXX..XXXX................... 16
RW30                 .X.......X.............................. 2
SIZ30<1>             X....XXX.XXXXXX.....X................... 11
DS30                 ..X......X.............................. 2
SIZ30<0>             X....XXX.XXXXXX.....X................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
DMA_SM_FSM_FFd4      13       8<-   0   0     FB6_1         (b)     (b)
(unused)              0       0   /\3   2     FB6_2   74    I/O     (b)
PLL_CLOCKDIV<1>       1       0     0   4     FB6_3         (b)     (b)
CLK30_D0              1       0     0   4     FB6_4         (b)     (b)
BCLK_SIG_D            1       0     0   4     FB6_5   76    I/O     (b)
BGR60                 0       0     0   5     FB6_6   77    I/O     O
TBI40_OBUF__$INT      2       0     0   3     FB6_7         (b)     (b)
SIZ30_D<0>/SIZ30_D<0>_TRST
                      3       0     0   2     FB6_8   78    I/O     (b)
TBI40                 2       0     0   3     FB6_9   79    I/O     O
RSTINT                3       0     0   2     FB6_10        (b)     (b)
DMA_SM_FSM_FFd1       5       0     0   0     FB6_11  80    I/O     (b)
PCLK                  1       0   \/1   3     FB6_12  81    I/O     O
DMA_SM_FSM_FFd2       7       2<-   0   0     FB6_13        (b)     (b)
BCLK                  2       0   /\1   2     FB6_14  82    I/O     O
IPL40<1>              3       0   \/2   0     FB6_15  85    I/O     O
DMA_SM_FSM_FFd3       8       3<-   0   0     FB6_16        (b)     (b)
RSTI40                3       0   /\1   1     FB6_17  86    I/O     O
(unused)              0       0   \/5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BB40               9: DMA_SM_FSM_FFd1   17: PLL_CLOCKDIV<1> 
  2: BCLK              10: DMA_SM_FSM_FFd2   18: RESETI_S 
  3: BCLK_SIG_D        11: DMA_SM_FSM_FFd3   19: RSTI40 
  4: BGACK30_Q         12: DMA_SM_FSM_FFd4   20: RSTINT 
  5: BR30_Q            13: IPL30<1>          21: RSTO40 
  6: BR40              14: LOCK40            22: SEL16M 
  7: CLK30             15: LOCKE40           23: TT40<1> 
  8: CPU40_60          16: PLL_CLOCKDIV<0>  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
DMA_SM_FSM_FFd4      XX.XXX..XXXX.XX...X..................... 12
PLL_CLOCKDIV<1>      ...............X........................ 1
CLK30_D0             ......X................................. 1
BCLK_SIG_D           ................X....................... 1
BGR60                ........................................ 0
TBI40_OBUF__$INT     ..................X..XX................. 3
SIZ30_D<0>/SIZ30_D<0>_TRST 
                     ........XXXX............................ 4
TBI40                ..................X..XX................. 3
RSTINT               .X...............XXXX................... 5
DMA_SM_FSM_FFd1      XX......XXXX......X..................... 7
PCLK                 ...............X........................ 1
DMA_SM_FSM_FFd2      XX..X...XXXX......X..................... 8
BCLK                 ..X....X........X....................... 3
IPL40<1>             .X..........X......X.................... 3
DMA_SM_FSM_FFd3      XX.XXX..XXXX......X..................... 10
RSTI40               .X...............XX.X................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
PLL_S<1>              0       0     0   5     FB7_5   52    I/O     O
PLL_S<0>              0       0     0   5     FB7_6   53    I/O     O
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     I
(unused)              0       0     0   5     FB7_9   55    I/O     I
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     I
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
BG40                  3       0     0   2     FB7_14  59    I/O     O
(unused)              0       0     0   5     FB7_15  60    I/O     I
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     I
(unused)              0       0     0   5     FB7_18        (b)     

Signals Used by Logic in Function Block
  1: DMA_SM_FSM_FFd1    3: DMA_SM_FSM_FFd3    4: DMA_SM_FSM_FFd4 
  2: DMA_SM_FSM_FFd2  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
PLL_S<1>             ........................................ 0
PLL_S<0>             ........................................ 0
BG40                 XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
CLK30_D1              1       0   /\4   0     FB8_1         (b)     (b)
START_ACK             4       0     0   1     FB8_2   63    I/O     I
PLL_CLOCKDIV<0>       0       0   \/4   1     FB8_3         (b)     (b)
SIZING_FSM_FFd2       9       4<-   0   0     FB8_4         (b)     (b)
SIZING_FSM_FFd1       7       2<-   0   0     FB8_5   64    I/O     I
(unused)              0       0   /\2   3     FB8_6   65    I/O     (b)
(unused)              0       0   \/3   2     FB8_7         (b)     (b)
AL<1>_BUFR           13       8<-   0   0     FB8_8   66    I/O     I
(unused)              0       0   /\5   0     FB8_9   67    I/O     I
(unused)              0       0   \/5   0     FB8_10        (b)     (b)
SIZING_FSM_FFd3      12       7<-   0   0     FB8_11  68    I/O     I
(unused)              0       0   /\2   3     FB8_12  70    I/O     (b)
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0   \/1   4     FB8_14  71    I/O     I
TA40                  6       1<-   0   0     FB8_15  72    I/O     O
(unused)              0       0     0   5     FB8_16        (b)     
TEA40                 0       0   \/1   4     FB8_17  73    I/O     O
END_SEND             10       5<-   0   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A40<1>             9: LE_BS             17: START_SEND 
  2: BCLK              10: RSTI40            18: START_SEND_SAMPLED 
  3: CLK30_D0          11: SIZ40<0>          19: STERM_D0 
  4: CLK30_D1          12: SIZ40<1>          20: TBI40_OBUF__$INT 
  5: DSACK_D0<0>       13: SIZING_FSM_FFd1   21: TS40 
  6: DSACK_D0<1>       14: SIZING_FSM_FFd2   22: TT40<0> 
  7: END_ACK           15: SIZING_FSM_FFd3   23: TT40<1> 
  8: END_SEND_SAMPLED  16: START_ACK        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CLK30_D1             ..X..................................... 1
START_ACK            ...X.....X..XXX.X....................... 6
PLL_CLOCKDIV<0>      ........................................ 0
SIZING_FSM_FFd2      ...XXX..XXXXXXX...X..................... 11
SIZING_FSM_FFd1      X..XXX..XXXXXXX...X..................... 12
AL<1>_BUFR           X..XXX..X.XXXXX...X..................... 11
SIZING_FSM_FFd3      ...XXX..XXXXXXXX.XX..................... 13
TA40                 .X....XX.X.........XXXX................. 8
TEA40                ........................................ 0
END_SEND             ...XXX..XXXXXXX...X..................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


A30_LE <= '0';

FDCPE_AL0: FDCPE port map (AL_I(0),AL(0),CLK30_D1,'0','0');
AL(0) <= ((A40(0) AND NOT SIZING_FSM_FFd2 AND NOT SIZ40(1) AND SIZ40(0))
	OR (A40(0) AND NOT SIZING_FSM_FFd3 AND NOT SIZ40(1) AND SIZ40(0))
	OR (A40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (A40(0) AND LE_BS AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND 
	SIZ40(0))
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3)
	OR (A40(0) AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND NOT SIZ40(0))
	OR (A40(0) AND NOT SIZING_FSM_FFd3 AND SIZ40(1) AND NOT SIZ40(0)));
AL(0) <= AL_I(0) when AL_OE(0) = '1' else 'Z';
AL_OE(0) <= SIZ30_D(0)/SIZ30_D(0)_TRST;

FDCPE_AL1_BUFR: FDCPE port map (AL(1)_BUFR,AL_D(1)_BUFR,CLK30_D1,'0','0');
AL_D(1)_BUFR <= ((A40(1) AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND NOT SIZ40(0))
	OR (A40(1) AND NOT SIZING_FSM_FFd2 AND NOT SIZ40(1) AND SIZ40(0))
	OR (A40(1) AND SIZING_FSM_FFd3 AND NOT SIZ40(1) AND SIZ40(0))
	OR (A40(1) AND SIZING_FSM_FFd1 AND NOT SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1) AND 
	SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3)
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1)
	OR (A40(1) AND LE_BS AND SIZ40(1) AND NOT SIZ40(0)));


AL_I(1) <= AL(1)_BUFR;
AL(1) <= AL_I(1) when AL_OE(1) = '1' else 'Z';
AL_OE(1) <= SIZ30_D(0)/SIZ30_D(0)_TRST;

FDCPE_AS30: FDCPE port map (AS30_I,AS30,NOT CLK30_D1,'0',NOT RSTI40);
AS30 <= ((EXP24_.EXP)
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (NOT DSACK_D0(1) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));
AS30 <= AS30_I when AS30_OE = '1' else 'Z';
AS30_OE <= SIZ30_D(0)/SIZ30_D(0)_TRST;


A_OE <= ((DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1)
	OR (NOT DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2));

FDCPE_BCLK: FDCPE port map (BCLK,BCLK_D,PLL_CLK,'0','0');
BCLK_D <= ((NOT PLL_CLOCKDIV(1) AND NOT CPU40_60)
	OR (BCLK_SIG_D AND CPU40_60));

FDCPE_BCLK_SIG_D: FDCPE port map (BCLK_SIG_D,PLL_CLOCKDIV(1),PLL_CLK,'0','0');


BG30 <= ((DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd3 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2));


BG40 <= NOT (((NOT DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd1)
	OR (DMA_SM_FSM_FFd1 AND NOT DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd2)));

FDCPE_BGACK30_Q: FDCPE port map (BGACK30_Q,BGACK30,BCLK,'0',NOT RSTI40);


BGR60 <= '0';

FDCPE_BR30_Q: FDCPE port map (BR30_Q,BR30,BCLK,'0',NOT RSTI40);


BWL_BS(0) <= ((SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3)
	OR (NOT SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND RW40)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd1 AND RW40)
	OR (A40(0) AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	NOT RW40 AND NOT SIZ40(1) AND SIZ40(0)));


BWL_BS(1) <= ((NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND NOT SIZING_FSM_FFd2 AND 
	NOT SIZING_FSM_FFd1 AND RW40)
	OR (A40(1) AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	NOT RW40 AND SIZ40(1) AND NOT SIZ40(0))
	OR (A40(1) AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	NOT RW40 AND NOT SIZ40(1) AND SIZ40(0))
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT RW40)
	OR (NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	RW40)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND NOT SIZING_FSM_FFd2 AND 
	NOT SIZING_FSM_FFd1 AND RW40));


BWL_BS(2) <= ((NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (DSACK_D0(0) AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	RW40)
	OR (NOT DSACK_D0(1) AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	RW40)
	OR (NOT STERM_D0 AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	RW40)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND RW40));


CDIS40 <= '1';

FDCPE_CLK30_D0: FDCPE port map (CLK30_D0,CLK30,PLL_CLK,'0','0');

FDCPE_CLK30_D1: FDCPE port map (CLK30_D1,CLK30_D0,PLL_CLK,'0','0');


CLK_BS <= '1';

FDCPE_CLK_RAMC: FDCPE port map (CLK_RAMC,PLL_CLOCKDIV(0),PLL_CLK,'0','0');

FDCPE_DATA_OE: FDCPE port map (DATA_OE,DATA_OE_D,BCLK,NOT RSTI40,'0');
DATA_OE_D <= ((TA40 AND DATA_OE)
	OR (SEL16M AND NOT TT40(1) AND NOT TS40));


DIR_BS <= RW40;

FDCPE_DMA_SM_FSM_FFd1: FDCPE port map (DMA_SM_FSM_FFd1,DMA_SM_FSM_FFd1_D,BCLK,NOT RSTI40,'0');
DMA_SM_FSM_FFd1_D <= ((NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT BB40 AND DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND NOT DMA_SM_FSM_FFd2));

FDCPE_DMA_SM_FSM_FFd2: FDCPE port map (DMA_SM_FSM_FFd2,DMA_SM_FSM_FFd2_D,BCLK,NOT RSTI40,'0');
DMA_SM_FSM_FFd2_D <= ((DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2 AND NOT BR30_Q)
	OR (NOT BB40 AND DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (DMA_SM_FSM_FFd3 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2));

FDCPE_DMA_SM_FSM_FFd3: FDCPE port map (DMA_SM_FSM_FFd3,DMA_SM_FSM_FFd3_D,BCLK,NOT RSTI40,'0');
DMA_SM_FSM_FFd3_D <= ((NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND NOT BR30_Q AND BGACK30_Q)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND BGACK30_Q AND NOT BR40)
	OR (BB40 AND DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2)
	OR (DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND NOT DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2 AND BR30_Q));

FDCPE_DMA_SM_FSM_FFd4: FDCPE port map (DMA_SM_FSM_FFd4,DMA_SM_FSM_FFd4_D,BCLK,NOT RSTI40,'0');
DMA_SM_FSM_FFd4_D <= ((BB40 AND DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2)
	OR (NOT BB40 AND DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd2 AND BR40)
	OR (DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2 AND LOCK40)
	OR (NOT DMA_SM_FSM_FFd3 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2 AND NOT BR30_Q)
	OR (NOT DMA_SM_FSM_FFd3 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2 AND NOT BGACK30_Q)
	OR (DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd3 AND 
	DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2 AND NOT LOCKE40)
	OR (NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2 AND NOT BR30_Q AND LOCK40)
	OR (NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2 AND NOT BR30_Q AND NOT LOCKE40)
	OR (DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd3 AND 
	NOT DMA_SM_FSM_FFd1 AND DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2 AND BR30_Q)
	OR (DMA_SM_FSM_FFd3 AND NOT DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2 AND NOT BGACK30_Q));


DS30_I <= DS30_BUFR;
DS30 <= DS30_I when DS30_OE = '1' else 'Z';
DS30_OE <= SIZ30_D(0)/SIZ30_D(0)_TRST;

FDCPE_DS30_BUFR: FDCPE port map (DS30_BUFR,DS30_BUFR_D,NOT CLK30_D1,'0',NOT RSTI40);
DS30_BUFR_D <= ((LE_BS AND NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd1)
	OR (NOT SM030_N_FSM_FFd1 AND NOT SM030_N_FSM_FFd2 AND NOT RW40)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	START_SEND_SAMPLED)
	OR (NOT START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT START_SEND_SAMPLED)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (NOT DSACK_D0(1) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));

FDCPE_DSACK_D00: FDCPE port map (DSACK_D0(0),DSACK_D0_D(0),CLK30_D1,'0',NOT RSTI40);
DSACK_D0_D(0) <= ((SM030_N_FSM_FFd1.EXP)
	OR (DSACK_D0(0) AND DSACK30(0))
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (NOT STERM30 AND DSACK30(0))
	OR (NOT DSACK30(1) AND DSACK30(0))
	OR (LE_BS AND NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd1)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	START_SEND_SAMPLED)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (NOT DSACK_D0(1) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));

FDCPE_DSACK_D01: FDCPE port map (DSACK_D0(1),DSACK_D0_D(1),CLK30_D1,'0',NOT RSTI40);
DSACK_D0_D(1) <= ((NOT STERM30 AND DSACK30(1))
	OR (DSACK30(1) AND NOT DSACK30(0))
	OR (LE_BS AND NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd1)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	START_SEND_SAMPLED)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (SIZ30_D(0).EXP)
	OR (DSACK_D0(1) AND DSACK30(1))
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (NOT DSACK_D0(1) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));

FTCPE_END_ACK: FTCPE port map (END_ACK,END_ACK_T,BCLK,NOT RSTI40,'0');
END_ACK_T <= ((NOT END_SEND AND END_ACK AND TT40(1) AND NOT TS40 AND TT40(0))
	OR (END_SEND AND NOT END_ACK AND END_SEND_SAMPLED)
	OR (NOT END_SEND AND END_ACK AND NOT END_SEND_SAMPLED)
	OR (END_SEND AND NOT END_ACK AND TT40(1) AND NOT TS40 AND TT40(0)));

FTCPE_END_SEND: FTCPE port map (END_SEND,END_SEND_T,NOT CLK30_D1,NOT RSTI40,'0');
END_SEND_T <= ((NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (DSACK_D0(0) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0))
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1));

FDCPE_END_SEND_SAMPLED: FDCPE port map (END_SEND_SAMPLED,END_SEND,NOT BCLK,NOT RSTI40,'0');
























































FC30(0) <= NOT (((TT40(1) AND NOT TM40(0) AND NOT TT40(0))
	OR (NOT TT40(1) AND TM40(1) AND NOT TM40(0))));


FC30(1) <= ((TT40(1) AND TM40(1))
	OR (TT40(1) AND TT40(0))
	OR (TM40(1) AND NOT TM40(0)));


FC30(2) <= ((TT40(1) AND TT40(0))
	OR (TT40(1) AND TM40(2))
	OR (TM40(1) AND NOT TM40(0) AND TM40(2))
	OR (NOT TM40(1) AND TM40(0) AND TM40(2)));


ICACHE <= (NOT TT40(1) AND TM40(1) AND NOT TM40(0));

FDCPE_IPL400: FDCPE port map (IPL40(0),IPL30(0),NOT BCLK,'0',NOT RSTINT);

FDCPE_IPL401: FDCPE port map (IPL40(1),IPL30(1),NOT BCLK,'0',NOT RSTINT);

FDCPE_IPL402: FDCPE port map (IPL40(2),IPL30(2),NOT BCLK,'0',NOT RSTINT);

FDCPE_LE_BS: FDCPE port map (LE_BS,LE_BS_D,NOT CLK30_D1,NOT RSTI40,'0');
LE_BS_D <= ((NOT LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2)
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND SIZ40(0))
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND NOT SIZ40(1))
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND 
	NOT START_SEND_SAMPLED)
	OR (NOT START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND 
	START_SEND_SAMPLED)
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND SIZ40(1) AND SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SM030_N_FSM_FFd1 AND 
	SM030_N_FSM_FFd2)
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND SIZ40(1))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	SM030_N_FSM_FFd1 AND SM030_N_FSM_FFd2 AND NOT SIZ40(0)));


MDIS40 <= '1';


OE_BS <= ((DATA_OE AND DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (DATA_OE AND NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2)
	OR (DATA_OE AND NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2));

FDCPE_PCLK: FDCPE port map (PCLK,PLL_CLOCKDIV(0),PLL_CLK,'0','0');

FTCPE_PLL_CLOCKDIV0: FTCPE port map (PLL_CLOCKDIV(0),'1',PLL_CLK,'0','0');

FTCPE_PLL_CLOCKDIV1: FTCPE port map (PLL_CLOCKDIV(1),PLL_CLOCKDIV(0),PLL_CLK,'0','0');


PLL_S_I(0) <= '0';
PLL_S(0) <= PLL_S_I(0) when PLL_S_OE(0) = '1' else 'Z';
PLL_S_OE(0) <= '0';


PLL_S(1) <= '0';


RESET30_I <= '0';
RESET30 <= RESET30_I when RESET30_OE = '1' else 'Z';
RESET30_OE <= NOT RSTO40;

FDCPE_RESETI_S: FDCPE port map (RESETI_S,RESETI_S_D,BCLK,'0','0');
RESETI_S_D <= (RSTO40 AND RESET30.PIN);

FDCPE_RSTI40: FDCPE port map (RSTI40,RSTI40_D,BCLK,'0','0');
RSTI40_D <= ((RESETI_S)
	OR (RSTI40 AND NOT RSTO40));

FDCPE_RSTINT: FDCPE port map (RSTINT,RSTINT_D,BCLK,'0','0');
RSTINT_D <= ((RSTI40 AND RESETI_S)
	OR (RSTINT AND NOT RSTO40 AND NOT RESETI_S));


RW30_I <= RW40;
RW30 <= RW30_I when RW30_OE = '1' else 'Z';
RW30_OE <= SIZ30_D(0)/SIZ30_D(0)_TRST;

FDCPE_SCLK: FDCPE port map (SCLK,BCLK_SIG_D,PLL_CLK,'0','0');

FDCPE_SIZ300: FDCPE port map (SIZ30_I(0),SIZ30(0),CLK30_D1,'0','0');
SIZ30(0) <= ((LE_BS AND NOT SIZ40(1) AND SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3)
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SIZ40(1))
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(0))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1)
	OR (NOT SIZING_FSM_FFd2 AND NOT SIZ40(1) AND SIZ40(0)));
SIZ30(0) <= SIZ30_I(0) when SIZ30_OE(0) = '1' else 'Z';
SIZ30_OE(0) <= SIZ30_D(0)/SIZ30_D(0)_TRST;

FDCPE_SIZ301: FDCPE port map (SIZ30_I(1),SIZ30(1),CLK30_D1,'0','0');
SIZ30(1) <= ((DSACK_D0(0) AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT DSACK_D0(1) AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (LE_BS AND NOT SIZING_FSM_FFd3 AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT LE_BS AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1 AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (NOT STERM_D0 AND NOT SIZING_FSM_FFd2 AND SIZ40(1) AND 
	NOT SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(0)));
SIZ30(1) <= SIZ30_I(1) when SIZ30_OE(1) = '1' else 'Z';
SIZ30_OE(1) <= SIZ30_D(0)/SIZ30_D(0)_TRST;


SIZ30_D(0)/SIZ30_D(0)_TRST <= ((DMA_SM_FSM_FFd4 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd4 AND NOT DMA_SM_FSM_FFd1 AND 
	NOT DMA_SM_FSM_FFd2)
	OR (NOT DMA_SM_FSM_FFd3 AND DMA_SM_FSM_FFd1 AND 
	DMA_SM_FSM_FFd2));

FDCPE_SIZING_FSM_FFd1: FDCPE port map (SIZING_FSM_FFd1,SIZING_FSM_FFd1_D,NOT CLK30_D1,NOT RSTI40,'0');
SIZING_FSM_FFd1_D <= ((LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND A40(1) AND 
	LE_BS AND NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND SIZ40(0)));

FTCPE_SIZING_FSM_FFd2: FTCPE port map (SIZING_FSM_FFd2,SIZING_FSM_FFd2_T,NOT CLK30_D1,NOT RSTI40,'0');
SIZING_FSM_FFd2_T <= ((LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1) AND SIZ40(0))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0)));

FDCPE_SIZING_FSM_FFd3: FDCPE port map (SIZING_FSM_FFd3,SIZING_FSM_FFd3_D,NOT CLK30_D1,NOT RSTI40,'0');
SIZING_FSM_FFd3_D <= ((START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT START_SEND_SAMPLED)
	OR (NOT START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND START_SEND_SAMPLED)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND NOT SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND SIZ40(1) AND 
	SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND NOT SIZ40(1) AND 
	NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3)
	OR (NOT LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));

FTCPE_SM030_N_FSM_FFd1: FTCPE port map (SM030_N_FSM_FFd1,SM030_N_FSM_FFd1_T,NOT CLK30_D1,NOT RSTI40,'0');
SM030_N_FSM_FFd1_T <= ((EXP15_.EXP)
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1)
	OR (LE_BS AND NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SM030_N_FSM_FFd1 AND START_SEND_SAMPLED)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1)
	OR (NOT SM030_N_FSM_FFd1 AND NOT SM030_N_FSM_FFd2)
	OR (NOT SM030_N_FSM_FFd1 AND NOT HALT30));

FDCPE_SM030_N_FSM_FFd2: FDCPE port map (SM030_N_FSM_FFd2,SM030_N_FSM_FFd2_D,NOT CLK30_D1,NOT RSTI40,'0');
SM030_N_FSM_FFd2_D <= ((NOT LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1)
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1 AND NOT SIZ40(1))
	OR (SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1 AND SIZ40(0))
	OR (NOT START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1 AND START_SEND_SAMPLED)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND NOT SM030_N_FSM_FFd1 AND NOT START_SEND_SAMPLED)
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1 AND SIZ40(1) AND SIZ40(0))
	OR (DSACK_D0(0) AND NOT DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1 AND NOT SIZ40(1) AND NOT SIZ40(0))
	OR (NOT LE_BS AND SIZING_FSM_FFd2 AND NOT SM030_N_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1 AND SIZ40(1))
	OR (NOT DSACK_D0(0) AND DSACK_D0(1) AND STERM_D0 AND 
	NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SM030_N_FSM_FFd1 AND NOT SIZ40(0)));

FDCPE_START_ACK: FDCPE port map (START_ACK,START_SEND,NOT CLK30_D1,NOT RSTI40,'0',START_ACK_CE);
START_ACK_CE <= (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1);

FTCPE_START_SEND: FTCPE port map (START_SEND,'1',BCLK,NOT RSTI40,'0',START_SEND_CE);
START_SEND_CE <= (SEL16M AND NOT TT40(1) AND NOT TS40);

FDCPE_START_SEND_SAMPLED: FDCPE port map (START_SEND_SAMPLED,START_SEND,CLK30_D1,NOT RSTI40,'0');

FDCPE_STERM_D0: FDCPE port map (STERM_D0,STERM_D0_D,CLK30_D1,'0',NOT RSTI40);
STERM_D0_D <= ((STERM_D0 AND STERM30)
	OR (NOT SIZING_FSM_FFd2 AND SIZING_FSM_FFd1)
	OR (NOT STERM_D0 AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (DSACK_D0(0) AND DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (NOT DSACK_D0(0) AND NOT DSACK_D0(1) AND LE_BS AND 
	SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1)
	OR (DIR_BS_OBUF$BUF0.EXP)
	OR (STERM30 AND NOT DSACK30(1))
	OR (STERM30 AND NOT DSACK30(0))
	OR (LE_BS AND NOT SIZING_FSM_FFd3 AND SIZING_FSM_FFd1)
	OR (START_ACK AND NOT SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd3 AND 
	START_SEND_SAMPLED)
	OR (LE_BS AND SIZING_FSM_FFd2 AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1)
	OR (LE_BS AND SIZING_FSM_FFd2 AND NOT SIZING_FSM_FFd1 AND 
	SIZ40(1) AND NOT SIZ40(0))
	OR (LE_BS AND SIZING_FSM_FFd3 AND NOT SIZING_FSM_FFd1 AND 
	NOT SIZ40(1) AND SIZ40(0))
	OR (NOT DSACK_D0(1) AND LE_BS AND SIZING_FSM_FFd3 AND 
	NOT SIZING_FSM_FFd1 AND SIZ40(1) AND NOT SIZ40(0)));

FDCPE_TA40: FDCPE port map (TA40_I,TA40,BCLK,'0',NOT RSTI40);
TA40 <= ((TT40(1) AND NOT TS40 AND TT40(0))
	OR (END_ACK AND NOT END_SEND_SAMPLED)
	OR (NOT END_ACK AND END_SEND_SAMPLED));
TA40 <= TA40_I when TA40_OE = '1' else 'Z';
TA40_OE <= NOT TBI40_OBUF__$INT;


TBI40 <= ((NOT RSTI40)
	OR (NOT SEL16M AND NOT TT40(1)));


TBI40_OBUF__$INT <= ((NOT RSTI40)
	OR (NOT SEL16M AND NOT TT40(1)));


TEA40 <= '1';

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A40<1>                           51 VCC                           
  2 SCLK                             52 PLL_S<1>                      
  3 ICACHE                           53 PLL_S<0>                      
  4 SEL16M                           54 TM40<1>                       
  5 VCC                              55 TM40<0>                       
  6 CLK_RAMC                         56 BR40                          
  7 AL<1>                            57 VCC                           
  8 AL<0>                            58 KPR                           
  9 A30_LE                           59 BG40                          
 10 OE_BS                            60 SIZ40<0>                      
 11 BWL_BS<2>                        61 SIZ40<1>                      
 12 BWL_BS<0>                        62 GND                           
 13 BWL_BS<1>                        63 BB40                          
 14 CLK_BS                           64 RW40                          
 15 DIR_BS                           65 KPR                           
 16 LE_BS                            66 TM40<2>                       
 17 BR30                             67 LOCK40                        
 18 IPL30<1>                         68 TS40                          
 19 IPL30<0>                         69 GND                           
 20 IPL30<2>                         70 KPR                           
 21 GND                              71 LOCKE40                       
 22 PLL_CLK                          72 TA40                          
 23 KPR                              73 TEA40                         
 24 BG30                             74 KPR                           
 25 KPR                              75 GND                           
 26 VCC                              76 KPR                           
 27 A40<0>                           77 BGR60                         
 28 BGACK30                          78 KPR                           
 29 FC30<1>                          79 TBI40                         
 30 FC30<0>                          80 KPR                           
 31 GND                              81 PCLK                          
 32 KPR                              82 BCLK                          
 33 FC30<2>                          83 TDO                           
 34 CLK30                            84 GND                           
 35 DSACK30<1>                       85 IPL40<1>                      
 36 DSACK30<0>                       86 RSTI40                        
 37 HALT30                           87 MDIS40                        
 38 VCC                              88 VCC                           
 39 AS30                             89 IPL40<0>                      
 40 STERM30                          90 IPL40<2>                      
 41 BERR30                           91 CDIS40                        
 42 RW30                             92 CPU40_60                      
 43 SIZ30<1>                         93 A_OE                          
 44 GND                              94 RSTO40                        
 45 TDI                              95 KPR                           
 46 DS30                             96 TT40<0>                       
 47 TMS                              97 TT40<1>                       
 48 TCK                              98 VCC                           
 49 SIZ30<0>                         99 RESET30                       
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
