// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax2_Pipeline_find_max_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        mux_case_31_out,
        mux_case_31_out_ap_vld,
        mux_case_30_out,
        mux_case_30_out_ap_vld,
        mux_case_29_out,
        mux_case_29_out_ap_vld,
        mux_case_28_out,
        mux_case_28_out_ap_vld,
        mux_case_27_out,
        mux_case_27_out_ap_vld,
        mux_case_26_out,
        mux_case_26_out_ap_vld,
        mux_case_25_out,
        mux_case_25_out_ap_vld,
        mux_case_24_out,
        mux_case_24_out_ap_vld,
        mux_case_23_out,
        mux_case_23_out_ap_vld,
        mux_case_22_out,
        mux_case_22_out_ap_vld,
        mux_case_21_out,
        mux_case_21_out_ap_vld,
        mux_case_20_out,
        mux_case_20_out_ap_vld,
        mux_case_19_out,
        mux_case_19_out_ap_vld,
        mux_case_18_out,
        mux_case_18_out_ap_vld,
        mux_case_17_out,
        mux_case_17_out_ap_vld,
        mux_case_16_out,
        mux_case_16_out_ap_vld,
        mux_case_15_out,
        mux_case_15_out_ap_vld,
        mux_case_14_out,
        mux_case_14_out_ap_vld,
        mux_case_13_out,
        mux_case_13_out_ap_vld,
        mux_case_12_out,
        mux_case_12_out_ap_vld,
        mux_case_11_out,
        mux_case_11_out_ap_vld,
        mux_case_10_out,
        mux_case_10_out_ap_vld,
        mux_case_9_out,
        mux_case_9_out_ap_vld,
        mux_case_8_out,
        mux_case_8_out_ap_vld,
        mux_case_7_out,
        mux_case_7_out_ap_vld,
        mux_case_6_out,
        mux_case_6_out_ap_vld,
        mux_case_5_out,
        mux_case_5_out_ap_vld,
        mux_case_4_out,
        mux_case_4_out_ap_vld,
        mux_case_3_out,
        mux_case_3_out_ap_vld,
        mux_case_2_out,
        mux_case_2_out_ap_vld,
        mux_case_1_out,
        mux_case_1_out_ap_vld,
        mux_case_0_out,
        mux_case_0_out_ap_vld,
        grp_fmaxf_fu_540_p_din1,
        grp_fmaxf_fu_540_p_din2,
        grp_fmaxf_fu_540_p_dout0,
        grp_fmaxf_fu_540_p_ready,
        grp_fmaxf_fu_546_p_din1,
        grp_fmaxf_fu_546_p_din2,
        grp_fmaxf_fu_546_p_dout0,
        grp_fmaxf_fu_546_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] mux_case_31_out;
output   mux_case_31_out_ap_vld;
output  [31:0] mux_case_30_out;
output   mux_case_30_out_ap_vld;
output  [31:0] mux_case_29_out;
output   mux_case_29_out_ap_vld;
output  [31:0] mux_case_28_out;
output   mux_case_28_out_ap_vld;
output  [31:0] mux_case_27_out;
output   mux_case_27_out_ap_vld;
output  [31:0] mux_case_26_out;
output   mux_case_26_out_ap_vld;
output  [31:0] mux_case_25_out;
output   mux_case_25_out_ap_vld;
output  [31:0] mux_case_24_out;
output   mux_case_24_out_ap_vld;
output  [31:0] mux_case_23_out;
output   mux_case_23_out_ap_vld;
output  [31:0] mux_case_22_out;
output   mux_case_22_out_ap_vld;
output  [31:0] mux_case_21_out;
output   mux_case_21_out_ap_vld;
output  [31:0] mux_case_20_out;
output   mux_case_20_out_ap_vld;
output  [31:0] mux_case_19_out;
output   mux_case_19_out_ap_vld;
output  [31:0] mux_case_18_out;
output   mux_case_18_out_ap_vld;
output  [31:0] mux_case_17_out;
output   mux_case_17_out_ap_vld;
output  [31:0] mux_case_16_out;
output   mux_case_16_out_ap_vld;
output  [31:0] mux_case_15_out;
output   mux_case_15_out_ap_vld;
output  [31:0] mux_case_14_out;
output   mux_case_14_out_ap_vld;
output  [31:0] mux_case_13_out;
output   mux_case_13_out_ap_vld;
output  [31:0] mux_case_12_out;
output   mux_case_12_out_ap_vld;
output  [31:0] mux_case_11_out;
output   mux_case_11_out_ap_vld;
output  [31:0] mux_case_10_out;
output   mux_case_10_out_ap_vld;
output  [31:0] mux_case_9_out;
output   mux_case_9_out_ap_vld;
output  [31:0] mux_case_8_out;
output   mux_case_8_out_ap_vld;
output  [31:0] mux_case_7_out;
output   mux_case_7_out_ap_vld;
output  [31:0] mux_case_6_out;
output   mux_case_6_out_ap_vld;
output  [31:0] mux_case_5_out;
output   mux_case_5_out_ap_vld;
output  [31:0] mux_case_4_out;
output   mux_case_4_out_ap_vld;
output  [31:0] mux_case_3_out;
output   mux_case_3_out_ap_vld;
output  [31:0] mux_case_2_out;
output   mux_case_2_out_ap_vld;
output  [31:0] mux_case_1_out;
output   mux_case_1_out_ap_vld;
output  [31:0] mux_case_0_out;
output   mux_case_0_out_ap_vld;
output  [31:0] grp_fmaxf_fu_540_p_din1;
output  [31:0] grp_fmaxf_fu_540_p_din2;
input  [31:0] grp_fmaxf_fu_540_p_dout0;
input   grp_fmaxf_fu_540_p_ready;
output  [31:0] grp_fmaxf_fu_546_p_din1;
output  [31:0] grp_fmaxf_fu_546_p_din2;
input  [31:0] grp_fmaxf_fu_546_p_dout0;
input   grp_fmaxf_fu_546_p_ready;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg mux_case_31_out_ap_vld;
reg mux_case_30_out_ap_vld;
reg mux_case_29_out_ap_vld;
reg mux_case_28_out_ap_vld;
reg mux_case_27_out_ap_vld;
reg mux_case_26_out_ap_vld;
reg mux_case_25_out_ap_vld;
reg mux_case_24_out_ap_vld;
reg mux_case_23_out_ap_vld;
reg mux_case_22_out_ap_vld;
reg mux_case_21_out_ap_vld;
reg mux_case_20_out_ap_vld;
reg mux_case_19_out_ap_vld;
reg mux_case_18_out_ap_vld;
reg mux_case_17_out_ap_vld;
reg mux_case_16_out_ap_vld;
reg mux_case_15_out_ap_vld;
reg mux_case_14_out_ap_vld;
reg mux_case_13_out_ap_vld;
reg mux_case_12_out_ap_vld;
reg mux_case_11_out_ap_vld;
reg mux_case_10_out_ap_vld;
reg mux_case_9_out_ap_vld;
reg mux_case_8_out_ap_vld;
reg mux_case_7_out_ap_vld;
reg mux_case_6_out_ap_vld;
reg mux_case_5_out_ap_vld;
reg mux_case_4_out_ap_vld;
reg mux_case_3_out_ap_vld;
reg mux_case_2_out_ap_vld;
reg mux_case_1_out_ap_vld;
reg mux_case_0_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln823_fu_1384_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln823_reg_2422;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter1_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter2_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter3_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter4_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter5_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter6_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter7_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter8_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter9_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter10_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter11_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter12_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter13_reg;
reg   [0:0] icmp_ln823_reg_2422_pp0_iter14_reg;
wire   [11:0] lshr_ln_fu_1390_p4;
reg   [11:0] lshr_ln_reg_2426;
reg   [11:0] lshr_ln_reg_2426_pp0_iter1_reg;
reg   [11:0] lshr_ln_reg_2426_pp0_iter2_reg;
reg   [11:0] lshr_ln_reg_2426_pp0_iter3_reg;
reg   [11:0] lshr_ln_reg_2426_pp0_iter4_reg;
reg   [11:0] lshr_ln_reg_2426_pp0_iter5_reg;
reg   [11:0] lshr_ln_reg_2426_pp0_iter6_reg;
wire   [63:0] zext_ln832_fu_1400_p1;
reg   [63:0] zext_ln832_reg_2431;
reg   [63:0] zext_ln832_reg_2431_pp0_iter1_reg;
reg   [63:0] zext_ln832_reg_2431_pp0_iter2_reg;
reg   [63:0] zext_ln832_reg_2431_pp0_iter3_reg;
reg   [63:0] zext_ln832_reg_2431_pp0_iter4_reg;
reg   [63:0] zext_ln832_reg_2431_pp0_iter5_reg;
reg   [63:0] zext_ln832_reg_2431_pp0_iter6_reg;
reg   [4:0] trunc_ln2_reg_2463;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter1_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter2_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter3_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter4_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter5_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter6_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter7_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter8_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter9_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter10_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter11_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter12_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter13_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter14_reg;
reg   [4:0] trunc_ln2_reg_2463_pp0_iter15_reg;
wire   [31:0] local_max_2_fmaxf_fu_992_ap_return;
reg   [31:0] local_max_2_reg_2478;
wire   [31:0] local_max_4_fmaxf_fu_1007_ap_return;
reg   [31:0] local_max_4_reg_2493;
wire   [31:0] local_max_6_fmaxf_fu_1022_ap_return;
reg   [31:0] local_max_6_reg_2508;
wire   [31:0] local_max_8_fmaxf_fu_1037_ap_return;
reg   [31:0] local_max_8_reg_2523;
reg   [31:0] local_max_10_reg_2538;
wire   [31:0] local_max_12_fmaxf_fu_1067_ap_return;
reg   [31:0] local_max_12_reg_2553;
wire   [63:0] zext_ln832_1_fu_1433_p1;
reg   [63:0] zext_ln832_1_reg_2563;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter8_reg;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter9_reg;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter10_reg;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter11_reg;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter12_reg;
reg   [63:0] zext_ln832_1_reg_2563_pp0_iter13_reg;
wire   [31:0] local_max_14_fmaxf_fu_1082_ap_return;
reg   [31:0] local_max_14_reg_2587;
wire   [31:0] local_max_16_fmaxf_fu_1097_ap_return;
reg   [31:0] local_max_16_reg_2602;
wire   [31:0] local_max_18_fmaxf_fu_1112_ap_return;
reg   [31:0] local_max_18_reg_2617;
wire   [31:0] local_max_20_fmaxf_fu_1127_ap_return;
reg   [31:0] local_max_20_reg_2632;
wire   [31:0] local_max_22_fmaxf_fu_1142_ap_return;
reg   [31:0] local_max_22_reg_2647;
wire   [31:0] local_max_24_fmaxf_fu_1157_ap_return;
reg   [31:0] local_max_24_reg_2662;
wire   [31:0] local_max_26_fmaxf_fu_1172_ap_return;
reg   [31:0] local_max_26_reg_2677;
wire   [31:0] local_max_28_fmaxf_fu_1187_ap_return;
reg   [31:0] local_max_28_reg_2697;
reg   [31:0] x_15_load_2_reg_2702;
wire   [31:0] local_max_30_fmaxf_fu_1202_ap_return;
reg   [31:0] local_max_30_reg_2707;
wire    local_max_1_fmaxf_fu_984_ap_ready;
wire   [31:0] local_max_1_fmaxf_fu_984_ap_return;
wire    local_max_2_fmaxf_fu_992_ap_ready;
wire    local_max_3_fmaxf_fu_1000_ap_ready;
wire   [31:0] local_max_3_fmaxf_fu_1000_ap_return;
wire    local_max_4_fmaxf_fu_1007_ap_ready;
wire    local_max_5_fmaxf_fu_1015_ap_ready;
wire   [31:0] local_max_5_fmaxf_fu_1015_ap_return;
wire    local_max_6_fmaxf_fu_1022_ap_ready;
wire    local_max_7_fmaxf_fu_1030_ap_ready;
wire   [31:0] local_max_7_fmaxf_fu_1030_ap_return;
wire    local_max_8_fmaxf_fu_1037_ap_ready;
wire    local_max_9_fmaxf_fu_1045_ap_ready;
wire   [31:0] local_max_9_fmaxf_fu_1045_ap_return;
wire    local_max_12_fmaxf_fu_1067_ap_ready;
wire    local_max_13_fmaxf_fu_1075_ap_ready;
wire   [31:0] local_max_13_fmaxf_fu_1075_ap_return;
wire    local_max_14_fmaxf_fu_1082_ap_ready;
wire    local_max_15_fmaxf_fu_1090_ap_ready;
wire   [31:0] local_max_15_fmaxf_fu_1090_ap_return;
wire    local_max_16_fmaxf_fu_1097_ap_ready;
wire    local_max_17_fmaxf_fu_1105_ap_ready;
wire   [31:0] local_max_17_fmaxf_fu_1105_ap_return;
wire    local_max_18_fmaxf_fu_1112_ap_ready;
wire    local_max_19_fmaxf_fu_1120_ap_ready;
wire   [31:0] local_max_19_fmaxf_fu_1120_ap_return;
wire    local_max_20_fmaxf_fu_1127_ap_ready;
wire    local_max_21_fmaxf_fu_1135_ap_ready;
wire   [31:0] local_max_21_fmaxf_fu_1135_ap_return;
wire    local_max_22_fmaxf_fu_1142_ap_ready;
wire    local_max_23_fmaxf_fu_1150_ap_ready;
wire   [31:0] local_max_23_fmaxf_fu_1150_ap_return;
wire    local_max_24_fmaxf_fu_1157_ap_ready;
wire    local_max_25_fmaxf_fu_1165_ap_ready;
wire   [31:0] local_max_25_fmaxf_fu_1165_ap_return;
wire    local_max_26_fmaxf_fu_1172_ap_ready;
wire    local_max_27_fmaxf_fu_1180_ap_ready;
wire   [31:0] local_max_27_fmaxf_fu_1180_ap_return;
wire    local_max_28_fmaxf_fu_1187_ap_ready;
wire    local_max_29_fmaxf_fu_1195_ap_ready;
wire   [31:0] local_max_29_fmaxf_fu_1195_ap_return;
wire    local_max_30_fmaxf_fu_1202_ap_ready;
wire    local_max_32_fmaxf_fu_1210_ap_ready;
wire   [31:0] local_max_32_fmaxf_fu_1210_ap_return;
wire    ap_block_pp0_stage0;
reg   [15:0] idx_fu_228;
wire   [15:0] add_ln823_fu_1417_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
reg   [31:0] res_9_fu_232;
wire   [31:0] res_44_fu_1863_p3;
reg   [31:0] res_10_fu_236;
reg   [31:0] res_11_fu_240;
reg   [31:0] res_12_fu_244;
reg   [31:0] res_13_fu_248;
reg   [31:0] res_14_fu_252;
reg   [31:0] res_15_fu_256;
reg   [31:0] res_16_fu_260;
reg   [31:0] res_17_fu_264;
reg   [31:0] res_18_fu_268;
reg   [31:0] res_19_fu_272;
reg   [31:0] res_20_fu_276;
reg   [31:0] res_21_fu_280;
reg   [31:0] res_22_fu_284;
reg   [31:0] res_23_fu_288;
reg   [31:0] res_24_fu_292;
reg   [31:0] res_25_fu_296;
reg   [31:0] res_26_fu_300;
reg   [31:0] res_27_fu_304;
reg   [31:0] res_28_fu_308;
reg   [31:0] res_29_fu_312;
reg   [31:0] res_30_fu_316;
reg   [31:0] res_31_fu_320;
reg   [31:0] res_32_fu_324;
reg   [31:0] res_33_fu_328;
reg   [31:0] res_34_fu_332;
reg   [31:0] res_35_fu_336;
reg   [31:0] res_36_fu_340;
reg   [31:0] res_37_fu_344;
reg   [31:0] res_38_fu_348;
reg   [31:0] res_39_fu_352;
reg   [31:0] res_40_fu_356;
wire    ap_block_pp0_stage0_01001;
wire   [11:0] or_ln832_fu_1428_p2;
wire   [31:0] dc_fu_1534_p34;
wire   [31:0] data_V_fu_1603_p1;
wire   [31:0] data_V_2_fu_1629_p1;
wire   [7:0] y_fp_exp_V_fu_1641_p4;
wire   [7:0] x_fp_exp_V_fu_1615_p4;
wire   [7:0] or_ln25_fu_1655_p2;
wire   [22:0] y_fp_sig_V_fu_1651_p1;
wire   [22:0] x_fp_sig_V_fu_1625_p1;
wire   [22:0] or_ln25_2_fu_1667_p2;
wire   [0:0] icmp_ln25_2_fu_1673_p2;
wire   [0:0] icmp_ln25_fu_1661_p2;
wire   [0:0] icmp_ln1019_fu_1685_p2;
wire   [0:0] icmp_ln1023_fu_1697_p2;
wire   [0:0] icmp_ln1019_2_fu_1691_p2;
wire   [0:0] icmp_ln1023_2_fu_1709_p2;
wire   [0:0] p_Result_s_fu_1607_p3;
wire   [22:0] p_Result_7_fu_1721_p4;
wire   [31:0] p_Result_8_fu_1731_p4;
wire   [0:0] ymaggreater_fu_1745_p2;
wire   [0:0] xor_ln39_fu_1751_p2;
wire   [0:0] p_Result_6_fu_1633_p3;
wire   [0:0] select_ln39_fu_1757_p3;
wire   [0:0] ymaggreater_2_fu_1765_p3;
wire   [0:0] and_ln25_2_fu_1781_p2;
wire   [0:0] and_ln18_fu_1703_p2;
wire   [0:0] and_ln18_2_fu_1715_p2;
wire   [0:0] and_ln18_7_fu_1793_p2;
wire   [0:0] xor_ln25_fu_1787_p2;
wire   [0:0] and_ln18_8_fu_1799_p2;
wire   [31:0] res_fu_1741_p1;
wire   [31:0] res_41_fu_1773_p3;
wire   [0:0] and_ln18_9_fu_1813_p2;
wire   [0:0] xor_ln18_fu_1819_p2;
wire   [0:0] and_ln25_fu_1679_p2;
wire   [0:0] and_ln18_10_fu_1825_p2;
wire   [0:0] or_ln18_fu_1831_p2;
wire   [31:0] res_42_fu_1805_p3;
wire   [0:0] or_ln18_2_fu_1845_p2;
wire   [0:0] xor_ln18_2_fu_1851_p2;
wire   [0:0] and_ln18_11_fu_1857_p2;
wire   [31:0] res_43_fu_1837_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fmaxf local_max_1_fmaxf_fu_984(
    .ap_ready(local_max_1_fmaxf_fu_984_ap_ready),
    .x(x_0_q1),
    .y(x_1_q1),
    .ap_return(local_max_1_fmaxf_fu_984_ap_return)
);

activation_accelerator_fmaxf local_max_2_fmaxf_fu_992(
    .ap_ready(local_max_2_fmaxf_fu_992_ap_ready),
    .x(local_max_1_fmaxf_fu_984_ap_return),
    .y(x_2_q1),
    .ap_return(local_max_2_fmaxf_fu_992_ap_return)
);

activation_accelerator_fmaxf local_max_3_fmaxf_fu_1000(
    .ap_ready(local_max_3_fmaxf_fu_1000_ap_ready),
    .x(local_max_2_reg_2478),
    .y(x_3_q1),
    .ap_return(local_max_3_fmaxf_fu_1000_ap_return)
);

activation_accelerator_fmaxf local_max_4_fmaxf_fu_1007(
    .ap_ready(local_max_4_fmaxf_fu_1007_ap_ready),
    .x(local_max_3_fmaxf_fu_1000_ap_return),
    .y(x_4_q1),
    .ap_return(local_max_4_fmaxf_fu_1007_ap_return)
);

activation_accelerator_fmaxf local_max_5_fmaxf_fu_1015(
    .ap_ready(local_max_5_fmaxf_fu_1015_ap_ready),
    .x(local_max_4_reg_2493),
    .y(x_5_q1),
    .ap_return(local_max_5_fmaxf_fu_1015_ap_return)
);

activation_accelerator_fmaxf local_max_6_fmaxf_fu_1022(
    .ap_ready(local_max_6_fmaxf_fu_1022_ap_ready),
    .x(local_max_5_fmaxf_fu_1015_ap_return),
    .y(x_6_q1),
    .ap_return(local_max_6_fmaxf_fu_1022_ap_return)
);

activation_accelerator_fmaxf local_max_7_fmaxf_fu_1030(
    .ap_ready(local_max_7_fmaxf_fu_1030_ap_ready),
    .x(local_max_6_reg_2508),
    .y(x_7_q1),
    .ap_return(local_max_7_fmaxf_fu_1030_ap_return)
);

activation_accelerator_fmaxf local_max_8_fmaxf_fu_1037(
    .ap_ready(local_max_8_fmaxf_fu_1037_ap_ready),
    .x(local_max_7_fmaxf_fu_1030_ap_return),
    .y(x_8_q1),
    .ap_return(local_max_8_fmaxf_fu_1037_ap_return)
);

activation_accelerator_fmaxf local_max_9_fmaxf_fu_1045(
    .ap_ready(local_max_9_fmaxf_fu_1045_ap_ready),
    .x(local_max_8_reg_2523),
    .y(x_9_q1),
    .ap_return(local_max_9_fmaxf_fu_1045_ap_return)
);

activation_accelerator_fmaxf local_max_12_fmaxf_fu_1067(
    .ap_ready(local_max_12_fmaxf_fu_1067_ap_ready),
    .x(grp_fmaxf_fu_546_p_dout0),
    .y(x_12_q1),
    .ap_return(local_max_12_fmaxf_fu_1067_ap_return)
);

activation_accelerator_fmaxf local_max_13_fmaxf_fu_1075(
    .ap_ready(local_max_13_fmaxf_fu_1075_ap_ready),
    .x(local_max_12_reg_2553),
    .y(x_13_q1),
    .ap_return(local_max_13_fmaxf_fu_1075_ap_return)
);

activation_accelerator_fmaxf local_max_14_fmaxf_fu_1082(
    .ap_ready(local_max_14_fmaxf_fu_1082_ap_ready),
    .x(local_max_13_fmaxf_fu_1075_ap_return),
    .y(x_14_q1),
    .ap_return(local_max_14_fmaxf_fu_1082_ap_return)
);

activation_accelerator_fmaxf local_max_15_fmaxf_fu_1090(
    .ap_ready(local_max_15_fmaxf_fu_1090_ap_ready),
    .x(local_max_14_reg_2587),
    .y(x_15_q1),
    .ap_return(local_max_15_fmaxf_fu_1090_ap_return)
);

activation_accelerator_fmaxf local_max_16_fmaxf_fu_1097(
    .ap_ready(local_max_16_fmaxf_fu_1097_ap_ready),
    .x(local_max_15_fmaxf_fu_1090_ap_return),
    .y(x_0_q0),
    .ap_return(local_max_16_fmaxf_fu_1097_ap_return)
);

activation_accelerator_fmaxf local_max_17_fmaxf_fu_1105(
    .ap_ready(local_max_17_fmaxf_fu_1105_ap_ready),
    .x(local_max_16_reg_2602),
    .y(x_1_q0),
    .ap_return(local_max_17_fmaxf_fu_1105_ap_return)
);

activation_accelerator_fmaxf local_max_18_fmaxf_fu_1112(
    .ap_ready(local_max_18_fmaxf_fu_1112_ap_ready),
    .x(local_max_17_fmaxf_fu_1105_ap_return),
    .y(x_2_q0),
    .ap_return(local_max_18_fmaxf_fu_1112_ap_return)
);

activation_accelerator_fmaxf local_max_19_fmaxf_fu_1120(
    .ap_ready(local_max_19_fmaxf_fu_1120_ap_ready),
    .x(local_max_18_reg_2617),
    .y(x_3_q0),
    .ap_return(local_max_19_fmaxf_fu_1120_ap_return)
);

activation_accelerator_fmaxf local_max_20_fmaxf_fu_1127(
    .ap_ready(local_max_20_fmaxf_fu_1127_ap_ready),
    .x(local_max_19_fmaxf_fu_1120_ap_return),
    .y(x_4_q0),
    .ap_return(local_max_20_fmaxf_fu_1127_ap_return)
);

activation_accelerator_fmaxf local_max_21_fmaxf_fu_1135(
    .ap_ready(local_max_21_fmaxf_fu_1135_ap_ready),
    .x(local_max_20_reg_2632),
    .y(x_5_q0),
    .ap_return(local_max_21_fmaxf_fu_1135_ap_return)
);

activation_accelerator_fmaxf local_max_22_fmaxf_fu_1142(
    .ap_ready(local_max_22_fmaxf_fu_1142_ap_ready),
    .x(local_max_21_fmaxf_fu_1135_ap_return),
    .y(x_6_q0),
    .ap_return(local_max_22_fmaxf_fu_1142_ap_return)
);

activation_accelerator_fmaxf local_max_23_fmaxf_fu_1150(
    .ap_ready(local_max_23_fmaxf_fu_1150_ap_ready),
    .x(local_max_22_reg_2647),
    .y(x_7_q0),
    .ap_return(local_max_23_fmaxf_fu_1150_ap_return)
);

activation_accelerator_fmaxf local_max_24_fmaxf_fu_1157(
    .ap_ready(local_max_24_fmaxf_fu_1157_ap_ready),
    .x(local_max_23_fmaxf_fu_1150_ap_return),
    .y(x_8_q0),
    .ap_return(local_max_24_fmaxf_fu_1157_ap_return)
);

activation_accelerator_fmaxf local_max_25_fmaxf_fu_1165(
    .ap_ready(local_max_25_fmaxf_fu_1165_ap_ready),
    .x(local_max_24_reg_2662),
    .y(x_9_q0),
    .ap_return(local_max_25_fmaxf_fu_1165_ap_return)
);

activation_accelerator_fmaxf local_max_26_fmaxf_fu_1172(
    .ap_ready(local_max_26_fmaxf_fu_1172_ap_ready),
    .x(local_max_25_fmaxf_fu_1165_ap_return),
    .y(x_10_q0),
    .ap_return(local_max_26_fmaxf_fu_1172_ap_return)
);

activation_accelerator_fmaxf local_max_27_fmaxf_fu_1180(
    .ap_ready(local_max_27_fmaxf_fu_1180_ap_ready),
    .x(local_max_26_reg_2677),
    .y(x_11_q0),
    .ap_return(local_max_27_fmaxf_fu_1180_ap_return)
);

activation_accelerator_fmaxf local_max_28_fmaxf_fu_1187(
    .ap_ready(local_max_28_fmaxf_fu_1187_ap_ready),
    .x(local_max_27_fmaxf_fu_1180_ap_return),
    .y(x_12_q0),
    .ap_return(local_max_28_fmaxf_fu_1187_ap_return)
);

activation_accelerator_fmaxf local_max_29_fmaxf_fu_1195(
    .ap_ready(local_max_29_fmaxf_fu_1195_ap_ready),
    .x(local_max_28_reg_2697),
    .y(x_13_q0),
    .ap_return(local_max_29_fmaxf_fu_1195_ap_return)
);

activation_accelerator_fmaxf local_max_30_fmaxf_fu_1202(
    .ap_ready(local_max_30_fmaxf_fu_1202_ap_ready),
    .x(local_max_29_fmaxf_fu_1195_ap_return),
    .y(x_14_q0),
    .ap_return(local_max_30_fmaxf_fu_1202_ap_return)
);

activation_accelerator_fmaxf local_max_32_fmaxf_fu_1210(
    .ap_ready(local_max_32_fmaxf_fu_1210_ap_ready),
    .x(local_max_30_reg_2707),
    .y(x_15_load_2_reg_2702),
    .ap_return(local_max_32_fmaxf_fu_1210_ap_return)
);

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U1026(
    .din0(res_9_fu_232),
    .din1(res_10_fu_236),
    .din2(res_11_fu_240),
    .din3(res_12_fu_244),
    .din4(res_13_fu_248),
    .din5(res_14_fu_252),
    .din6(res_15_fu_256),
    .din7(res_16_fu_260),
    .din8(res_17_fu_264),
    .din9(res_18_fu_268),
    .din10(res_19_fu_272),
    .din11(res_20_fu_276),
    .din12(res_21_fu_280),
    .din13(res_22_fu_284),
    .din14(res_23_fu_288),
    .din15(res_24_fu_292),
    .din16(res_25_fu_296),
    .din17(res_26_fu_300),
    .din18(res_27_fu_304),
    .din19(res_28_fu_308),
    .din20(res_29_fu_312),
    .din21(res_30_fu_316),
    .din22(res_31_fu_320),
    .din23(res_32_fu_324),
    .din24(res_33_fu_328),
    .din25(res_34_fu_332),
    .din26(res_35_fu_336),
    .din27(res_36_fu_340),
    .din28(res_37_fu_344),
    .din29(res_38_fu_348),
    .din30(res_39_fu_352),
    .din31(res_40_fu_356),
    .din32(trunc_ln2_reg_2463_pp0_iter15_reg),
    .dout(dc_fu_1534_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln823_fu_1384_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_228 <= add_ln823_fu_1417_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_228 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_10_fu_236 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd1) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_10_fu_236 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_11_fu_240 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd2) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_11_fu_240 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_12_fu_244 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd3) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_12_fu_244 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_13_fu_248 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd4) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_13_fu_248 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_14_fu_252 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd5) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_14_fu_252 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_15_fu_256 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd6) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_15_fu_256 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_16_fu_260 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd7) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_16_fu_260 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_17_fu_264 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd8) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_17_fu_264 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_18_fu_268 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd9) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_18_fu_268 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_19_fu_272 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd10) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_19_fu_272 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_20_fu_276 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd11) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_20_fu_276 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_21_fu_280 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd12) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_21_fu_280 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_22_fu_284 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd13) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_22_fu_284 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_23_fu_288 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd14) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_23_fu_288 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_24_fu_292 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd15) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_24_fu_292 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_25_fu_296 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd16) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_25_fu_296 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_26_fu_300 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd17) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_26_fu_300 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_27_fu_304 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd18) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_27_fu_304 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_28_fu_308 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd19) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_28_fu_308 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_29_fu_312 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd20) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_29_fu_312 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_30_fu_316 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd21) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_30_fu_316 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_31_fu_320 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd22) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_31_fu_320 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_32_fu_324 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd23) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_32_fu_324 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_33_fu_328 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd24) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_33_fu_328 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_34_fu_332 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd25) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_34_fu_332 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_35_fu_336 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd26) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_35_fu_336 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_36_fu_340 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd27) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_36_fu_340 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_37_fu_344 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd28) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_37_fu_344 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_38_fu_348 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd29) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_38_fu_348 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_39_fu_352 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd30) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_39_fu_352 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_40_fu_356 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd31) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_40_fu_356 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            res_9_fu_232 <= 32'd4286578687;
        end else if (((trunc_ln2_reg_2463_pp0_iter15_reg == 5'd0) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
            res_9_fu_232 <= res_44_fu_1863_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln823_reg_2422_pp0_iter10_reg <= icmp_ln823_reg_2422_pp0_iter9_reg;
        icmp_ln823_reg_2422_pp0_iter11_reg <= icmp_ln823_reg_2422_pp0_iter10_reg;
        icmp_ln823_reg_2422_pp0_iter12_reg <= icmp_ln823_reg_2422_pp0_iter11_reg;
        icmp_ln823_reg_2422_pp0_iter13_reg <= icmp_ln823_reg_2422_pp0_iter12_reg;
        icmp_ln823_reg_2422_pp0_iter14_reg <= icmp_ln823_reg_2422_pp0_iter13_reg;
        icmp_ln823_reg_2422_pp0_iter2_reg <= icmp_ln823_reg_2422_pp0_iter1_reg;
        icmp_ln823_reg_2422_pp0_iter3_reg <= icmp_ln823_reg_2422_pp0_iter2_reg;
        icmp_ln823_reg_2422_pp0_iter4_reg <= icmp_ln823_reg_2422_pp0_iter3_reg;
        icmp_ln823_reg_2422_pp0_iter5_reg <= icmp_ln823_reg_2422_pp0_iter4_reg;
        icmp_ln823_reg_2422_pp0_iter6_reg <= icmp_ln823_reg_2422_pp0_iter5_reg;
        icmp_ln823_reg_2422_pp0_iter7_reg <= icmp_ln823_reg_2422_pp0_iter6_reg;
        icmp_ln823_reg_2422_pp0_iter8_reg <= icmp_ln823_reg_2422_pp0_iter7_reg;
        icmp_ln823_reg_2422_pp0_iter9_reg <= icmp_ln823_reg_2422_pp0_iter8_reg;
        local_max_10_reg_2538 <= grp_fmaxf_fu_540_p_dout0;
        local_max_12_reg_2553 <= local_max_12_fmaxf_fu_1067_ap_return;
        local_max_14_reg_2587 <= local_max_14_fmaxf_fu_1082_ap_return;
        local_max_16_reg_2602 <= local_max_16_fmaxf_fu_1097_ap_return;
        local_max_18_reg_2617 <= local_max_18_fmaxf_fu_1112_ap_return;
        local_max_20_reg_2632 <= local_max_20_fmaxf_fu_1127_ap_return;
        local_max_22_reg_2647 <= local_max_22_fmaxf_fu_1142_ap_return;
        local_max_24_reg_2662 <= local_max_24_fmaxf_fu_1157_ap_return;
        local_max_26_reg_2677 <= local_max_26_fmaxf_fu_1172_ap_return;
        local_max_28_reg_2697 <= local_max_28_fmaxf_fu_1187_ap_return;
        local_max_30_reg_2707 <= local_max_30_fmaxf_fu_1202_ap_return;
        local_max_4_reg_2493 <= local_max_4_fmaxf_fu_1007_ap_return;
        local_max_6_reg_2508 <= local_max_6_fmaxf_fu_1022_ap_return;
        local_max_8_reg_2523 <= local_max_8_fmaxf_fu_1037_ap_return;
        lshr_ln_reg_2426_pp0_iter2_reg <= lshr_ln_reg_2426_pp0_iter1_reg;
        lshr_ln_reg_2426_pp0_iter3_reg <= lshr_ln_reg_2426_pp0_iter2_reg;
        lshr_ln_reg_2426_pp0_iter4_reg <= lshr_ln_reg_2426_pp0_iter3_reg;
        lshr_ln_reg_2426_pp0_iter5_reg <= lshr_ln_reg_2426_pp0_iter4_reg;
        lshr_ln_reg_2426_pp0_iter6_reg <= lshr_ln_reg_2426_pp0_iter5_reg;
        trunc_ln2_reg_2463_pp0_iter10_reg <= trunc_ln2_reg_2463_pp0_iter9_reg;
        trunc_ln2_reg_2463_pp0_iter11_reg <= trunc_ln2_reg_2463_pp0_iter10_reg;
        trunc_ln2_reg_2463_pp0_iter12_reg <= trunc_ln2_reg_2463_pp0_iter11_reg;
        trunc_ln2_reg_2463_pp0_iter13_reg <= trunc_ln2_reg_2463_pp0_iter12_reg;
        trunc_ln2_reg_2463_pp0_iter14_reg <= trunc_ln2_reg_2463_pp0_iter13_reg;
        trunc_ln2_reg_2463_pp0_iter15_reg <= trunc_ln2_reg_2463_pp0_iter14_reg;
        trunc_ln2_reg_2463_pp0_iter2_reg <= trunc_ln2_reg_2463_pp0_iter1_reg;
        trunc_ln2_reg_2463_pp0_iter3_reg <= trunc_ln2_reg_2463_pp0_iter2_reg;
        trunc_ln2_reg_2463_pp0_iter4_reg <= trunc_ln2_reg_2463_pp0_iter3_reg;
        trunc_ln2_reg_2463_pp0_iter5_reg <= trunc_ln2_reg_2463_pp0_iter4_reg;
        trunc_ln2_reg_2463_pp0_iter6_reg <= trunc_ln2_reg_2463_pp0_iter5_reg;
        trunc_ln2_reg_2463_pp0_iter7_reg <= trunc_ln2_reg_2463_pp0_iter6_reg;
        trunc_ln2_reg_2463_pp0_iter8_reg <= trunc_ln2_reg_2463_pp0_iter7_reg;
        trunc_ln2_reg_2463_pp0_iter9_reg <= trunc_ln2_reg_2463_pp0_iter8_reg;
        zext_ln832_1_reg_2563[11 : 1] <= zext_ln832_1_fu_1433_p1[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter10_reg[11 : 1] <= zext_ln832_1_reg_2563_pp0_iter9_reg[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter11_reg[11 : 1] <= zext_ln832_1_reg_2563_pp0_iter10_reg[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter12_reg[11 : 1] <= zext_ln832_1_reg_2563_pp0_iter11_reg[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter13_reg[11 : 1] <= zext_ln832_1_reg_2563_pp0_iter12_reg[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter8_reg[11 : 1] <= zext_ln832_1_reg_2563[11 : 1];
        zext_ln832_1_reg_2563_pp0_iter9_reg[11 : 1] <= zext_ln832_1_reg_2563_pp0_iter8_reg[11 : 1];
        zext_ln832_reg_2431_pp0_iter2_reg[11 : 0] <= zext_ln832_reg_2431_pp0_iter1_reg[11 : 0];
        zext_ln832_reg_2431_pp0_iter3_reg[11 : 0] <= zext_ln832_reg_2431_pp0_iter2_reg[11 : 0];
        zext_ln832_reg_2431_pp0_iter4_reg[11 : 0] <= zext_ln832_reg_2431_pp0_iter3_reg[11 : 0];
        zext_ln832_reg_2431_pp0_iter5_reg[11 : 0] <= zext_ln832_reg_2431_pp0_iter4_reg[11 : 0];
        zext_ln832_reg_2431_pp0_iter6_reg[11 : 0] <= zext_ln832_reg_2431_pp0_iter5_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln823_reg_2422 <= icmp_ln823_fu_1384_p2;
        icmp_ln823_reg_2422_pp0_iter1_reg <= icmp_ln823_reg_2422;
        local_max_2_reg_2478 <= local_max_2_fmaxf_fu_992_ap_return;
        lshr_ln_reg_2426_pp0_iter1_reg <= lshr_ln_reg_2426;
        trunc_ln2_reg_2463_pp0_iter1_reg <= trunc_ln2_reg_2463;
        zext_ln832_reg_2431_pp0_iter1_reg[11 : 0] <= zext_ln832_reg_2431[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln823_fu_1384_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln_reg_2426 <= {{ap_sig_allocacmp_i[15:4]}};
        trunc_ln2_reg_2463 <= {{ap_sig_allocacmp_i[9:5]}};
        zext_ln832_reg_2431[11 : 0] <= zext_ln832_fu_1400_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        x_15_load_2_reg_2702 <= x_15_q0;
    end
end

always @ (*) begin
    if (((icmp_ln823_fu_1384_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_228;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_0_out_ap_vld = 1'b1;
    end else begin
        mux_case_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_10_out_ap_vld = 1'b1;
    end else begin
        mux_case_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_11_out_ap_vld = 1'b1;
    end else begin
        mux_case_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_12_out_ap_vld = 1'b1;
    end else begin
        mux_case_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_13_out_ap_vld = 1'b1;
    end else begin
        mux_case_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_14_out_ap_vld = 1'b1;
    end else begin
        mux_case_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_15_out_ap_vld = 1'b1;
    end else begin
        mux_case_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_16_out_ap_vld = 1'b1;
    end else begin
        mux_case_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_17_out_ap_vld = 1'b1;
    end else begin
        mux_case_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_18_out_ap_vld = 1'b1;
    end else begin
        mux_case_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_19_out_ap_vld = 1'b1;
    end else begin
        mux_case_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_1_out_ap_vld = 1'b1;
    end else begin
        mux_case_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_20_out_ap_vld = 1'b1;
    end else begin
        mux_case_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_21_out_ap_vld = 1'b1;
    end else begin
        mux_case_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_22_out_ap_vld = 1'b1;
    end else begin
        mux_case_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_23_out_ap_vld = 1'b1;
    end else begin
        mux_case_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_24_out_ap_vld = 1'b1;
    end else begin
        mux_case_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_25_out_ap_vld = 1'b1;
    end else begin
        mux_case_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_26_out_ap_vld = 1'b1;
    end else begin
        mux_case_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_27_out_ap_vld = 1'b1;
    end else begin
        mux_case_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_28_out_ap_vld = 1'b1;
    end else begin
        mux_case_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_29_out_ap_vld = 1'b1;
    end else begin
        mux_case_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_2_out_ap_vld = 1'b1;
    end else begin
        mux_case_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_30_out_ap_vld = 1'b1;
    end else begin
        mux_case_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_31_out_ap_vld = 1'b1;
    end else begin
        mux_case_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_3_out_ap_vld = 1'b1;
    end else begin
        mux_case_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_4_out_ap_vld = 1'b1;
    end else begin
        mux_case_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_5_out_ap_vld = 1'b1;
    end else begin
        mux_case_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_6_out_ap_vld = 1'b1;
    end else begin
        mux_case_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_7_out_ap_vld = 1'b1;
    end else begin
        mux_case_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_8_out_ap_vld = 1'b1;
    end else begin
        mux_case_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_2422_pp0_iter14_reg == 1'd0))) begin
        mux_case_9_out_ap_vld = 1'b1;
    end else begin
        mux_case_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln823_fu_1417_p2 = (ap_sig_allocacmp_i + 16'd32);

assign and_ln18_10_fu_1825_p2 = (xor_ln18_fu_1819_p2 & and_ln18_fu_1703_p2);

assign and_ln18_11_fu_1857_p2 = (xor_ln18_2_fu_1851_p2 & and_ln18_2_fu_1715_p2);

assign and_ln18_2_fu_1715_p2 = (icmp_ln1023_2_fu_1709_p2 & icmp_ln1019_2_fu_1691_p2);

assign and_ln18_7_fu_1793_p2 = (and_ln18_fu_1703_p2 & and_ln18_2_fu_1715_p2);

assign and_ln18_8_fu_1799_p2 = (xor_ln25_fu_1787_p2 & and_ln18_7_fu_1793_p2);

assign and_ln18_9_fu_1813_p2 = (icmp_ln1023_2_fu_1709_p2 & icmp_ln1019_2_fu_1691_p2);

assign and_ln18_fu_1703_p2 = (icmp_ln1023_fu_1697_p2 & icmp_ln1019_fu_1685_p2);

assign and_ln25_2_fu_1781_p2 = (icmp_ln25_fu_1661_p2 & icmp_ln25_2_fu_1673_p2);

assign and_ln25_fu_1679_p2 = (icmp_ln25_fu_1661_p2 & icmp_ln25_2_fu_1673_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_V_2_fu_1629_p1 = local_max_32_fmaxf_fu_1210_ap_return;

assign data_V_fu_1603_p1 = dc_fu_1534_p34;

assign grp_fmaxf_fu_540_p_din1 = local_max_9_fmaxf_fu_1045_ap_return;

assign grp_fmaxf_fu_540_p_din2 = x_10_q1;

assign grp_fmaxf_fu_546_p_din1 = local_max_10_reg_2538;

assign grp_fmaxf_fu_546_p_din2 = x_11_q1;

assign icmp_ln1019_2_fu_1691_p2 = ((y_fp_exp_V_fu_1641_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1685_p2 = ((x_fp_exp_V_fu_1615_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_2_fu_1709_p2 = ((y_fp_sig_V_fu_1651_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1697_p2 = ((x_fp_sig_V_fu_1625_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_1673_p2 = ((or_ln25_2_fu_1667_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1661_p2 = ((or_ln25_fu_1655_p2 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln823_fu_1384_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1390_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign mux_case_0_out = res_9_fu_232;

assign mux_case_10_out = res_19_fu_272;

assign mux_case_11_out = res_20_fu_276;

assign mux_case_12_out = res_21_fu_280;

assign mux_case_13_out = res_22_fu_284;

assign mux_case_14_out = res_23_fu_288;

assign mux_case_15_out = res_24_fu_292;

assign mux_case_16_out = res_25_fu_296;

assign mux_case_17_out = res_26_fu_300;

assign mux_case_18_out = res_27_fu_304;

assign mux_case_19_out = res_28_fu_308;

assign mux_case_1_out = res_10_fu_236;

assign mux_case_20_out = res_29_fu_312;

assign mux_case_21_out = res_30_fu_316;

assign mux_case_22_out = res_31_fu_320;

assign mux_case_23_out = res_32_fu_324;

assign mux_case_24_out = res_33_fu_328;

assign mux_case_25_out = res_34_fu_332;

assign mux_case_26_out = res_35_fu_336;

assign mux_case_27_out = res_36_fu_340;

assign mux_case_28_out = res_37_fu_344;

assign mux_case_29_out = res_38_fu_348;

assign mux_case_2_out = res_11_fu_240;

assign mux_case_30_out = res_39_fu_352;

assign mux_case_31_out = res_40_fu_356;

assign mux_case_3_out = res_12_fu_244;

assign mux_case_4_out = res_13_fu_248;

assign mux_case_5_out = res_14_fu_252;

assign mux_case_6_out = res_15_fu_256;

assign mux_case_7_out = res_16_fu_260;

assign mux_case_8_out = res_17_fu_264;

assign mux_case_9_out = res_18_fu_268;

assign or_ln18_2_fu_1845_p2 = (and_ln25_fu_1679_p2 | and_ln18_fu_1703_p2);

assign or_ln18_fu_1831_p2 = (and_ln25_fu_1679_p2 | and_ln18_10_fu_1825_p2);

assign or_ln25_2_fu_1667_p2 = (y_fp_sig_V_fu_1651_p1 | x_fp_sig_V_fu_1625_p1);

assign or_ln25_fu_1655_p2 = (y_fp_exp_V_fu_1641_p4 | x_fp_exp_V_fu_1615_p4);

assign or_ln832_fu_1428_p2 = (lshr_ln_reg_2426_pp0_iter6_reg | 12'd1);

assign p_Result_6_fu_1633_p3 = data_V_2_fu_1629_p1[32'd31];

assign p_Result_7_fu_1721_p4 = {|(1'd1), x_fp_sig_V_fu_1625_p1[22 - 1:0]};

assign p_Result_8_fu_1731_p4 = {{{p_Result_s_fu_1607_p3}, {8'd255}}, {p_Result_7_fu_1721_p4}};

assign p_Result_s_fu_1607_p3 = data_V_fu_1603_p1[32'd31];

assign res_41_fu_1773_p3 = ((ymaggreater_2_fu_1765_p3[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1210_ap_return : dc_fu_1534_p34);

assign res_42_fu_1805_p3 = ((and_ln18_8_fu_1799_p2[0:0] == 1'b1) ? res_fu_1741_p1 : res_41_fu_1773_p3);

assign res_43_fu_1837_p3 = ((or_ln18_fu_1831_p2[0:0] == 1'b1) ? local_max_32_fmaxf_fu_1210_ap_return : res_42_fu_1805_p3);

assign res_44_fu_1863_p3 = ((and_ln18_11_fu_1857_p2[0:0] == 1'b1) ? dc_fu_1534_p34 : res_43_fu_1837_p3);

assign res_fu_1741_p1 = p_Result_8_fu_1731_p4;

assign select_ln39_fu_1757_p3 = ((p_Result_s_fu_1607_p3[0:0] == 1'b1) ? xor_ln39_fu_1751_p2 : ymaggreater_fu_1745_p2);

assign x_0_address0 = zext_ln832_1_fu_1433_p1;

assign x_0_address1 = zext_ln832_fu_1400_p1;

assign x_10_address0 = zext_ln832_1_reg_2563_pp0_iter11_reg;

assign x_10_address1 = zext_ln832_reg_2431_pp0_iter3_reg;

assign x_11_address0 = zext_ln832_1_reg_2563_pp0_iter12_reg;

assign x_11_address1 = zext_ln832_reg_2431_pp0_iter4_reg;

assign x_12_address0 = zext_ln832_1_reg_2563_pp0_iter12_reg;

assign x_12_address1 = zext_ln832_reg_2431_pp0_iter4_reg;

assign x_13_address0 = zext_ln832_1_reg_2563_pp0_iter13_reg;

assign x_13_address1 = zext_ln832_reg_2431_pp0_iter5_reg;

assign x_14_address0 = zext_ln832_1_reg_2563_pp0_iter13_reg;

assign x_14_address1 = zext_ln832_reg_2431_pp0_iter5_reg;

assign x_15_address0 = zext_ln832_1_reg_2563_pp0_iter13_reg;

assign x_15_address1 = zext_ln832_reg_2431_pp0_iter6_reg;

assign x_1_address0 = zext_ln832_1_reg_2563;

assign x_1_address1 = zext_ln832_fu_1400_p1;

assign x_2_address0 = zext_ln832_1_reg_2563;

assign x_2_address1 = zext_ln832_fu_1400_p1;

assign x_3_address0 = zext_ln832_1_reg_2563_pp0_iter8_reg;

assign x_3_address1 = zext_ln832_reg_2431;

assign x_4_address0 = zext_ln832_1_reg_2563_pp0_iter8_reg;

assign x_4_address1 = zext_ln832_reg_2431;

assign x_5_address0 = zext_ln832_1_reg_2563_pp0_iter9_reg;

assign x_5_address1 = zext_ln832_reg_2431_pp0_iter1_reg;

assign x_6_address0 = zext_ln832_1_reg_2563_pp0_iter9_reg;

assign x_6_address1 = zext_ln832_reg_2431_pp0_iter1_reg;

assign x_7_address0 = zext_ln832_1_reg_2563_pp0_iter10_reg;

assign x_7_address1 = zext_ln832_reg_2431_pp0_iter2_reg;

assign x_8_address0 = zext_ln832_1_reg_2563_pp0_iter10_reg;

assign x_8_address1 = zext_ln832_reg_2431_pp0_iter2_reg;

assign x_9_address0 = zext_ln832_1_reg_2563_pp0_iter11_reg;

assign x_9_address1 = zext_ln832_reg_2431_pp0_iter3_reg;

assign x_fp_exp_V_fu_1615_p4 = {{data_V_fu_1603_p1[30:23]}};

assign x_fp_sig_V_fu_1625_p1 = data_V_fu_1603_p1[22:0];

assign xor_ln18_2_fu_1851_p2 = (or_ln18_2_fu_1845_p2 ^ 1'd1);

assign xor_ln18_fu_1819_p2 = (1'd1 ^ and_ln18_9_fu_1813_p2);

assign xor_ln25_fu_1787_p2 = (1'd1 ^ and_ln25_2_fu_1781_p2);

assign xor_ln39_fu_1751_p2 = (ymaggreater_fu_1745_p2 ^ 1'd1);

assign y_fp_exp_V_fu_1641_p4 = {{data_V_2_fu_1629_p1[30:23]}};

assign y_fp_sig_V_fu_1651_p1 = data_V_2_fu_1629_p1[22:0];

assign ymaggreater_2_fu_1765_p3 = ((p_Result_6_fu_1633_p3[0:0] == 1'b1) ? select_ln39_fu_1757_p3 : ymaggreater_fu_1745_p2);

assign ymaggreater_fu_1745_p2 = (($signed(data_V_fu_1603_p1) < $signed(data_V_2_fu_1629_p1)) ? 1'b1 : 1'b0);

assign zext_ln832_1_fu_1433_p1 = or_ln832_fu_1428_p2;

assign zext_ln832_fu_1400_p1 = lshr_ln_fu_1390_p4;

always @ (posedge ap_clk) begin
    zext_ln832_reg_2431[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_reg_2431_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563[0] <= 1'b1;
    zext_ln832_1_reg_2563[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter8_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter9_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter10_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter11_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter12_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln832_1_reg_2563_pp0_iter13_reg[0] <= 1'b1;
    zext_ln832_1_reg_2563_pp0_iter13_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_safe_softmax2_Pipeline_find_max_blocks
