// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.294500,HLS_SYN_LAT=235,HLS_SYN_TPT=229,HLS_SYN_MEM=14,HLS_SYN_DSP=307,HLS_SYN_FF=6873,HLS_SYN_LUT=11784,HLS_VERSION=2019_2}" *)

module myproject (
        conv2d_input_V_data_0_V_TDATA,
        layer7_out_V_data_0_V_TDATA,
        layer7_out_V_data_1_V_TDATA,
        ap_clk,
        ap_rst_n,
        conv2d_input_V_data_0_V_TVALID,
        conv2d_input_V_data_0_V_TREADY,
        ap_start,
        layer7_out_V_data_0_V_TVALID,
        layer7_out_V_data_0_V_TREADY,
        layer7_out_V_data_1_V_TVALID,
        layer7_out_V_data_1_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [15:0] conv2d_input_V_data_0_V_TDATA;
output  [15:0] layer7_out_V_data_0_V_TDATA;
output  [15:0] layer7_out_V_data_1_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   conv2d_input_V_data_0_V_TVALID;
output   conv2d_input_V_data_0_V_TREADY;
input   ap_start;
output   layer7_out_V_data_0_V_TVALID;
input   layer7_out_V_data_0_V_TREADY;
output   layer7_out_V_data_1_V_TVALID;
input   layer7_out_V_data_1_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_start;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_done;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_continue;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_idle;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_start_out;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_start_write;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_data_V_data_V_TREADY;
wire   [15:0] conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_write;
wire   [15:0] conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_write;
wire   [15:0] conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_write;
wire   [15:0] conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_din;
wire    conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_write;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_ap_start;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_ap_done;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_ap_continue;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_ap_idle;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_ap_ready;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_start_out;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_start_write;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_0_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_1_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_2_V_read;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_3_V_read;
wire   [15:0] relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_write;
wire   [15:0] relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_write;
wire   [15:0] relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_write;
wire   [15:0] relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_din;
wire    relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_start;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_done;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_continue;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_idle;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_ready;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_start_out;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_start_write;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_0_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_1_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_2_V_read;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_3_V_read;
wire   [15:0] pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_write;
wire   [15:0] pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_write;
wire   [15:0] pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_write;
wire   [15:0] pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_din;
wire    pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_write;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_start;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_done;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_continue;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_idle;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_ready;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_start_out;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_start_write;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_0_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_1_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_2_V_read;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_3_V_read;
wire   [15:0] dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_din;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_write;
wire   [15:0] dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_din;
wire    dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_write;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_start;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_done;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_continue;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_idle;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_ready;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_0_V_read;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_1_V_read;
wire   [15:0] softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TDATA;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TVALID;
wire   [15:0] softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TDATA;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TVALID;
wire    ap_sync_continue;
wire    layer2_out_V_data_0_V_full_n;
wire   [15:0] layer2_out_V_data_0_V_dout;
wire    layer2_out_V_data_0_V_empty_n;
wire    layer2_out_V_data_1_V_full_n;
wire   [15:0] layer2_out_V_data_1_V_dout;
wire    layer2_out_V_data_1_V_empty_n;
wire    layer2_out_V_data_2_V_full_n;
wire   [15:0] layer2_out_V_data_2_V_dout;
wire    layer2_out_V_data_2_V_empty_n;
wire    layer2_out_V_data_3_V_full_n;
wire   [15:0] layer2_out_V_data_3_V_dout;
wire    layer2_out_V_data_3_V_empty_n;
wire    layer3_out_V_data_0_V_full_n;
wire   [15:0] layer3_out_V_data_0_V_dout;
wire    layer3_out_V_data_0_V_empty_n;
wire    layer3_out_V_data_1_V_full_n;
wire   [15:0] layer3_out_V_data_1_V_dout;
wire    layer3_out_V_data_1_V_empty_n;
wire    layer3_out_V_data_2_V_full_n;
wire   [15:0] layer3_out_V_data_2_V_dout;
wire    layer3_out_V_data_2_V_empty_n;
wire    layer3_out_V_data_3_V_full_n;
wire   [15:0] layer3_out_V_data_3_V_dout;
wire    layer3_out_V_data_3_V_empty_n;
wire    layer4_out_V_data_0_V_full_n;
wire   [15:0] layer4_out_V_data_0_V_dout;
wire    layer4_out_V_data_0_V_empty_n;
wire    layer4_out_V_data_1_V_full_n;
wire   [15:0] layer4_out_V_data_1_V_dout;
wire    layer4_out_V_data_1_V_empty_n;
wire    layer4_out_V_data_2_V_full_n;
wire   [15:0] layer4_out_V_data_2_V_dout;
wire    layer4_out_V_data_2_V_empty_n;
wire    layer4_out_V_data_3_V_full_n;
wire   [15:0] layer4_out_V_data_3_V_dout;
wire    layer4_out_V_data_3_V_empty_n;
wire    layer6_out_V_data_0_V_full_n;
wire   [15:0] layer6_out_V_data_0_V_dout;
wire    layer6_out_V_data_0_V_empty_n;
wire    layer6_out_V_data_1_V_full_n;
wire   [15:0] layer6_out_V_data_1_V_dout;
wire    layer6_out_V_data_1_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_din;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_full_n;
wire   [0:0] start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_dout;
wire    start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_din;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_dout;
wire    start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_empty_n;
wire   [0:0] start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_din;
wire    start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_full_n;
wire   [0:0] start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_dout;
wire    start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_din;
wire    start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_empty_n;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_start_full_n;
wire    softmax_array_array_ap_fixed_2u_softmax_config7_U0_start_write;

conv_2d_cl_array_array_ap_fixed_4u_config2_s conv_2d_cl_array_array_ap_fixed_4u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_full_n),
    .ap_done(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_start_write),
    .data_V_data_V_TDATA(conv2d_input_V_data_0_V_TDATA),
    .data_V_data_V_TVALID(conv2d_input_V_data_0_V_TVALID),
    .data_V_data_V_TREADY(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_data_V_data_V_TREADY),
    .res_V_data_0_V_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer2_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer2_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer2_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer2_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_write)
);

relu_array_array_ap_fixed_4u_relu_config3_s relu_array_array_ap_fixed_4u_relu_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_full_n),
    .ap_done(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_done),
    .ap_continue(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_continue),
    .ap_idle(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_idle),
    .ap_ready(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_ready),
    .start_out(relu_array_array_ap_fixed_4u_relu_config3_U0_start_out),
    .start_write(relu_array_array_ap_fixed_4u_relu_config3_U0_start_write),
    .data_V_data_0_V_dout(layer2_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer2_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer2_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer2_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer2_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer2_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer2_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer2_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer3_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer3_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer3_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer3_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_write)
);

pooling2d_cl_array_array_ap_fixed_4u_config4_s pooling2d_cl_array_array_ap_fixed_4u_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_start),
    .start_full_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_full_n),
    .ap_done(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_done),
    .ap_continue(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_ready),
    .start_out(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_start_out),
    .start_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_start_write),
    .data_V_data_0_V_dout(layer3_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer3_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer3_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer3_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_1_V_read),
    .data_V_data_2_V_dout(layer3_out_V_data_2_V_dout),
    .data_V_data_2_V_empty_n(layer3_out_V_data_2_V_empty_n),
    .data_V_data_2_V_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_2_V_read),
    .data_V_data_3_V_dout(layer3_out_V_data_3_V_dout),
    .data_V_data_3_V_empty_n(layer3_out_V_data_3_V_empty_n),
    .data_V_data_3_V_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_3_V_read),
    .res_V_data_0_V_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_din),
    .res_V_data_0_V_full_n(layer4_out_V_data_0_V_full_n),
    .res_V_data_0_V_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_write),
    .res_V_data_1_V_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_din),
    .res_V_data_1_V_full_n(layer4_out_V_data_1_V_full_n),
    .res_V_data_1_V_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_write),
    .res_V_data_2_V_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_din),
    .res_V_data_2_V_full_n(layer4_out_V_data_2_V_full_n),
    .res_V_data_2_V_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_write),
    .res_V_data_3_V_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_din),
    .res_V_data_3_V_full_n(layer4_out_V_data_3_V_full_n),
    .res_V_data_3_V_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_write)
);

dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_s dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_full_n),
    .ap_done(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_done),
    .ap_continue(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_continue),
    .ap_idle(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_idle),
    .ap_ready(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_ready),
    .start_out(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_start_out),
    .start_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_start_write),
    .data_stream_V_data_0_V_dout(layer4_out_V_data_0_V_dout),
    .data_stream_V_data_0_V_empty_n(layer4_out_V_data_0_V_empty_n),
    .data_stream_V_data_0_V_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_0_V_read),
    .data_stream_V_data_1_V_dout(layer4_out_V_data_1_V_dout),
    .data_stream_V_data_1_V_empty_n(layer4_out_V_data_1_V_empty_n),
    .data_stream_V_data_1_V_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_1_V_read),
    .data_stream_V_data_2_V_dout(layer4_out_V_data_2_V_dout),
    .data_stream_V_data_2_V_empty_n(layer4_out_V_data_2_V_empty_n),
    .data_stream_V_data_2_V_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_2_V_read),
    .data_stream_V_data_3_V_dout(layer4_out_V_data_3_V_dout),
    .data_stream_V_data_3_V_empty_n(layer4_out_V_data_3_V_empty_n),
    .data_stream_V_data_3_V_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_3_V_read),
    .res_stream_V_data_0_V_din(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_din),
    .res_stream_V_data_0_V_full_n(layer6_out_V_data_0_V_full_n),
    .res_stream_V_data_0_V_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_write),
    .res_stream_V_data_1_V_din(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_din),
    .res_stream_V_data_1_V_full_n(layer6_out_V_data_1_V_full_n),
    .res_stream_V_data_1_V_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_write)
);

softmax_array_array_ap_fixed_2u_softmax_config7_s softmax_array_array_ap_fixed_2u_softmax_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_ready),
    .data_V_data_0_V_dout(layer6_out_V_data_0_V_dout),
    .data_V_data_0_V_empty_n(layer6_out_V_data_0_V_empty_n),
    .data_V_data_0_V_read(softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_0_V_read),
    .data_V_data_1_V_dout(layer6_out_V_data_1_V_dout),
    .data_V_data_1_V_empty_n(layer6_out_V_data_1_V_empty_n),
    .data_V_data_1_V_read(softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_1_V_read),
    .res_V_data_0_V_TDATA(softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TDATA),
    .res_V_data_0_V_TVALID(softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TVALID),
    .res_V_data_0_V_TREADY(layer7_out_V_data_0_V_TREADY),
    .res_V_data_1_V_TDATA(softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TDATA),
    .res_V_data_1_V_TVALID(softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TVALID),
    .res_V_data_1_V_TREADY(layer7_out_V_data_1_V_TREADY)
);

fifo_w16_d196_A layer2_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_din),
    .if_full_n(layer2_out_V_data_0_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_0_V_write),
    .if_dout(layer2_out_V_data_0_V_dout),
    .if_empty_n(layer2_out_V_data_0_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_0_V_read)
);

fifo_w16_d196_A layer2_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_din),
    .if_full_n(layer2_out_V_data_1_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_1_V_write),
    .if_dout(layer2_out_V_data_1_V_dout),
    .if_empty_n(layer2_out_V_data_1_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_1_V_read)
);

fifo_w16_d196_A layer2_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_din),
    .if_full_n(layer2_out_V_data_2_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_2_V_write),
    .if_dout(layer2_out_V_data_2_V_dout),
    .if_empty_n(layer2_out_V_data_2_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_2_V_read)
);

fifo_w16_d196_A layer2_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_din),
    .if_full_n(layer2_out_V_data_3_V_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_res_V_data_3_V_write),
    .if_dout(layer2_out_V_data_3_V_dout),
    .if_empty_n(layer2_out_V_data_3_V_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config3_U0_data_V_data_3_V_read)
);

fifo_w16_d196_A layer3_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_din),
    .if_full_n(layer3_out_V_data_0_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_0_V_write),
    .if_dout(layer3_out_V_data_0_V_dout),
    .if_empty_n(layer3_out_V_data_0_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_0_V_read)
);

fifo_w16_d196_A layer3_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_din),
    .if_full_n(layer3_out_V_data_1_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_1_V_write),
    .if_dout(layer3_out_V_data_1_V_dout),
    .if_empty_n(layer3_out_V_data_1_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_1_V_read)
);

fifo_w16_d196_A layer3_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_din),
    .if_full_n(layer3_out_V_data_2_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_2_V_write),
    .if_dout(layer3_out_V_data_2_V_dout),
    .if_empty_n(layer3_out_V_data_2_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_2_V_read)
);

fifo_w16_d196_A layer3_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_din),
    .if_full_n(layer3_out_V_data_3_V_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config3_U0_res_V_data_3_V_write),
    .if_dout(layer3_out_V_data_3_V_dout),
    .if_empty_n(layer3_out_V_data_3_V_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_data_V_data_3_V_read)
);

fifo_w16_d49_A layer4_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_din),
    .if_full_n(layer4_out_V_data_0_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_0_V_write),
    .if_dout(layer4_out_V_data_0_V_dout),
    .if_empty_n(layer4_out_V_data_0_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_0_V_read)
);

fifo_w16_d49_A layer4_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_din),
    .if_full_n(layer4_out_V_data_1_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_1_V_write),
    .if_dout(layer4_out_V_data_1_V_dout),
    .if_empty_n(layer4_out_V_data_1_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_1_V_read)
);

fifo_w16_d49_A layer4_out_V_data_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_din),
    .if_full_n(layer4_out_V_data_2_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_2_V_write),
    .if_dout(layer4_out_V_data_2_V_dout),
    .if_empty_n(layer4_out_V_data_2_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_2_V_read)
);

fifo_w16_d49_A layer4_out_V_data_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_din),
    .if_full_n(layer4_out_V_data_3_V_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_res_V_data_3_V_write),
    .if_dout(layer4_out_V_data_3_V_dout),
    .if_empty_n(layer4_out_V_data_3_V_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_data_stream_V_data_3_V_read)
);

fifo_w16_d1_A layer6_out_V_data_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_din),
    .if_full_n(layer6_out_V_data_0_V_full_n),
    .if_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_0_V_write),
    .if_dout(layer6_out_V_data_0_V_dout),
    .if_empty_n(layer6_out_V_data_0_V_empty_n),
    .if_read(softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_0_V_read)
);

fifo_w16_d1_A layer6_out_V_data_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_din),
    .if_full_n(layer6_out_V_data_1_V_full_n),
    .if_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_res_stream_V_data_1_V_write),
    .if_dout(layer6_out_V_data_1_V_dout),
    .if_empty_n(layer6_out_V_data_1_V_empty_n),
    .if_read(softmax_array_array_ap_fixed_2u_softmax_config7_U0_data_V_data_1_V_read)
);

start_for_relu_array_array_ap_fixed_4u_relu_config3_U0 start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_din),
    .if_full_n(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_full_n),
    .if_write(conv_2d_cl_array_array_ap_fixed_4u_config2_U0_start_write),
    .if_dout(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_dout),
    .if_empty_n(start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_empty_n),
    .if_read(relu_array_array_ap_fixed_4u_relu_config3_U0_ap_ready)
);

start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_full_n),
    .if_write(relu_array_array_ap_fixed_4u_relu_config3_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_empty_n),
    .if_read(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_ready)
);

start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_configibs start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_configibs_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_din),
    .if_full_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_full_n),
    .if_write(pooling2d_cl_array_array_ap_fixed_4u_config4_U0_start_write),
    .if_dout(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_dout),
    .if_empty_n(start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_empty_n),
    .if_read(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_ready)
);

start_for_softmax_array_array_ap_fixed_2u_softmax_config7jbC start_for_softmax_array_array_ap_fixed_2u_softmax_config7jbC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_full_n),
    .if_write(dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_done;

assign ap_idle = (softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_idle & relu_array_array_ap_fixed_4u_relu_config3_U0_ap_idle & pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_idle & dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_idle & conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_idle);

assign ap_ready = conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_done;

assign ap_sync_ready = conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_ready;

assign conv2d_input_V_data_0_V_TREADY = conv_2d_cl_array_array_ap_fixed_4u_config2_U0_data_V_data_V_TREADY;

assign conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_array_ap_fixed_4u_config2_U0_ap_start = ap_start;

assign dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_continue = 1'b1;

assign dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_ap_start = start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_empty_n;

assign layer7_out_V_data_0_V_TDATA = softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TDATA;

assign layer7_out_V_data_0_V_TVALID = softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_0_V_TVALID;

assign layer7_out_V_data_1_V_TDATA = softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TDATA;

assign layer7_out_V_data_1_V_TVALID = softmax_array_array_ap_fixed_2u_softmax_config7_U0_res_V_data_1_V_TVALID;

assign pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_array_ap_fixed_4u_config4_U0_ap_start = start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_empty_n;

assign relu_array_array_ap_fixed_4u_relu_config3_U0_ap_continue = 1'b1;

assign relu_array_array_ap_fixed_4u_relu_config3_U0_ap_start = start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_empty_n;

assign softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_continue = 1'b1;

assign softmax_array_array_ap_fixed_2u_softmax_config7_U0_ap_start = start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_empty_n;

assign softmax_array_array_ap_fixed_2u_softmax_config7_U0_start_full_n = 1'b1;

assign softmax_array_array_ap_fixed_2u_softmax_config7_U0_start_write = 1'b0;

assign start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_config6_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_din = 1'b1;

assign start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_2u_softmax_config7_U0_din = 1'b1;

endmodule //myproject
