{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1492355428869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msxbus_simple EPM240T100C5 " "Selected device EPM240T100C5 for design \"msxbus_simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492355428876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492355428988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492355428988 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492355429071 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492355429094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492355429449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492355429449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492355429449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492355429449 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492355429449 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492355429449 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 70 " "No exact pin location assignment(s) for 2 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RFSH " "Pin RFSH not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RFSH } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RFSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492355429513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1 " "Pin M1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { M1 } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492355429513 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1492355429513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "67 " "TimeQuest Timing Analyzer is analyzing 67 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1492355429636 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msxbus_simple.sdc " "Synopsys Design Constraints File file not found: 'msxbus_simple.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492355429638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492355429639 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1492355429646 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1492355429646 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492355429647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492355429647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492355429647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      MODE\[0\] " "   1.000      MODE\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492355429647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      MODE\[1\] " "   1.000      MODE\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492355429647 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492355429647 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492355429652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492355429652 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1492355429657 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 64 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 64" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1492355429663 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Decoder0~0 Global clock " "Automatically promoted signal \"Decoder0~0\" to use Global clock" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1492355429663 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux18~4 Global clock " "Automatically promoted signal \"Mux18~4\" to use Global clock" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1492355429663 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "DATA\[0\]~18 Global clock " "Automatically promoted some destinations of signal \"DATA\[0\]~18\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Mux0~0 " "Destination \"Mux0~0\" may be non-global or may not use global clock" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1492355429664 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1492355429664 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1492355429664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1492355429667 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1492355429694 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1492355429715 ""}
{ "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_HEADER" "FAST_OUTPUT_REGISTER " "Ignored the FAST_OUTPUT_REGISTER assignment made to the following nodes" { { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[0\] ADDR\[0\]\$latch " "Ignored assignment to node \"ADDR\[0\]\" because node \"ADDR\[0\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 221 9662 10382 0} { 0 { 0 ""} 0 126 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[1\] ADDR\[1\]\$latch " "Ignored assignment to node \"ADDR\[1\]\" because node \"ADDR\[1\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 222 9662 10382 0} { 0 { 0 ""} 0 125 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[2\] ADDR\[2\]\$latch " "Ignored assignment to node \"ADDR\[2\]\" because node \"ADDR\[2\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[2\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 223 9662 10382 0} { 0 { 0 ""} 0 124 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[3\] ADDR\[3\]\$latch " "Ignored assignment to node \"ADDR\[3\]\" because node \"ADDR\[3\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[3\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 224 9662 10382 0} { 0 { 0 ""} 0 123 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[4\] ADDR\[4\]\$latch " "Ignored assignment to node \"ADDR\[4\]\" because node \"ADDR\[4\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[4\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[4] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 225 9662 10382 0} { 0 { 0 ""} 0 122 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[5\] ADDR\[5\]\$latch " "Ignored assignment to node \"ADDR\[5\]\" because node \"ADDR\[5\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[5\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[5] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 226 9662 10382 0} { 0 { 0 ""} 0 121 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[6\] ADDR\[6\]\$latch " "Ignored assignment to node \"ADDR\[6\]\" because node \"ADDR\[6\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[6] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[6\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[6] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 227 9662 10382 0} { 0 { 0 ""} 0 120 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[6]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[7\] ADDR\[7\]\$latch " "Ignored assignment to node \"ADDR\[7\]\" because node \"ADDR\[7\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[7] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[7\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[7] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 228 9662 10382 0} { 0 { 0 ""} 0 119 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[7]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[8\] ADDR\[8\]\$latch " "Ignored assignment to node \"ADDR\[8\]\" because node \"ADDR\[8\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[8] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[8\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[8] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 229 9662 10382 0} { 0 { 0 ""} 0 118 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[8]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[9\] ADDR\[9\]\$latch " "Ignored assignment to node \"ADDR\[9\]\" because node \"ADDR\[9\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[9] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[9\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[9] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 230 9662 10382 0} { 0 { 0 ""} 0 117 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[9]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[10\] ADDR\[10\]\$latch " "Ignored assignment to node \"ADDR\[10\]\" because node \"ADDR\[10\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[10] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[10\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[10] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 231 9662 10382 0} { 0 { 0 ""} 0 217 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[10]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[11\] ADDR\[11\]\$latch " "Ignored assignment to node \"ADDR\[11\]\" because node \"ADDR\[11\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[11] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[11\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[11] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 232 9662 10382 0} { 0 { 0 ""} 0 130 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[11]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[12\] ADDR\[12\]\$latch " "Ignored assignment to node \"ADDR\[12\]\" because node \"ADDR\[12\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[12] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[12\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[12] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 233 9662 10382 0} { 0 { 0 ""} 0 131 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[12]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[13\] ADDR\[13\]\$latch " "Ignored assignment to node \"ADDR\[13\]\" because node \"ADDR\[13\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[13] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[13\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[13] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 234 9662 10382 0} { 0 { 0 ""} 0 132 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[13]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[14\] ADDR\[14\]\$latch " "Ignored assignment to node \"ADDR\[14\]\" because node \"ADDR\[14\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[14] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[14\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[14] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 235 9662 10382 0} { 0 { 0 ""} 0 133 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[14]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "ADDR\[15\] ADDR\[15\]\$latch " "Ignored assignment to node \"ADDR\[15\]\" because node \"ADDR\[15\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[15] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDR\[15\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ADDR[15] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 236 9662 10382 0} { 0 { 0 ""} 0 134 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[15]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "MREQ MREQ\$latch " "Ignored assignment to node \"MREQ\" because node \"MREQ\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MREQ } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREQ" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 28 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MREQ } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 305 9662 10382 0} { 0 { 0 ""} 0 296 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MREQ$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "SLTSL\[0\] SLTSL\[0\]\$latch " "Ignored assignment to node \"SLTSL\[0\]\" because node \"SLTSL\[0\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLTSL[0] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLTSL\[0\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SLTSL[0] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 237 9662 10382 0} { 0 { 0 ""} 0 213 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLTSL[0]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "SLTSL\[1\] SLTSL\[1\]\$latch " "Ignored assignment to node \"SLTSL\[1\]\" because node \"SLTSL\[1\]\$latch\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLTSL[1] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLTSL\[1\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SLTSL[1] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 135 9662 10382 0} { 0 { 0 ""} 0 211 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLTSL[1]$latch } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429719 ""}  } {  } 0 186473 "Ignored the %1!s! assignment made to the following nodes" 0 0 "Fitter" 0 -1 1492355429719 ""}
{ "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_HEADER" "FAST_OUTPUT_ENABLE_REGISTER " "Ignored the FAST_OUTPUT_ENABLE_REGISTER assignment made to the following nodes" { { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "RD RD_935 " "Ignored assignment to node \"RD\" because node \"RD_935\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RD" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 26 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RD } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 276 9662 10382 0} { 0 { 0 ""} 0 271 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_935 } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429727 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_NOT_FED_BY_REG" "WR WR_922 " "Ignored assignment to node \"WR\" because node \"WR_922\", which is feeding it, is not a register" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WR" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 27 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WR } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 270 9662 10382 0} { 0 { 0 ""} 0 273 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR_922 } "NODE_NAME" } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 186484 "Ignored assignment to node \"%1!s!\" because node \"%2!s!\", which is feeding it, is not a register" 0 0 "Quartus II" 0 -1 1492355429727 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_IO_HAS_NO_SOURCE" "IORQ OE " "Ignored assignment to node \"IORQ\" because the OE port is unconnected" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IORQ } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IORQ" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IORQ } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 186483 "Ignored assignment to node \"%1!s!\" because the %2!s! port is unconnected" 0 0 "Quartus II" 0 -1 1492355429727 ""}  } {  } 0 186473 "Ignored the %1!s! assignment made to the following nodes" 0 0 "Fitter" 0 -1 1492355429727 ""}
{ "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_HEADER" "FAST_INPUT_REGISTER " "Ignored the FAST_INPUT_REGISTER assignment made to the following nodes" { { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[0\] " "Ignored assignment to node \"DATA\[0\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[0\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[1\] " "Ignored assignment to node \"DATA\[1\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[1\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[2\] " "Ignored assignment to node \"DATA\[2\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[2\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[3\] " "Ignored assignment to node \"DATA\[3\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[3\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[4\] " "Ignored assignment to node \"DATA\[4\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[4\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[4] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[5\] " "Ignored assignment to node \"DATA\[5\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[5\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[5] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[6\] " "Ignored assignment to node \"DATA\[6\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[6\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[6] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""} { "Warning" "WFYGR_FYGR_NO_REGS_IN_IOS_FAST_REGISTER_ASSIGNMENT_IGNORED_BECAUSE_DEST_NOT_SIMPLE_REG" "DATA\[7\] " "Ignored assignment to node \"DATA\[7\]\" because it does not feed any logic cells that are simple registers" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA\[7\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA[7] } } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 186479 "Ignored assignment to node \"%1!s!\" because it does not feed any logic cells that are simple registers" 0 0 "Quartus II" 0 -1 1492355429730 ""}  } {  } 0 186473 "Ignored the %1!s! assignment made to the following nodes" 0 0 "Fitter" 0 -1 1492355429730 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1492355429732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1492355429733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492355429733 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1492355429766 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1492355429766 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492355429766 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 34 4 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492355429767 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 34 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492355429767 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1492355429767 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492355429767 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492355429840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492355430021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492355430241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492355430255 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492355431321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492355431323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492355431379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+02 ns 6.6% " "1e+02 ns of routing delay (approximately 6.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1492355431759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492355431810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492355431810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492355432218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492355432219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492355432219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492355432232 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492355432242 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1492355432325 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[13\] a permanently disabled " "Pin MD\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[13\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[14\] a permanently disabled " "Pin MD\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[14\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[15\] a permanently disabled " "Pin MD\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[15\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[16\] a permanently disabled " "Pin MD\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[16\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[17\] a permanently disabled " "Pin MD\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[17\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[18\] a permanently disabled " "Pin MD\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[18\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[19\] a permanently disabled " "Pin MD\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[19\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MD\[20\] a permanently disabled " "Pin MD\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { MD[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MD\[20\]" } } } } { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1492355432332 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1492355432332 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1492355432335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.fit.smsg " "Generated suppressed messages file C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492355432476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492355432549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 00:10:32 2017 " "Processing ended: Mon Apr 17 00:10:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492355432549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492355432549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492355432549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492355432549 ""}
