ARM GAS  /tmp/ccMiWwct.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/ccMiWwct.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f1xx_hal_msp.c **** 
  45:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f1xx_hal_msp.c **** /**
  47:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 50 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  43              		.loc 1 55 0
  44 0006 2B4A     		ldr	r2, .L2
  45 0008 2A4B     		ldr	r3, .L2
  46 000a 9B69     		ldr	r3, [r3, #24]
  47 000c 43F00103 		orr	r3, r3, #1
  48 0010 9361     		str	r3, [r2, #24]
  49 0012 284B     		ldr	r3, .L2
  50 0014 9B69     		ldr	r3, [r3, #24]
  51 0016 03F00103 		and	r3, r3, #1
  52 001a BB60     		str	r3, [r7, #8]
  53 001c BB68     		ldr	r3, [r7, #8]
  54              	.LBE2:
  55              	.LBB3:
  56:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 56 0
  57 001e 254A     		ldr	r2, .L2
  58 0020 244B     		ldr	r3, .L2
  59 0022 DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccMiWwct.s 			page 3


  60 0024 43F08053 		orr	r3, r3, #268435456
  61 0028 D361     		str	r3, [r2, #28]
  62 002a 224B     		ldr	r3, .L2
  63 002c DB69     		ldr	r3, [r3, #28]
  64 002e 03F08053 		and	r3, r3, #268435456
  65 0032 7B60     		str	r3, [r7, #4]
  66 0034 7B68     		ldr	r3, [r7, #4]
  67              	.LBE3:
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  68              		.loc 1 58 0
  69 0036 0320     		movs	r0, #3
  70 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  71              		.loc 1 62 0
  72 003c 6FF00B00 		mvn	r0, #11
  73 0040 0021     		movs	r1, #0
  74 0042 0022     		movs	r2, #0
  75 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  63:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  76              		.loc 1 64 0
  77 0048 6FF00A00 		mvn	r0, #10
  78 004c 0021     		movs	r1, #0
  79 004e 0022     		movs	r2, #0
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  81              		.loc 1 66 0
  82 0054 6FF00900 		mvn	r0, #9
  83 0058 0021     		movs	r1, #0
  84 005a 0022     		movs	r2, #0
  85 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  86              		.loc 1 68 0
  87 0060 6FF00400 		mvn	r0, #4
  88 0064 0021     		movs	r1, #0
  89 0066 0022     		movs	r2, #0
  90 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  91              		.loc 1 70 0
  92 006c 6FF00300 		mvn	r0, #3
  93 0070 0021     		movs	r1, #0
  94 0072 0022     		movs	r2, #0
  95 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  96              		.loc 1 72 0
  97 0078 6FF00100 		mvn	r0, #1
  98 007c 0021     		movs	r1, #0
  99 007e 0022     		movs	r2, #0
 100 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccMiWwct.s 			page 4


  73:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 101              		.loc 1 74 0
 102 0084 4FF0FF30 		mov	r0, #-1
 103 0088 0021     		movs	r1, #0
 104 008a 0022     		movs	r2, #0
 105 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 106              	.LBB4:
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c ****     /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  77:Src/stm32f1xx_hal_msp.c ****     */
  78:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
 107              		.loc 1 78 0
 108 0090 094B     		ldr	r3, .L2+4
 109 0092 5B68     		ldr	r3, [r3, #4]
 110 0094 FB60     		str	r3, [r7, #12]
 111 0096 FB68     		ldr	r3, [r7, #12]
 112 0098 23F0E063 		bic	r3, r3, #117440512
 113 009c FB60     		str	r3, [r7, #12]
 114 009e FB68     		ldr	r3, [r7, #12]
 115 00a0 43F08063 		orr	r3, r3, #67108864
 116 00a4 FB60     		str	r3, [r7, #12]
 117 00a6 044A     		ldr	r2, .L2+4
 118 00a8 FB68     		ldr	r3, [r7, #12]
 119 00aa 5360     		str	r3, [r2, #4]
 120              	.LBE4:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Src/stm32f1xx_hal_msp.c **** 
  82:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Src/stm32f1xx_hal_msp.c **** }
 121              		.loc 1 83 0
 122 00ac 1037     		adds	r7, r7, #16
 123              	.LCFI3:
 124              		.cfi_def_cfa_offset 8
 125 00ae BD46     		mov	sp, r7
 126              	.LCFI4:
 127              		.cfi_def_cfa_register 13
 128              		@ sp needed
 129 00b0 80BD     		pop	{r7, pc}
 130              	.L3:
 131 00b2 00BF     		.align	2
 132              	.L2:
 133 00b4 00100240 		.word	1073876992
 134 00b8 00000140 		.word	1073807360
 135              		.cfi_endproc
 136              	.LFE63:
 138              		.text
 139              	.Letext0:
 140              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 141              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 142              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 143              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/ccMiWwct.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccMiWwct.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccMiWwct.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccMiWwct.s:133    .text.HAL_MspInit:00000000000000b4 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
