C:/lscc/radiant/3.2/bin/nt64/moduleparser.exe -PROJ simulation_7 -pf C:/lscc/radiant/3.2/cae_library/synthesis/vhdl/iCE40UP.vhd -pf C:/lscc/radiant/3.2/cae_library/synthesis/verilog/iCE40UP.v -lib iCE40UP -lst C:/Users/lserafini/Desktop/E155_Project/fpga/final_proj_fpga/simulation/simulation_7/source_files.lst