
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olafur/Downloads/Assignment_2/HLS_labs/lab4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_zybo_audio_ctrl_0_0/design_1_zybo_audio_ctrl_0_0.dcp' for cell 'design_1_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws4bits_tri_i[0]'. [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/project/project/project.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

16 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1632.418 ; gain = 416.652 ; free physical = 6567 ; free virtual = 11885
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1632.418 ; gain = 0.000 ; free physical = 6562 ; free virtual = 11881

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e36a530c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2006.941 ; gain = 374.523 ; free physical = 6189 ; free virtual = 11508

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21c2de656

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21c2de656

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14cb1307f

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 194 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14cb1307f

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2a9949f93

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21da96d4e

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
Ending Logic Optimization Task | Checksum: 21da96d4e

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21da96d4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21da96d4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.941 ; gain = 0.000 ; free physical = 6191 ; free virtual = 11510
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2006.941 ; gain = 374.523 ; free physical = 6191 ; free virtual = 11510
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2038.957 ; gain = 0.000 ; free physical = 6184 ; free virtual = 11505
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6177 ; free virtual = 11496
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b6c33b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6177 ; free virtual = 11496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6177 ; free virtual = 11496

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c0f005cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6173 ; free virtual = 11495

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dfacd8ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6167 ; free virtual = 11490

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dfacd8ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6167 ; free virtual = 11490
Phase 1 Placer Initialization | Checksum: 1dfacd8ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.984 ; gain = 0.000 ; free physical = 6167 ; free virtual = 11490

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 200290adf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2097.996 ; gain = 3.012 ; free physical = 6165 ; free virtual = 11489

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11483

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 123b0e9de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6159 ; free virtual = 11483
Phase 2 Global Placement | Checksum: 210002230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6159 ; free virtual = 11484

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 210002230

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6159 ; free virtual = 11484

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 192ef37f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6158 ; free virtual = 11483

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17b57463b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6158 ; free virtual = 11483

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b57463b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6158 ; free virtual = 11483

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 51696035

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11481

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 309d9f81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11481

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 309d9f81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11481
Phase 3 Detail Placement | Checksum: 309d9f81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11481

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bc6758c1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bc6758c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.859. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8674b4c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482
Phase 4.1 Post Commit Optimization | Checksum: 8674b4c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8674b4c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8674b4c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 107459746

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 107459746

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6156 ; free virtual = 11482
Ending Placer Task | Checksum: ef84614c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6159 ; free virtual = 11485
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2114.004 ; gain = 19.020 ; free physical = 6159 ; free virtual = 11485
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6149 ; free virtual = 11479
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6144 ; free virtual = 11471
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6154 ; free virtual = 11481
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6154 ; free virtual = 11481
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c0e4888 ConstDB: 0 ShapeSum: e37618c4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ad4d66c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6071 ; free virtual = 11399
Post Restoration Checksum: NetGraph: 2b050d50 NumContArr: efcfc91c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ad4d66c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.004 ; gain = 0.000 ; free physical = 6071 ; free virtual = 11399

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11ad4d66c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2116.160 ; gain = 2.156 ; free physical = 6055 ; free virtual = 11384

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11ad4d66c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2116.160 ; gain = 2.156 ; free physical = 6055 ; free virtual = 11384
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 244adc89a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6049 ; free virtual = 11377
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.900  | TNS=0.000  | WHS=-0.166 | THS=-23.435|

Phase 2 Router Initialization | Checksum: 21a6f2192

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6049 ; free virtual = 11378

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f46e9a7c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6050 ; free virtual = 11379

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.122  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ab27bb6e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.122  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 182bb4119

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382
Phase 4 Rip-up And Reroute | Checksum: 182bb4119

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 182bb4119

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 182bb4119

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382
Phase 5 Delay and Skew Optimization | Checksum: 182bb4119

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2083e3ed5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.273  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cf29c0d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382
Phase 6 Post Hold Fix | Checksum: 1cf29c0d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.666244 %
  Global Horizontal Routing Utilization  = 0.947151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 221be6727

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 221be6727

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11381

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2766ca917

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11381

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.273  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2766ca917

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6053 ; free virtual = 11382
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6069 ; free virtual = 11397

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2126.160 ; gain = 12.156 ; free physical = 6069 ; free virtual = 11397
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2126.160 ; gain = 0.000 ; free physical = 6059 ; free virtual = 11393
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/olafur/Documents/Embedded_systems/project/project/project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 27 18:32:26 2018...
