ls
# transcript
# week_4
cd week_4
ls
# fac_tb.v
# fac.v
# run.bash
do run.bash
# fac_tb.v
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: fac_tb.v(1): (vlog-2163) Macro `incldue is undefined.
# ** Error: fac_tb.v(1): near "fac_tb.v": syntax error, unexpected "STRING_LITERAL", expecting "class"
# ** Error: invalid command name "ERROR"
# Error in macro ./run.bash line 23
# invalid command name "ERROR"
#     while executing
# "ERROR"
#     invoked from within
# "if [catch "eval vlog $sourcefiles"] {
#     puts "[ERROR] Correct the compilation errors!"
#     return
# }"
do run.bash
# fac_tb.v
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: fac_tb.v(1): (vlog-2163) Macro `incldue is undefined.
# ** Error: fac_tb.v(1): near "fac.v": syntax error, unexpected "STRING_LITERAL", expecting "class"
# ** Error: invalid command name "ERROR"
# Error in macro ./run.bash line 23
# invalid command name "ERROR"
#     while executing
# "ERROR"
#     invoked from within
# "if [catch "eval vlog $sourcefiles"] {
#     puts "[ERROR] Correct the compilation errors!"
#     return
# }"
do run.bash
# fac_tb.v
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling module fac_tb
# ** Error: fac_tb.v(9): near "a": Syntax error. 'for' loop variable declaration only allowed in SystemVerilog.
# ** Error: fac_tb.v(9): Undefined variable: a.
# ** Error: fac_tb.v(9): near ")": syntax error, unexpected ')', expecting ';'
# ** Error: fac_tb.v(13): near "end": syntax error, unexpected "end"
# ** Error: invalid command name "ERROR"
# Error in macro ./run.bash line 23
# invalid command name "ERROR"
#     while executing
# "ERROR"
#     invoked from within
# "if [catch "eval vlog $sourcefiles"] {
#     puts "[ERROR] Correct the compilation errors!"
#     return
# }"
do run.bash
# fac_tb.v
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "fac_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: invalid command name "ERROR"
# Error in macro ./run.bash line 23
# invalid command name "ERROR"
#     while executing
# "ERROR"
#     invoked from within
# "if [catch "eval vlog $sourcefiles"] {
#     puts "[ERROR] Correct the compilation errors!"
#     return
# }"
do run.bash
# fac_tb.sv
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling package fac_tb_sv_unit
# -- Compiling module fac_tb
# 
# Top level modules:
# 	fac_tb
# vsim -voptargs=+acc fac_tb 
# Loading sv_std.std
# Loading work.fac_tb_sv_unit
# Loading work.fac_tb
# Loading work.fac
# ** Error: (vsim-3063) fac_tb.sv(6): Port 'z' not found in the connected module (5th connection).
#         Region: /fac_tb/FAC_TEST
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run.bash PAUSED at line 25
do run.bash
# fac_tb.sv
# fac_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module fac
# -- Compiling package fac_tb_sv_unit
# -- Compiling module fac_tb
# 
# Top level modules:
# 	fac_tb
# vsim -voptargs=+acc fac_tb 
# Loading sv_std.std
# Loading work.fac_tb_sv_unit
# Loading work.fac_tb
# Loading work.fac
# x = 0, y = 0, carry_in = 0
# 
# x = 0, y = 0, carry_in = 1
# 
# x = 0, y = 1, carry_in = 0
# 
# x = 0, y = 1, carry_in = 1
# 
# x = 1, y = 0, carry_in = 0
# 
# x = 1, y = 0, carry_in = 1
# 
# x = 1, y = 1, carry_in = 0
# 
# x = 1, y = 1, carry_in = 1
# 
# ** Error: No Design Loaded!
# Error in macro ./run.bash line 27
# No Design Loaded!
#     while executing
# "run -all"
