{
  "design_name": "radix2_div",
  "trial_num": 5,
  "created_at": "2026-02-03T16:19:27.532259",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\n    reg [15:0] SR;\n    reg [2:0] cnt;\n    reg start_cnt;\n    reg [7:0] NEG_DIVISOR;\n    reg [7:0] abs_dividend;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            res_valid <= 0;\n            SR <= 0;\n            cnt <= 0;\n            start_cnt <= 0;\n            NEG_DIVISOR <= 0;\n            abs_dividend <= 0;\n        end else begin\n            if (opn_valid && !res_valid) begin\n                if (sign == 1'b1) begin\n                    abs_dividend <= {1'b0, dividend};\n                    NEG_DIVISOR <= {1'b0, ~divisor} + 1;\n                end else begin\n                    abs_dividend <= dividend;\n                    NEG_DIVISOR <= ~divisor + 1;\n                end\n                SR <= {abs_dividend, 1'b0};\n                cnt <= 3'd0;\n                start_cnt <= 1'b1;\n            end else if (start_cnt) begin\n                if (cnt == 3'd7) begin\n                    start_cnt <= 1'b0;\n                    res_valid <= 1;\n                    result[15:8] <= SR[15:8];\n                    result[7:0] <= SR[7:0];\n                end else begin\n                    cnt <= cnt + 1;\n                    if (SR[15:8] >= NEG_DIVISOR) begin\n                        SR <= {SR[7], SR[14:0], 1'b0};\n                    end else begin\n                        SR <= {SR[6:0], 1'b1, 1'b0};\n                    end\n                end\n            end else if (res_valid && /* result has been consumed */) begin\n                res_valid <= 0;\n            end\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:19:56.403772",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:19:37.398420"
        }
      },
      {
        "code": "module radix2_div (\n    input clk,\n    input rst,\n    input sign,\n    input [7:0] dividend,\n    input [7:0] divisor,\n    input opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [7:0] ABS_DIVISOR;\nreg [7:0] NEG_DIVISOR;\nreg [2:0] cnt;\nreg start_cnt;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        SR <= 16'd0;\n        ABS_DIVISOR <= 8'd0;\n        NEG_DIVISOR <= 8'd0;\n        cnt <= 3'd0;\n        start_cnt <= 1'b0;\n        res_valid <= 1'b0;\n        result <= 16'd0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign) begin\n                ABS_DIVISOR <= {1'b0, dividend};\n                NEG_DIVISOR <= {1'b0, -dividend[7:0]};\n            end else begin\n                ABS_DIVISOR <= dividend;\n                NEG_DIVISOR <= -divisor;\n            end\n            SR <= {ABS_DIVISOR, 8'd0};\n            cnt <= 3'd1;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 3'd7) begin\n                cnt <= 3'd0;\n                start_cnt <= 1'b0;\n                SR <= {ABS_DIVISOR, 8'd0};\n                result <= SR;\n                res_valid <= 1'b1;\n            end else begin\n                cnt <= cnt + 3'd1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR <= {SR[7:0], 1'b0} - NEG_DIVISOR;\n                end else begin\n                    SR <= {SR[7:0], 1'b1};\n                end\n            end\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.45,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:19:56.403775",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:19:47.316910"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output wire [15:0] result\n);\n\nreg [7:0] ABS_DIVIDEND;\nreg [7:0] NEG_DIVISOR;\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        ABS_DIVIDEND <= 0;\n        NEG_DIVISOR <= 0;\n    end else begin\n        if (opn_valid && ~res_valid) begin\n            ABS_DIVIDEND <= sign ? -dividend : dividend;\n            NEG_DIVISOR <= sign ? -divisor : divisor;\n            SR[15:8] <= ABS_DIVIDEND << 1;\n            SR[7:0] <= 0;\n            cnt <= 1;\n            start_cnt <= 1;\n        end else if (start_cnt) begin\n            if (cnt == 8) begin\n                cnt <= 0;\n                start_cnt <= 0;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n                res_valid <= 1;\n            end else begin\n                SR[15:8] <= SR[7:0];\n                SR[7:0] <= SR[6:0] ^ NEG_DIVISOR[7];\n                cnt <= cnt + 1;\n            end\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst)\n        res_valid <= 0;\n    else if (res_valid && result === 16'd0)\n        res_valid <= 0;\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 0,
        "cached_at": "2026-02-03T16:19:56.403776",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T16:19:56.403758"
        }
      }
    ],
    "1": [
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\nreg [7:0] NEG_DIVISOR;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        NEG_DIVISOR <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign == 1'b1) begin\n                SR[7:0] <= {1'b0, dividend};\n                NEG_DIVISOR[7:0] <= {1'b0, ~divisor} + 1;\n            end else begin\n                SR[7:0] <= dividend;\n                NEG_DIVISOR[7:0] <= ~divisor + 1;\n            end\n            SR[15:8] <= SR[7:0] << 1;\n            cnt <= 3'd1;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 3'd7) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[15:8];\n                result[7:0] <= SR[7:0];\n            end else begin\n                cnt <= cnt + 3'd1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR[15:8] <= SR[7:0] - NEG_DIVISOR;\n                    SR[7:0] <= 8'b0;\n                end else begin\n                    SR[15:8] <= SR[7:0];\n                    SR[7:0] <= {SR[6:0], 1'b1};\n                end\n            end\n        end else if (res_valid && result === 16'd0) begin\n            res_valid <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.5399999999999999,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:20:27.422059",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.45
          ],
          "generation_time": "2026-02-03T16:20:07.099025"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\nreg [7:0] NEG_DIVISOR;\nreg [7:0] ABS_DIVIDEND;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        NEG_DIVISOR <= 0;\n        ABS_DIVIDEND <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign == 1'b1) begin\n                ABS_DIVIDEND <= {1'b0, dividend};\n                NEG_DIVISOR <= {1'b0, ~divisor} + 1;\n            end else begin\n                ABS_DIVIDEND <= dividend;\n                NEG_DIVISOR <= ~divisor + 1;\n            end\n            SR <= {ABS_DIVIDEND, 1'b0};\n            cnt <= 3'd0;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 8'd7) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n            end else begin\n                cnt <= cnt + 1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR <= {SR[7], SR[14:0], 1'b0};\n                end else begin\n                    SR <= {SR[6:0], 1'b1, 1'b0};\n                end\n            end\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst)\n        res_valid <= 0;\n    else if (res_valid && result === 16'd0)\n        res_valid <= 0;\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.45,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:20:27.422062",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.45
          ],
          "generation_time": "2026-02-03T16:20:17.625958"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\nreg [7:0] NEG_DIVISOR;\nreg [7:0] abs_dividend;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        NEG_DIVISOR <= 0;\n        abs_dividend <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign == 1'b1) begin\n                abs_dividend <= {1'b0, dividend};\n                NEG_DIVISOR <= {1'b0, ~divisor} + 1;\n            end else begin\n                abs_dividend <= dividend;\n                NEG_DIVISOR <= ~divisor + 1;\n            end\n            SR <= {abs_dividend, 1'b0};\n            cnt <= 3'd0;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 3'd7) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n            end else begin\n                cnt <= cnt + 1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR <= {SR[7], SR[14:0], 1'b0};\n                end else begin\n                    SR <= {SR[6:0], 1'b1, 1'b0};\n                end\n            end\n        end else if (res_valid && /* result has been consumed */) begin\n            res_valid <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 1,
        "cached_at": "2026-02-03T16:20:27.422063",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.45
          ],
          "generation_time": "2026-02-03T16:20:27.422045"
        }
      }
    ],
    "2": [
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\nreg [7:0] NEG_DIVISOR;\nreg [7:0] abs_dividend;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        NEG_DIVISOR <= 0;\n        abs_dividend <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign == 1'b1) begin\n                abs_dividend <= {1'b0, dividend};\n                NEG_DIVISOR <= {1'b0, ~divisor} + 1;\n            end else begin\n                abs_dividend <= dividend;\n                NEG_DIVISOR <= ~divisor + 1;\n            end\n            SR <= {abs_dividend << 1, 8'b0};\n            cnt <= 3'd0;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 7) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n            end else begin\n                cnt <= cnt + 1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR <= {SR[6:0], 1'b0, 1'b0};\n                end else begin\n                    SR <= {SR[7], SR[14:1], 1'b1};\n                end\n            end\n        end else if (res_valid && result === 16'd0) begin\n            res_valid <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.45,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:20:57.635533",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.6
          ],
          "generation_time": "2026-02-03T16:20:37.461612"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\nreg [7:0] NEG_DIVISOR;\nreg [7:0] abs_dividend;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        NEG_DIVISOR <= 0;\n        abs_dividend <= 0;\n    end else begin\n        if (opn_valid && !res_valid) begin\n            if (sign == 1'b1) begin\n                abs_dividend <= {1'b0, dividend};\n                NEG_DIVISOR <= {1'b0, ~divisor} + 1;\n            end else begin\n                abs_dividend <= dividend;\n                NEG_DIVISOR <= ~divisor + 1;\n            end\n            SR <= {abs_dividend, 1'b0};\n            cnt <= 3'd0;\n            start_cnt <= 1'b1;\n        end else if (start_cnt) begin\n            if (cnt == 8'd7) begin\n                start_cnt <= 1'b0;\n                res_valid <= 1;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n            end else begin\n                cnt <= cnt + 1;\n                if (SR[15:8] >= NEG_DIVISOR) begin\n                    SR <= {SR[7], SR[14:0], 1'b0};\n                end else begin\n                    SR <= {SR[6:0], 1'b1, 1'b0};\n                end\n            end\n        end else if (res_valid && /* result has been consumed */) begin\n            res_valid <= 0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.6,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:20:57.635536",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.6
          ],
          "generation_time": "2026-02-03T16:20:47.588607"
        }
      },
      {
        "code": "module radix2_div (\n    input wire clk,\n    input wire rst,\n    input wire sign,\n    input wire [7:0] dividend,\n    input wire [7:0] divisor,\n    input wire opn_valid,\n    output reg res_valid,\n    output reg [15:0] result\n);\n\nreg [7:0] ABS_DIVIDEND;\nreg [7:0] NEG_DIVISOR;\nreg [15:0] SR;\nreg [2:0] cnt;\nreg start_cnt;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        res_valid <= 0;\n        SR <= 0;\n        cnt <= 0;\n        start_cnt <= 0;\n        ABS_DIVIDEND <= 0;\n        NEG_DIVISOR <= 0;\n    end else begin\n        if (opn_valid && ~res_valid) begin\n            ABS_DIVIDEND <= sign ? -dividend : dividend;\n            NEG_DIVISOR <= sign ? -divisor : divisor;\n            SR[15:8] <= ABS_DIVIDEND << 1;\n            SR[7:0] <= 0;\n            cnt <= 1;\n            start_cnt <= 1;\n        end else if (start_cnt) begin\n            if (cnt == 8) begin\n                cnt <= 0;\n                start_cnt <= 0;\n                result[15:8] <= SR[7:0];\n                result[7:0] <= SR[15:8];\n                res_valid <= 1;\n            end else begin\n                SR[15:8] <= SR[7:0];\n                SR[7:0] <= SR[6:0] ^ NEG_DIVISOR[7];\n                cnt <= cnt + 1;\n            end\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst)\n        res_valid <= 0;\n    else if (res_valid && result === 16'd0)\n        res_valid <= 0;\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.49,
        "layer_idx": 2,
        "cached_at": "2026-02-03T16:20:57.635537",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.6,
            0.6,
            0.6
          ],
          "generation_time": "2026-02-03T16:20:57.635520"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T16:20:57.635543",
    "total_hdl_codes": 9
  }
}