<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-cavium-octeon › kernel-entry-init.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>kernel-entry-init.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2008 Cavium Networks, Inc</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MACH_CAVIUM_OCTEON_KERNEL_ENTRY_H</span>
<span class="cp">#define __ASM_MACH_CAVIUM_OCTEON_KERNEL_ENTRY_H</span>


<span class="cp">#define CP0_CYCLE_COUNTER $9, 6</span>
<span class="cp">#define CP0_CVMCTL_REG $9, 7</span>
<span class="cp">#define CP0_CVMMEMCTL_REG $11,7</span>
<span class="cp">#define CP0_PRID_REG $15, 0</span>
<span class="cp">#define CP0_PRID_OCTEON_PASS1 0x000d0000</span>
<span class="cp">#define CP0_PRID_OCTEON_CN30XX 0x000d0200</span>

<span class="p">.</span><span class="n">macro</span>  <span class="n">kernel_entry_setup</span>
	<span class="cp"># Registers set by bootloader:</span>
	<span class="cp"># (only 32 bits set by bootloader, all addresses are physical</span>
	<span class="cp"># addresses, and need to have the appropriate memory region set</span>
	<span class="cp"># by the kernel</span>
	<span class="cp"># a0 = argc</span>
	<span class="cp"># a1 = argv (kseg0 compat addr)</span>
	<span class="cp"># a2 = 1 if init core, zero otherwise</span>
	<span class="cp"># a3 = address of boot descriptor block</span>
	<span class="p">.</span><span class="n">set</span> <span class="n">push</span>
	<span class="p">.</span><span class="n">set</span> <span class="n">arch</span><span class="o">=</span><span class="n">octeon</span>
	<span class="cp"># Read the cavium mem control register</span>
	<span class="n">dmfc0</span>   <span class="n">v0</span><span class="p">,</span> <span class="n">CP0_CVMMEMCTL_REG</span>
	<span class="cp"># Clear the lower 6 bits, the CVMSEG size</span>
	<span class="n">dins</span>    <span class="n">v0</span><span class="p">,</span> <span class="err">$</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span>
	<span class="n">ori</span>     <span class="n">v0</span><span class="p">,</span> <span class="n">CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE</span>
	<span class="n">dmtc0</span>   <span class="n">v0</span><span class="p">,</span> <span class="n">CP0_CVMMEMCTL_REG</span>	<span class="err">#</span> <span class="n">Write</span> <span class="n">the</span> <span class="n">cavium</span> <span class="n">mem</span> <span class="n">control</span> <span class="k">register</span>
	<span class="n">dmfc0</span>   <span class="n">v0</span><span class="p">,</span> <span class="n">CP0_CVMCTL_REG</span>	<span class="err">#</span> <span class="n">Read</span> <span class="n">the</span> <span class="n">cavium</span> <span class="n">control</span> <span class="k">register</span>
<span class="cp">#ifdef CONFIG_CAVIUM_OCTEON_HW_FIX_UNALIGNED</span>
	<span class="cp"># Disable unaligned load/store support but leave HW fixup enabled</span>
	<span class="n">or</span>  <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x5001</span>
	<span class="n">xor</span> <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x1001</span>
<span class="cp">#else</span>
	<span class="cp"># Disable unaligned load/store and HW fixup support</span>
	<span class="n">or</span>  <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x5001</span>
	<span class="n">xor</span> <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x5001</span>
<span class="cp">#endif</span>
	<span class="cp"># Read the processor ID register</span>
	<span class="n">mfc0</span> <span class="n">v1</span><span class="p">,</span> <span class="n">CP0_PRID_REG</span>
	<span class="cp"># Disable instruction prefetching (Octeon Pass1 errata)</span>
	<span class="n">or</span>  <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x2000</span>
	<span class="cp"># Skip reenable of prefetching for Octeon Pass1</span>
	<span class="n">beq</span> <span class="n">v1</span><span class="p">,</span> <span class="n">CP0_PRID_OCTEON_PASS1</span><span class="p">,</span> <span class="n">skip</span>
	<span class="n">nop</span>
	<span class="cp"># Reenable instruction prefetching, not on Pass1</span>
	<span class="n">xor</span> <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x2000</span>
	<span class="cp"># Strip off pass number off of processor id</span>
	<span class="n">srl</span> <span class="n">v1</span><span class="p">,</span> <span class="mi">8</span>
	<span class="n">sll</span> <span class="n">v1</span><span class="p">,</span> <span class="mi">8</span>
	<span class="cp"># CN30XX needs some extra stuff turned off for better performance</span>
	<span class="n">bne</span> <span class="n">v1</span><span class="p">,</span> <span class="n">CP0_PRID_OCTEON_CN30XX</span><span class="p">,</span> <span class="n">skip</span>
	<span class="n">nop</span>
	<span class="cp"># CN30XX Use random Icache replacement</span>
	<span class="n">or</span>  <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x400</span>
	<span class="cp"># CN30XX Disable instruction prefetching</span>
	<span class="n">or</span>  <span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="mh">0x2000</span>
<span class="nl">skip:</span>
	<span class="cp"># First clear off CvmCtl[IPPCI] bit and move the performance</span>
	<span class="cp"># counters interrupt to IRQ 6</span>
	<span class="n">li</span>	<span class="n">v1</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span>
	<span class="n">and</span>	<span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="n">v1</span>
	<span class="n">ori</span>	<span class="n">v0</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="p">(</span><span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span>
	<span class="cp"># Write the cavium control register</span>
	<span class="n">dmtc0</span>   <span class="n">v0</span><span class="p">,</span> <span class="n">CP0_CVMCTL_REG</span>
	<span class="n">sync</span>
	<span class="cp"># Flush dcache after config change</span>
	<span class="n">cache</span>   <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">(</span><span class="err">$</span><span class="mi">0</span><span class="p">)</span>
	<span class="cp"># Get my core id</span>
	<span class="n">rdhwr</span>   <span class="n">v0</span><span class="p">,</span> <span class="err">$</span><span class="mi">0</span>
	<span class="cp"># Jump the master to kernel_entry</span>
	<span class="n">bne</span>     <span class="n">a2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">octeon_main_processor</span>
	<span class="n">nop</span>

<span class="cp">#ifdef CONFIG_SMP</span>

	<span class="cp">#</span>
	<span class="cp"># All cores other than the master need to wait here for SMP bootstrap</span>
	<span class="cp"># to begin</span>
	<span class="cp">#</span>

	<span class="cp"># This is the variable where the next core to boot os stored</span>
	<span class="n">PTR_LA</span>  <span class="n">t0</span><span class="p">,</span> <span class="n">octeon_processor_boot</span>
<span class="nl">octeon_spin_wait_boot:</span>
	<span class="cp"># Get the core id of the next to be booted</span>
	<span class="n">LONG_L</span>  <span class="n">t1</span><span class="p">,</span> <span class="p">(</span><span class="n">t0</span><span class="p">)</span>
	<span class="cp"># Keep looping if it isn&#39;t me</span>
	<span class="n">bne</span> <span class="n">t1</span><span class="p">,</span> <span class="n">v0</span><span class="p">,</span> <span class="n">octeon_spin_wait_boot</span>
	<span class="n">nop</span>
	<span class="cp"># Get my GP from the global variable</span>
	<span class="n">PTR_LA</span>  <span class="n">t0</span><span class="p">,</span> <span class="n">octeon_processor_gp</span>
	<span class="n">LONG_L</span>  <span class="n">gp</span><span class="p">,</span> <span class="p">(</span><span class="n">t0</span><span class="p">)</span>
	<span class="cp"># Get my SP from the global variable</span>
	<span class="n">PTR_LA</span>  <span class="n">t0</span><span class="p">,</span> <span class="n">octeon_processor_sp</span>
	<span class="n">LONG_L</span>  <span class="n">sp</span><span class="p">,</span> <span class="p">(</span><span class="n">t0</span><span class="p">)</span>
	<span class="cp"># Set the SP global variable to zero so the master knows we&#39;ve started</span>
	<span class="n">LONG_S</span>  <span class="n">zero</span><span class="p">,</span> <span class="p">(</span><span class="n">t0</span><span class="p">)</span>
<span class="cp">#ifdef __OCTEON__</span>
	<span class="n">syncw</span>
	<span class="n">syncw</span>
<span class="cp">#else</span>
	<span class="n">sync</span>
<span class="cp">#endif</span>
	<span class="cp"># Jump to the normal Linux SMP entry point</span>
	<span class="n">j</span>   <span class="n">smp_bootstrap</span>
	<span class="n">nop</span>
<span class="cp">#else </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

	<span class="cp">#</span>
	<span class="cp"># Someone tried to boot SMP with a non SMP kernel. All extra cores</span>
	<span class="cp"># will halt here.</span>
	<span class="cp">#</span>
<span class="nl">octeon_wait_forever:</span>
	<span class="n">wait</span>
	<span class="n">b</span>   <span class="n">octeon_wait_forever</span>
	<span class="n">nop</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="nl">octeon_main_processor:</span>
	<span class="p">.</span><span class="n">set</span> <span class="n">pop</span>
<span class="p">.</span><span class="n">endm</span>

<span class="cm">/*</span>
<span class="cm"> * Do SMP slave processor setup necessary before we can savely execute C code.</span>
<span class="cm"> */</span>
	<span class="p">.</span><span class="n">macro</span>  <span class="n">smp_slave_setup</span>
	<span class="p">.</span><span class="n">endm</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_CAVIUM_OCTEON_KERNEL_ENTRY_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
