// Seed: 1726194474
module module_0 (
    output tri  id_0,
    output tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply0 id_8
);
  assign id_0 = |1'b0;
  assign id_0 = 1 - id_5;
  supply1 id_10;
  wire id_11;
  id_12 :
  assert property (@(posedge 1'b0) id_10)
  else;
  module_0(
      id_4, id_0
  );
  wire id_13;
  wire id_14;
endmodule
