Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Stack.vhd" into library work
Parsing entity <Stack>.
Parsing architecture <Behavioral> of entity <stack>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\signextender.vhd" into library work
Parsing entity <signextender>.
Parsing architecture <Behavioral> of entity <signextender>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\registerfile.vhd" into library work
Parsing entity <registerfile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\pc_con.vhd" into library work
Parsing entity <pc_con>.
Parsing architecture <Behavioral> of entity <pc_con>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\PC_adder.vhd" into library work
Parsing entity <PC_adder>.
Parsing architecture <Behavioral> of entity <pc_adder>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Out_Reg.vhd" into library work
Parsing entity <Out_Reg>.
Parsing architecture <Behavioral> of entity <out_reg>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\MUX_4_1.vhd" into library work
Parsing entity <MUX_4_1>.
Parsing architecture <Behavioral> of entity <mux_4_1>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux8.vhd" into library work
Parsing entity <Mux8>.
Parsing architecture <Behavioral> of entity <mux8>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux7.vhd" into library work
Parsing entity <Mux7>.
Parsing architecture <Behavioral> of entity <mux7>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux6.vhd" into library work
Parsing entity <Mux6>.
Parsing architecture <Behavioral> of entity <mux6>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux5.vhd" into library work
Parsing entity <Mux5>.
Parsing architecture <Behavioral> of entity <mux5>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux4.vhd" into library work
Parsing entity <Mux4>.
Parsing architecture <Behavioral> of entity <mux4>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux3.vhd" into library work
Parsing entity <Mux3>.
Parsing architecture <Behavioral> of entity <mux3>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux2.vhd" into library work
Parsing entity <Mux2>.
Parsing architecture <Behavioral> of entity <mux2>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux1.vhd" into library work
Parsing entity <Mux1>.
Parsing architecture <Behavioral> of entity <mux1>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\instructionMemory.vhd" into library work
Parsing entity <instructionMemory>.
Parsing architecture <Behavioral> of entity <instructionmemory>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\dataMemory.vhd" into library work
Parsing entity <dataMemory>.
Parsing architecture <Behavioral> of entity <datamemory>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\ALU_Control.vhd" into library work
Parsing entity <ALU_Control>.
Parsing architecture <Behavioral> of entity <alu_control>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\MIPS.vhd" into library work
Parsing entity <MIPS>.
Parsing architecture <Behavioral> of entity <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MIPS> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <instructionMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2> (architecture <Behavioral>) from library <work>.

Elaborating entity <registerfile> (architecture <Behavioral>) from library <work>.

Elaborating entity <signextender> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux3> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU_Control> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\ALU_Control.vhd" Line 26. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <dataMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux5> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux6> (architecture <Behavioral>) from library <work>.

Elaborating entity <Stack> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux7> (architecture <Behavioral>) from library <work>.

Elaborating entity <Out_Reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux8> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc_con> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_4_1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MIPS>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\MIPS.vhd".
    Summary:
	no macro.
Unit <MIPS> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\PC.vhd".
    Found 32-bit register for signal <pc_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <instructionMemory>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\instructionMemory.vhd".
    Found 32x32-bit Read Only RAM for signal <instruction>
    Summary:
	inferred   1 RAM(s).
Unit <instructionMemory> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\control_unit.vhd".
    Found 64x12-bit Read Only RAM for signal <_n0088>
    Summary:
	inferred   1 RAM(s).
	inferred   9 Multiplexer(s).
Unit <control_unit> synthesized.

Synthesizing Unit <Mux1>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux1.vhd".
    Found 1-bit tristate buffer for signal <mux1_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux1_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux1_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux1_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux1_out<0>> created at line 15
    Summary:
	inferred   5 Multiplexer(s).
	inferred   5 Tristate(s).
Unit <Mux1> synthesized.

Synthesizing Unit <Mux2>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux2.vhd".
    Found 1-bit tristate buffer for signal <mux2_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux2_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux2_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux2_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux2_out<0>> created at line 15
    Summary:
	inferred   5 Multiplexer(s).
	inferred   5 Tristate(s).
Unit <Mux2> synthesized.

Synthesizing Unit <registerfile>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\registerfile.vhd".
    Found 32-bit register for signal <readdata2>.
    Found 32-bit register for signal <readdata1>.
    Found 32x32-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <registerfile> synthesized.

Synthesizing Unit <signextender>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\signextender.vhd".
    Summary:
	no macro.
Unit <signextender> synthesized.

Synthesizing Unit <Mux3>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux3.vhd".
    Found 1-bit tristate buffer for signal <mux3_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux3_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux3> synthesized.

Synthesizing Unit <ALU_Control>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\ALU_Control.vhd".
    Summary:
	no macro.
Unit <ALU_Control> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\ALU.vhd".
    Found 32-bit adder for signal <A[31]_B[31]_add_0_OUT> created at line 27.
    Found 32-bit adder for signal <A[31]_GND_59_o_add_2_OUT> created at line 1253.
    Found 32-bit subtractor for signal <GND_59_o_GND_59_o_sub_2_OUT<31:0>> created at line 29.
    Found 32-bit subtractor for signal <A[31]_GND_59_o_sub_4_OUT<31:0>> created at line 1320.
    Found 32-bit 15-to-1 multiplexer for signal <ALU_Result> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <dataMemory>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\dataMemory.vhd".
    Found 256x32-bit single-port RAM <Mram_DM> for signal <DM>.
    Found 32-bit register for signal <readData>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dataMemory> synthesized.

Synthesizing Unit <Mux4>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux4.vhd".
    Found 1-bit tristate buffer for signal <mux4_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux4_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux4> synthesized.

Synthesizing Unit <Mux5>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux5.vhd".
    Found 1-bit tristate buffer for signal <mux5_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux5_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux5> synthesized.

Synthesizing Unit <PC_adder>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\PC_adder.vhd".
    Found 32-bit adder for signal <pc_inc> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_adder> synthesized.

Synthesizing Unit <Mux6>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux6.vhd".
    Found 1-bit tristate buffer for signal <mux6_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux6_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux6> synthesized.

Synthesizing Unit <Stack>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Stack.vhd".
    Found 32x32-bit dual-port RAM <Mram_Stack> for signal <Stack>.
    Found 32-bit register for signal <S_adress>.
    Found 32-bit register for signal <S_out>.
    Found 1-bit register for signal <nop>.
    Found 32-bit adder for signal <S_adress[31]_GND_161_o_add_2_OUT> created at line 37.
    Found 32-bit subtractor for signal <S_adress[31]_GND_161_o_sub_7_OUT<31:0>> created at line 47.
    Found 5-bit subtractor for signal <S_adress[31]_GND_161_o_sub_13_OUT<4:0>> created at line 55.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Stack> synthesized.

Synthesizing Unit <Mux7>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux7.vhd".
    Found 1-bit tristate buffer for signal <mux7_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux7_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux7> synthesized.

Synthesizing Unit <Out_Reg>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Out_Reg.vhd".
    Found 32-bit register for signal <Reg>.
    Found 32-bit register for signal <Data_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Out_Reg> synthesized.

Synthesizing Unit <adder>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\adder.vhd".
    Found 32-bit adder for signal <BRC> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <Mux8>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\Mux8.vhd".
    Found 1-bit tristate buffer for signal <mux8_out<31>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<30>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<29>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<28>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<27>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<26>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<25>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<24>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<23>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<22>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<21>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<20>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<19>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<18>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<17>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<16>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<15>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<14>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<13>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<12>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<11>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<10>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<9>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<8>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<7>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<6>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<5>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<4>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<3>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<2>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<1>> created at line 15
    Found 1-bit tristate buffer for signal <mux8_out<0>> created at line 15
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Mux8> synthesized.

Synthesizing Unit <pc_con>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\pc_con.vhd".
    Summary:
	no macro.
Unit <pc_con> synthesized.

Synthesizing Unit <MUX_4_1>.
    Related source file is "E:\KHALED\Communication - Second Year\Second Term\Measurements\Project\VHDL Code\MIPs\MUX_4_1.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <mux_out> created at line 10.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_4_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 256x32-bit single-port RAM                            : 1
 32x32-bit dual-port RAM                               : 3
 32x32-bit single-port Read Only RAM                   : 1
 64x12-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Registers                                            : 9
 1-bit register                                        : 1
 32-bit register                                       : 8
# Multiplexers                                         : 232
 1-bit 2-to-1 multiplexer                              : 208
 2-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 202
 1-bit tristate buffer                                 : 202
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Reg_28> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_28> 
INFO:Xst:2261 - The FF/Latch <Reg_0> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_0> 
INFO:Xst:2261 - The FF/Latch <Reg_29> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_29> 
INFO:Xst:2261 - The FF/Latch <Reg_1> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_1> 
INFO:Xst:2261 - The FF/Latch <Reg_2> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_2> 
INFO:Xst:2261 - The FF/Latch <Reg_3> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_3> 
INFO:Xst:2261 - The FF/Latch <Reg_4> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_4> 
INFO:Xst:2261 - The FF/Latch <Reg_5> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_5> 
INFO:Xst:2261 - The FF/Latch <Reg_6> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_6> 
INFO:Xst:2261 - The FF/Latch <Reg_7> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_7> 
INFO:Xst:2261 - The FF/Latch <Reg_8> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_8> 
INFO:Xst:2261 - The FF/Latch <Reg_9> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_9> 
INFO:Xst:2261 - The FF/Latch <Reg_10> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_10> 
INFO:Xst:2261 - The FF/Latch <Reg_11> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_11> 
INFO:Xst:2261 - The FF/Latch <Reg_12> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_12> 
INFO:Xst:2261 - The FF/Latch <Reg_13> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_13> 
INFO:Xst:2261 - The FF/Latch <Reg_14> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_14> 
INFO:Xst:2261 - The FF/Latch <Reg_15> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_15> 
INFO:Xst:2261 - The FF/Latch <Reg_20> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_20> 
INFO:Xst:2261 - The FF/Latch <Reg_16> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_16> 
INFO:Xst:2261 - The FF/Latch <Reg_21> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_21> 
INFO:Xst:2261 - The FF/Latch <Reg_17> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_17> 
INFO:Xst:2261 - The FF/Latch <Reg_22> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_22> 
INFO:Xst:2261 - The FF/Latch <Reg_18> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_18> 
INFO:Xst:2261 - The FF/Latch <Reg_23> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_23> 
INFO:Xst:2261 - The FF/Latch <Reg_19> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_19> 
INFO:Xst:2261 - The FF/Latch <Reg_24> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_24> 
INFO:Xst:2261 - The FF/Latch <Reg_25> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_25> 
INFO:Xst:2261 - The FF/Latch <Reg_30> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_30> 
INFO:Xst:2261 - The FF/Latch <Reg_26> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_26> 
INFO:Xst:2261 - The FF/Latch <Reg_31> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_31> 
INFO:Xst:2261 - The FF/Latch <Reg_27> in Unit <X18> is equivalent to the following FF/Latch, which will be removed : <Data_out_27> 

Synthesizing (advanced) Unit <Stack>.
INFO:Xst:3226 - The RAM <Mram_Stack> will be implemented as a BLOCK RAM, absorbing the following register(s): <S_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <nop_0>         | low      |
    |     addrA          | connected to signal <S_adress<4:0>> |          |
    |     diA            | connected to signal <S_in>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <_n0041>        |          |
    |     doB            | connected to signal <S_out>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Stack> synthesized (advanced).

Synthesizing (advanced) Unit <control_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0088> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OpCode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <dataMemory>.
INFO:Xst:3226 - The RAM <Mram_DM> will be implemented as a BLOCK RAM, absorbing the following register(s): <readData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memWrite>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <address>       |          |
    |     doB            | connected to signal <readData>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dataMemory> synthesized (advanced).

Synthesizing (advanced) Unit <instructionMemory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instruction> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <readAddress>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
Unit <instructionMemory> synthesized (advanced).

Synthesizing (advanced) Unit <registerfile>.
INFO:Xst:3226 - The RAM <Mram_array_reg> will be implemented as a BLOCK RAM, absorbing the following register(s): <readdata1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <writeregister> |          |
    |     diA            | connected to signal <writedata>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <readregister1> |          |
    |     doB            | connected to signal <readdata1>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_array_reg1> will be implemented as a BLOCK RAM, absorbing the following register(s): <readdata2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <writeregister> |          |
    |     diA            | connected to signal <writedata>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <readregister2> |          |
    |     doB            | connected to signal <readdata2>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <registerfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 256x32-bit dual-port block RAM                        : 1
 32x32-bit dual-port block RAM                         : 3
 32x32-bit single-port distributed Read Only RAM       : 1
 64x12-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Multiplexers                                         : 232
 1-bit 2-to-1 multiplexer                              : 208
 2-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Reg_28> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_28> 
INFO:Xst:2261 - The FF/Latch <Reg_0> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_0> 
INFO:Xst:2261 - The FF/Latch <Reg_29> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_29> 
INFO:Xst:2261 - The FF/Latch <Reg_1> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_1> 
INFO:Xst:2261 - The FF/Latch <Reg_2> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_2> 
INFO:Xst:2261 - The FF/Latch <Reg_3> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_3> 
INFO:Xst:2261 - The FF/Latch <Reg_4> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_4> 
INFO:Xst:2261 - The FF/Latch <Reg_5> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_5> 
INFO:Xst:2261 - The FF/Latch <Reg_6> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_6> 
INFO:Xst:2261 - The FF/Latch <Reg_7> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_7> 
INFO:Xst:2261 - The FF/Latch <Reg_8> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_8> 
INFO:Xst:2261 - The FF/Latch <Reg_9> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_9> 
INFO:Xst:2261 - The FF/Latch <Reg_10> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_10> 
INFO:Xst:2261 - The FF/Latch <Reg_11> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_11> 
INFO:Xst:2261 - The FF/Latch <Reg_12> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_12> 
INFO:Xst:2261 - The FF/Latch <Reg_13> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_13> 
INFO:Xst:2261 - The FF/Latch <Reg_14> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_14> 
INFO:Xst:2261 - The FF/Latch <Reg_15> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_15> 
INFO:Xst:2261 - The FF/Latch <Reg_20> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_20> 
INFO:Xst:2261 - The FF/Latch <Reg_16> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_16> 
INFO:Xst:2261 - The FF/Latch <Reg_21> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_21> 
INFO:Xst:2261 - The FF/Latch <Reg_17> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_17> 
INFO:Xst:2261 - The FF/Latch <Reg_22> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_22> 
INFO:Xst:2261 - The FF/Latch <Reg_18> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_18> 
INFO:Xst:2261 - The FF/Latch <Reg_23> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_23> 
INFO:Xst:2261 - The FF/Latch <Reg_19> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_19> 
INFO:Xst:2261 - The FF/Latch <Reg_24> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_24> 
INFO:Xst:2261 - The FF/Latch <Reg_25> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_25> 
INFO:Xst:2261 - The FF/Latch <Reg_30> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_30> 
INFO:Xst:2261 - The FF/Latch <Reg_26> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_26> 
INFO:Xst:2261 - The FF/Latch <Reg_31> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_31> 
INFO:Xst:2261 - The FF/Latch <Reg_27> in Unit <Out_Reg> is equivalent to the following FF/Latch, which will be removed : <Data_out_27> 

Optimizing unit <PC> ...

Optimizing unit <MIPS> ...

Optimizing unit <Stack> ...

Optimizing unit <Out_Reg> ...

Optimizing unit <ALU> ...

Optimizing unit <control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 27.
FlipFlop X1/pc_out_0 has been replicated 2 time(s)
FlipFlop X1/pc_out_1 has been replicated 2 time(s)
FlipFlop X1/pc_out_2 has been replicated 1 time(s)
FlipFlop X1/pc_out_3 has been replicated 1 time(s)
FlipFlop X1/pc_out_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MIPS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 927
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 88
#      LUT2                        : 17
#      LUT3                        : 61
#      LUT4                        : 66
#      LUT5                        : 192
#      LUT6                        : 149
#      MUXCY                       : 155
#      MUXF7                       : 34
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 105
#      FD                          : 64
#      FDC                         : 40
#      FDE                         : 1
# RAMS                             : 4
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 33
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             105  out of   4800     2%  
 Number of Slice LUTs:                  576  out of   2400    24%  
    Number used as Logic:               576  out of   2400    24%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    584
   Number with an unused Flip Flop:     479  out of    584    82%  
   Number with an unused LUT:             8  out of    584     1%  
   Number of fully used LUT-FF pairs:    97  out of    584    16%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    102    64%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     12    25%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 113   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 17.883ns (Maximum Frequency: 55.919MHz)
   Minimum input arrival time before clock: 4.050ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.883ns (frequency: 55.919MHz)
  Total number of paths / destination ports: 14181853 / 291
-------------------------------------------------------------------------
Delay:               8.942ns (Levels of Logic = 9)
  Source:            X6/Mram_array_reg1 (RAM)
  Destination:       X1/pc_out_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: X6/Mram_array_reg1 to X1/pc_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    4   1.850   0.788  X6/Mram_array_reg1 (readdata2<0>)
     LUT6:I4->O            1   0.203   0.000  X10/Mmux_ALU_Result3_rs_lut<0> (X10/Mmux_ALU_Result3_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  X10/Mmux_ALU_Result3_rs_cy<0> (X10/Mmux_ALU_Result3_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.580  X10/Mmux_ALU_Result3_rs_xor<1> (X10/Mmux_ALU_Result3_split<1>)
     LUT5:I4->O            5   0.205   1.059  X10/Mmux_ALU_Result14243 (ALU_Out<1>)
     LUT6:I1->O            1   0.203   0.580  X10/zero3 (X10/zero2)
     LUT6:I5->O            7   0.205   0.774  X10/zero4 (X10/zero3)
     LUT6:I5->O            6   0.205   0.849  X3/Mmux_PC_MUX11_1 (X3/Mmux_PC_MUX11)
     LUT5:I3->O            1   0.203   0.580  X22/Mmux_mux_out252_F (N82)
     LUT3:I2->O            1   0.205   0.000  X22/Mmux_mux_out2521 (mux_out<31>)
     FDC:D                     0.102          X1/pc_out_31
    ----------------------------------------
    Total                      8.942ns (3.733ns logic, 5.209ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              4.050ns (Levels of Logic = 3)
  Source:            IN_Port<31> (PAD)
  Destination:       X6/Mram_array_reg1 (RAM)
  Destination Clock: clk rising

  Data Path: IN_Port<31> to X6/Mram_array_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  IN_Port_31_IBUF (IN_Port_31_IBUF)
     LUT5:I0->O            1   0.203   0.580  X17/Mmux_Z_23_o_mux7_in0[31]_MUX_432_o11 (X17/Mmux_Z_23_o_mux7_in0[31]_MUX_432_o1)
     LUT5:I4->O            2   0.205   0.616  X17/Mmux_Z_23_o_mux7_in0[31]_MUX_432_o12 (mux7_out<31>)
     RAMB8BWER:DIBDI15         0.300          X6/Mram_array_reg1
    ----------------------------------------
    Total                      4.050ns (1.930ns logic, 2.120ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            X18/Reg_31 (FF)
  Destination:       OUT_Port<31> (PAD)
  Source Clock:      clk rising

  Data Path: X18/Reg_31 to OUT_Port<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  X18/Reg_31 (X18/Reg_31)
     OBUF:I->O                 2.571          OUT_Port_31_OBUF (OUT_Port<31>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.974|    8.942|    8.745|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.25 secs
 
--> 

Total memory usage is 4510584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   71 (   0 filtered)

