{
  "Top": "conv2d",
  "RtlTop": "conv2d",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline convolution_kernel\/Loop2 ",
      "set_directive_pipeline load_input\/Inner_Loop ",
      "set_directive_pipeline write_output\/W_Inner_Loop ",
      "set_directive_dataflow conv2d ",
      "set_directive_unroll write_output\/W_Inner_Loop ",
      "set_directive_unroll load_input\/Inner_Loop ",
      "set_directive_pipeline load_input\/Outer_Loop ",
      "set_directive_unroll write_output\/W_Outer_Loop ",
      "set_directive_interface conv2d ",
      "set_directive_interface conv2d ",
      "set_directive_interface conv2d ",
      "set_directive_pipeline convolution_kernel\/Loop_Row ",
      "set_directive_unroll convolution_kernel\/convolution_kernel_label1 ",
      "set_directive_pipeline convolution_kernel\/Load_Next_Row ",
      "set_directive_pipeline convolution_kernel\/Loop_Col ",
      "set_directive_unroll convolution_kernel\/Kernel_Row ",
      "set_directive_unroll convolution_kernel\/Kernel_Col "
    ],
    "DirectiveInfo": [
      "pipeline convolution_kernel\/Loop2 {} {}",
      "pipeline load_input\/Inner_Loop {} {}",
      "pipeline write_output\/W_Inner_Loop {} {}",
      "dataflow conv2d {} {}",
      "unroll write_output\/W_Inner_Loop {} {}",
      "unroll load_input\/Inner_Loop {} {}",
      "pipeline load_input\/Outer_Loop {} {}",
      "unroll write_output\/W_Outer_Loop {} {}",
      "interface conv2d {{bram positionBoolean0mode} {port positionBooleanTextRequiredinput}} {}",
      "interface conv2d {{bram positionBoolean0mode} {port positionBooleanTextRequiredkernel}} {}",
      "interface conv2d {{bram positionBoolean0mode} {port positionBooleanTextRequiredresult}} {}",
      "pipeline convolution_kernel\/Loop_Row {} {}",
      "unroll convolution_kernel\/convolution_kernel_label1 {} {}",
      "pipeline convolution_kernel\/Load_Next_Row {} {}",
      "pipeline convolution_kernel\/Loop_Col {} {}",
      "unroll convolution_kernel\/Kernel_Row {} {}",
      "unroll convolution_kernel\/Kernel_Col {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5471",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/conv2D.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv2d_buffer.vhd",
      "impl\/vhdl\/conv2d_buffer_memcore.vhd",
      "impl\/vhdl\/conv2d_output.vhd",
      "impl\/vhdl\/conv2d_output_memcore.vhd",
      "impl\/vhdl\/convolution_kernel.vhd",
      "impl\/vhdl\/load_input.vhd",
      "impl\/vhdl\/write_output.vhd",
      "impl\/vhdl\/conv2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_buffer.v",
      "impl\/verilog\/conv2d_buffer_memcore.v",
      "impl\/verilog\/conv2d_output.v",
      "impl\/verilog\/conv2d_output_memcore.v",
      "impl\/verilog\/convolution_kernel.v",
      "impl\/verilog\/load_input.v",
      "impl\/verilog\/write_output.v",
      "impl\/verilog\/conv2d.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Hoc_tap\/Nam3_2024_2025\/Ki1\/PhanCungChoDL\/Conv2D\/update\/conv2d_pj\/solution4\/.autopilot\/db\/conv2d.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "input_r",
      "mem_width": "32",
      "mem_depth": "1024",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      }
    },
    "kernel": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "kernel",
      "mem_width": "32",
      "mem_depth": "9",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      }
    },
    "result": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "result",
      "mem_width": "32",
      "mem_depth": "900",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "input_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "input_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "input_r_EN_B": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "input_r_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "input_r_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "input_r_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "kernel_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "kernel_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "kernel_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "kernel_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "kernel_EN_B": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "kernel_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "kernel_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "kernel_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "kernel_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "kernel_Rst_B": {
      "dir": "out",
      "width": "1"
    },
    "result_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "result_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "result_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "result_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "result_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "result_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "result_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "result_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "result_EN_B": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "result_Din_B": {
      "dir": "out",
      "width": "32"
    },
    "result_Dout_B": {
      "dir": "in",
      "width": "32"
    },
    "result_WEN_B": {
      "dir": "out",
      "width": "4"
    },
    "result_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "result_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "input_r": {
      "interfaceRef": "input_r",
      "dir": "inout"
    },
    "kernel": {
      "interfaceRef": "kernel",
      "dir": "inout"
    },
    "result": {
      "interfaceRef": "result",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv2d",
      "Instances": [
        {
          "ModuleName": "write_output",
          "InstanceName": "write_output_U0"
        },
        {
          "ModuleName": "load_input",
          "InstanceName": "load_input_U0"
        },
        {
          "ModuleName": "convolution_kernel",
          "InstanceName": "convolution_kernel_U0"
        }
      ]
    },
    "Metrics": {
      "load_input": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "514",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Outer_Loop",
            "TripCount": "32",
            "Latency": "512",
            "PipelineII": "16",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "232",
          "LUT": "840",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "convolution_kernel": {
        "Latency": {
          "LatencyBest": "4505",
          "LatencyAvg": "4505",
          "LatencyWorst": "4505",
          "PipelineII": "4505",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [{
            "Name": "Loop1_Loop2",
            "TripCount": "900",
            "Latency": "4503",
            "PipelineII": "5",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "408",
          "LUT": "702",
          "BRAM_18K": "0"
        }
      },
      "write_output": {
        "Latency": {
          "LatencyBest": "450",
          "LatencyAvg": "450",
          "LatencyWorst": "450",
          "PipelineII": "450",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.508"
        },
        "Area": {
          "FF": "452",
          "LUT": "9778",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "5471",
          "LatencyAvg": "5471",
          "LatencyWorst": "5471",
          "PipelineII": "4506",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "6",
          "FF": "1098",
          "LUT": "11388"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv2d",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-18 10:55:53 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
