Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 10 20:20:17 2021
| Host         : DESKTOP-5TVNUIJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[32] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[33] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[34] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[35] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[36] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[37] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[38] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[39] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[40] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[41] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[42] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[44] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[45] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[46] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[47] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.364        0.000                      0                    3        0.569        0.000                      0                    3        3.000        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_in_100mhz_i                {0.000 5.000}        10.000          100.000         
  clkfbout_vga_pixel_clk       {0.000 5.000}        10.000          100.000         
  pixel_clk_o_vga_pixel_clk    {0.000 4.630}        9.259           108.000         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clkfbout_vga_pixel_clk_1     {0.000 5.000}        10.000          100.000         
  pixel_clk_o_vga_pixel_clk_1  {0.000 4.630}        9.259           108.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_100mhz_i                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clk                                                                                                                                                         7.845        0.000                       0                     3  
  pixel_clk_o_vga_pixel_clk          4.364        0.000                      0                    3        0.642        0.000                      0                    3        7.104        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clk_1                                                                                                                                                       7.845        0.000                       0                     3  
  pixel_clk_o_vga_pixel_clk_1        4.365        0.000                      0                    3        0.642        0.000                      0                    3        7.104        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk_o_vga_pixel_clk_1  pixel_clk_o_vga_pixel_clk          4.364        0.000                      0                    3        0.569        0.000                      0                    3  
pixel_clk_o_vga_pixel_clk    pixel_clk_o_vga_pixel_clk_1        4.364        0.000                      0                    3        0.569        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_100mhz_i
  To Clock:  clk_in_100mhz_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_100mhz_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clk
  To Clock:  clkfbout_vga_pixel_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    vga_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_o_vga_pixel_clk
  To Clock:  pixel_clk_o_vga_pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.930ns (21.267%)  route 3.443ns (78.733%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.753     3.502    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.171ns (20.957%)  route 0.645ns (79.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.354     0.278    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.703    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_o_vga_pixel_clk
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    vga_Clk/inst/clkout1_buf/I
Min Period  n/a     DSP48E1/CLK         n/a            2.154         9.259       7.105      DSP48_X0Y10      vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clk_1
  To Clock:  clkfbout_vga_pixel_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    vga_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_o_vga_pixel_clk_1
  To Clock:  pixel_clk_o_vga_pixel_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.930ns (21.267%)  route 3.443ns (78.733%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.753     3.502    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.072     8.316    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     7.867    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.072     8.316    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     7.867    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.072     8.316    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     7.867    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.867    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.171ns (20.957%)  route 0.645ns (79.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.354     0.278    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113    -0.425    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.703    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_o_vga_pixel_clk_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    vga_Clk/inst/clkout1_buf/I
Min Period  n/a     DSP48E1/CLK         n/a            2.154         9.259       7.105      DSP48_X0Y10      vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_Clk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_o_vga_pixel_clk_1
  To Clock:  pixel_clk_o_vga_pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.930ns (21.267%)  route 3.443ns (78.733%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.753     3.502    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk rise@9.259ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk rise@0.000ns - pixel_clk_o_vga_pixel_clk_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.171ns (20.957%)  route 0.645ns (79.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.354     0.278    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_o_vga_pixel_clk
  To Clock:  pixel_clk_o_vga_pixel_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.930ns (21.267%)  route 3.443ns (78.733%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.753     3.502    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (pixel_clk_o_vga_pixel_clk_1 rise@9.259ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.930ns (22.230%)  route 3.253ns (77.770%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 7.790 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.641    -0.871    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[43])
                                                      0.434    -0.437 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[43]
                         net (fo=1, routed)           1.115     0.678    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[43]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.124     0.802 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.670     1.472    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_16_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.596 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     2.048    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_7_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.172 r  vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.453     2.625    vga_Sync/LINE_COUNTER_inst/h_sync_o_OBUF_inst_i_3_n_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     2.749 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.563     3.312    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.526     7.790    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.599     8.388    
                         clock uncertainty           -0.073     8.315    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     7.866    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          7.866    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  4.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.171ns (22.635%)  route 0.584ns (77.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.293     0.218    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by pixel_clk_o_vga_pixel_clk_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             pixel_clk_o_vga_pixel_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_o_vga_pixel_clk_1 rise@0.000ns - pixel_clk_o_vga_pixel_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.171ns (20.957%)  route 0.645ns (79.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_o_vga_pixel_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.643    -0.538    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/P[0]
                         net (fo=4, routed)           0.291    -0.121    vga_Sync/LINE_COUNTER_inst/CNTR_OUT_INT[0]
    SLICE_X12Y25         LUT5 (Prop_lut5_I2_O)        0.045    -0.076 r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.354     0.278    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_o_vga_pixel_clk_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in_100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in_100mhz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    vga_Clk/inst/clk_in_100mhz_i_vga_pixel_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  vga_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    vga_Clk/inst/pixel_clk_o_vga_pixel_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.910    -0.779    vga_Sync/LINE_COUNTER_inst/pixel_clk_i
    DSP48_X0Y10          DSP48E1                                      r  vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.241    -0.538    
                         clock uncertainty            0.073    -0.465    
    DSP48_X0Y10          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113    -0.352    vga_Sync/LINE_COUNTER_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.630    





