<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='91' ll='95' type='bool llvm::SelectionDAGISel::SelectInlineAsmMemoryOperand(const llvm::SDValue &amp; Op, unsigned int ConstraintID, std::vector&lt;SDValue&gt; &amp; OutOps)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='86'>/// SelectInlineAsmMemoryOperand - Select the specified address as a target
  /// addressing mode, according to the specified constraint.  If this does
  /// not match or is not implemented, return true.  The resultant operands
  /// (which will appear in the machine instruction) should be added to the
  /// OutOps vector.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2088' u='c' c='_ZN4llvm16SelectionDAGISel29SelectInlineAsmMemoryOperandsERSt6vectorINS_7SDValueESaIS2_EERKNS_5SDLocE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='366' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='5431' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp' l='202' c='_ZN4llvm15AVRDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp' l='160' c='_ZN12_GLOBAL__N_115BPFDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='920' c='_ZN4llvm19HexagonDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiISelDAGToDAG.cpp' l='251' c='_ZN12_GLOBAL__N_117LanaiDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp' l='282' c='_ZN12_GLOBAL__N_118MSP430DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp' l='311' c='_ZN4llvm16MipsDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp' l='3691' c='_ZN4llvm17NVPTXDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='316' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='782' c='_ZN4llvm17RISCVDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp' l='377' c='_ZN12_GLOBAL__N_117SparcDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp' l='1675' c='_ZN12_GLOBAL__N_119SystemZDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelDAGToDAG.cpp' l='198' c='_ZN12_GLOBAL__N_123WebAssemblyDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='5992' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreISelDAGToDAG.cpp' l='111' c='_ZN12_GLOBAL__N_117XCoreDAGToDAGISel28SelectInlineAsmMemoryOperandERKN4llvm7SDValueEjRSt6vectorIS2_SaIS2_EE'/>
