The configurations were made to avoid all messages on UART1 interface and to set 100Hz PPS 


UBX-CFG-VALSET-TP (BBR-RAM) - NO DUTY - 100Hz
	B5 62 06 8A 1E 00 00 03 00 00 23 00 
	05 20 01 30 00 05 20 00 24 00 05 40 
	64 00 00 00 25 00 05 40 64 00 00 00 EA C4   	       


UBX-CFG-VALSET-TP (BBR-RAM) - DUTY 5% - 100Hz
	0xB5, 0x62, 0x06, 0x8A, 0x36, 0x00, 0x00, 0x03, 0x00, 0x00, 0x23, 0x00, 
	0x05, 0x20, 0x01, 0x30, 0x00, 0x05, 0x20, 0x00, 0x24, 0x00, 0x05, 0x40, 
	0x64, 0x00, 0x00, 0x00, 0x25, 0x00, 0x05, 0x40, 0x64, 0x00, 0x00, 0x00, 
	0x2A, 0x00, 0x05, 0x50, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x40, 
	0x2B, 0x00, 0x05, 0x50, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x40, 0xA9, 0xA8 
	
UBX-CFG-VALSET-TP (BBR-RAM) - DUTY 5% - 10Hz
	0xB5, 0x62, 0x06, 0x8A, 0x36, 0x00, 0x00, 0x03, 0x00, 0x00, 0x23, 0x00,  
	0x05, 0x20, 0x01, 0x30, 0x00, 0x05, 0x20, 0x00, 0x24, 0x00, 0x05, 0x40, 
	0x0A, 0x00, 0x00, 0x00, 0x25, 0x00, 0x05, 0x40, 0x0A, 0x00, 0x00, 0x00,  
	0x2A, 0x00, 0x05, 0x50, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x40,  
	0x2B, 0x00, 0x05, 0x50, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x14, 0x40, 0xF5, 0x28
	

	
UBX-CFG-VALSET-INPROT/OUTPROT - 
	0xB5, 0x62, 0x06, 0x8A, 0x18, 0x00, 0x00, 0x03, 0x00, 0x00, 0x02, 0x00 
	0x77, 0x10, 0x00, 0x01, 0x00, 0x78, 0x10, 0x00, 0x02, 0x00, 0x73, 0x10 
	0x00, 0x02, 0x00, 0x74, 0x10, 0x00, 0xC8, 0x0A