{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511357152261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511357152263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:25:51 2017 " "Processing started: Wed Nov 22 14:25:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511357152263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511357152263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511357152264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511357152612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ampel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ampel-arch " "Found design unit 1: ampel-arch" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511357153325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ampel " "Found entity 1: ampel" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511357153325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511357153325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ampel " "Elaborating entity \"ampel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511357153422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(105) " "VHDL Process Statement warning at ampel.vhd(105): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153427 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(107) " "VHDL Process Statement warning at ampel.vhd(107): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153428 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(109) " "VHDL Process Statement warning at ampel.vhd(109): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153428 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(123) " "VHDL Process Statement warning at ampel.vhd(123): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153428 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(125) " "VHDL Process Statement warning at ampel.vhd(125): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153428 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(131) " "VHDL Process Statement warning at ampel.vhd(131): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(133) " "VHDL Process Statement warning at ampel.vhd(133): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(139) " "VHDL Process Statement warning at ampel.vhd(139): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(141) " "VHDL Process Statement warning at ampel.vhd(141): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(143) " "VHDL Process Statement warning at ampel.vhd(143): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(145) " "VHDL Process Statement warning at ampel.vhd(145): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(151) " "VHDL Process Statement warning at ampel.vhd(151): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153429 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(153) " "VHDL Process Statement warning at ampel.vhd(153): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153430 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(159) " "VHDL Process Statement warning at ampel.vhd(159): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153430 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(161) " "VHDL Process Statement warning at ampel.vhd(161): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153430 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fa_colour ampel.vhd(167) " "VHDL Process Statement warning at ampel.vhd(167): signal \"fa_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153430 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fa_colour ampel.vhd(170) " "VHDL Process Statement warning at ampel.vhd(170): signal \"fa_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153430 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "va_colour ampel.vhd(176) " "VHDL Process Statement warning at ampel.vhd(176): signal \"va_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "va_colour ampel.vhd(185) " "VHDL Process Statement warning at ampel.vhd(185): signal \"va_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "va_colour ampel.vhd(194) " "VHDL Process Statement warning at ampel.vhd(194): signal \"va_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "va_colour ampel.vhd(203) " "VHDL Process Statement warning at ampel.vhd(203): signal \"va_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledg7 ampel.vhd(209) " "VHDL Process Statement warning at ampel.vhd(209): signal \"ledg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledg30 ampel.vhd(210) " "VHDL Process Statement warning at ampel.vhd(210): signal \"ledg30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledr93 ampel.vhd(211) " "VHDL Process Statement warning at ampel.vhd(211): signal \"ledr93\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153431 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledr0 ampel.vhd(212) " "VHDL Process Statement warning at ampel.vhd(212): signal \"ledr0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_main_state ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"next_main_state\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledr0 ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"ledr0\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg7 ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"ledg7\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledr93 ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"ledr93\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledg30 ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"ledg30\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511357153432 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg30\[0\] ampel.vhd(90) " "Inferred latch for \"ledg30\[0\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg30\[1\] ampel.vhd(90) " "Inferred latch for \"ledg30\[1\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg30\[2\] ampel.vhd(90) " "Inferred latch for \"ledg30\[2\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg30\[3\] ampel.vhd(90) " "Inferred latch for \"ledg30\[3\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[3\] ampel.vhd(90) " "Inferred latch for \"ledr93\[3\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[4\] ampel.vhd(90) " "Inferred latch for \"ledr93\[4\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[5\] ampel.vhd(90) " "Inferred latch for \"ledr93\[5\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153436 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[6\] ampel.vhd(90) " "Inferred latch for \"ledr93\[6\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[7\] ampel.vhd(90) " "Inferred latch for \"ledr93\[7\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[8\] ampel.vhd(90) " "Inferred latch for \"ledr93\[8\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr93\[9\] ampel.vhd(90) " "Inferred latch for \"ledr93\[9\]\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg7 ampel.vhd(90) " "Inferred latch for \"ledg7\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr0 ampel.vhd(90) " "Inferred latch for \"ledr0\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.reset ampel.vhd(90) " "Inferred latch for \"next_main_state.reset\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153437 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_ro_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_ro_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153438 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_r_g ampel.vhd(90) " "Inferred latch for \"next_main_state.r_r_g\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153438 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_r_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_r_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153438 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_o_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_o_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153438 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_g_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_g_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153439 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.idle ampel.vhd(90) " "Inferred latch for \"next_main_state.idle\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153439 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.wait_for_idle ampel.vhd(90) " "Inferred latch for \"next_main_state.wait_for_idle\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511357153439 "|ampel"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.r_r_g_733 " "Latch next_main_state.r_r_g_733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_r_g " "Ports D and ENA on the latch are fed by the same signal main_state.r_r_g" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154010 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.r_r_r_765 " "Latch next_main_state.r_r_r_765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_r_g " "Ports D and ENA on the latch are fed by the same signal main_state.r_r_g" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154010 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.reset_669 " "Latch next_main_state.reset_669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_ro_r " "Ports D and ENA on the latch are fed by the same signal main_state.r_ro_r" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154010 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.r_ro_r_701 " "Latch next_main_state.r_ro_r_701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_ro_r " "Ports D and ENA on the latch are fed by the same signal main_state.r_ro_r" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154010 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.r_o_r_797 " "Latch next_main_state.r_o_r_797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_o_r " "Ports D and ENA on the latch are fed by the same signal main_state.r_o_r" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154011 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.idle_861 " "Latch next_main_state.idle_861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.wait_for_idle " "Ports D and ENA on the latch are fed by the same signal main_state.wait_for_idle" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154011 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.r_g_r_829 " "Latch next_main_state.r_g_r_829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.r_g_r " "Ports D and ENA on the latch are fed by the same signal main_state.r_g_r" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154011 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_main_state.wait_for_idle_893 " "Latch next_main_state.wait_for_idle_893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_state.wait_for_idle " "Ports D and ENA on the latch are fed by the same signal main_state.wait_for_idle" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511357154011 ""}  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511357154011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511357154352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511357154352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511357154449 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511357154449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511357154449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511357154449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511357154467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:25:54 2017 " "Processing ended: Wed Nov 22 14:25:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511357154467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511357154467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511357154467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511357154467 ""}
