Vivado Simulator 2015.2
Time resolution is 1 ps
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
sign=0, exp_biased=10000101, sum=00001000000000000000000
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
Stopped at time : 8 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 27
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
Stopped at time : 9 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
sign=0, exp_biased=10000101, sum=00001000000000000000000
sign=x, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=xxxxxxxx, sum=xxxxxxxxxxxxxxxxxxxxxxx
sign=0, exp_biased=10000001, sum=11101000000000000000000
sign=0, exp_biased=10000010, sum=10100000000000000000000
sign=1, exp_biased=10000010, sum=01000000000000000000000
sign=0, exp_biased=10000001, sum=00000000000000000000000
Stopped at time : 10 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" Line 30
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 24
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 25
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 26
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 27
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 28
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 29
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 31
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 47
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 49
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 50
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 51
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 55
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 58
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 61
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 65
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 67
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 69
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 80
Stopped at time : 11 ns : File "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" Line 86
