[04/30 16:32:07      0s] 
[04/30 16:32:07      0s] Cadence Innovus(TM) Implementation System.
[04/30 16:32:07      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/30 16:32:07      0s] 
[04/30 16:32:07      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[04/30 16:32:07      0s] Options:	
[04/30 16:32:07      0s] Date:		Tue Apr 30 16:32:07 2024
[04/30 16:32:07      0s] Host:		cad33 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB)
[04/30 16:32:07      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/30 16:32:07      0s] 
[04/30 16:32:07      0s] License:
[04/30 16:32:07      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[04/30 16:32:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/30 16:32:24     15s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[04/30 16:32:24     15s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[04/30 16:32:24     15s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[04/30 16:32:24     15s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[04/30 16:32:24     15s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[04/30 16:32:24     15s] @(#)CDS: CPE v17.11-s095
[04/30 16:32:24     15s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[04/30 16:32:24     15s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[04/30 16:32:24     15s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/30 16:32:24     15s] @(#)CDS: RCDB 11.10
[04/30 16:32:24     15s] --- Running on cad33 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU E5620 @ 2.40GHz 12288KB) ---
[04/30 16:32:24     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25632_cad33_b10163_c7G0NG.

[04/30 16:32:24     15s] Change the soft stacksize limit to 0.2%RAM (201 mbytes). Set global soft_stack_size_limit to change the value.
[04/30 16:32:25     15s] 
[04/30 16:32:25     15s] **INFO:  MMMC transition support version v31-84 
[04/30 16:32:25     15s] 
[04/30 16:32:25     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/30 16:32:25     15s] <CMD> suppressMessage ENCEXT-2799
[04/30 16:32:25     16s] <CMD> getDrawView
[04/30 16:32:25     16s] <CMD> loadWorkspace -name Physical
[04/30 16:32:26     16s] <CMD> win
[04/30 16:33:10     20s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/30 16:33:10     20s] <CMD> set conf_ioOri R0
[04/30 16:33:10     20s] <CMD> set defHierChar /
[04/30 16:33:10     20s] <CMD> set distributed_client_message_echo 1
[04/30 16:33:10     20s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/30 16:33:10     20s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/30 16:33:10     20s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/30 16:33:10     20s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[04/30 16:33:10     20s] <CMD> set init_assign_buffer 1
[04/30 16:33:10     20s] <CMD> set init_gnd_net VSS
[04/30 16:33:10     20s] <CMD> setImportMode -keepEmptyModule 1 -treatUndefinedCellAsBbox 0
[04/30 16:33:10     20s] <CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
[04/30 16:33:10     20s] <CMD> set init_lef_file {../library/lef/tsmc13fsg_8lm_cic.lef ../library/lef/tpz013g3_8lm_cic.lef ../library/lef/RF2SH64x16.vclef ../library/lef/antenna_8.lef}
[04/30 16:33:10     20s] <CMD> set init_mmmc_file IOTDF.view
[04/30 16:33:10     20s] <CMD> set init_pwr_net VDD
[04/30 16:33:10     20s] <CMD> set init_top_cell IOTDF
[04/30 16:33:10     20s] <CMD> set init_verilog ../syn/IOTDF_syn.v
[04/30 16:33:10     20s] <CMD> set latch_time_borrow_mode max_borrow
[04/30 16:33:10     20s] <CMD> set pegDefaultResScaleFactor 1
[04/30 16:33:10     20s] <CMD> set pegDetailResScaleFactor 1
[04/30 16:33:10     20s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/30 16:33:10     20s] <CMD> set soft_stack_size_limit 80
[04/30 16:33:10     20s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[04/30 16:33:14     21s] <CMD> init_design
[04/30 16:33:14     21s] #% Begin Load MMMC data ... (date=04/30 16:33:14, mem=455.7M)
[04/30 16:33:15     21s] #% End Load MMMC data ... (date=04/30 16:33:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=455.8M, current mem=455.8M)
[04/30 16:33:15     21s] **WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
[04/30 16:33:15     21s] 
[04/30 16:33:15     21s] Loading LEF file ../library/lef/tsmc13fsg_8lm_cic.lef ...
[04/30 16:33:15     21s] Set DBUPerIGU to M2 pitch 920.
[04/30 16:33:15     21s] 
[04/30 16:33:15     21s] Loading LEF file ../library/lef/tpz013g3_8lm_cic.lef ...
[04/30 16:33:15     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/tpz013g3_8lm_cic.lef at line 20304.
[04/30 16:33:15     21s] 
[04/30 16:33:15     21s] Loading LEF file ../library/lef/RF2SH64x16.vclef ...
[04/30 16:33:15     21s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[04/30 16:33:15     21s] The LEF parser will ignore this statement.
[04/30 16:33:15     21s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../library/lef/RF2SH64x16.vclef at line 12.
[04/30 16:33:15     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/RF2SH64x16.vclef at line 1855.
[04/30 16:33:15     21s] 
[04/30 16:33:15     21s] Loading LEF file ../library/lef/antenna_8.lef ...
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/30 16:33:15     21s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/30 16:33:15     21s] Type 'man IMPLF-119' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[04/30 16:33:15     21s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/30 16:33:15     21s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/30 16:33:15     21s] is not loaded in the Innovus database and cannot be used in the
[04/30 16:33:15     21s] netlist.
[04/30 16:33:15     21s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[04/30 16:33:15     21s] To increase the message display limit, refer to the product command reference manual.
[04/30 16:33:15     21s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../library/lef/antenna_8.lef at line 606.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-200' for more detail.
[04/30 16:33:15     21s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/30 16:33:15     21s] To increase the message display limit, refer to the product command reference manual.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/30 16:33:15     21s] Type 'man IMPLF-201' for more detail.
[04/30 16:33:15     21s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[04/30 16:33:15     21s] To increase the message display limit, refer to the product command reference manual.
[04/30 16:33:15     21s] 
[04/30 16:33:15     21s] viaInitial starts at Tue Apr 30 16:33:15 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[04/30 16:33:15     21s] Type 'man IMPPP-557' for more detail.
[04/30 16:33:15     21s] viaInitial ends at Tue Apr 30 16:33:15 2024
Loading view definition file from IOTDF.view
[04/30 16:33:15     21s] Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib' ...
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:15     21s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/slow.lib)
[04/30 16:33:16     22s] Read 527 cells in library 'slow' 
[04/30 16:33:16     22s] Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/RF2SH64x16_slow_syn.lib' ...
[04/30 16:33:16     22s] Read 1 cells in library 'USERLIB' 
[04/30 16:33:16     22s] Reading lib_max timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib' ...
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3wc.lib)
[04/30 16:33:16     22s] Read 124 cells in library 'tpz013g3wc' 
[04/30 16:33:16     22s] Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/fast.lib' ...
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/fast.lib)
[04/30 16:33:17     23s] Read 527 cells in library 'fast' 
[04/30 16:33:17     23s] Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
[04/30 16:33:17     23s] Read 1 cells in library 'USERLIB' 
[04/30 16:33:17     23s] Reading lib_min timing library '/home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib' ...
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/library/lib/tpz013g3lt.lib)
[04/30 16:33:17     23s] Read 124 cells in library 'tpz013g3lt' 
[04/30 16:33:17     23s] *** End library_loading (cpu=0.04min, real=0.03min, mem=18.9M, fe_cpu=0.39min, fe_real=1.17min, fe_mem=539.8M) ***
[04/30 16:33:17     23s] #% Begin Load netlist data ... (date=04/30 16:33:17, mem=536.3M)
[04/30 16:33:17     23s] *** Begin netlist parsing (mem=539.8M) ***
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[04/30 16:33:17     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/30 16:33:17     23s] To increase the message display limit, refer to the product command reference manual.
[04/30 16:33:17     23s] Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/30 16:33:17     23s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/30 16:33:17     23s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/30 16:33:17     23s] Created 652 new cells from 6 timing libraries.
[04/30 16:33:17     23s] Reading netlist ...
[04/30 16:33:17     23s] Backslashed names will retain backslash and a trailing blank character.
[04/30 16:33:17     23s] Reading verilog netlist '../syn/IOTDF_syn.v'
[04/30 16:33:17     23s] 
[04/30 16:33:17     23s] *** Memory Usage v#1 (Current mem = 539.805M, initial mem = 179.691M) ***
[04/30 16:33:17     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=539.8M) ***
[04/30 16:33:17     23s] #% End Load netlist data ... (date=04/30 16:33:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=536.3M, current mem=489.4M)
[04/30 16:33:17     23s] Set top cell to IOTDF.
[04/30 16:33:18     23s] Hooked 1304 DB cells to tlib cells.
[04/30 16:33:18     23s] Starting recursive module instantiation check.
[04/30 16:33:18     23s] No recursion found.
[04/30 16:33:18     23s] Building hierarchical netlist for Cell IOTDF ...
[04/30 16:33:18     24s] *** Netlist is unique.
[04/30 16:33:18     24s] ** info: there are 1372 modules.
[04/30 16:33:18     24s] ** info: there are 1813 stdCell insts.
[04/30 16:33:18     24s] 
[04/30 16:33:18     24s] *** Memory Usage v#1 (Current mem = 577.477M, initial mem = 179.691M) ***
[04/30 16:33:18     24s] *info: set bottom ioPad orient R0
[04/30 16:33:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/30 16:33:18     24s] Type 'man IMPFP-3961' for more detail.
[04/30 16:33:18     24s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/30 16:33:18     24s] Type 'man IMPFP-3961' for more detail.
[04/30 16:33:18     24s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:33:18     24s] Set Default Net Delay as 1000 ps.
[04/30 16:33:18     24s] Set Default Net Load as 0.5 pF. 
[04/30 16:33:18     24s] Set Default Input Pin Transition as 0.1 ps.
[04/30 16:33:18     24s] Extraction setup Delayed 
[04/30 16:33:18     24s] *Info: initialize multi-corner CTS.
[04/30 16:33:18     24s] Reading timing constraints file 'IOTDF_apr.sdc' ...
[04/30 16:33:18     24s] Current (total cpu=0:00:24.3, real=0:01:11, peak res=634.0M, current mem=634.0M)
[04/30 16:33:18     24s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File IOTDF_apr.sdc, Line 23).
[04/30 16:33:18     24s] 
[04/30 16:33:18     24s] INFO (CTE): Reading of timing constraints file IOTDF_apr.sdc completed, with 1 WARNING
[04/30 16:33:18     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=649.7M, current mem=649.7M)
[04/30 16:33:18     24s] Current (total cpu=0:00:24.4, real=0:01:11, peak res=649.7M, current mem=649.7M)
[04/30 16:33:18     24s] Reading timing constraints file 'IOTDF_apr.sdc' ...
[04/30 16:33:18     24s] Current (total cpu=0:00:24.4, real=0:01:11, peak res=649.7M, current mem=649.7M)
[04/30 16:33:18     24s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File IOTDF_apr.sdc, Line 23).
[04/30 16:33:18     24s] 
[04/30 16:33:18     24s] INFO (CTE): Reading of timing constraints file IOTDF_apr.sdc completed, with 1 WARNING
[04/30 16:33:18     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=650.1M, current mem=650.1M)
[04/30 16:33:18     24s] Current (total cpu=0:00:24.5, real=0:01:11, peak res=650.1M, current mem=650.1M)
[04/30 16:33:18     24s] Creating Cell Server ...(0, 1, 1, 1)
[04/30 16:33:18     24s] Summary for sequential cells identification: 
[04/30 16:33:18     24s]   Identified SBFF number: 112
[04/30 16:33:18     24s]   Identified MBFF number: 0
[04/30 16:33:18     24s]   Identified SB Latch number: 0
[04/30 16:33:18     24s]   Identified MB Latch number: 0
[04/30 16:33:18     24s]   Not identified SBFF number: 8
[04/30 16:33:18     24s]   Not identified MBFF number: 0
[04/30 16:33:18     24s]   Not identified SB Latch number: 0
[04/30 16:33:18     24s]   Not identified MB Latch number: 0
[04/30 16:33:18     24s]   Number of sequential cells which are not FFs: 34
[04/30 16:33:18     24s] Total number of combinational cells: 363
[04/30 16:33:18     24s] Total number of sequential cells: 154
[04/30 16:33:18     24s] Total number of tristate cells: 10
[04/30 16:33:18     24s] Total number of level shifter cells: 0
[04/30 16:33:18     24s] Total number of power gating cells: 0
[04/30 16:33:18     24s] Total number of isolation cells: 0
[04/30 16:33:18     24s] Total number of power switch cells: 0
[04/30 16:33:18     24s] Total number of pulse generator cells: 0
[04/30 16:33:18     24s] Total number of always on buffers: 0
[04/30 16:33:18     24s] Total number of retention cells: 0
[04/30 16:33:18     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[04/30 16:33:18     24s] Total number of usable buffers: 16
[04/30 16:33:18     24s] List of unusable buffers:
[04/30 16:33:18     24s] Total number of unusable buffers: 0
[04/30 16:33:18     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[04/30 16:33:18     24s] Total number of usable inverters: 19
[04/30 16:33:18     24s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[04/30 16:33:18     24s] Total number of unusable inverters: 3
[04/30 16:33:18     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[04/30 16:33:18     24s] Total number of identified usable delay cells: 8
[04/30 16:33:18     24s] List of identified unusable delay cells:
[04/30 16:33:18     24s] Total number of identified unusable delay cells: 0
[04/30 16:33:18     24s] Creating Cell Server, finished. 
[04/30 16:33:18     24s] 
[04/30 16:33:18     24s] Deleting Cell Server ...
[04/30 16:33:18     24s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[04/30 16:33:18     24s] Extraction setup Started 
[04/30 16:33:18     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/30 16:33:18     24s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[04/30 16:33:18     24s] Type 'man IMPEXT-6202' for more detail.
[04/30 16:33:18     24s] Reading Capacitance Table File ../library/tsmc013.capTbl ...
[04/30 16:33:18     24s] Cap table was created using Encounter 04.20-s274_1.
[04/30 16:33:18     24s] Process name: t013s8ml_fsg.
[04/30 16:33:18     24s] Importing multi-corner RC tables ... 
[04/30 16:33:18     24s] Summary of Active RC-Corners : 
[04/30 16:33:18     24s]  
[04/30 16:33:18     24s]  Analysis View: av_func_mode_max
[04/30 16:33:18     24s]     RC-Corner Name        : RC_corner
[04/30 16:33:18     24s]     RC-Corner Index       : 0
[04/30 16:33:18     24s]     RC-Corner Temperature : 25 Celsius
[04/30 16:33:18     24s]     RC-Corner Cap Table   : '../library/tsmc013.capTbl'
[04/30 16:33:18     24s]     RC-Corner PreRoute Res Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PreRoute Cap Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
[04/30 16:33:18     24s]  
[04/30 16:33:18     24s]  Analysis View: av_scan_mode_max
[04/30 16:33:18     24s]     RC-Corner Name        : RC_corner
[04/30 16:33:18     24s]     RC-Corner Index       : 0
[04/30 16:33:18     24s]     RC-Corner Temperature : 25 Celsius
[04/30 16:33:18     24s]     RC-Corner Cap Table   : '../library/tsmc013.capTbl'
[04/30 16:33:18     24s]     RC-Corner PreRoute Res Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PreRoute Cap Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
[04/30 16:33:18     24s]  
[04/30 16:33:18     24s]  Analysis View: av_func_mode_min
[04/30 16:33:18     24s]     RC-Corner Name        : RC_corner
[04/30 16:33:18     24s]     RC-Corner Index       : 0
[04/30 16:33:18     24s]     RC-Corner Temperature : 25 Celsius
[04/30 16:33:18     24s]     RC-Corner Cap Table   : '../library/tsmc013.capTbl'
[04/30 16:33:18     24s]     RC-Corner PreRoute Res Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PreRoute Cap Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
[04/30 16:33:18     24s]  
[04/30 16:33:18     24s]  Analysis View: av_scan_mode_min
[04/30 16:33:18     24s]     RC-Corner Name        : RC_corner
[04/30 16:33:18     24s]     RC-Corner Index       : 0
[04/30 16:33:18     24s]     RC-Corner Temperature : 25 Celsius
[04/30 16:33:18     24s]     RC-Corner Cap Table   : '../library/tsmc013.capTbl'
[04/30 16:33:18     24s]     RC-Corner PreRoute Res Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PreRoute Cap Factor         : 1
[04/30 16:33:18     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:18     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/30 16:33:19     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/30 16:33:19     24s]     RC-Corner Technology file: '../library/tsmc13_8lm.cl/icecaps_8lm.tch'
[04/30 16:33:19     24s] 
[04/30 16:33:19     24s] *** Summary of all messages that are not suppressed in this session:
[04/30 16:33:19     24s] Severity  ID               Count  Summary                                  
[04/30 16:33:19     24s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[04/30 16:33:19     24s] WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/30 16:33:19     24s] WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/30 16:33:19     24s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[04/30 16:33:19     24s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[04/30 16:33:19     24s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/30 16:33:19     24s] WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
[04/30 16:33:19     24s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[04/30 16:33:19     24s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[04/30 16:33:19     24s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[04/30 16:33:19     24s] WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
[04/30 16:33:19     24s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/30 16:33:19     24s] *** Message Summary: 1720 warning(s), 0 error(s)
[04/30 16:33:19     24s] 
[04/30 16:34:45     33s] <CMD> clearGlobalNets
[04/30 16:34:45     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/30 16:34:45     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/30 16:34:45     33s] <CMD> globalNetConnect VDD -type tiehi -inst *
[04/30 16:34:45     33s] <CMD> globalNetConnect VSS -type tielo -inst *
[04/30 16:34:47     33s] <CMD> clearGlobalNets
[04/30 16:34:47     33s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/30 16:34:47     33s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/30 16:34:47     33s] <CMD> globalNetConnect VDD -type tiehi -inst *
[04/30 16:34:47     33s] <CMD> globalNetConnect VSS -type tielo -inst *
[04/30 16:34:55     34s] <CMD> uiSetTool addWire
[04/30 16:35:03     34s] <CMD> setPlaceMode -fp true
[04/30 16:35:03     34s] <CMD> placeDesign -noPrePlaceOpt
[04/30 16:35:03     34s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 264, percentage of missing scan cell = 0.00% (0 / 264)
[04/30 16:35:03     34s] *** Starting placeDesign default flow ***
[04/30 16:35:03     34s] Enhanced MH flow has been turned off for floorplan mode.
[04/30 16:35:03     34s] Deleted 0 physical inst  (cell - / prefix -).
[04/30 16:35:03     34s] Extracting standard cell pins and blockage ...... 
[04/30 16:35:03     34s] Pin and blockage extraction finished
[04/30 16:35:03     34s] Extracting macro/IO cell pins and blockage ...... 
[04/30 16:35:03     34s] Pin and blockage extraction finished
[04/30 16:35:03     34s] *** Starting "NanoPlace(TM) placement v#10 (mem=912.1M)" ...
[04/30 16:35:03     34s] No user setting net weight.
[04/30 16:35:03     34s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[04/30 16:35:03     34s] Scan chains were not defined.
[04/30 16:35:03     34s] #std cell=1813 (0 fixed + 1813 movable) #block=0 (0 floating + 0 preplaced)
[04/30 16:35:03     34s] #ioInst=0 #net=2308 #term=6688 #term/net=2.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=143
[04/30 16:35:03     34s] stdCell: 1813 single + 0 double + 0 multi
[04/30 16:35:03     34s] Total standard cell length = 8.9291 (mm), area = 0.0329 (mm^2)
[04/30 16:35:03     34s] Core basic site is TSM13SITE
[04/30 16:35:03     34s] Estimated cell power/ground rail width = 0.461 um
[04/30 16:35:03     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:35:03     35s] Average module density = 0.700.
[04/30 16:35:03     35s] Density for the design = 0.700.
[04/30 16:35:03     35s]        = stdcell_area 19411 sites (32948 um^2) / alloc_area 27724 sites (47059 um^2).
[04/30 16:35:03     35s] Pin Density = 0.2412.
[04/30 16:35:03     35s]             = total # of pins 6688 / total area 27724.
[04/30 16:35:03     35s] Initial padding reaches pin density 0.294 for top
[04/30 16:35:03     35s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.800
[04/30 16:35:03     35s] Initial padding increases density from 0.700 to 0.950 for top
[04/30 16:35:03     35s] === lastAutoLevel = 7 
[04/30 16:35:03     35s] [adp] 0:1:0:1
[04/30 16:35:03     35s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/30 16:35:04     35s] Iteration  1: Total net bbox = 2.605e-10 (1.29e-10 1.31e-10)
[04/30 16:35:04     35s]               Est.  stn bbox = 2.852e-10 (1.43e-10 1.42e-10)
[04/30 16:35:04     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 932.1M
[04/30 16:35:04     35s] Iteration  2: Total net bbox = 2.605e-10 (1.29e-10 1.31e-10)
[04/30 16:35:04     35s]               Est.  stn bbox = 2.852e-10 (1.43e-10 1.42e-10)
[04/30 16:35:04     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 932.1M
[04/30 16:35:04     35s] exp_mt_sequential is set from setPlaceMode option to 1
[04/30 16:35:04     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/30 16:35:04     35s] place_exp_mt_interval set to default 32
[04/30 16:35:04     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/30 16:35:04     35s] Iteration  3: Total net bbox = 2.218e+02 (1.19e+02 1.03e+02)
[04/30 16:35:04     35s]               Est.  stn bbox = 2.690e+02 (1.45e+02 1.24e+02)
[04/30 16:35:04     35s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     35s] Iteration  4: Total net bbox = 2.181e+04 (9.45e+03 1.24e+04)
[04/30 16:35:05     35s]               Est.  stn bbox = 2.781e+04 (1.20e+04 1.58e+04)
[04/30 16:35:05     35s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 948.1M
[04/30 16:35:05     35s] Iteration  5: Total net bbox = 3.265e+04 (1.67e+04 1.60e+04)
[04/30 16:35:05     35s]               Est.  stn bbox = 4.106e+04 (2.09e+04 2.02e+04)
[04/30 16:35:05     35s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     36s] Iteration  6: Total net bbox = 3.575e+04 (1.82e+04 1.75e+04)
[04/30 16:35:05     36s]               Est.  stn bbox = 4.426e+04 (2.26e+04 2.17e+04)
[04/30 16:35:05     36s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     36s] Iteration  7: Total net bbox = 6.944e+04 (3.63e+04 3.32e+04)
[04/30 16:35:05     36s]               Est.  stn bbox = 7.801e+04 (4.06e+04 3.74e+04)
[04/30 16:35:05     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     36s] Iteration  8: Total net bbox = 6.944e+04 (3.63e+04 3.32e+04)
[04/30 16:35:05     36s]               Est.  stn bbox = 7.801e+04 (4.06e+04 3.74e+04)
[04/30 16:35:05     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     36s] Iteration  9: Total net bbox = 6.944e+04 (3.63e+04 3.32e+04)
[04/30 16:35:05     36s]               Est.  stn bbox = 7.801e+04 (4.06e+04 3.74e+04)
[04/30 16:35:05     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 948.1M
[04/30 16:35:05     36s] *** cost = 6.944e+04 (3.63e+04 3.32e+04) (cpu for global=0:00:01.1) real=0:00:02.0***
[04/30 16:35:05     36s] Solver runtime cpu: 0:00:01.1 real: 0:00:01.2
[04/30 16:35:05     36s] Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
[04/30 16:35:05     36s] *** End of Placement (cpu=0:00:01.3, real=0:00:02.0, mem=948.1M) ***
[04/30 16:35:06     36s] *** Finishing placeDesign default flow ***
[04/30 16:35:06     36s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 3, mem = 948.1M **
[04/30 16:35:06     36s] INFO: Finished placeDesign in floorplan mode - no legalization done.
[04/30 16:35:06     36s] 
[04/30 16:35:06     36s] 
[04/30 16:35:06     36s] *** Summary of all messages that are not suppressed in this session:
[04/30 16:35:06     36s] Severity  ID               Count  Summary                                  
[04/30 16:35:06     36s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/30 16:35:06     36s] *** Message Summary: 1 warning(s), 0 error(s)
[04/30 16:35:06     36s] 
[04/30 16:35:10     36s] <CMD> uiSetTool select
[04/30 16:35:11     36s] <CMD> setDrawView fplan
[04/30 16:35:12     36s] <CMD> setDrawView ameba
[04/30 16:35:12     36s] <CMD> setDrawView ameba
[04/30 16:35:15     36s] <CMD> setDrawView place
[04/30 16:35:39     39s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 16:35:39     39s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_prePlace -outDir timingReports
[04/30 16:35:39     39s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/30 16:35:39     39s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/30 16:35:39     39s] Set Using Default Delay Limit as 101.
[04/30 16:35:39     39s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/30 16:35:39     39s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/30 16:35:39     39s] Set Default Net Delay as 0 ps.
[04/30 16:35:39     39s] Set Default Net Load as 0 pF. 
[04/30 16:35:39     39s] Effort level <high> specified for reg2reg path_group
[04/30 16:35:40     39s] #################################################################################
[04/30 16:35:40     39s] # Design Stage: PreRoute
[04/30 16:35:40     39s] # Design Name: IOTDF
[04/30 16:35:40     39s] # Design Mode: 90nm
[04/30 16:35:40     39s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:35:40     39s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:35:40     39s] # Signoff Settings: SI Off 
[04/30 16:35:40     39s] #################################################################################
[04/30 16:35:40     39s] Calculate delays in BcWc mode...
[04/30 16:35:40     39s] Calculate delays in BcWc mode...
[04/30 16:35:40     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 993.4M, InitMEM = 993.4M)
[04/30 16:35:40     39s] Start delay calculation (fullDC) (1 T). (MEM=993.406)
[04/30 16:35:40     39s] AAE DB initialization (MEM=1022.02 CPU=0:00:00.1 REAL=0:00:00.0) 
[04/30 16:35:40     39s] AAE_INFO: Cdb files are: 
[04/30 16:35:40     39s]  	../library/celtic/slow.cdB
[04/30 16:35:40     39s] 	../library/celtic/fast.cdB
[04/30 16:35:40     39s]  
[04/30 16:35:40     39s] Start AAE Lib Loading. (MEM=1022.02)
[04/30 16:35:41     40s] End AAE Lib Loading. (MEM=1222.3 CPU=0:00:00.7 Real=0:00:01.0)
[04/30 16:35:41     40s] End AAE Lib Interpolated Model. (MEM=1222.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:35:41     40s] First Iteration Infinite Tw... 
[04/30 16:35:42     41s] Total number of fetched objects 2308
[04/30 16:35:42     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:35:42     41s] End delay calculation. (MEM=1279.49 CPU=0:00:00.6 REAL=0:00:00.0)
[04/30 16:35:42     41s] End delay calculation (fullDC). (MEM=1182.12 CPU=0:00:01.9 REAL=0:00:02.0)
[04/30 16:35:42     41s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1182.1M) ***
[04/30 16:35:42     41s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:41.6 mem=1182.1M)
[04/30 16:35:43     41s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.070  |  1.490  | -6.070  |
|           TNS (ns):| -97.125 |  0.000  | -97.125 |
|    Violating Paths:|   16    |    0    |   16    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 70.015%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[04/30 16:35:43     41s] Resetting back High Fanout Nets as non-ideal
[04/30 16:35:43     41s] Set Default Net Delay as 1000 ps.
[04/30 16:35:43     41s] Set Default Net Load as 0.5 pF. 
[04/30 16:35:43     41s] Reported timing to dir timingReports
[04/30 16:35:43     41s] Total CPU time: 2.6 sec
[04/30 16:35:43     41s] Total Real time: 4.0 sec
[04/30 16:35:43     41s] Total Memory Usage: 1090.125 Mbytes
[04/30 16:36:14     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:14     45s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:14     45s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:36:18     45s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[04/30 16:36:18     45s] <CMD> setEndCapMode -reset
[04/30 16:36:18     45s] <CMD> setEndCapMode -boundary_tap false
[04/30 16:36:18     45s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:18     45s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[04/30 16:36:18     45s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:36:19     45s] <CMD> setPlaceMode -fp false
[04/30 16:36:19     45s] <CMD> placeDesign -noPrePlaceOpt
[04/30 16:36:19     45s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 264, percentage of missing scan cell = 0.00% (0 / 264)
[04/30 16:36:19     45s] *** Starting placeDesign default flow ***
[04/30 16:36:19     45s] **INFO: Enable pre-place timing setting for timing analysis
[04/30 16:36:19     45s] Set Using Default Delay Limit as 101.
[04/30 16:36:19     45s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/30 16:36:19     45s] Set Default Net Delay as 0 ps.
[04/30 16:36:19     45s] Set Default Net Load as 0 pF. 
[04/30 16:36:19     45s] **INFO: Analyzing IO path groups for slack adjustment
[04/30 16:36:19     46s] Effort level <high> specified for reg2reg_tmp.25632 path_group
[04/30 16:36:19     46s] #################################################################################
[04/30 16:36:19     46s] # Design Stage: PreRoute
[04/30 16:36:19     46s] # Design Name: IOTDF
[04/30 16:36:19     46s] # Design Mode: 90nm
[04/30 16:36:19     46s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:36:19     46s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:36:19     46s] # Signoff Settings: SI Off 
[04/30 16:36:19     46s] #################################################################################
[04/30 16:36:19     46s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:36:19     46s] Calculate delays in BcWc mode...
[04/30 16:36:19     46s] Calculate delays in BcWc mode...
[04/30 16:36:19     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 1128.1M, InitMEM = 1128.1M)
[04/30 16:36:19     46s] Start delay calculation (fullDC) (1 T). (MEM=1128.14)
[04/30 16:36:19     46s] End AAE Lib Interpolated Model. (MEM=1128.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:36:20     46s] Total number of fetched objects 2308
[04/30 16:36:20     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:36:20     46s] End delay calculation. (MEM=1186.38 CPU=0:00:00.6 REAL=0:00:01.0)
[04/30 16:36:20     46s] End delay calculation (fullDC). (MEM=1186.38 CPU=0:00:00.8 REAL=0:00:01.0)
[04/30 16:36:20     46s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1186.4M) ***
[04/30 16:36:20     47s] **INFO: Disable pre-place timing setting for timing analysis
[04/30 16:36:20     47s] Set Using Default Delay Limit as 1000.
[04/30 16:36:20     47s] Set Default Net Delay as 1000 ps.
[04/30 16:36:20     47s] Set Default Net Load as 0.5 pF. 
[04/30 16:36:20     47s] Deleted 0 physical inst  (cell - / prefix -).
[04/30 16:36:20     47s] *** Starting "NanoPlace(TM) placement v#10 (mem=1172.2M)" ...
[04/30 16:36:20     47s] total jobs 6536
[04/30 16:36:20     47s] multi thread init TemplateIndex for each ta. thread num 1
[04/30 16:36:20     47s] Wait...
[04/30 16:36:26     52s] *** Build Buffered Sizing Timing Model
[04/30 16:36:26     52s] (cpu=0:00:05.2 mem=1172.2M) ***
[04/30 16:36:26     52s] *** Build Virtual Sizing Timing Model
[04/30 16:36:26     52s] (cpu=0:00:05.6 mem=1172.2M) ***
[04/30 16:36:26     52s] No user setting net weight.
[04/30 16:36:26     52s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/30 16:36:26     52s] Scan chains were not defined.
[04/30 16:36:26     52s] #std cell=1813 (0 fixed + 1813 movable) #block=0 (0 floating + 0 preplaced)
[04/30 16:36:26     52s] #ioInst=0 #net=2308 #term=6688 #term/net=2.90, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=143
[04/30 16:36:26     52s] stdCell: 1813 single + 0 double + 0 multi
[04/30 16:36:26     52s] Total standard cell length = 8.9291 (mm), area = 0.0329 (mm^2)
[04/30 16:36:26     52s] Core basic site is TSM13SITE
[04/30 16:36:26     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:36:26     52s] Apply auto density screen in pre-place stage.
[04/30 16:36:26     52s] Auto density screen increases utilization from 0.700 to 0.700
[04/30 16:36:26     52s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1172.2M
[04/30 16:36:26     52s] Average module density = 0.700.
[04/30 16:36:26     52s] Density for the design = 0.700.
[04/30 16:36:26     52s]        = stdcell_area 19411 sites (32948 um^2) / alloc_area 27724 sites (47059 um^2).
[04/30 16:36:26     52s] Pin Density = 0.2412.
[04/30 16:36:26     52s]             = total # of pins 6688 / total area 27724.
[04/30 16:36:26     52s] Initial padding reaches pin density 0.385 for top
[04/30 16:36:26     52s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.400
[04/30 16:36:26     52s] Initial padding increases density from 0.700 to 0.825 for top
[04/30 16:36:26     52s] === lastAutoLevel = 7 
[04/30 16:36:26     52s] [adp] 0:1:0:1
[04/30 16:36:27     53s] Clock gating cells determined by native netlist tracing.
[04/30 16:36:27     53s] Iteration  1: Total net bbox = 3.000e-10 (1.44e-10 1.56e-10)
[04/30 16:36:27     53s]               Est.  stn bbox = 3.241e-10 (1.56e-10 1.68e-10)
[04/30 16:36:27     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1177.0M
[04/30 16:36:27     53s] Iteration  2: Total net bbox = 3.000e-10 (1.44e-10 1.56e-10)
[04/30 16:36:27     53s]               Est.  stn bbox = 3.241e-10 (1.56e-10 1.68e-10)
[04/30 16:36:27     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1177.0M
[04/30 16:36:27     53s] Iteration  3: Total net bbox = 5.009e+01 (3.12e+01 1.89e+01)
[04/30 16:36:27     53s]               Est.  stn bbox = 6.113e+01 (3.83e+01 2.28e+01)
[04/30 16:36:27     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1194.0M
[04/30 16:36:27     53s] Total number of setup views is 2.
[04/30 16:36:27     53s] Total number of active setup views is 1.
[04/30 16:36:27     53s] Active setup views:
[04/30 16:36:27     53s]     av_func_mode_max
[04/30 16:36:28     54s] Iteration  4: Total net bbox = 2.271e+04 (1.32e+04 9.51e+03)
[04/30 16:36:28     54s]               Est.  stn bbox = 2.887e+04 (1.68e+04 1.21e+04)
[04/30 16:36:28     54s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1194.0M
[04/30 16:36:28     54s] Total number of setup views is 1.
[04/30 16:36:28     54s] Total number of active setup views is 1.
[04/30 16:36:28     54s] Active setup views:
[04/30 16:36:28     54s]     av_func_mode_max
[04/30 16:36:29     55s] Iteration  5: Total net bbox = 3.258e+04 (1.60e+04 1.66e+04)
[04/30 16:36:29     55s]               Est.  stn bbox = 4.121e+04 (2.03e+04 2.09e+04)
[04/30 16:36:29     55s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1194.0M
[04/30 16:36:29     55s] Total number of setup views is 1.
[04/30 16:36:29     55s] Total number of active setup views is 1.
[04/30 16:36:29     55s] Active setup views:
[04/30 16:36:29     55s]     av_func_mode_max
[04/30 16:36:31     57s] Iteration  6: Total net bbox = 3.634e+04 (1.76e+04 1.88e+04)
[04/30 16:36:31     57s]               Est.  stn bbox = 4.488e+04 (2.18e+04 2.31e+04)
[04/30 16:36:31     57s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1194.0M
[04/30 16:36:31     57s] Starting Early Global Route rough congestion estimation: mem = 1194.0M
[04/30 16:36:31     57s] (I)       Reading DB...
[04/30 16:36:31     57s] (I)       before initializing RouteDB syMemory usage = 1196.1 MB
[04/30 16:36:31     57s] (I)       congestionReportName   : 
[04/30 16:36:31     57s] (I)       layerRangeFor2DCongestion : 
[04/30 16:36:31     57s] (I)       buildTerm2TermWires    : 1
[04/30 16:36:31     57s] (I)       doTrackAssignment      : 1
[04/30 16:36:31     57s] (I)       dumpBookshelfFiles     : 0
[04/30 16:36:31     57s] (I)       numThreads             : 1
[04/30 16:36:31     57s] (I)       bufferingAwareRouting  : false
[04/30 16:36:31     57s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:36:31     57s] (I)       honorPin               : false
[04/30 16:36:31     57s] (I)       honorPinGuide          : true
[04/30 16:36:31     57s] (I)       honorPartition         : false
[04/30 16:36:31     57s] (I)       allowPartitionCrossover: false
[04/30 16:36:31     57s] (I)       honorSingleEntry       : true
[04/30 16:36:31     57s] (I)       honorSingleEntryStrong : true
[04/30 16:36:31     57s] (I)       handleViaSpacingRule   : false
[04/30 16:36:31     57s] (I)       handleEolSpacingRule   : false
[04/30 16:36:31     57s] (I)       PDConstraint           : none
[04/30 16:36:31     57s] (I)       expBetterNDRHandling   : false
[04/30 16:36:31     57s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:36:31     57s] (I)       routingEffortLevel     : 3
[04/30 16:36:31     57s] (I)       effortLevel            : standard
[04/30 16:36:31     57s] [NR-eGR] minRouteLayer          : 2
[04/30 16:36:31     57s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:36:31     57s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:36:31     57s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:36:31     57s] (I)       numRowsPerGCell        : 4
[04/30 16:36:31     57s] (I)       speedUpLargeDesign     : 0
[04/30 16:36:31     57s] (I)       multiThreadingTA       : 1
[04/30 16:36:31     57s] (I)       blkAwareLayerSwitching : 1
[04/30 16:36:31     57s] (I)       optimizationMode       : false
[04/30 16:36:31     57s] (I)       routeSecondPG          : false
[04/30 16:36:31     57s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:36:31     57s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:36:31     57s] (I)       punchThroughDistance   : 500.00
[04/30 16:36:31     57s] (I)       scenicBound            : 1.15
[04/30 16:36:31     57s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:36:31     57s] (I)       source-to-sink ratio   : 0.00
[04/30 16:36:31     57s] (I)       targetCongestionRatioH : 1.00
[04/30 16:36:31     57s] (I)       targetCongestionRatioV : 1.00
[04/30 16:36:31     57s] (I)       layerCongestionRatio   : 0.70
[04/30 16:36:31     57s] (I)       m1CongestionRatio      : 0.10
[04/30 16:36:31     57s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:36:31     57s] (I)       localRouteEffort       : 1.00
[04/30 16:36:31     57s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:36:31     57s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:36:31     57s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:36:31     57s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:36:31     57s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:36:31     57s] (I)       routeVias              : 
[04/30 16:36:31     57s] (I)       readTROption           : true
[04/30 16:36:31     57s] (I)       extraSpacingFactor     : 1.00
[04/30 16:36:31     57s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:36:31     57s] (I)       routeSelectedNetsOnly  : false
[04/30 16:36:31     57s] (I)       clkNetUseMaxDemand     : false
[04/30 16:36:31     57s] (I)       extraDemandForClocks   : 0
[04/30 16:36:31     57s] (I)       steinerRemoveLayers    : false
[04/30 16:36:31     57s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:36:31     57s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:36:31     57s] (I)       similarTopologyRoutingFast : false
[04/30 16:36:31     57s] (I)       spanningTreeRefinement : false
[04/30 16:36:31     57s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:36:31     57s] (I)       starting read tracks
[04/30 16:36:31     57s] (I)       build grid graph
[04/30 16:36:31     57s] (I)       build grid graph start
[04/30 16:36:31     57s] [NR-eGR] Layer1 has no routable track
[04/30 16:36:31     57s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:36:31     57s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:36:32     57s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:36:32     57s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:36:32     57s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:36:32     57s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:36:32     57s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:36:32     57s] (I)       build grid graph end
[04/30 16:36:32     57s] (I)       numViaLayers=8
[04/30 16:36:32     57s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:36:32     57s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:36:32     57s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:36:32     57s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:36:32     57s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:36:32     57s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:36:32     57s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:36:32     57s] (I)       end build via table
[04/30 16:36:32     57s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:36:32     57s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:36:32     57s] (I)       readDataFromPlaceDB
[04/30 16:36:32     57s] (I)       Read net information..
[04/30 16:36:32     57s] [NR-eGR] Read numTotalNets=2169  numIgnoredNets=0
[04/30 16:36:32     57s] (I)       Read testcase time = 0.000 seconds
[04/30 16:36:32     57s] 
[04/30 16:36:32     57s] (I)       read default dcut vias
[04/30 16:36:32     57s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:36:32     57s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:36:32     57s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:36:32     57s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:36:32     57s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:36:32     57s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:36:32     57s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:36:32     57s] (I)       build grid graph start
[04/30 16:36:32     57s] (I)       build grid graph end
[04/30 16:36:32     57s] (I)       Model blockage into capacity
[04/30 16:36:32     57s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:36:32     57s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:36:32     57s] (I)       Modeling time = 0.010 seconds
[04/30 16:36:32     57s] 
[04/30 16:36:32     57s] (I)       Number of ignored nets = 0
[04/30 16:36:32     57s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:36:32     57s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:36:32     57s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:36:32     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:36:32     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:36:32     57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1196.1 MB
[04/30 16:36:32     57s] (I)       Ndr track 0 does not exist
[04/30 16:36:32     57s] (I)       Layer1  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer2  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer3  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer4  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer5  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer6  viaCost=200.00
[04/30 16:36:32     57s] (I)       Layer7  viaCost=200.00
[04/30 16:36:32     57s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:36:32     57s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:36:32     57s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:36:32     57s] (I)       Site Width          :   920  (dbu)
[04/30 16:36:32     57s] (I)       Row Height          :  7380  (dbu)
[04/30 16:36:32     57s] (I)       GCell Width         : 29520  (dbu)
[04/30 16:36:32     57s] (I)       GCell Height        : 29520  (dbu)
[04/30 16:36:32     57s] (I)       grid                :    15    15     8
[04/30 16:36:32     57s] (I)       vertical capacity   :     0 29520     0 29520     0 29520     0 29520
[04/30 16:36:33     57s] (I)       horizontal capacity :     0     0 29520     0 29520     0 29520     0
[04/30 16:36:33     57s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:36:33     57s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:36:33     57s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:36:33     57s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:36:33     57s] (I)       Num tracks per GCell: 43.41 32.09 36.00 32.09 36.00 32.09 36.00 12.83
[04/30 16:36:33     57s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:36:33     57s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:36:33     57s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:36:33     57s] (I)       --------------------------------------------------------
[04/30 16:36:33     57s] 
[04/30 16:36:33     57s] [NR-eGR] ============ Routing rule table ============
[04/30 16:36:33     57s] [NR-eGR] Rule id 0. Nets 2169 
[04/30 16:36:33     57s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:36:33     57s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:36:33     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:36:33     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:36:33     57s] [NR-eGR] ========================================
[04/30 16:36:33     57s] [NR-eGR] 
[04/30 16:36:33     57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1196.1 MB
[04/30 16:36:33     57s] (I)       Loading and dumping file time : 0.04 seconds
[04/30 16:36:33     57s] (I)       ============= Initialization =============
[04/30 16:36:33     57s] (I)       numLocalWires=3850  numGlobalNetBranches=850  numLocalNetBranches=1075
[04/30 16:36:33     57s] (I)       totalPins=6406  totalGlobalPin=3536 (55.20%)
[04/30 16:36:33     57s] (I)       total 2D Cap : 47850 = (23490 H, 24360 V)
[04/30 16:36:33     57s] (I)       ============  Phase 1a Route ============
[04/30 16:36:33     57s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:36:33     57s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/30 16:36:33     57s] (I)       Usage: 3115 = (1518 H, 1597 V) = (6.46% H, 6.56% V) = (2.241e+04um H, 2.357e+04um V)
[04/30 16:36:33     57s] (I)       
[04/30 16:36:33     57s] (I)       ============  Phase 1b Route ============
[04/30 16:36:33     57s] (I)       Usage: 3115 = (1518 H, 1597 V) = (6.46% H, 6.56% V) = (2.241e+04um H, 2.357e+04um V)
[04/30 16:36:34     57s] (I)       
[04/30 16:36:34     57s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/30 16:36:34     57s] 
[04/30 16:36:34     57s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:36:34     57s] Finished Early Global Route rough congestion estimation: mem = 1196.1M
[04/30 16:36:34     57s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/30 16:36:34     57s] Congestion driven padding in post-place stage.
[04/30 16:36:34     57s] Congestion driven padding increases utilization from 0.825 to 0.825
[04/30 16:36:34     57s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.1M
[04/30 16:36:34     57s] Total number of setup views is 1.
[04/30 16:36:34     57s] Total number of active setup views is 1.
[04/30 16:36:34     57s] Active setup views:
[04/30 16:36:34     57s]     av_func_mode_max
[04/30 16:36:34     57s] Global placement CDP skipped at cutLevel 7.
[04/30 16:36:34     57s] Iteration  7: Total net bbox = 6.914e+04 (3.55e+04 3.37e+04)
[04/30 16:36:34     57s]               Est.  stn bbox = 7.773e+04 (3.97e+04 3.80e+04)
[04/30 16:36:34     57s]               cpu = 0:00:00.1 real = 0:00:03.0 mem = 1196.1M
[04/30 16:36:34     57s] nrCritNet: 0.00% ( 0 / 2308 ) cutoffSlk: 214748364.7ps stdDelay: 35.2ps
[04/30 16:36:34     57s] nrCritNet: 0.00% ( 0 / 2308 ) cutoffSlk: 214748364.7ps stdDelay: 35.2ps
[04/30 16:36:34     57s] Iteration  8: Total net bbox = 6.914e+04 (3.55e+04 3.37e+04)
[04/30 16:36:34     57s]               Est.  stn bbox = 7.773e+04 (3.97e+04 3.80e+04)
[04/30 16:36:34     57s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1200.1M
[04/30 16:36:34     57s] Total number of setup views is 1.
[04/30 16:36:34     57s] Total number of active setup views is 1.
[04/30 16:36:34     57s] Active setup views:
[04/30 16:36:34     57s]     av_func_mode_max
[04/30 16:36:35     58s] Total number of setup views is 1.
[04/30 16:36:35     58s] Total number of active setup views is 1.
[04/30 16:36:35     58s] Active setup views:
[04/30 16:36:35     58s]     av_func_mode_max
[04/30 16:36:36     59s] Total number of setup views is 1.
[04/30 16:36:36     59s] Total number of active setup views is 1.
[04/30 16:36:36     59s] Active setup views:
[04/30 16:36:36     59s]     av_func_mode_max
[04/30 16:36:37     60s] Iteration  9: Total net bbox = 3.915e+04 (1.89e+04 2.02e+04)
[04/30 16:36:37     60s]               Est.  stn bbox = 4.747e+04 (2.31e+04 2.44e+04)
[04/30 16:36:37     60s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1196.1M
[04/30 16:36:38     60s] Iteration 10: Total net bbox = 7.210e+04 (3.68e+04 3.53e+04)
[04/30 16:36:38     60s]               Est.  stn bbox = 8.050e+04 (4.10e+04 3.95e+04)
[04/30 16:36:38     60s]               cpu = 0:00:02.7 real = 0:00:04.0 mem = 1196.1M
[04/30 16:36:38     60s] Iteration 11: Total net bbox = 7.210e+04 (3.68e+04 3.53e+04)
[04/30 16:36:38     60s]               Est.  stn bbox = 8.050e+04 (4.10e+04 3.95e+04)
[04/30 16:36:38     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1196.1M
[04/30 16:36:38     60s] *** cost = 7.210e+04 (3.68e+04 3.53e+04) (cpu for global=0:00:07.1) real=0:00:11.0***
[04/30 16:36:38     60s] Info: 0 clock gating cells identified, 0 (on average) moved
[04/30 16:36:38     60s] Solver runtime cpu: 0:00:06.0 real: 0:00:06.6
[04/30 16:36:38     60s] Core Placement runtime cpu: 0:00:06.3 real: 0:00:08.0
[04/30 16:36:38     60s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/30 16:36:38     60s] Type 'man IMPSP-9025' for more detail.
[04/30 16:36:38     60s] #spOpts: mergeVia=F 
[04/30 16:36:38     60s] Core basic site is TSM13SITE
[04/30 16:36:38     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:36:38     60s] *** Starting refinePlace (0:01:01 mem=1196.1M) ***
[04/30 16:36:38     60s] Total net bbox length = 7.210e+04 (3.683e+04 3.527e+04) (ext = 3.065e+04)
[04/30 16:36:38     60s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:36:38     60s] Starting refinePlace ...
[04/30 16:36:38     60s] default core: bins with density >  0.75 =   25 % ( 9 / 36 )
[04/30 16:36:38     60s] Density distribution unevenness ratio = 5.185%
[04/30 16:36:38     60s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:36:38     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1196.1MB) @(0:01:01 - 0:01:01).
[04/30 16:36:38     60s] Move report: preRPlace moves 1813 insts, mean move: 1.17 um, max move: 6.39 um
[04/30 16:36:38     60s] 	Max move on inst (U421): (168.93, 156.53) --> (164.68, 158.67)
[04/30 16:36:38     60s] 	Length: 17 sites, height: 1 rows, site name: TSM13SITE, cell type: XOR3X1
[04/30 16:36:38     60s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:36:38     60s] Placement tweakage begins.
[04/30 16:36:38     60s] wire length = 5.185e+04
[04/30 16:36:38     60s] wire length = 4.810e+04
[04/30 16:36:38     60s] Placement tweakage ends.
[04/30 16:36:38     60s] Move report: tweak moves 368 insts, mean move: 6.47 um, max move: 18.40 um
[04/30 16:36:38     60s] 	Max move on inst (U1083): (20.24, 40.59) --> (38.64, 40.59)
[04/30 16:36:38     60s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1196.1MB) @(0:01:01 - 0:01:01).
[04/30 16:36:38     60s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:36:38     60s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1196.1MB) @(0:01:01 - 0:01:01).
[04/30 16:36:38     60s] Move report: Detail placement moves 1813 insts, mean move: 2.34 um, max move: 19.63 um
[04/30 16:36:38     60s] 	Max move on inst (U1083): (20.46, 42.05) --> (38.64, 40.59)
[04/30 16:36:38     60s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1196.1MB
[04/30 16:36:38     60s] Statistics of distance of Instance movement in refine placement:
[04/30 16:36:38     60s]   maximum (X+Y) =        19.63 um
[04/30 16:36:38     60s]   inst (U1083) with max move: (20.463, 42.0475) -> (38.64, 40.59)
[04/30 16:36:38     60s]   mean    (X+Y) =         2.34 um
[04/30 16:36:38     60s] Total instances flipped for WireLenOpt: 100
[04/30 16:36:38     60s] Summary Report:
[04/30 16:36:38     60s] Instances move: 1813 (out of 1813 movable)
[04/30 16:36:38     60s] Instances flipped: 0
[04/30 16:36:38     60s] Mean displacement: 2.34 um
[04/30 16:36:38     60s] Max displacement: 19.63 um (Instance: U1083) (20.463, 42.0475) -> (38.64, 40.59)
[04/30 16:36:38     60s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2X1
[04/30 16:36:38     60s] Total instances moved : 1813
[04/30 16:36:38     60s] Total net bbox length = 6.835e+04 (3.281e+04 3.554e+04) (ext = 3.003e+04)
[04/30 16:36:38     60s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1196.1MB
[04/30 16:36:38     60s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1196.1MB) @(0:01:01 - 0:01:01).
[04/30 16:36:38     60s] *** Finished refinePlace (0:01:01 mem=1196.1M) ***
[04/30 16:36:38     60s] *** End of Placement (cpu=0:00:13.8, real=0:00:18.0, mem=1196.1M) ***
[04/30 16:36:38     60s] #spOpts: mergeVia=F 
[04/30 16:36:38     60s] Core basic site is TSM13SITE
[04/30 16:36:38     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:36:38     60s] default core: bins with density >  0.75 =   25 % ( 9 / 36 )
[04/30 16:36:38     60s] Density distribution unevenness ratio = 5.149%
[04/30 16:36:38     60s] *** Free Virtual Timing Model ...(mem=1196.1M)
[04/30 16:36:38     61s] Starting congestion repair ...
[04/30 16:36:38     61s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/30 16:36:38     61s] Starting Early Global Route congestion estimation: mem = 1181.9M
[04/30 16:36:38     61s] (I)       Reading DB...
[04/30 16:36:38     61s] (I)       before initializing RouteDB syMemory usage = 1181.9 MB
[04/30 16:36:38     61s] (I)       congestionReportName   : 
[04/30 16:36:38     61s] (I)       layerRangeFor2DCongestion : 
[04/30 16:36:38     61s] (I)       buildTerm2TermWires    : 1
[04/30 16:36:38     61s] (I)       doTrackAssignment      : 1
[04/30 16:36:38     61s] (I)       dumpBookshelfFiles     : 0
[04/30 16:36:38     61s] (I)       numThreads             : 1
[04/30 16:36:38     61s] (I)       bufferingAwareRouting  : false
[04/30 16:36:38     61s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:36:38     61s] (I)       honorPin               : false
[04/30 16:36:38     61s] (I)       honorPinGuide          : true
[04/30 16:36:38     61s] (I)       honorPartition         : false
[04/30 16:36:38     61s] (I)       allowPartitionCrossover: false
[04/30 16:36:38     61s] (I)       honorSingleEntry       : true
[04/30 16:36:38     61s] (I)       honorSingleEntryStrong : true
[04/30 16:36:38     61s] (I)       handleViaSpacingRule   : false
[04/30 16:36:38     61s] (I)       handleEolSpacingRule   : false
[04/30 16:36:38     61s] (I)       PDConstraint           : none
[04/30 16:36:38     61s] (I)       expBetterNDRHandling   : false
[04/30 16:36:38     61s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:36:38     61s] (I)       routingEffortLevel     : 3
[04/30 16:36:38     61s] (I)       effortLevel            : standard
[04/30 16:36:38     61s] [NR-eGR] minRouteLayer          : 2
[04/30 16:36:38     61s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:36:38     61s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:36:38     61s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:36:38     61s] (I)       numRowsPerGCell        : 1
[04/30 16:36:38     61s] (I)       speedUpLargeDesign     : 0
[04/30 16:36:38     61s] (I)       multiThreadingTA       : 1
[04/30 16:36:38     61s] (I)       blkAwareLayerSwitching : 1
[04/30 16:36:38     61s] (I)       optimizationMode       : false
[04/30 16:36:38     61s] (I)       routeSecondPG          : false
[04/30 16:36:38     61s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:36:38     61s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:36:38     61s] (I)       punchThroughDistance   : 500.00
[04/30 16:36:38     61s] (I)       scenicBound            : 1.15
[04/30 16:36:38     61s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:36:38     61s] (I)       source-to-sink ratio   : 0.00
[04/30 16:36:38     61s] (I)       targetCongestionRatioH : 1.00
[04/30 16:36:38     61s] (I)       targetCongestionRatioV : 1.00
[04/30 16:36:38     61s] (I)       layerCongestionRatio   : 0.70
[04/30 16:36:38     61s] (I)       m1CongestionRatio      : 0.10
[04/30 16:36:38     61s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:36:38     61s] (I)       localRouteEffort       : 1.00
[04/30 16:36:38     61s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:36:38     61s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:36:38     61s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:36:38     61s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:36:38     61s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:36:38     61s] (I)       routeVias              : 
[04/30 16:36:38     61s] (I)       readTROption           : true
[04/30 16:36:38     61s] (I)       extraSpacingFactor     : 1.00
[04/30 16:36:38     61s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:36:38     61s] (I)       routeSelectedNetsOnly  : false
[04/30 16:36:38     61s] (I)       clkNetUseMaxDemand     : false
[04/30 16:36:38     61s] (I)       extraDemandForClocks   : 0
[04/30 16:36:38     61s] (I)       steinerRemoveLayers    : false
[04/30 16:36:38     61s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:36:38     61s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:36:38     61s] (I)       similarTopologyRoutingFast : false
[04/30 16:36:38     61s] (I)       spanningTreeRefinement : false
[04/30 16:36:38     61s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:36:38     61s] (I)       starting read tracks
[04/30 16:36:38     61s] (I)       build grid graph
[04/30 16:36:38     61s] (I)       build grid graph start
[04/30 16:36:38     61s] [NR-eGR] Layer1 has no routable track
[04/30 16:36:38     61s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:36:38     61s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:36:38     61s] (I)       build grid graph end
[04/30 16:36:38     61s] (I)       numViaLayers=8
[04/30 16:36:38     61s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:36:38     61s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:36:38     61s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:36:38     61s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:36:38     61s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:36:38     61s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:36:38     61s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:36:38     61s] (I)       end build via table
[04/30 16:36:38     61s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:36:38     61s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:36:38     61s] (I)       readDataFromPlaceDB
[04/30 16:36:38     61s] (I)       Read net information..
[04/30 16:36:38     61s] [NR-eGR] Read numTotalNets=2169  numIgnoredNets=0
[04/30 16:36:38     61s] (I)       Read testcase time = 0.000 seconds
[04/30 16:36:38     61s] 
[04/30 16:36:38     61s] (I)       read default dcut vias
[04/30 16:36:38     61s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:36:38     61s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:36:38     61s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:36:38     61s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:36:38     61s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:36:38     61s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:36:38     61s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:36:38     61s] (I)       build grid graph start
[04/30 16:36:38     61s] (I)       build grid graph end
[04/30 16:36:38     61s] (I)       Model blockage into capacity
[04/30 16:36:38     61s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:36:38     61s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:36:38     61s] (I)       Modeling time = 0.000 seconds
[04/30 16:36:38     61s] 
[04/30 16:36:38     61s] (I)       Number of ignored nets = 0
[04/30 16:36:38     61s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:36:38     61s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:36:38     61s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:36:38     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:36:38     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:36:38     61s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1181.9 MB
[04/30 16:36:38     61s] (I)       Ndr track 0 does not exist
[04/30 16:36:38     61s] (I)       Layer1  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer2  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer3  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer4  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer5  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer6  viaCost=200.00
[04/30 16:36:38     61s] (I)       Layer7  viaCost=200.00
[04/30 16:36:38     61s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:36:38     61s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:36:38     61s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:36:38     61s] (I)       Site Width          :   920  (dbu)
[04/30 16:36:38     61s] (I)       Row Height          :  7380  (dbu)
[04/30 16:36:38     61s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:36:38     61s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:36:38     61s] (I)       grid                :    60    58     8
[04/30 16:36:38     61s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:36:38     61s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:36:38     61s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:36:38     61s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:36:38     61s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:36:39     61s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:36:39     61s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:36:39     61s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:36:39     61s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:36:39     61s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:36:39     61s] (I)       --------------------------------------------------------
[04/30 16:36:39     61s] 
[04/30 16:36:39     61s] [NR-eGR] ============ Routing rule table ============
[04/30 16:36:39     61s] [NR-eGR] Rule id 0. Nets 2169 
[04/30 16:36:39     61s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:36:39     61s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:36:39     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:36:39     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:36:39     61s] [NR-eGR] ========================================
[04/30 16:36:39     61s] [NR-eGR] 
[04/30 16:36:39     61s] (I)       After initializing earlyGlobalRoute syMemory usage = 1181.9 MB
[04/30 16:36:39     61s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 16:36:39     61s] (I)       ============= Initialization =============
[04/30 16:36:39     61s] (I)       totalPins=6406  totalGlobalPin=6246 (97.50%)
[04/30 16:36:39     61s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:36:39     61s] [NR-eGR] Layer group 1: route 2169 net(s) in layer range [2, 8]
[04/30 16:36:39     61s] (I)       ============  Phase 1a Route ============
[04/30 16:36:39     61s] (I)       Phase 1a runs 0.01 seconds
[04/30 16:36:39     61s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] (I)       ============  Phase 1b Route ============
[04/30 16:36:39     61s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587777e+04um
[04/30 16:36:39     61s] (I)       ============  Phase 1c Route ============
[04/30 16:36:39     61s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] (I)       ============  Phase 1d Route ============
[04/30 16:36:39     61s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] (I)       ============  Phase 1e Route ============
[04/30 16:36:39     61s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:36:39     61s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587777e+04um
[04/30 16:36:39     61s] [NR-eGR] 
[04/30 16:36:39     61s] (I)       ============  Phase 1l Route ============
[04/30 16:36:39     61s] (I)       Phase 1l runs 0.01 seconds
[04/30 16:36:39     61s] (I)       
[04/30 16:36:39     61s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:36:39     61s] [NR-eGR]                OverCon            
[04/30 16:36:39     61s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:36:39     61s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:36:39     61s] [NR-eGR] ------------------------------------
[04/30 16:36:39     61s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] ------------------------------------
[04/30 16:36:39     61s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:36:39     61s] [NR-eGR] 
[04/30 16:36:39     61s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:36:39     61s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:36:39     61s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:36:39     61s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:36:39     61s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1181.9M
[04/30 16:36:39     61s] [hotspot] +------------+---------------+---------------+
[04/30 16:36:39     61s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:36:39     61s] [hotspot] +------------+---------------+---------------+
[04/30 16:36:39     61s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:36:39     61s] [hotspot] +------------+---------------+---------------+
[04/30 16:36:39     61s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:36:39     61s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:36:39     61s] Skipped repairing congestion.
[04/30 16:36:39     61s] Starting Early Global Route wiring: mem = 1181.9M
[04/30 16:36:39     61s] (I)       ============= track Assignment ============
[04/30 16:36:39     61s] (I)       extract Global 3D Wires
[04/30 16:36:39     61s] (I)       Extract Global WL : time=0.00
[04/30 16:36:39     61s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:36:39     61s] (I)       Initialization real time=0.00 seconds
[04/30 16:36:39     61s] (I)       Run Multi-thread track assignment
[04/30 16:36:39     61s] (I)       merging nets...
[04/30 16:36:39     61s] (I)       merging nets done
[04/30 16:36:39     61s] (I)       Kernel real time=0.03 seconds
[04/30 16:36:39     61s] (I)       End Greedy Track Assignment
[04/30 16:36:39     61s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:36:39     61s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6406
[04/30 16:36:39     61s] [NR-eGR] Layer2(METAL2)(V) length: 2.386394e+04um, number of vias: 9196
[04/30 16:36:39     61s] [NR-eGR] Layer3(METAL3)(H) length: 2.230770e+04um, number of vias: 161
[04/30 16:36:39     61s] [NR-eGR] Layer4(METAL4)(V) length: 1.323070e+03um, number of vias: 0
[04/30 16:36:39     61s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:36:39     61s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:36:39     61s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:36:39     61s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:36:39     61s] [NR-eGR] Total length: 4.749471e+04um, number of vias: 15763
[04/30 16:36:39     61s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:36:39     61s] [NR-eGR] Total clock nets wire length: 2.371230e+03um 
[04/30 16:36:39     61s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:36:39     61s] Early Global Route wiring runtime: 0.05 seconds, mem = 1127.5M
[04/30 16:36:39     61s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[04/30 16:36:39     61s] *** Finishing placeDesign default flow ***
[04/30 16:36:39     61s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:20, mem = 1127.5M **
[04/30 16:36:39     61s] 
[04/30 16:36:39     61s] *** Summary of all messages that are not suppressed in this session:
[04/30 16:36:39     61s] Severity  ID               Count  Summary                                  
[04/30 16:36:39     61s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/30 16:36:39     61s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/30 16:36:39     61s] *** Message Summary: 2 warning(s), 0 error(s)
[04/30 16:36:39     61s] 
[04/30 16:36:57     62s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:36:59     63s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[04/30 16:36:59     63s] Core basic site is TSM13SITE
[04/30 16:36:59     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:36:59     63s] *** Starting refinePlace (0:01:03 mem=1127.5M) ***
[04/30 16:36:59     63s] Total net bbox length = 6.835e+04 (3.281e+04 3.554e+04) (ext = 3.003e+04)
[04/30 16:36:59     63s] Starting refinePlace ...
[04/30 16:36:59     63s] default core: bins with density >  0.75 =   25 % ( 9 / 36 )
[04/30 16:36:59     63s] Density distribution unevenness ratio = 5.149%
[04/30 16:36:59     63s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:36:59     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1127.5MB) @(0:01:03 - 0:01:03).
[04/30 16:36:59     63s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:36:59     63s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:36:59     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:36:59     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1127.5MB) @(0:01:03 - 0:01:03).
[04/30 16:36:59     63s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:36:59     63s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.5MB
[04/30 16:36:59     63s] Statistics of distance of Instance movement in refine placement:
[04/30 16:36:59     63s]   maximum (X+Y) =         0.00 um
[04/30 16:36:59     63s]   mean    (X+Y) =         0.00 um
[04/30 16:36:59     63s] Summary Report:
[04/30 16:36:59     63s] Instances move: 0 (out of 1813 movable)
[04/30 16:36:59     63s] Instances flipped: 0
[04/30 16:36:59     63s] Mean displacement: 0.00 um
[04/30 16:36:59     63s] Max displacement: 0.00 um 
[04/30 16:36:59     63s] Total instances moved : 0
[04/30 16:36:59     63s] Total net bbox length = 6.835e+04 (3.281e+04 3.554e+04) (ext = 3.003e+04)
[04/30 16:36:59     63s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.5MB
[04/30 16:36:59     63s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1127.5MB) @(0:01:03 - 0:01:03).
[04/30 16:36:59     63s] *** Finished refinePlace (0:01:03 mem=1127.5M) ***
[04/30 16:36:59     63s] Core basic site is TSM13SITE
[04/30 16:36:59     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:36:59     63s] default core: bins with density >  0.75 =   25 % ( 9 / 36 )
[04/30 16:36:59     63s] Density distribution unevenness ratio = 5.149%
[04/30 16:37:02     63s] <CMD> get_visible_nets
[04/30 16:37:03     63s] <CMD> setDrawView ameba
[04/30 16:37:04     63s] <CMD> setDrawView place
[04/30 16:37:16     64s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 16:37:16     64s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
[04/30 16:37:16     64s] Start to check current routing status for nets...
[04/30 16:37:16     64s] All nets will be re-routed.
[04/30 16:37:16     64s] End to check current routing status for nets (mem=1127.5M)
[04/30 16:37:16     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1127.5M
[04/30 16:37:16     64s] Updating RC grid for preRoute extraction ...
[04/30 16:37:16     64s] Initializing multi-corner capacitance tables ... 
[04/30 16:37:16     64s] Initializing multi-corner resistance tables ...
[04/30 16:37:16     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1127.5M
[04/30 16:37:16     64s] [PSP]     Started earlyGlobalRoute kernel
[04/30 16:37:16     64s] [PSP]     Initial Peak syMemory usage = 1127.5 MB
[04/30 16:37:16     64s] (I)       Reading DB...
[04/30 16:37:16     64s] (I)       before initializing RouteDB syMemory usage = 1127.5 MB
[04/30 16:37:16     64s] (I)       congestionReportName   : 
[04/30 16:37:16     64s] (I)       layerRangeFor2DCongestion : 
[04/30 16:37:16     64s] (I)       buildTerm2TermWires    : 1
[04/30 16:37:16     64s] (I)       doTrackAssignment      : 1
[04/30 16:37:16     64s] (I)       dumpBookshelfFiles     : 0
[04/30 16:37:16     64s] (I)       numThreads             : 1
[04/30 16:37:16     64s] (I)       bufferingAwareRouting  : false
[04/30 16:37:16     64s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:37:16     64s] (I)       honorPin               : false
[04/30 16:37:16     64s] (I)       honorPinGuide          : true
[04/30 16:37:16     64s] (I)       honorPartition         : false
[04/30 16:37:16     64s] (I)       allowPartitionCrossover: false
[04/30 16:37:16     64s] (I)       honorSingleEntry       : true
[04/30 16:37:16     64s] (I)       honorSingleEntryStrong : true
[04/30 16:37:16     64s] (I)       handleViaSpacingRule   : false
[04/30 16:37:16     64s] (I)       handleEolSpacingRule   : false
[04/30 16:37:16     64s] (I)       PDConstraint           : none
[04/30 16:37:16     64s] (I)       expBetterNDRHandling   : false
[04/30 16:37:16     64s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:37:16     64s] (I)       routingEffortLevel     : 3
[04/30 16:37:16     64s] (I)       effortLevel            : standard
[04/30 16:37:16     64s] [NR-eGR] minRouteLayer          : 2
[04/30 16:37:16     64s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:37:16     64s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:37:16     64s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:37:16     64s] (I)       numRowsPerGCell        : 1
[04/30 16:37:16     64s] (I)       speedUpLargeDesign     : 0
[04/30 16:37:16     64s] (I)       multiThreadingTA       : 1
[04/30 16:37:16     64s] (I)       blkAwareLayerSwitching : 1
[04/30 16:37:16     64s] (I)       optimizationMode       : false
[04/30 16:37:16     64s] (I)       routeSecondPG          : false
[04/30 16:37:16     64s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:37:16     64s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:37:16     64s] (I)       punchThroughDistance   : 500.00
[04/30 16:37:16     64s] (I)       scenicBound            : 1.15
[04/30 16:37:16     64s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:37:16     64s] (I)       source-to-sink ratio   : 0.00
[04/30 16:37:16     64s] (I)       targetCongestionRatioH : 1.00
[04/30 16:37:16     64s] (I)       targetCongestionRatioV : 1.00
[04/30 16:37:16     64s] (I)       layerCongestionRatio   : 0.70
[04/30 16:37:16     64s] (I)       m1CongestionRatio      : 0.10
[04/30 16:37:16     64s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:37:16     64s] (I)       localRouteEffort       : 1.00
[04/30 16:37:16     64s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:37:16     64s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:37:16     64s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:37:16     64s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:37:16     64s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:37:16     64s] (I)       routeVias              : 
[04/30 16:37:16     64s] (I)       readTROption           : true
[04/30 16:37:16     64s] (I)       extraSpacingFactor     : 1.00
[04/30 16:37:16     64s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:37:16     64s] (I)       routeSelectedNetsOnly  : false
[04/30 16:37:16     64s] (I)       clkNetUseMaxDemand     : false
[04/30 16:37:16     64s] (I)       extraDemandForClocks   : 0
[04/30 16:37:16     64s] (I)       steinerRemoveLayers    : false
[04/30 16:37:16     64s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:37:16     64s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:37:16     64s] (I)       similarTopologyRoutingFast : false
[04/30 16:37:16     64s] (I)       spanningTreeRefinement : false
[04/30 16:37:16     64s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:37:16     64s] (I)       starting read tracks
[04/30 16:37:16     64s] (I)       build grid graph
[04/30 16:37:16     64s] (I)       build grid graph start
[04/30 16:37:16     64s] [NR-eGR] Layer1 has no routable track
[04/30 16:37:16     64s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:37:16     64s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:37:16     64s] (I)       build grid graph end
[04/30 16:37:16     64s] (I)       numViaLayers=8
[04/30 16:37:16     64s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:37:16     64s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:37:16     64s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:37:16     64s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:37:16     64s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:37:16     64s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:37:16     64s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:37:16     64s] (I)       end build via table
[04/30 16:37:16     64s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:37:16     64s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:37:16     64s] (I)       readDataFromPlaceDB
[04/30 16:37:16     64s] (I)       Read net information..
[04/30 16:37:16     64s] [NR-eGR] Read numTotalNets=2169  numIgnoredNets=0
[04/30 16:37:16     64s] (I)       Read testcase time = 0.000 seconds
[04/30 16:37:16     64s] 
[04/30 16:37:16     64s] (I)       read default dcut vias
[04/30 16:37:16     64s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:37:16     64s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:37:16     64s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:37:16     64s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:37:16     64s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:37:16     64s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:37:16     64s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:37:16     64s] (I)       build grid graph start
[04/30 16:37:16     64s] (I)       build grid graph end
[04/30 16:37:16     64s] (I)       Model blockage into capacity
[04/30 16:37:16     64s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:37:16     64s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:37:16     64s] (I)       Modeling time = 0.010 seconds
[04/30 16:37:16     64s] 
[04/30 16:37:16     64s] (I)       Number of ignored nets = 0
[04/30 16:37:16     64s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:37:16     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:37:16     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:37:16     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:37:16     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:37:16     64s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1127.5 MB
[04/30 16:37:16     64s] (I)       Ndr track 0 does not exist
[04/30 16:37:16     64s] (I)       Layer1  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer2  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer3  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer4  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer5  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer6  viaCost=200.00
[04/30 16:37:16     64s] (I)       Layer7  viaCost=200.00
[04/30 16:37:16     64s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:37:16     64s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:37:16     64s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:37:16     64s] (I)       Site Width          :   920  (dbu)
[04/30 16:37:16     64s] (I)       Row Height          :  7380  (dbu)
[04/30 16:37:16     64s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:37:16     64s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:37:16     64s] (I)       grid                :    60    58     8
[04/30 16:37:16     64s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:37:16     64s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:37:16     64s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:37:16     64s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:37:16     64s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:37:17     64s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:37:17     64s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:37:17     64s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:37:17     64s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:37:17     64s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:37:17     64s] (I)       --------------------------------------------------------
[04/30 16:37:17     64s] 
[04/30 16:37:17     64s] [NR-eGR] ============ Routing rule table ============
[04/30 16:37:17     64s] [NR-eGR] Rule id 0. Nets 2169 
[04/30 16:37:17     64s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:37:17     64s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:37:17     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:37:17     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:37:17     64s] [NR-eGR] ========================================
[04/30 16:37:17     65s] [NR-eGR] 
[04/30 16:37:17     65s] (I)       After initializing earlyGlobalRoute syMemory usage = 1127.5 MB
[04/30 16:37:17     65s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 16:37:17     65s] (I)       ============= Initialization =============
[04/30 16:37:17     65s] (I)       totalPins=6406  totalGlobalPin=6246 (97.50%)
[04/30 16:37:17     65s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:37:17     65s] [NR-eGR] Layer group 1: route 2169 net(s) in layer range [2, 8]
[04/30 16:37:17     65s] (I)       ============  Phase 1a Route ============
[04/30 16:37:17     65s] (I)       Phase 1a runs 0.01 seconds
[04/30 16:37:17     65s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] (I)       ============  Phase 1b Route ============
[04/30 16:37:17     65s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587777e+04um
[04/30 16:37:17     65s] (I)       ============  Phase 1c Route ============
[04/30 16:37:17     65s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] (I)       ============  Phase 1d Route ============
[04/30 16:37:17     65s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] (I)       ============  Phase 1e Route ============
[04/30 16:37:17     65s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:37:17     65s] (I)       Usage: 12433 = (5920 H, 6513 V) = (6.30% H, 6.91% V) = (2.184e+04um H, 2.403e+04um V)
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.587777e+04um
[04/30 16:37:17     65s] [NR-eGR] 
[04/30 16:37:17     65s] (I)       ============  Phase 1l Route ============
[04/30 16:37:17     65s] (I)       Phase 1l runs 0.00 seconds
[04/30 16:37:17     65s] (I)       
[04/30 16:37:17     65s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:37:17     65s] [NR-eGR]                OverCon            
[04/30 16:37:17     65s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:37:17     65s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:37:17     65s] [NR-eGR] ------------------------------------
[04/30 16:37:17     65s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] ------------------------------------
[04/30 16:37:17     65s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:37:17     65s] [NR-eGR] 
[04/30 16:37:17     65s] (I)       Total Global Routing Runtime: 0.01 seconds
[04/30 16:37:17     65s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:37:17     65s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:37:17     65s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:37:17     65s] (I)       ============= track Assignment ============
[04/30 16:37:17     65s] (I)       extract Global 3D Wires
[04/30 16:37:17     65s] (I)       Extract Global WL : time=0.00
[04/30 16:37:17     65s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:37:17     65s] (I)       Initialization real time=0.00 seconds
[04/30 16:37:17     65s] (I)       Run Multi-thread track assignment
[04/30 16:37:17     65s] (I)       merging nets...
[04/30 16:37:17     65s] (I)       merging nets done
[04/30 16:37:17     65s] (I)       Kernel real time=0.02 seconds
[04/30 16:37:17     65s] (I)       End Greedy Track Assignment
[04/30 16:37:17     65s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:17     65s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6406
[04/30 16:37:17     65s] [NR-eGR] Layer2(METAL2)(V) length: 2.386394e+04um, number of vias: 9196
[04/30 16:37:17     65s] [NR-eGR] Layer3(METAL3)(H) length: 2.230770e+04um, number of vias: 161
[04/30 16:37:17     65s] [NR-eGR] Layer4(METAL4)(V) length: 1.323070e+03um, number of vias: 0
[04/30 16:37:17     65s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:17     65s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:17     65s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:17     65s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:17     65s] [NR-eGR] Total length: 4.749471e+04um, number of vias: 15763
[04/30 16:37:17     65s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:17     65s] [NR-eGR] Total clock nets wire length: 2.371230e+03um 
[04/30 16:37:17     65s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:17     65s] [NR-eGR] End Peak syMemory usage = 1127.5 MB
[04/30 16:37:17     65s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[04/30 16:37:17     65s] Extraction called for design 'IOTDF' of instances=1813 and nets=2636 using extraction engine 'preRoute' .
[04/30 16:37:17     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 16:37:17     65s] Type 'man IMPEXT-3530' for more detail.
[04/30 16:37:17     65s] PreRoute RC Extraction called for design IOTDF.
[04/30 16:37:17     65s] RC Extraction called in multi-corner(1) mode.
[04/30 16:37:17     65s] RCMode: PreRoute
[04/30 16:37:17     65s]       RC Corner Indexes            0   
[04/30 16:37:17     65s] Capacitance Scaling Factor   : 1.00000 
[04/30 16:37:17     65s] Resistance Scaling Factor    : 1.00000 
[04/30 16:37:17     65s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 16:37:17     65s] Clock Res. Scaling Factor    : 1.00000 
[04/30 16:37:17     65s] Shrink Factor                : 1.00000
[04/30 16:37:17     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 16:37:17     65s] Using capacitance table file ...
[04/30 16:37:17     65s] Updating RC grid for preRoute extraction ...
[04/30 16:37:17     65s] Initializing multi-corner capacitance tables ... 
[04/30 16:37:17     65s] Initializing multi-corner resistance tables ...
[04/30 16:37:17     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1127.457M)
[04/30 16:37:17     65s] Effort level <high> specified for reg2reg path_group
[04/30 16:37:17     65s] #################################################################################
[04/30 16:37:17     65s] # Design Stage: PreRoute
[04/30 16:37:17     65s] # Design Name: IOTDF
[04/30 16:37:17     65s] # Design Mode: 90nm
[04/30 16:37:17     65s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:37:17     65s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:37:17     65s] # Signoff Settings: SI Off 
[04/30 16:37:17     65s] #################################################################################
[04/30 16:37:17     65s] Calculate delays in BcWc mode...
[04/30 16:37:17     65s] Calculate delays in BcWc mode...
[04/30 16:37:17     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1162.0M, InitMEM = 1162.0M)
[04/30 16:37:17     65s] Start delay calculation (fullDC) (1 T). (MEM=1161.97)
[04/30 16:37:17     65s] End AAE Lib Interpolated Model. (MEM=1161.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:37:18     66s] Total number of fetched objects 2308
[04/30 16:37:18     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:37:18     66s] End delay calculation. (MEM=1235.21 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 16:37:18     66s] End delay calculation (fullDC). (MEM=1235.21 CPU=0:00:00.9 REAL=0:00:01.0)
[04/30 16:37:18     66s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1235.2M) ***
[04/30 16:37:18     66s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:06 mem=1235.2M)
[04/30 16:37:19     66s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.070  | -0.013  | -6.070  |
|           TNS (ns):| -97.137 | -0.013  | -97.125 |
|    Violating Paths:|   17    |    1    |   16    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.957   |    130 (130)     |
|   max_tran     |    130 (130)     |  -25.001   |    130 (130)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.015%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 16:37:19     66s] Total CPU time: 1.82 sec
[04/30 16:37:19     66s] Total Real time: 3.0 sec
[04/30 16:37:19     66s] Total Memory Usage: 1177.964844 Mbytes
[04/30 16:37:35     68s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[04/30 16:37:35     68s] <CMD> optDesign -preCTS
[04/30 16:37:35     68s] **WARN: (IMPOPT-576):	143 nets have unplaced terms. 
[04/30 16:37:35     68s] Type 'man IMPOPT-576' for more detail.
[04/30 16:37:35     68s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/30 16:37:35     68s] #spOpts: mergeVia=F 
[04/30 16:37:35     68s] Core basic site is TSM13SITE
[04/30 16:37:35     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:37:35     68s] #spOpts: mergeVia=F 
[04/30 16:37:35     68s] GigaOpt running with 1 threads.
[04/30 16:37:35     68s] Info: 1 threads available for lower-level modules during optimization.
[04/30 16:37:35     68s] #spOpts: mergeVia=F 
[04/30 16:37:35     68s] 
[04/30 16:37:35     68s] Creating Lib Analyzer ...
[04/30 16:37:35     68s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:37:35     68s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:37:35     68s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:37:35     68s] 
[04/30 16:37:39     72s] Creating Lib Analyzer, finished. 
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	fn_sel[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	fn_sel[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	fn_sel[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[126] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[125] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[124] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[123] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[122] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[121] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[120] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (IMPOPT-665):	iot_out[119] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 16:37:39     72s] Type 'man IMPOPT-665' for more detail.
[04/30 16:37:39     72s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/30 16:37:39     72s] To increase the message display limit, refer to the product command reference manual.
[04/30 16:37:39     72s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 880.5M, totSessionCpu=0:01:12 **
[04/30 16:37:39     72s] Added -handlePreroute to trialRouteMode
[04/30 16:37:39     72s] *** optDesign -preCTS ***
[04/30 16:37:39     72s] DRC Margin: user margin 0.0; extra margin 0.2
[04/30 16:37:39     72s] Setup Target Slack: user slack 0; extra slack 0.1
[04/30 16:37:39     72s] Hold Target Slack: user slack 0
[04/30 16:37:39     72s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/30 16:37:39     72s] Deleting Cell Server ...
[04/30 16:37:39     72s] Deleting Lib Analyzer.
[04/30 16:37:39     72s] Multi-VT timing optimization disabled based on library information.
[04/30 16:37:39     72s] Creating Cell Server ...(0, 0, 0, 0)
[04/30 16:37:39     72s] Summary for sequential cells identification: 
[04/30 16:37:39     72s]   Identified SBFF number: 112
[04/30 16:37:39     72s]   Identified MBFF number: 0
[04/30 16:37:39     72s]   Identified SB Latch number: 0
[04/30 16:37:39     72s]   Identified MB Latch number: 0
[04/30 16:37:39     72s]   Not identified SBFF number: 8
[04/30 16:37:39     72s]   Not identified MBFF number: 0
[04/30 16:37:39     72s]   Not identified SB Latch number: 0
[04/30 16:37:39     72s]   Not identified MB Latch number: 0
[04/30 16:37:39     72s]   Number of sequential cells which are not FFs: 34
[04/30 16:37:39     72s] Creating Cell Server, finished. 
[04/30 16:37:39     72s] 
[04/30 16:37:39     72s] 
[04/30 16:37:39     72s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[04/30 16:37:39     72s]   
[04/30 16:37:39     72s]  View av_scan_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[04/30 16:37:39     72s]   
[04/30 16:37:39     72s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 16:37:39     72s]   
[04/30 16:37:39     72s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 16:37:39     72s]   Deleting Cell Server ...
[04/30 16:37:39     72s] Start to check current routing status for nets...
[04/30 16:37:39     72s] All nets are already routed correctly.
[04/30 16:37:39     72s] End to check current routing status for nets (mem=1184.0M)
[04/30 16:37:40     72s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.070  |
|           TNS (ns):| -97.137 |
|    Violating Paths:|   17    |
|          All Paths:|   394   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.957   |    130 (130)     |
|   max_tran     |    130 (130)     |  -25.001   |    130 (130)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.015%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 879.8M, totSessionCpu=0:01:13 **
[04/30 16:37:40     72s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/30 16:37:40     72s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:37:40     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1178.0M
[04/30 16:37:40     72s] #spOpts: mergeVia=F 
[04/30 16:37:40     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1178.0M
[04/30 16:37:40     72s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:37:40     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1178.0M
[04/30 16:37:40     72s] #spOpts: mergeVia=F 
[04/30 16:37:40     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1178.0M
[04/30 16:37:40     72s] *** Starting optimizing excluded clock nets MEM= 1178.0M) ***
[04/30 16:37:40     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1178.0M) ***
[04/30 16:37:40     72s] Creating Cell Server ...(0, 0, 0, 0)
[04/30 16:37:40     72s] Summary for sequential cells identification: 
[04/30 16:37:40     72s]   Identified SBFF number: 112
[04/30 16:37:40     72s]   Identified MBFF number: 0
[04/30 16:37:40     72s]   Identified SB Latch number: 0
[04/30 16:37:40     72s]   Identified MB Latch number: 0
[04/30 16:37:40     72s]   Not identified SBFF number: 8
[04/30 16:37:40     72s]   Not identified MBFF number: 0
[04/30 16:37:40     72s]   Not identified SB Latch number: 0
[04/30 16:37:40     72s]   Not identified MB Latch number: 0
[04/30 16:37:40     72s]   Number of sequential cells which are not FFs: 34
[04/30 16:37:40     72s] Creating Cell Server, finished. 
[04/30 16:37:40     72s] 
[04/30 16:37:40     72s] 
[04/30 16:37:40     72s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[04/30 16:37:40     72s]   
[04/30 16:37:40     72s]  View av_scan_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[04/30 16:37:40     72s]   
[04/30 16:37:40     72s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 16:37:40     72s]   
[04/30 16:37:40     72s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 16:37:40     72s]   
[04/30 16:37:40     73s] Views Dominance Info:
[04/30 16:37:40     73s]  av_scan_mode_max
[04/30 16:37:40     73s]   Dominating WNS: 0.0000ns
[04/30 16:37:40     73s]   Dominating TNS: 0.0000ns
[04/30 16:37:40     73s]   Dominating nodes: 0
[04/30 16:37:40     73s]   Dominating failing nodes: 0
[04/30 16:37:40     73s]  av_func_mode_max
[04/30 16:37:40     73s]   Dominating WNS: -6.1703ns
[04/30 16:37:40     73s]   Dominating TNS: 98.9131ns
[04/30 16:37:40     73s]   Dominating nodes: 394
[04/30 16:37:40     73s]   Dominating failing nodes: 18
[04/30 16:37:40     73s] 
[04/30 16:37:40     73s] Optimization is working on the following views:
[04/30 16:37:40     73s]   Setup views: av_func_mode_max 
[04/30 16:37:40     73s]   Hold  views: av_func_mode_min av_scan_mode_min 
[04/30 16:37:40     73s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:37:40     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=1182.0M
[04/30 16:37:43     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1186.0M
[04/30 16:37:43     76s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:37:43     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:16 mem=1194.0M
[04/30 16:37:43     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=1194.0M
[04/30 16:37:43     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1194.0M
[04/30 16:37:43     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1194.0M
[04/30 16:37:43     76s] 
[04/30 16:37:43     76s] Footprint cell infomation for calculating maxBufDist
[04/30 16:37:43     76s] *info: There are 16 candidate Buffer cells
[04/30 16:37:43     76s] *info: There are 19 candidate Inverter cells
[04/30 16:37:43     76s] 
[04/30 16:37:44     77s] 
[04/30 16:37:44     77s] Creating Lib Analyzer ...
[04/30 16:37:44     77s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:37:44     77s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:37:44     77s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:37:44     77s] 
[04/30 16:37:47     79s] Creating Lib Analyzer, finished. 
[04/30 16:37:47     79s] 
[04/30 16:37:47     79s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/30 16:37:47     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1315.8M
[04/30 16:37:47     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1315.8M
[04/30 16:37:48     80s] 
[04/30 16:37:48     80s] Netlist preparation processing... 
[04/30 16:37:48     80s] Removed 0 instance
[04/30 16:37:48     80s] *info: Marking 0 isolation instances dont touch
[04/30 16:37:48     80s] *info: Marking 0 level shifter instances dont touch
[04/30 16:37:48     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1250.5M
[04/30 16:37:48     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1250.5M
[04/30 16:37:48     80s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:37:48     80s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 16:37:48     80s] [NR-eGR] Initial Peak syMemory usage = 1250.5 MB
[04/30 16:37:48     80s] (I)       Reading DB...
[04/30 16:37:48     80s] (I)       before initializing RouteDB syMemory usage = 1252.5 MB
[04/30 16:37:48     80s] (I)       congestionReportName   : 
[04/30 16:37:48     80s] (I)       layerRangeFor2DCongestion : 
[04/30 16:37:48     80s] (I)       buildTerm2TermWires    : 1
[04/30 16:37:48     80s] (I)       doTrackAssignment      : 1
[04/30 16:37:48     80s] (I)       dumpBookshelfFiles     : 0
[04/30 16:37:48     80s] (I)       numThreads             : 1
[04/30 16:37:48     80s] (I)       bufferingAwareRouting  : false
[04/30 16:37:48     80s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:37:48     80s] (I)       honorPin               : false
[04/30 16:37:48     80s] (I)       honorPinGuide          : true
[04/30 16:37:48     80s] (I)       honorPartition         : false
[04/30 16:37:48     80s] (I)       allowPartitionCrossover: false
[04/30 16:37:48     80s] (I)       honorSingleEntry       : true
[04/30 16:37:48     80s] (I)       honorSingleEntryStrong : true
[04/30 16:37:48     80s] (I)       handleViaSpacingRule   : false
[04/30 16:37:48     80s] (I)       handleEolSpacingRule   : false
[04/30 16:37:48     80s] (I)       PDConstraint           : none
[04/30 16:37:48     80s] (I)       expBetterNDRHandling   : false
[04/30 16:37:48     80s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:37:48     80s] (I)       routingEffortLevel     : 3
[04/30 16:37:48     80s] (I)       effortLevel            : standard
[04/30 16:37:48     80s] [NR-eGR] minRouteLayer          : 2
[04/30 16:37:48     80s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:37:48     80s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:37:48     80s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:37:48     80s] (I)       numRowsPerGCell        : 1
[04/30 16:37:48     80s] (I)       speedUpLargeDesign     : 0
[04/30 16:37:48     80s] (I)       multiThreadingTA       : 1
[04/30 16:37:48     80s] (I)       blkAwareLayerSwitching : 1
[04/30 16:37:48     80s] (I)       optimizationMode       : false
[04/30 16:37:48     80s] (I)       routeSecondPG          : false
[04/30 16:37:48     80s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:37:48     80s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:37:48     80s] (I)       punchThroughDistance   : 500.00
[04/30 16:37:48     80s] (I)       scenicBound            : 1.15
[04/30 16:37:48     80s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:37:48     80s] (I)       source-to-sink ratio   : 0.30
[04/30 16:37:48     80s] (I)       targetCongestionRatioH : 1.00
[04/30 16:37:48     80s] (I)       targetCongestionRatioV : 1.00
[04/30 16:37:48     80s] (I)       layerCongestionRatio   : 0.70
[04/30 16:37:48     80s] (I)       m1CongestionRatio      : 0.10
[04/30 16:37:48     80s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:37:48     80s] (I)       localRouteEffort       : 1.00
[04/30 16:37:48     80s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:37:48     80s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:37:48     80s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:37:48     80s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:37:48     80s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:37:48     80s] (I)       routeVias              : 
[04/30 16:37:48     80s] (I)       readTROption           : true
[04/30 16:37:48     80s] (I)       extraSpacingFactor     : 1.00
[04/30 16:37:48     80s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:37:48     80s] (I)       routeSelectedNetsOnly  : false
[04/30 16:37:48     80s] (I)       clkNetUseMaxDemand     : false
[04/30 16:37:48     80s] (I)       extraDemandForClocks   : 0
[04/30 16:37:48     80s] (I)       steinerRemoveLayers    : false
[04/30 16:37:48     80s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:37:48     80s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:37:48     80s] (I)       similarTopologyRoutingFast : false
[04/30 16:37:48     80s] (I)       spanningTreeRefinement : false
[04/30 16:37:48     80s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:37:48     80s] (I)       starting read tracks
[04/30 16:37:48     80s] (I)       build grid graph
[04/30 16:37:48     80s] (I)       build grid graph start
[04/30 16:37:48     80s] [NR-eGR] Layer1 has no routable track
[04/30 16:37:48     80s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:37:48     80s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:37:48     80s] (I)       build grid graph end
[04/30 16:37:48     80s] (I)       numViaLayers=8
[04/30 16:37:48     80s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:37:48     80s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:37:48     80s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:37:48     80s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:37:48     80s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:37:48     80s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:37:48     80s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:37:48     80s] (I)       end build via table
[04/30 16:37:48     80s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:37:48     80s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:37:48     80s] (I)       readDataFromPlaceDB
[04/30 16:37:48     80s] (I)       Read net information..
[04/30 16:37:48     80s] [NR-eGR] Read numTotalNets=2169  numIgnoredNets=0
[04/30 16:37:48     80s] (I)       Read testcase time = 0.000 seconds
[04/30 16:37:48     80s] 
[04/30 16:37:48     80s] (I)       read default dcut vias
[04/30 16:37:48     80s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:37:48     80s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:37:48     80s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:37:48     80s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:37:48     80s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:37:48     80s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:37:48     80s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:37:48     80s] (I)       build grid graph start
[04/30 16:37:48     80s] (I)       build grid graph end
[04/30 16:37:48     80s] (I)       Model blockage into capacity
[04/30 16:37:48     80s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:37:48     80s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:37:48     80s] (I)       Modeling time = 0.000 seconds
[04/30 16:37:48     80s] 
[04/30 16:37:48     80s] (I)       Number of ignored nets = 0
[04/30 16:37:48     80s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:37:48     80s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:37:48     80s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:37:48     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:37:48     80s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:37:48     80s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1253.5 MB
[04/30 16:37:48     80s] (I)       Ndr track 0 does not exist
[04/30 16:37:48     80s] (I)       Layer1  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer2  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer3  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer4  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer5  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer6  viaCost=200.00
[04/30 16:37:48     80s] (I)       Layer7  viaCost=200.00
[04/30 16:37:48     80s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:37:48     80s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:37:48     80s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:37:48     80s] (I)       Site Width          :   920  (dbu)
[04/30 16:37:48     80s] (I)       Row Height          :  7380  (dbu)
[04/30 16:37:48     80s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:37:48     80s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:37:48     80s] (I)       grid                :    60    58     8
[04/30 16:37:48     80s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:37:48     80s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:37:48     80s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:37:48     80s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:37:48     80s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:37:48     80s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:37:48     80s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:37:48     80s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:37:48     80s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:37:48     80s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:37:48     80s] (I)       --------------------------------------------------------
[04/30 16:37:48     80s] 
[04/30 16:37:48     80s] [NR-eGR] ============ Routing rule table ============
[04/30 16:37:48     80s] [NR-eGR] Rule id 0. Nets 2169 
[04/30 16:37:48     80s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:37:48     80s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:37:48     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:37:48     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:37:48     80s] [NR-eGR] ========================================
[04/30 16:37:48     80s] [NR-eGR] 
[04/30 16:37:48     80s] (I)       After initializing earlyGlobalRoute syMemory usage = 1253.5 MB
[04/30 16:37:48     80s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 16:37:48     80s] (I)       ============= Initialization =============
[04/30 16:37:48     80s] (I)       totalPins=6406  totalGlobalPin=6246 (97.50%)
[04/30 16:37:48     80s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:37:48     80s] (I)       numBigBoxes = 0
[04/30 16:37:48     80s] [NR-eGR] Layer group 1: route 2169 net(s) in layer range [2, 8]
[04/30 16:37:48     80s] (I)       ============  Phase 1a Route ============
[04/30 16:37:48     80s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:37:48     80s] (I)       Usage: 12578 = (5887 H, 6691 V) = (6.27% H, 7.10% V) = (2.172e+04um H, 2.469e+04um V)
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] (I)       ============  Phase 1b Route ============
[04/30 16:37:48     80s] (I)       Usage: 12578 = (5887 H, 6691 V) = (6.27% H, 7.10% V) = (2.172e+04um H, 2.469e+04um V)
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.641282e+04um
[04/30 16:37:48     80s] (I)       ============  Phase 1c Route ============
[04/30 16:37:48     80s] (I)       Usage: 12578 = (5887 H, 6691 V) = (6.27% H, 7.10% V) = (2.172e+04um H, 2.469e+04um V)
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] (I)       ============  Phase 1d Route ============
[04/30 16:37:48     80s] (I)       Usage: 12578 = (5887 H, 6691 V) = (6.27% H, 7.10% V) = (2.172e+04um H, 2.469e+04um V)
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] (I)       ============  Phase 1e Route ============
[04/30 16:37:48     80s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:37:48     80s] (I)       Usage: 12578 = (5887 H, 6691 V) = (6.27% H, 7.10% V) = (2.172e+04um H, 2.469e+04um V)
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.641282e+04um
[04/30 16:37:48     80s] [NR-eGR] 
[04/30 16:37:48     80s] (I)       ============  Phase 1l Route ============
[04/30 16:37:48     80s] (I)       Phase 1l runs 0.00 seconds
[04/30 16:37:48     80s] (I)       
[04/30 16:37:48     80s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:37:48     80s] [NR-eGR]                OverCon            
[04/30 16:37:48     80s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:37:48     80s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:37:48     80s] [NR-eGR] ------------------------------------
[04/30 16:37:48     80s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] ------------------------------------
[04/30 16:37:48     80s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:37:48     80s] [NR-eGR] 
[04/30 16:37:48     80s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:37:48     80s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:37:48     80s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:37:48     80s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:37:48     80s] (I)       ============= track Assignment ============
[04/30 16:37:48     80s] (I)       extract Global 3D Wires
[04/30 16:37:48     80s] (I)       Extract Global WL : time=0.00
[04/30 16:37:48     80s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:37:48     80s] (I)       Initialization real time=0.00 seconds
[04/30 16:37:48     80s] (I)       Run Multi-thread track assignment
[04/30 16:37:48     80s] (I)       merging nets...
[04/30 16:37:48     80s] (I)       merging nets done
[04/30 16:37:48     80s] (I)       Kernel real time=0.02 seconds
[04/30 16:37:49     80s] (I)       End Greedy Track Assignment
[04/30 16:37:49     80s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:49     80s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6406
[04/30 16:37:49     80s] [NR-eGR] Layer2(METAL2)(V) length: 2.435562e+04um, number of vias: 9268
[04/30 16:37:49     80s] [NR-eGR] Layer3(METAL3)(H) length: 2.222536e+04um, number of vias: 172
[04/30 16:37:49     80s] [NR-eGR] Layer4(METAL4)(V) length: 1.498345e+03um, number of vias: 0
[04/30 16:37:49     80s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:49     80s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:49     80s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:49     80s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:37:49     80s] [NR-eGR] Total length: 4.807932e+04um, number of vias: 15846
[04/30 16:37:49     80s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:49     80s] [NR-eGR] Total clock nets wire length: 2.546010e+03um 
[04/30 16:37:49     80s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:37:49     80s] [NR-eGR] End Peak syMemory usage = 1221.0 MB
[04/30 16:37:49     80s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
[04/30 16:37:49     80s] Extraction called for design 'IOTDF' of instances=1813 and nets=2636 using extraction engine 'preRoute' .
[04/30 16:37:49     80s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 16:37:49     80s] Type 'man IMPEXT-3530' for more detail.
[04/30 16:37:49     80s] PreRoute RC Extraction called for design IOTDF.
[04/30 16:37:49     80s] RC Extraction called in multi-corner(1) mode.
[04/30 16:37:49     80s] RCMode: PreRoute
[04/30 16:37:49     80s]       RC Corner Indexes            0   
[04/30 16:37:49     80s] Capacitance Scaling Factor   : 1.00000 
[04/30 16:37:49     80s] Resistance Scaling Factor    : 1.00000 
[04/30 16:37:49     80s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 16:37:49     80s] Clock Res. Scaling Factor    : 1.00000 
[04/30 16:37:49     80s] Shrink Factor                : 1.00000
[04/30 16:37:49     80s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 16:37:49     80s] Using capacitance table file ...
[04/30 16:37:49     80s] Updating RC grid for preRoute extraction ...
[04/30 16:37:49     80s] Initializing multi-corner capacitance tables ... 
[04/30 16:37:49     80s] Initializing multi-corner resistance tables ...
[04/30 16:37:49     80s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1221.012M)
[04/30 16:37:49     80s] #################################################################################
[04/30 16:37:49     80s] # Design Stage: PreRoute
[04/30 16:37:49     80s] # Design Name: IOTDF
[04/30 16:37:49     80s] # Design Mode: 90nm
[04/30 16:37:49     80s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:37:49     80s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:37:49     80s] # Signoff Settings: SI Off 
[04/30 16:37:49     80s] #################################################################################
[04/30 16:37:49     80s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:37:49     80s] Calculate delays in BcWc mode...
[04/30 16:37:49     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 1251.5M, InitMEM = 1251.5M)
[04/30 16:37:49     80s] Start delay calculation (fullDC) (1 T). (MEM=1251.5)
[04/30 16:37:49     80s] End AAE Lib Interpolated Model. (MEM=1251.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:37:50     81s] Total number of fetched objects 2308
[04/30 16:37:50     81s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:37:50     81s] End delay calculation. (MEM=1311.75 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 16:37:50     81s] End delay calculation (fullDC). (MEM=1311.75 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 16:37:50     81s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1311.7M) ***
[04/30 16:37:50     81s] Deleting Lib Analyzer.
[04/30 16:37:50     81s] Begin: GigaOpt high fanout net optimization
[04/30 16:37:50     81s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:37:50     81s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:37:50     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=1311.7M
[04/30 16:37:50     81s] #spOpts: mergeVia=F 
[04/30 16:37:50     81s] Core basic site is TSM13SITE
[04/30 16:37:50     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:37:50     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=1311.7M
[04/30 16:37:50     81s] 
[04/30 16:37:50     81s] Creating Lib Analyzer ...
[04/30 16:37:50     81s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:37:50     81s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:37:50     81s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:37:50     81s] 
[04/30 16:37:53     84s] Creating Lib Analyzer, finished. 
[04/30 16:37:53     84s] 
[04/30 16:37:53     84s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 16:37:53     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1311.7M
[04/30 16:37:53     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1311.7M
[04/30 16:37:55     86s] +----------+---------+--------+--------+------------+--------+
[04/30 16:37:55     86s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/30 16:37:55     86s] +----------+---------+--------+--------+------------+--------+
[04/30 16:37:55     86s] |    70.02%|        -|  -6.070| -97.150|   0:00:00.0| 1388.1M|
[04/30 16:37:55     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:37:55     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:37:55     86s] |    70.02%|        -|  -6.070| -97.150|   0:00:00.0| 1388.1M|
[04/30 16:37:55     86s] +----------+---------+--------+--------+------------+--------+
[04/30 16:37:55     86s] 
[04/30 16:37:55     86s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***
[04/30 16:37:55     86s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:37:55     86s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:37:55     86s] **** End NDR-Layer Usage Statistics ****
[04/30 16:37:55     86s] End: GigaOpt high fanout net optimization
[04/30 16:37:55     86s] Begin: GigaOpt DRV Optimization
[04/30 16:37:55     86s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:37:55     86s] PhyDesignGrid: maxLocalDensity 3.00
[04/30 16:37:55     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1369.0M
[04/30 16:37:55     86s] #spOpts: mergeVia=F 
[04/30 16:37:55     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1369.0M
[04/30 16:37:55     86s] 
[04/30 16:37:55     86s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 16:37:55     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1369.0M
[04/30 16:37:55     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1369.0M
[04/30 16:37:57     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:37:57     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/30 16:37:57     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:37:57     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/30 16:37:57     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:37:57     87s] Info: violation cost 4264.159668 (cap = 2009.009399, tran = 2255.150879, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:37:57     87s] |   130|   130|   -25.30|   130|   130|    -0.97|     0|     0|     0|     0|    -6.07|   -97.15|       0|       0|       0|  70.02|          |         |
[04/30 16:37:57     87s] Info: violation cost 4264.159668 (cap = 2009.009399, tran = 2255.150879, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:37:57     87s] |   130|   130|   -25.30|   130|   130|    -0.97|     0|     0|     0|     0|    -6.07|   -97.15|       0|       0|       0|  70.02| 0:00:00.0|  1388.1M|
[04/30 16:37:57     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] ###############################################################################
[04/30 16:37:57     87s] #
[04/30 16:37:57     87s] #  Large fanout net report:  
[04/30 16:37:57     87s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/30 16:37:57     87s] #     - current density: 70.02
[04/30 16:37:57     87s] #
[04/30 16:37:57     87s] #  List of high fanout nets:
[04/30 16:37:57     87s] #
[04/30 16:37:57     87s] ###############################################################################
[04/30 16:37:57     87s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:37:57     87s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:37:57     87s] **** End NDR-Layer Usage Statistics ****
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] =======================================================================
[04/30 16:37:57     87s]                 Reasons for remaining drv violations
[04/30 16:37:57     87s] =======================================================================
[04/30 16:37:57     87s] *info: Total 130 net(s) have violations which can't be fixed by DRV optimization.
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1388.1M) ***
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] End: GigaOpt DRV Optimization
[04/30 16:37:57     87s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/30 16:37:57     87s] **optDesign ... cpu = 0:00:15, real = 0:00:18, mem = 964.8M, totSessionCpu=0:01:28 **
[04/30 16:37:57     87s] Deleting Lib Analyzer.
[04/30 16:37:57     87s] Begin: GigaOpt Global Optimization
[04/30 16:37:57     87s] *info: use new DP (enabled)
[04/30 16:37:57     87s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:37:57     87s] PhyDesignGrid: maxLocalDensity 1.20
[04/30 16:37:57     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1254.5M
[04/30 16:37:57     87s] #spOpts: mergeVia=F 
[04/30 16:37:57     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1254.5M
[04/30 16:37:57     87s] 
[04/30 16:37:57     87s] Creating Lib Analyzer ...
[04/30 16:37:57     87s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:37:57     87s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:37:57     87s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:37:57     87s] 
[04/30 16:38:00     90s] Creating Lib Analyzer, finished. 
[04/30 16:38:00     90s] 
[04/30 16:38:00     90s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/30 16:38:00     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1254.5M
[04/30 16:38:00     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1254.5M
[04/30 16:38:05     96s] *info: 1 clock net excluded
[04/30 16:38:05     96s] *info: 2 special nets excluded.
[04/30 16:38:05     96s] *info: 327 no-driver nets excluded.
[04/30 16:38:07     98s] ** GigaOpt Global Opt WNS Slack -6.070  TNS Slack -97.150 
[04/30 16:38:07     98s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[04/30 16:38:07     98s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
[04/30 16:38:07     98s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[04/30 16:38:07     98s] |  -6.070| -97.150|    70.02%|   0:00:00.0| 1418.1M|av_func_mode_max|  default| iot_out[30]            |
[04/30 16:38:07     98s] |  -6.070| -97.125|    70.03%|   0:00:00.0| 1425.8M|av_func_mode_max|  default| iot_out[30]            |
[04/30 16:38:07     98s] |   0.000|   0.000|    70.83%|   0:00:00.0| 1425.8M|              NA|       NA| NA                     |
[04/30 16:38:07     98s] +--------+--------+----------+------------+--------+----------------+---------+------------------------+
[04/30 16:38:08     98s] 
[04/30 16:38:08     98s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1425.8M) ***
[04/30 16:38:08     98s] 
[04/30 16:38:08     98s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1425.8M) ***
[04/30 16:38:08     98s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:38:08     98s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:38:08     98s] **** End NDR-Layer Usage Statistics ****
[04/30 16:38:08     98s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/30 16:38:08     98s] End: GigaOpt Global Optimization
[04/30 16:38:08     98s] 
[04/30 16:38:08     98s] Active setup views:
[04/30 16:38:08     98s]  av_func_mode_max
[04/30 16:38:08     98s]   Dominating endpoints: 0
[04/30 16:38:08     98s]   Dominating TNS: -0.000
[04/30 16:38:08     98s] 
[04/30 16:38:08     98s] *** Timing NOT met, worst failing slack is 0.075
[04/30 16:38:08     98s] *** Check timing (0:00:00.0)
[04/30 16:38:08     98s] Deleting Lib Analyzer.
[04/30 16:38:08     98s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:38:08     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=1274.3M
[04/30 16:38:08     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=1274.3M
[04/30 16:38:08     98s] Begin: Area Reclaim Optimization
[04/30 16:38:08     98s] 
[04/30 16:38:08     98s] Creating Lib Analyzer ...
[04/30 16:38:08     98s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:38:08     98s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:38:08     98s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:38:08     98s] 
[04/30 16:38:10    100s] Creating Lib Analyzer, finished. 
[04/30 16:38:10    100s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:38:10    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=1425.8M
[04/30 16:38:10    100s] #spOpts: mergeVia=F 
[04/30 16:38:10    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=1425.8M
[04/30 16:38:11    100s] 
[04/30 16:38:11    100s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/30 16:38:11    100s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=1425.8M
[04/30 16:38:11    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=1425.8M
[04/30 16:38:11    101s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.83
[04/30 16:38:11    101s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:11    101s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/30 16:38:11    101s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:11    101s] |    70.83%|        -|   0.000|   0.000|   0:00:00.0| 1425.8M|
[04/30 16:38:11    101s] |    70.83%|        0|   0.000|   0.000|   0:00:00.0| 1425.8M|
[04/30 16:38:11    101s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 16:38:11    101s] |    70.83%|        0|   0.000|   0.000|   0:00:00.0| 1425.8M|
[04/30 16:38:12    101s] |    69.72%|       34|  -6.070| -97.125|   0:00:01.0| 1425.8M|
[04/30 16:38:12    101s] |    69.65%|        3|  -6.070| -97.125|   0:00:00.0| 1425.8M|
[04/30 16:38:12    102s] |    69.07%|      114|  -6.070| -97.125|   0:00:00.0| 1425.8M|
[04/30 16:38:12    102s] |    69.07%|        0|  -6.070| -97.125|   0:00:00.0| 1425.8M|
[04/30 16:38:12    102s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 16:38:12    102s] |    69.07%|        0|  -6.070| -97.125|   0:00:00.0| 1425.8M|
[04/30 16:38:12    102s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:12    102s] Reclaim Optimization End WNS Slack -6.070  TNS Slack -97.125 Density 69.07
[04/30 16:38:12    102s] 
[04/30 16:38:12    102s] ** Summary: Restruct = 0 Buffer Deletion = 42 Declone = 0 Resize = 114 **
[04/30 16:38:12    102s] --------------------------------------------------------------
[04/30 16:38:12    102s] |                                   | Total     | Sequential |
[04/30 16:38:12    102s] --------------------------------------------------------------
[04/30 16:38:12    102s] | Num insts resized                 |     114  |     109    |
[04/30 16:38:12    102s] | Num insts undone                  |       0  |       0    |
[04/30 16:38:12    102s] | Num insts Downsized               |     114  |     109    |
[04/30 16:38:12    102s] | Num insts Samesized               |       0  |       0    |
[04/30 16:38:12    102s] | Num insts Upsized                 |       0  |       0    |
[04/30 16:38:12    102s] | Num multiple commits+uncommits    |       0  |       -    |
[04/30 16:38:12    102s] --------------------------------------------------------------
[04/30 16:38:12    102s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:38:12    102s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:38:12    102s] **** End NDR-Layer Usage Statistics ****
[04/30 16:38:12    102s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
[04/30 16:38:12    102s] Executing incremental physical updates
[04/30 16:38:12    102s] Executing incremental physical updates
[04/30 16:38:12    102s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1276.26M, totSessionCpu=0:01:43).
[04/30 16:38:13    102s] **INFO: Flow update: Design is easy to close.
[04/30 16:38:13    102s] setup target slack: 0.1
[04/30 16:38:13    102s] extra slack: 0.1
[04/30 16:38:13    102s] std delay: 0.0352
[04/30 16:38:13    102s] real setup target slack: 0.0352
[04/30 16:38:13    102s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:38:13    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=1276.3M
[04/30 16:38:13    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=1276.3M
[04/30 16:38:13    102s] incrSKP preserve mode is on...
[04/30 16:38:13    102s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:38:13    102s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 16:38:13    102s] [NR-eGR] Initial Peak syMemory usage = 1276.3 MB
[04/30 16:38:13    102s] (I)       Reading DB...
[04/30 16:38:13    102s] (I)       before initializing RouteDB syMemory usage = 1276.3 MB
[04/30 16:38:13    102s] (I)       congestionReportName   : 
[04/30 16:38:13    102s] (I)       layerRangeFor2DCongestion : 
[04/30 16:38:13    102s] (I)       buildTerm2TermWires    : 0
[04/30 16:38:13    102s] (I)       doTrackAssignment      : 1
[04/30 16:38:13    102s] (I)       dumpBookshelfFiles     : 0
[04/30 16:38:13    102s] (I)       numThreads             : 1
[04/30 16:38:13    102s] (I)       bufferingAwareRouting  : false
[04/30 16:38:13    102s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:38:13    102s] (I)       honorPin               : false
[04/30 16:38:13    102s] (I)       honorPinGuide          : true
[04/30 16:38:13    102s] (I)       honorPartition         : false
[04/30 16:38:13    102s] (I)       allowPartitionCrossover: false
[04/30 16:38:13    102s] (I)       honorSingleEntry       : true
[04/30 16:38:13    102s] (I)       honorSingleEntryStrong : true
[04/30 16:38:13    102s] (I)       handleViaSpacingRule   : false
[04/30 16:38:13    102s] (I)       handleEolSpacingRule   : false
[04/30 16:38:13    102s] (I)       PDConstraint           : none
[04/30 16:38:13    102s] (I)       expBetterNDRHandling   : false
[04/30 16:38:13    102s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:38:13    102s] (I)       routingEffortLevel     : 3
[04/30 16:38:13    102s] (I)       effortLevel            : standard
[04/30 16:38:13    102s] [NR-eGR] minRouteLayer          : 2
[04/30 16:38:13    102s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:38:13    102s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:38:13    102s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:38:13    102s] (I)       numRowsPerGCell        : 1
[04/30 16:38:13    102s] (I)       speedUpLargeDesign     : 0
[04/30 16:38:13    102s] (I)       multiThreadingTA       : 1
[04/30 16:38:13    102s] (I)       blkAwareLayerSwitching : 1
[04/30 16:38:13    102s] (I)       optimizationMode       : false
[04/30 16:38:13    102s] (I)       routeSecondPG          : false
[04/30 16:38:13    102s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:38:13    102s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:38:13    102s] (I)       punchThroughDistance   : 500.00
[04/30 16:38:13    102s] (I)       scenicBound            : 1.15
[04/30 16:38:13    102s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:38:13    102s] (I)       source-to-sink ratio   : 0.00
[04/30 16:38:13    102s] (I)       targetCongestionRatioH : 1.00
[04/30 16:38:13    102s] (I)       targetCongestionRatioV : 1.00
[04/30 16:38:13    102s] (I)       layerCongestionRatio   : 0.70
[04/30 16:38:13    102s] (I)       m1CongestionRatio      : 0.10
[04/30 16:38:13    102s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:38:13    102s] (I)       localRouteEffort       : 1.00
[04/30 16:38:13    102s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:38:13    102s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:38:13    102s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:38:13    102s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:38:13    102s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:38:13    102s] (I)       routeVias              : 
[04/30 16:38:13    102s] (I)       readTROption           : true
[04/30 16:38:13    102s] (I)       extraSpacingFactor     : 1.00
[04/30 16:38:13    102s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:38:13    102s] (I)       routeSelectedNetsOnly  : false
[04/30 16:38:13    102s] (I)       clkNetUseMaxDemand     : false
[04/30 16:38:13    102s] (I)       extraDemandForClocks   : 0
[04/30 16:38:13    102s] (I)       steinerRemoveLayers    : false
[04/30 16:38:13    102s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:38:13    102s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:38:13    102s] (I)       similarTopologyRoutingFast : false
[04/30 16:38:13    102s] (I)       spanningTreeRefinement : false
[04/30 16:38:13    102s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:38:13    102s] (I)       starting read tracks
[04/30 16:38:13    102s] (I)       build grid graph
[04/30 16:38:13    102s] (I)       build grid graph start
[04/30 16:38:13    102s] [NR-eGR] Layer1 has no routable track
[04/30 16:38:13    102s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:38:13    102s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:38:13    102s] (I)       build grid graph end
[04/30 16:38:13    102s] (I)       numViaLayers=8
[04/30 16:38:13    102s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:38:13    102s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:38:13    102s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:38:13    102s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:38:13    102s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:38:13    102s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:38:13    102s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:38:13    102s] (I)       end build via table
[04/30 16:38:13    103s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:38:13    103s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:38:13    103s] (I)       readDataFromPlaceDB
[04/30 16:38:13    103s] (I)       Read net information..
[04/30 16:38:13    103s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:38:13    103s] (I)       Read testcase time = 0.000 seconds
[04/30 16:38:13    103s] 
[04/30 16:38:13    103s] (I)       read default dcut vias
[04/30 16:38:13    103s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:38:13    103s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:38:13    103s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:38:13    103s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:38:13    103s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:38:13    103s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:38:13    103s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:38:13    103s] (I)       build grid graph start
[04/30 16:38:13    103s] (I)       build grid graph end
[04/30 16:38:13    103s] (I)       Model blockage into capacity
[04/30 16:38:13    103s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:38:13    103s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:38:13    103s] (I)       Modeling time = 0.000 seconds
[04/30 16:38:13    103s] 
[04/30 16:38:13    103s] (I)       Number of ignored nets = 0
[04/30 16:38:13    103s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:38:13    103s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:38:13    103s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:38:13    103s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:38:13    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:38:13    103s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1276.3 MB
[04/30 16:38:13    103s] (I)       Ndr track 0 does not exist
[04/30 16:38:13    103s] (I)       Layer1  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer2  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer3  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer4  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer5  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer6  viaCost=200.00
[04/30 16:38:13    103s] (I)       Layer7  viaCost=200.00
[04/30 16:38:13    103s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:38:13    103s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:38:13    103s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:38:13    103s] (I)       Site Width          :   920  (dbu)
[04/30 16:38:13    103s] (I)       Row Height          :  7380  (dbu)
[04/30 16:38:13    103s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:38:13    103s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:38:13    103s] (I)       grid                :    60    58     8
[04/30 16:38:13    103s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:38:13    103s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:38:13    103s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:38:13    103s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:38:13    103s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:38:13    103s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:38:13    103s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:38:13    103s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:38:13    103s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:38:13    103s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:38:13    103s] (I)       --------------------------------------------------------
[04/30 16:38:13    103s] 
[04/30 16:38:13    103s] [NR-eGR] ============ Routing rule table ============
[04/30 16:38:13    103s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:38:13    103s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:38:13    103s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:38:13    103s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:13    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:13    103s] [NR-eGR] ========================================
[04/30 16:38:13    103s] [NR-eGR] 
[04/30 16:38:13    103s] (I)       After initializing earlyGlobalRoute syMemory usage = 1276.3 MB
[04/30 16:38:13    103s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 16:38:13    103s] (I)       ============= Initialization =============
[04/30 16:38:13    103s] (I)       totalPins=6354  totalGlobalPin=6192 (97.45%)
[04/30 16:38:13    103s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:13    103s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 16:38:13    103s] (I)       ============  Phase 1a Route ============
[04/30 16:38:13    103s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:38:13    103s] (I)       Usage: 12375 = (5867 H, 6508 V) = (6.24% H, 6.91% V) = (2.165e+04um H, 2.401e+04um V)
[04/30 16:38:13    103s] (I)       
[04/30 16:38:13    103s] (I)       ============  Phase 1b Route ============
[04/30 16:38:13    103s] (I)       Usage: 12375 = (5867 H, 6508 V) = (6.24% H, 6.91% V) = (2.165e+04um H, 2.401e+04um V)
[04/30 16:38:13    103s] (I)       
[04/30 16:38:13    103s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.566375e+04um
[04/30 16:38:13    103s] (I)       ============  Phase 1c Route ============
[04/30 16:38:13    103s] (I)       Usage: 12375 = (5867 H, 6508 V) = (6.24% H, 6.91% V) = (2.165e+04um H, 2.401e+04um V)
[04/30 16:38:13    103s] (I)       
[04/30 16:38:13    103s] (I)       ============  Phase 1d Route ============
[04/30 16:38:13    103s] (I)       Usage: 12375 = (5867 H, 6508 V) = (6.24% H, 6.91% V) = (2.165e+04um H, 2.401e+04um V)
[04/30 16:38:14    103s] (I)       
[04/30 16:38:14    103s] (I)       ============  Phase 1e Route ============
[04/30 16:38:14    103s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:38:14    103s] (I)       Usage: 12375 = (5867 H, 6508 V) = (6.24% H, 6.91% V) = (2.165e+04um H, 2.401e+04um V)
[04/30 16:38:14    103s] (I)       
[04/30 16:38:14    103s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.566375e+04um
[04/30 16:38:14    103s] [NR-eGR] 
[04/30 16:38:14    103s] (I)       ============  Phase 1l Route ============
[04/30 16:38:14    103s] (I)       Phase 1l runs 0.01 seconds
[04/30 16:38:14    103s] (I)       
[04/30 16:38:14    103s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:38:14    103s] [NR-eGR]                OverCon            
[04/30 16:38:14    103s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:38:14    103s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:38:14    103s] [NR-eGR] ------------------------------------
[04/30 16:38:14    103s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] ------------------------------------
[04/30 16:38:14    103s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:38:14    103s] [NR-eGR] 
[04/30 16:38:14    103s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:38:14    103s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:14    103s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:38:14    103s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:38:14    103s] [NR-eGR] End Peak syMemory usage = 1276.3 MB
[04/30 16:38:14    103s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
[04/30 16:38:14    103s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:14    103s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:38:14    103s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:14    103s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:38:14    103s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:14    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:38:14    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:38:14    103s] Apply auto density screen in post-place stage.
[04/30 16:38:14    103s] Auto density screen increases utilization from 0.691 to 0.691
[04/30 16:38:14    103s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1276.3M
[04/30 16:38:14    103s] *** Starting refinePlace (0:01:43 mem=1276.3M) ***
[04/30 16:38:14    103s] Total net bbox length = 6.805e+04 (3.262e+04 3.543e+04) (ext = 3.003e+04)
[04/30 16:38:14    103s] default core: bins with density >  0.75 =   25 % ( 9 / 36 )
[04/30 16:38:14    103s] Density distribution unevenness ratio = 5.310%
[04/30 16:38:14    103s] RPlace IncrNP: Rollback Lev = -5
[04/30 16:38:14    103s] RPlace: Density =0.843750, incremental np is triggered.
[04/30 16:38:14    103s] incr SKP is on..., with optDC mode
[04/30 16:38:14    103s] total jobs 6536
[04/30 16:38:14    103s] multi thread init TemplateIndex for each ta. thread num 1
[04/30 16:38:15    104s] (cpu=0:00:01.2 mem=1286.5M) ***
[04/30 16:38:15    104s] total jobs 0 -> 5624
[04/30 16:38:15    104s] multi thread init TemplateIndex for each ta. thread num 1
[04/30 16:38:15    104s] finished multi-thread init
[04/30 16:38:15    104s] *** Build Virtual Sizing Timing Model
[04/30 16:38:15    104s] (cpu=0:00:01.7 mem=1299.5M) ***
[04/30 16:38:16    105s] Persistent padding is off here.
[04/30 16:38:16    105s] Congestion driven padding in post-place stage.
[04/30 16:38:16    105s] Congestion driven padding increases utilization from 0.891 to 0.894
[04/30 16:38:16    105s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.5M
[04/30 16:38:16    105s] limitMaxMove 0, priorityInstMaxMove -1
[04/30 16:38:16    105s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[04/30 16:38:16    105s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/30 16:38:16    105s] No instances found in the vector
[04/30 16:38:16    105s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1310.5M, DRC: 0)
[04/30 16:38:16    105s] 0 (out of 0) MH cells were successfully legalized.
[04/30 16:38:18    107s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/30 16:38:18    107s] No instances found in the vector
[04/30 16:38:18    107s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1316.5M, DRC: 0)
[04/30 16:38:18    107s] 0 (out of 0) MH cells were successfully legalized.
[04/30 16:38:20    108s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/30 16:38:20    108s] No instances found in the vector
[04/30 16:38:20    108s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1316.5M, DRC: 0)
[04/30 16:38:20    108s] 0 (out of 0) MH cells were successfully legalized.
[04/30 16:38:22    110s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/30 16:38:22    110s] No instances found in the vector
[04/30 16:38:22    110s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1316.5M, DRC: 0)
[04/30 16:38:22    110s] 0 (out of 0) MH cells were successfully legalized.
[04/30 16:38:25    113s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/30 16:38:25    113s] No instances found in the vector
[04/30 16:38:25    113s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1316.5M, DRC: 0)
[04/30 16:38:25    113s] 0 (out of 0) MH cells were successfully legalized.
[04/30 16:38:28    117s] default core: bins with density >  0.75 = 33.3 % ( 12 / 36 )
[04/30 16:38:28    117s] Density distribution unevenness ratio = 6.699%
[04/30 16:38:28    117s] RPlace postIncrNP: Density = 0.843750 -> 0.867500.
[04/30 16:38:28    117s] RPlace postIncrNP Info: Density distribution changes:
[04/30 16:38:28    117s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[04/30 16:38:28    117s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[04/30 16:38:28    117s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[04/30 16:38:28    117s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[04/30 16:38:28    117s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[04/30 16:38:28    117s] [0.85 - 0.90] :	 0 (0.00%) -> 1 (2.78%)
[04/30 16:38:28    117s] [0.80 - 0.85] :	 2 (5.56%) -> 4 (11.11%)
[04/30 16:38:28    117s] [CPU] RefinePlace/IncrNP (cpu=0:00:14.2, real=0:00:14.0, mem=1284.5MB) @(0:01:43 - 0:01:57).
[04/30 16:38:28    117s] Move report: incrNP moves 1753 insts, mean move: 7.71 um, max move: 70.48 um
[04/30 16:38:28    117s] 	Max move on inst (U1080): (99.36, 103.32) --> (65.78, 66.42)
[04/30 16:38:28    117s] Move report: Timing Driven Placement moves 1753 insts, mean move: 7.71 um, max move: 70.48 um
[04/30 16:38:28    117s] 	Max move on inst (U1080): (99.36, 103.32) --> (65.78, 66.42)
[04/30 16:38:28    117s] 	Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 1284.5MB
[04/30 16:38:28    117s] Starting refinePlace ...
[04/30 16:38:28    117s] default core: bins with density >  0.75 = 33.3 % ( 12 / 36 )
[04/30 16:38:28    117s] Density distribution unevenness ratio = 6.699%
[04/30 16:38:28    117s]   Spread Effort: high, pre-route mode, useDDP on.
[04/30 16:38:28    117s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB) @(0:01:57 - 0:01:57).
[04/30 16:38:28    117s] Move report: preRPlace moves 243 insts, mean move: 1.77 um, max move: 8.75 um
[04/30 16:38:28    117s] 	Max move on inst (add_1_root_add_0_root_add_143_2/U1_5): (118.22, 136.53) --> (123.28, 132.84)
[04/30 16:38:28    117s] 	Length: 20 sites, height: 1 rows, site name: TSM13SITE, cell type: ADDFXL
[04/30 16:38:29    117s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:38:29    117s] Placement tweakage begins.
[04/30 16:38:29    117s] wire length = 5.167e+04
[04/30 16:38:29    117s] wire length = 4.785e+04
[04/30 16:38:29    117s] Placement tweakage ends.
[04/30 16:38:29    117s] Move report: tweak moves 250 insts, mean move: 5.79 um, max move: 22.08 um
[04/30 16:38:29    117s] 	Max move on inst (U759): (61.18, 125.46) --> (83.26, 125.46)
[04/30 16:38:29    117s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1284.5MB) @(0:01:57 - 0:01:58).
[04/30 16:38:29    117s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:29    117s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1284.5MB) @(0:01:58 - 0:01:58).
[04/30 16:38:29    117s] Move report: Detail placement moves 426 insts, mean move: 4.08 um, max move: 22.08 um
[04/30 16:38:29    117s] 	Max move on inst (U759): (61.18, 125.46) --> (83.26, 125.46)
[04/30 16:38:29    117s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1284.5MB
[04/30 16:38:29    117s] Statistics of distance of Instance movement in refine placement:
[04/30 16:38:29    117s]   maximum (X+Y) =        70.48 um
[04/30 16:38:29    117s]   inst (U1080) with max move: (99.36, 103.32) -> (65.78, 66.42)
[04/30 16:38:29    117s]   mean    (X+Y) =         7.88 um
[04/30 16:38:29    117s] Total instances flipped for WireLenOpt: 112
[04/30 16:38:29    117s] Total instances flipped, including legalization: 4
[04/30 16:38:29    117s] Summary Report:
[04/30 16:38:29    117s] Instances move: 1758 (out of 1787 movable)
[04/30 16:38:29    117s] Instances flipped: 4
[04/30 16:38:29    117s] Mean displacement: 7.88 um
[04/30 16:38:29    117s] Max displacement: 70.48 um (Instance: U1080) (99.36, 103.32) -> (65.78, 66.42)
[04/30 16:38:29    117s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[04/30 16:38:29    117s] Total instances moved : 1758
[04/30 16:38:29    117s] Total net bbox length = 6.772e+04 (3.238e+04 3.534e+04) (ext = 2.977e+04)
[04/30 16:38:29    117s] Runtime: CPU: 0:00:14.5 REAL: 0:00:15.0 MEM: 1284.5MB
[04/30 16:38:29    117s] [CPU] RefinePlace/total (cpu=0:00:14.5, real=0:00:15.0, mem=1284.5MB) @(0:01:43 - 0:01:58).
[04/30 16:38:29    117s] *** Finished refinePlace (0:01:58 mem=1284.5M) ***
[04/30 16:38:29    117s] default core: bins with density >  0.75 = 33.3 % ( 12 / 36 )
[04/30 16:38:29    117s] Density distribution unevenness ratio = 6.712%
[04/30 16:38:29    117s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/30 16:38:29    117s] Type 'man IMPSP-9025' for more detail.
[04/30 16:38:29    117s] Trial Route Overflow 0(H) 0(V)
[04/30 16:38:29    117s] Starting congestion repair ...
[04/30 16:38:29    117s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/30 16:38:29    117s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:38:29    117s] Starting Early Global Route congestion estimation: mem = 1284.5M
[04/30 16:38:29    117s] (I)       Reading DB...
[04/30 16:38:29    117s] (I)       before initializing RouteDB syMemory usage = 1284.5 MB
[04/30 16:38:29    117s] (I)       congestionReportName   : 
[04/30 16:38:29    117s] (I)       layerRangeFor2DCongestion : 
[04/30 16:38:29    117s] (I)       buildTerm2TermWires    : 1
[04/30 16:38:29    117s] (I)       doTrackAssignment      : 1
[04/30 16:38:29    117s] (I)       dumpBookshelfFiles     : 0
[04/30 16:38:29    117s] (I)       numThreads             : 1
[04/30 16:38:29    117s] (I)       bufferingAwareRouting  : false
[04/30 16:38:29    117s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:38:29    117s] (I)       honorPin               : false
[04/30 16:38:29    117s] (I)       honorPinGuide          : true
[04/30 16:38:29    117s] (I)       honorPartition         : false
[04/30 16:38:29    117s] (I)       allowPartitionCrossover: false
[04/30 16:38:29    117s] (I)       honorSingleEntry       : true
[04/30 16:38:29    117s] (I)       honorSingleEntryStrong : true
[04/30 16:38:29    117s] (I)       handleViaSpacingRule   : false
[04/30 16:38:29    117s] (I)       handleEolSpacingRule   : false
[04/30 16:38:29    117s] (I)       PDConstraint           : none
[04/30 16:38:29    117s] (I)       expBetterNDRHandling   : false
[04/30 16:38:29    117s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:38:29    117s] (I)       routingEffortLevel     : 3
[04/30 16:38:29    117s] (I)       effortLevel            : standard
[04/30 16:38:29    117s] [NR-eGR] minRouteLayer          : 2
[04/30 16:38:29    117s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:38:29    117s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:38:29    117s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:38:29    117s] (I)       numRowsPerGCell        : 1
[04/30 16:38:29    117s] (I)       speedUpLargeDesign     : 0
[04/30 16:38:29    117s] (I)       multiThreadingTA       : 1
[04/30 16:38:29    117s] (I)       blkAwareLayerSwitching : 1
[04/30 16:38:29    117s] (I)       optimizationMode       : false
[04/30 16:38:29    117s] (I)       routeSecondPG          : false
[04/30 16:38:29    117s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:38:29    117s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:38:29    117s] (I)       punchThroughDistance   : 500.00
[04/30 16:38:29    117s] (I)       scenicBound            : 1.15
[04/30 16:38:29    117s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:38:29    117s] (I)       source-to-sink ratio   : 0.00
[04/30 16:38:29    117s] (I)       targetCongestionRatioH : 1.00
[04/30 16:38:29    117s] (I)       targetCongestionRatioV : 1.00
[04/30 16:38:29    117s] (I)       layerCongestionRatio   : 0.70
[04/30 16:38:29    117s] (I)       m1CongestionRatio      : 0.10
[04/30 16:38:29    117s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:38:29    117s] (I)       localRouteEffort       : 1.00
[04/30 16:38:29    117s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:38:29    117s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:38:29    117s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:38:29    117s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:38:29    117s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:38:29    117s] (I)       routeVias              : 
[04/30 16:38:29    117s] (I)       readTROption           : true
[04/30 16:38:29    117s] (I)       extraSpacingFactor     : 1.00
[04/30 16:38:29    117s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:38:29    117s] (I)       routeSelectedNetsOnly  : false
[04/30 16:38:29    117s] (I)       clkNetUseMaxDemand     : false
[04/30 16:38:29    117s] (I)       extraDemandForClocks   : 0
[04/30 16:38:29    117s] (I)       steinerRemoveLayers    : false
[04/30 16:38:29    117s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:38:29    117s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:38:29    117s] (I)       similarTopologyRoutingFast : false
[04/30 16:38:29    117s] (I)       spanningTreeRefinement : false
[04/30 16:38:29    117s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:38:29    117s] (I)       starting read tracks
[04/30 16:38:29    117s] (I)       build grid graph
[04/30 16:38:29    117s] (I)       build grid graph start
[04/30 16:38:29    117s] [NR-eGR] Layer1 has no routable track
[04/30 16:38:29    117s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:38:29    117s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:38:29    117s] (I)       build grid graph end
[04/30 16:38:29    117s] (I)       numViaLayers=8
[04/30 16:38:29    117s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:38:29    117s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:38:29    117s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:38:29    117s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:38:29    117s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:38:29    117s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:38:29    117s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:38:29    117s] (I)       end build via table
[04/30 16:38:29    117s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:38:29    117s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:38:29    117s] (I)       readDataFromPlaceDB
[04/30 16:38:29    117s] (I)       Read net information..
[04/30 16:38:29    117s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:38:29    117s] (I)       Read testcase time = 0.000 seconds
[04/30 16:38:29    117s] 
[04/30 16:38:29    117s] (I)       read default dcut vias
[04/30 16:38:29    117s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:38:29    117s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:38:29    117s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:38:29    117s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:38:29    117s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:38:29    117s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:38:29    117s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:38:29    117s] (I)       build grid graph start
[04/30 16:38:29    117s] (I)       build grid graph end
[04/30 16:38:29    117s] (I)       Model blockage into capacity
[04/30 16:38:29    117s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:38:29    117s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:38:29    117s] (I)       Modeling time = 0.000 seconds
[04/30 16:38:29    117s] 
[04/30 16:38:29    117s] (I)       Number of ignored nets = 0
[04/30 16:38:29    117s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:38:29    117s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:38:29    117s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:38:29    117s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:38:29    117s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:38:29    117s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1284.5 MB
[04/30 16:38:29    117s] (I)       Ndr track 0 does not exist
[04/30 16:38:29    117s] (I)       Layer1  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer2  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer3  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer4  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer5  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer6  viaCost=200.00
[04/30 16:38:29    117s] (I)       Layer7  viaCost=200.00
[04/30 16:38:29    117s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:38:29    117s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:38:29    117s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:38:29    117s] (I)       Site Width          :   920  (dbu)
[04/30 16:38:29    117s] (I)       Row Height          :  7380  (dbu)
[04/30 16:38:29    117s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:38:29    117s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:38:29    117s] (I)       grid                :    60    58     8
[04/30 16:38:29    117s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:38:29    117s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:38:29    117s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:38:29    117s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:38:29    117s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:38:30    117s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:38:30    117s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:38:30    117s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:38:30    117s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:38:30    117s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:38:30    117s] (I)       --------------------------------------------------------
[04/30 16:38:30    117s] 
[04/30 16:38:30    117s] [NR-eGR] ============ Routing rule table ============
[04/30 16:38:30    117s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:38:30    117s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:38:30    117s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:38:30    117s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:30    117s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:30    117s] [NR-eGR] ========================================
[04/30 16:38:30    117s] [NR-eGR] 
[04/30 16:38:30    117s] (I)       After initializing earlyGlobalRoute syMemory usage = 1284.5 MB
[04/30 16:38:30    117s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 16:38:30    117s] (I)       ============= Initialization =============
[04/30 16:38:30    117s] (I)       totalPins=6354  totalGlobalPin=6210 (97.73%)
[04/30 16:38:30    117s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:30    117s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 16:38:30    117s] (I)       ============  Phase 1a Route ============
[04/30 16:38:30    117s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:38:30    117s] (I)       Usage: 12334 = (5854 H, 6480 V) = (6.23% H, 6.88% V) = (2.160e+04um H, 2.391e+04um V)
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] (I)       ============  Phase 1b Route ============
[04/30 16:38:30    117s] (I)       Usage: 12334 = (5854 H, 6480 V) = (6.23% H, 6.88% V) = (2.160e+04um H, 2.391e+04um V)
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.551246e+04um
[04/30 16:38:30    117s] (I)       ============  Phase 1c Route ============
[04/30 16:38:30    117s] (I)       Usage: 12334 = (5854 H, 6480 V) = (6.23% H, 6.88% V) = (2.160e+04um H, 2.391e+04um V)
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] (I)       ============  Phase 1d Route ============
[04/30 16:38:30    117s] (I)       Usage: 12334 = (5854 H, 6480 V) = (6.23% H, 6.88% V) = (2.160e+04um H, 2.391e+04um V)
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] (I)       ============  Phase 1e Route ============
[04/30 16:38:30    117s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:38:30    117s] (I)       Usage: 12334 = (5854 H, 6480 V) = (6.23% H, 6.88% V) = (2.160e+04um H, 2.391e+04um V)
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.551246e+04um
[04/30 16:38:30    117s] [NR-eGR] 
[04/30 16:38:30    117s] (I)       ============  Phase 1l Route ============
[04/30 16:38:30    117s] (I)       Phase 1l runs 0.01 seconds
[04/30 16:38:30    117s] (I)       
[04/30 16:38:30    117s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:38:30    117s] [NR-eGR]                OverCon            
[04/30 16:38:30    117s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:38:30    117s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:38:30    117s] [NR-eGR] ------------------------------------
[04/30 16:38:30    117s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] ------------------------------------
[04/30 16:38:30    117s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:38:30    117s] [NR-eGR] 
[04/30 16:38:30    117s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:38:30    117s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:30    117s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:38:30    117s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:38:30    117s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1284.5M
[04/30 16:38:30    117s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:30    117s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:38:30    117s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:30    117s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:38:30    117s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:30    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:38:30    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:38:30    117s] Skipped repairing congestion.
[04/30 16:38:30    117s] Starting Early Global Route wiring: mem = 1284.5M
[04/30 16:38:30    117s] (I)       ============= track Assignment ============
[04/30 16:38:30    117s] (I)       extract Global 3D Wires
[04/30 16:38:30    117s] (I)       Extract Global WL : time=0.00
[04/30 16:38:30    117s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:38:30    117s] (I)       Initialization real time=0.00 seconds
[04/30 16:38:30    117s] (I)       Run Multi-thread track assignment
[04/30 16:38:31    117s] (I)       merging nets...
[04/30 16:38:31    117s] (I)       merging nets done
[04/30 16:38:31    117s] (I)       Kernel real time=0.02 seconds
[04/30 16:38:31    117s] (I)       End Greedy Track Assignment
[04/30 16:38:31    117s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:31    117s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6354
[04/30 16:38:31    117s] [NR-eGR] Layer2(METAL2)(V) length: 2.329415e+04um, number of vias: 8978
[04/30 16:38:31    117s] [NR-eGR] Layer3(METAL3)(H) length: 2.216556e+04um, number of vias: 226
[04/30 16:38:31    117s] [NR-eGR] Layer4(METAL4)(V) length: 1.754595e+03um, number of vias: 2
[04/30 16:38:31    117s] [NR-eGR] Layer5(METAL5)(H) length: 1.840000e+01um, number of vias: 0
[04/30 16:38:31    117s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:31    117s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:31    117s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:31    117s] [NR-eGR] Total length: 4.723270e+04um, number of vias: 15560
[04/30 16:38:31    117s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:31    117s] [NR-eGR] Total clock nets wire length: 2.282880e+03um 
[04/30 16:38:31    117s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:31    117s] Early Global Route wiring runtime: 0.08 seconds, mem = 1253.0M
[04/30 16:38:31    117s] End of congRepair (cpu=0:00:00.1, real=0:00:02.0)
[04/30 16:38:31    117s] Start to check current routing status for nets...
[04/30 16:38:31    117s] All nets are already routed correctly.
[04/30 16:38:31    117s] End to check current routing status for nets (mem=1253.0M)
[04/30 16:38:31    117s] Extraction called for design 'IOTDF' of instances=1787 and nets=2624 using extraction engine 'preRoute' .
[04/30 16:38:31    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 16:38:31    117s] Type 'man IMPEXT-3530' for more detail.
[04/30 16:38:31    117s] PreRoute RC Extraction called for design IOTDF.
[04/30 16:38:31    117s] RC Extraction called in multi-corner(1) mode.
[04/30 16:38:31    117s] RCMode: PreRoute
[04/30 16:38:31    117s]       RC Corner Indexes            0   
[04/30 16:38:31    117s] Capacitance Scaling Factor   : 1.00000 
[04/30 16:38:31    117s] Resistance Scaling Factor    : 1.00000 
[04/30 16:38:31    117s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 16:38:31    117s] Clock Res. Scaling Factor    : 1.00000 
[04/30 16:38:31    117s] Shrink Factor                : 1.00000
[04/30 16:38:31    117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 16:38:31    117s] Using capacitance table file ...
[04/30 16:38:31    117s] Updating RC grid for preRoute extraction ...
[04/30 16:38:31    117s] Initializing multi-corner capacitance tables ... 
[04/30 16:38:31    117s] Initializing multi-corner resistance tables ...
[04/30 16:38:31    117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1253.039M)
[04/30 16:38:31    118s] Compute RC Scale Done ...
[04/30 16:38:31    118s] **optDesign ... cpu = 0:00:46, real = 0:00:52, mem = 975.6M, totSessionCpu=0:01:58 **
[04/30 16:38:31    118s] #################################################################################
[04/30 16:38:31    118s] # Design Stage: PreRoute
[04/30 16:38:31    118s] # Design Name: IOTDF
[04/30 16:38:31    118s] # Design Mode: 90nm
[04/30 16:38:31    118s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:38:31    118s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:38:31    118s] # Signoff Settings: SI Off 
[04/30 16:38:31    118s] #################################################################################
[04/30 16:38:31    118s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:38:31    118s] Calculate delays in BcWc mode...
[04/30 16:38:31    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 1277.0M, InitMEM = 1277.0M)
[04/30 16:38:31    118s] Start delay calculation (fullDC) (1 T). (MEM=1277.01)
[04/30 16:38:31    118s] End AAE Lib Interpolated Model. (MEM=1277.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:32    118s] Total number of fetched objects 2282
[04/30 16:38:32    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:32    118s] End delay calculation. (MEM=1337.25 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 16:38:32    118s] End delay calculation (fullDC). (MEM=1337.25 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 16:38:32    118s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1337.2M) ***
[04/30 16:38:32    119s] Deleting Lib Analyzer.
[04/30 16:38:32    119s] Begin: GigaOpt DRV Optimization
[04/30 16:38:32    119s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:38:32    119s] PhyDesignGrid: maxLocalDensity 3.00
[04/30 16:38:32    119s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=1337.2M
[04/30 16:38:32    119s] Core basic site is TSM13SITE
[04/30 16:38:32    119s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:38:32    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=1337.2M
[04/30 16:38:32    119s] 
[04/30 16:38:32    119s] Creating Lib Analyzer ...
[04/30 16:38:32    119s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:38:32    119s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:38:32    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:38:32    119s] 
[04/30 16:38:35    122s] Creating Lib Analyzer, finished. 
[04/30 16:38:35    122s] 
[04/30 16:38:35    122s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 16:38:35    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=1337.2M
[04/30 16:38:35    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=1337.2M
[04/30 16:38:37    123s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:37    123s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/30 16:38:37    123s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:37    123s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/30 16:38:37    123s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:37    123s] Info: violation cost 4264.174805 (cap = 2009.024292, tran = 2255.150879, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:38:37    123s] |   130|   130|   -25.30|   131|   131|    -0.97|     0|     0|     0|     0|    -6.07|   -97.17|       0|       0|       0|  69.07|          |         |
[04/30 16:38:37    124s] Info: violation cost 1418.262817 (cap = 734.394287, tran = 683.869324, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:38:37    124s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.01|     0.00|       0|       0|     131|  72.35| 0:00:00.0|  1434.6M|
[04/30 16:38:37    124s] Info: violation cost 1418.262817 (cap = 734.394287, tran = 683.869324, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:38:37    124s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  72.35| 0:00:00.0|  1434.6M|
[04/30 16:38:37    124s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] ###############################################################################
[04/30 16:38:37    124s] #
[04/30 16:38:37    124s] #  Large fanout net report:  
[04/30 16:38:37    124s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/30 16:38:37    124s] #     - current density: 72.35
[04/30 16:38:37    124s] #
[04/30 16:38:37    124s] #  List of high fanout nets:
[04/30 16:38:37    124s] #
[04/30 16:38:37    124s] ###############################################################################
[04/30 16:38:37    124s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:38:37    124s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:38:37    124s] **** End NDR-Layer Usage Statistics ****
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] =======================================================================
[04/30 16:38:37    124s]                 Reasons for remaining drv violations
[04/30 16:38:37    124s] =======================================================================
[04/30 16:38:37    124s] *info: Total 130 net(s) have violations which can't be fixed by DRV optimization.
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] SingleBuffering failure reasons
[04/30 16:38:37    124s] ------------------------------------------------
[04/30 16:38:37    124s] *info:   130 net(s): Could not be fixed as the violating term's net is not routed.
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] Resizing failure reasons
[04/30 16:38:37    124s] ------------------------------------------------
[04/30 16:38:37    124s] *info:   130 net(s): Could not be fixed because no move is found.
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] 
[04/30 16:38:37    124s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1434.6M) ***
[04/30 16:38:37    124s] 
[04/30 16:38:38    124s] *** Starting refinePlace (0:02:04 mem=1450.6M) ***
[04/30 16:38:38    124s] Total net bbox length = 6.788e+04 (3.253e+04 3.534e+04) (ext = 2.985e+04)
[04/30 16:38:38    124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:38    124s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:38:38    124s] Density distribution unevenness ratio = 5.703%
[04/30 16:38:38    124s] RPlace IncrNP Skipped
[04/30 16:38:38    124s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1450.6MB) @(0:02:04 - 0:02:04).
[04/30 16:38:38    124s] Starting refinePlace ...
[04/30 16:38:38    124s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:38:38    124s] Density distribution unevenness ratio = 5.703%
[04/30 16:38:38    124s]   Spread Effort: high, pre-route mode, useDDP on.
[04/30 16:38:38    124s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1450.6MB) @(0:02:04 - 0:02:04).
[04/30 16:38:38    124s] Move report: preRPlace moves 236 insts, mean move: 1.40 um, max move: 6.45 um
[04/30 16:38:38    124s] 	Max move on inst (whole_data_reg[5]): (34.04, 36.90) --> (31.28, 33.21)
[04/30 16:38:38    124s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFQX1
[04/30 16:38:38    124s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:38:38    124s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:38    124s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1450.6MB) @(0:02:04 - 0:02:04).
[04/30 16:38:38    124s] Move report: Detail placement moves 236 insts, mean move: 1.40 um, max move: 6.45 um
[04/30 16:38:38    124s] 	Max move on inst (whole_data_reg[5]): (34.04, 36.90) --> (31.28, 33.21)
[04/30 16:38:38    124s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1450.6MB
[04/30 16:38:38    124s] Statistics of distance of Instance movement in refine placement:
[04/30 16:38:38    124s]   maximum (X+Y) =         6.45 um
[04/30 16:38:38    124s]   inst (whole_data_reg[5]) with max move: (34.04, 36.9) -> (31.28, 33.21)
[04/30 16:38:38    124s]   mean    (X+Y) =         1.40 um
[04/30 16:38:38    124s] Summary Report:
[04/30 16:38:38    124s] Instances move: 236 (out of 1787 movable)
[04/30 16:38:38    124s] Instances flipped: 0
[04/30 16:38:38    124s] Mean displacement: 1.40 um
[04/30 16:38:38    124s] Max displacement: 6.45 um (Instance: whole_data_reg[5]) (34.04, 36.9) -> (31.28, 33.21)
[04/30 16:38:38    124s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFQX1
[04/30 16:38:38    124s] Total instances moved : 236
[04/30 16:38:38    124s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:38:38    124s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1450.6MB
[04/30 16:38:38    124s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1450.6MB) @(0:02:04 - 0:02:04).
[04/30 16:38:38    124s] *** Finished refinePlace (0:02:04 mem=1450.6M) ***
[04/30 16:38:38    124s] *** maximum move = 6.45 um ***
[04/30 16:38:38    124s] *** Finished re-routing un-routed nets (1450.6M) ***
[04/30 16:38:38    124s] 
[04/30 16:38:38    124s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1450.6M) ***
[04/30 16:38:38    124s] End: GigaOpt DRV Optimization
[04/30 16:38:38    124s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/30 16:38:38    124s] 
------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=1284.0M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.008  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   394   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.345%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:59, mem = 1019.1M, totSessionCpu=0:02:05 **
[04/30 16:38:38    124s] *** Timing NOT met, worst failing slack is 0.008
[04/30 16:38:38    124s] *** Check timing (0:00:00.0)
[04/30 16:38:38    124s] Deleting Lib Analyzer.
[04/30 16:38:38    124s] **INFO: Flow update: Design timing is met.
[04/30 16:38:38    124s] *** Timing NOT met, worst failing slack is 0.008
[04/30 16:38:38    124s] *** Check timing (0:00:00.0)
[04/30 16:38:38    124s] **INFO: Flow update: Design timing is met.
[04/30 16:38:38    124s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:38:38    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1280.0M
[04/30 16:38:38    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1280.0M
[04/30 16:38:38    124s] Begin: Area Reclaim Optimization
[04/30 16:38:38    124s] 
[04/30 16:38:38    124s] Creating Lib Analyzer ...
[04/30 16:38:38    124s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 16:38:38    124s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 16:38:38    124s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 16:38:38    124s] 
[04/30 16:38:41    127s] Creating Lib Analyzer, finished. 
[04/30 16:38:41    127s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:38:41    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=1433.6M
[04/30 16:38:41    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=1433.6M
[04/30 16:38:41    127s] 
[04/30 16:38:41    127s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/30 16:38:41    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1433.6M
[04/30 16:38:41    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1433.6M
[04/30 16:38:42    128s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.35
[04/30 16:38:42    128s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:42    128s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/30 16:38:42    128s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:42    128s] |    72.35%|        -|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 16:38:42    128s] |    72.35%|        0|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] |    72.35%|        0|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] |    72.34%|      115|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] |    72.34%|        0|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 16:38:42    128s] |    72.34%|        0|   0.000|   0.000|   0:00:00.0| 1433.6M|
[04/30 16:38:42    128s] +----------+---------+--------+--------+------------+--------+
[04/30 16:38:43    128s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.34
[04/30 16:38:43    128s] 
[04/30 16:38:43    128s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[04/30 16:38:43    128s] --------------------------------------------------------------
[04/30 16:38:43    128s] |                                   | Total     | Sequential |
[04/30 16:38:43    128s] --------------------------------------------------------------
[04/30 16:38:43    128s] | Num insts resized                 |       1  |       1    |
[04/30 16:38:43    128s] | Num insts undone                  |     114  |     114    |
[04/30 16:38:43    128s] | Num insts Downsized               |       1  |       1    |
[04/30 16:38:43    128s] | Num insts Samesized               |       0  |       0    |
[04/30 16:38:43    128s] | Num insts Upsized                 |       0  |       0    |
[04/30 16:38:43    128s] | Num multiple commits+uncommits    |       0  |       -    |
[04/30 16:38:43    128s] --------------------------------------------------------------
[04/30 16:38:43    128s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:38:43    128s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:38:43    128s] **** End NDR-Layer Usage Statistics ****
[04/30 16:38:43    128s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:05.0) **
[04/30 16:38:43    128s] *** Starting refinePlace (0:02:09 mem=1433.6M) ***
[04/30 16:38:43    128s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:38:43    128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:43    128s] Starting refinePlace ...
[04/30 16:38:43    128s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:43    128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1433.6MB) @(0:02:09 - 0:02:09).
[04/30 16:38:43    128s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:38:43    128s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1433.6MB
[04/30 16:38:43    128s] Statistics of distance of Instance movement in refine placement:
[04/30 16:38:43    128s]   maximum (X+Y) =         0.00 um
[04/30 16:38:43    128s]   mean    (X+Y) =         0.00 um
[04/30 16:38:43    128s] Summary Report:
[04/30 16:38:43    128s] Instances move: 0 (out of 1787 movable)
[04/30 16:38:43    128s] Instances flipped: 0
[04/30 16:38:43    128s] Mean displacement: 0.00 um
[04/30 16:38:43    128s] Max displacement: 0.00 um 
[04/30 16:38:43    128s] Total instances moved : 0
[04/30 16:38:43    128s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:38:43    128s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1433.6MB
[04/30 16:38:43    128s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1433.6MB) @(0:02:09 - 0:02:09).
[04/30 16:38:43    128s] *** Finished refinePlace (0:02:09 mem=1433.6M) ***
[04/30 16:38:43    128s] *** maximum move = 0.00 um ***
[04/30 16:38:43    128s] *** Finished re-routing un-routed nets (1433.6M) ***
[04/30 16:38:43    128s] 
[04/30 16:38:43    128s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1433.6M) ***
[04/30 16:38:43    128s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1284.02M, totSessionCpu=0:02:09).
[04/30 16:38:43    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1284.0M
[04/30 16:38:43    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1284.0M
[04/30 16:38:43    128s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:38:43    128s] [PSP]     Started earlyGlobalRoute kernel
[04/30 16:38:43    128s] [PSP]     Initial Peak syMemory usage = 1284.0 MB
[04/30 16:38:43    128s] (I)       Reading DB...
[04/30 16:38:43    128s] (I)       before initializing RouteDB syMemory usage = 1284.0 MB
[04/30 16:38:43    128s] (I)       congestionReportName   : 
[04/30 16:38:43    128s] (I)       layerRangeFor2DCongestion : 
[04/30 16:38:43    128s] (I)       buildTerm2TermWires    : 1
[04/30 16:38:43    128s] (I)       doTrackAssignment      : 1
[04/30 16:38:43    128s] (I)       dumpBookshelfFiles     : 0
[04/30 16:38:43    128s] (I)       numThreads             : 1
[04/30 16:38:43    128s] (I)       bufferingAwareRouting  : false
[04/30 16:38:43    128s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:38:43    128s] (I)       honorPin               : false
[04/30 16:38:43    128s] (I)       honorPinGuide          : true
[04/30 16:38:43    128s] (I)       honorPartition         : false
[04/30 16:38:43    128s] (I)       allowPartitionCrossover: false
[04/30 16:38:43    128s] (I)       honorSingleEntry       : true
[04/30 16:38:43    128s] (I)       honorSingleEntryStrong : true
[04/30 16:38:43    128s] (I)       handleViaSpacingRule   : false
[04/30 16:38:43    128s] (I)       handleEolSpacingRule   : false
[04/30 16:38:43    128s] (I)       PDConstraint           : none
[04/30 16:38:43    128s] (I)       expBetterNDRHandling   : false
[04/30 16:38:43    128s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:38:43    128s] (I)       routingEffortLevel     : 3
[04/30 16:38:43    128s] (I)       effortLevel            : standard
[04/30 16:38:43    128s] [NR-eGR] minRouteLayer          : 2
[04/30 16:38:43    128s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:38:43    128s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:38:43    128s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:38:43    128s] (I)       numRowsPerGCell        : 1
[04/30 16:38:43    128s] (I)       speedUpLargeDesign     : 0
[04/30 16:38:43    128s] (I)       multiThreadingTA       : 1
[04/30 16:38:43    128s] (I)       blkAwareLayerSwitching : 1
[04/30 16:38:43    128s] (I)       optimizationMode       : false
[04/30 16:38:43    128s] (I)       routeSecondPG          : false
[04/30 16:38:43    128s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:38:43    128s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:38:43    128s] (I)       punchThroughDistance   : 500.00
[04/30 16:38:43    128s] (I)       scenicBound            : 1.15
[04/30 16:38:43    128s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:38:43    128s] (I)       source-to-sink ratio   : 0.00
[04/30 16:38:43    128s] (I)       targetCongestionRatioH : 1.00
[04/30 16:38:43    128s] (I)       targetCongestionRatioV : 1.00
[04/30 16:38:43    128s] (I)       layerCongestionRatio   : 0.70
[04/30 16:38:43    128s] (I)       m1CongestionRatio      : 0.10
[04/30 16:38:43    128s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:38:43    128s] (I)       localRouteEffort       : 1.00
[04/30 16:38:43    128s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:38:43    128s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:38:43    128s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:38:43    128s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:38:43    128s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:38:43    128s] (I)       routeVias              : 
[04/30 16:38:43    128s] (I)       readTROption           : true
[04/30 16:38:43    128s] (I)       extraSpacingFactor     : 1.00
[04/30 16:38:43    128s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:38:43    128s] (I)       routeSelectedNetsOnly  : false
[04/30 16:38:43    128s] (I)       clkNetUseMaxDemand     : false
[04/30 16:38:43    128s] (I)       extraDemandForClocks   : 0
[04/30 16:38:43    128s] (I)       steinerRemoveLayers    : false
[04/30 16:38:43    128s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:38:43    128s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:38:43    128s] (I)       similarTopologyRoutingFast : false
[04/30 16:38:43    128s] (I)       spanningTreeRefinement : false
[04/30 16:38:43    128s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:38:43    128s] (I)       starting read tracks
[04/30 16:38:43    128s] (I)       build grid graph
[04/30 16:38:43    128s] (I)       build grid graph start
[04/30 16:38:43    128s] [NR-eGR] Layer1 has no routable track
[04/30 16:38:43    128s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:38:43    128s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:38:43    128s] (I)       build grid graph end
[04/30 16:38:43    128s] (I)       numViaLayers=8
[04/30 16:38:43    128s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:38:43    128s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:38:43    128s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:38:43    128s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:38:43    128s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:38:43    128s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:38:43    128s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:38:43    128s] (I)       end build via table
[04/30 16:38:43    128s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:38:43    128s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:38:43    128s] (I)       readDataFromPlaceDB
[04/30 16:38:43    128s] (I)       Read net information..
[04/30 16:38:43    128s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:38:43    128s] (I)       Read testcase time = 0.000 seconds
[04/30 16:38:43    128s] 
[04/30 16:38:43    128s] (I)       read default dcut vias
[04/30 16:38:43    128s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:38:43    128s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:38:43    128s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:38:43    128s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:38:43    128s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:38:43    128s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:38:43    128s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:38:43    128s] (I)       build grid graph start
[04/30 16:38:43    128s] (I)       build grid graph end
[04/30 16:38:43    128s] (I)       Model blockage into capacity
[04/30 16:38:43    128s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:38:43    128s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:38:43    128s] (I)       Modeling time = 0.000 seconds
[04/30 16:38:43    128s] 
[04/30 16:38:43    128s] (I)       Number of ignored nets = 0
[04/30 16:38:43    128s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:38:43    128s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:38:43    128s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:38:43    128s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:38:43    128s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:38:43    128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1284.0 MB
[04/30 16:38:43    128s] (I)       Ndr track 0 does not exist
[04/30 16:38:43    128s] (I)       Layer1  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer2  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer3  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer4  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer5  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer6  viaCost=200.00
[04/30 16:38:43    128s] (I)       Layer7  viaCost=200.00
[04/30 16:38:43    128s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:38:43    128s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:38:43    128s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:38:43    128s] (I)       Site Width          :   920  (dbu)
[04/30 16:38:43    128s] (I)       Row Height          :  7380  (dbu)
[04/30 16:38:43    128s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:38:43    128s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:38:43    128s] (I)       grid                :    60    58     8
[04/30 16:38:43    128s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:38:43    128s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:38:43    128s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:38:43    128s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:38:43    128s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:38:43    128s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:38:43    128s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:38:43    128s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:38:43    128s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:38:43    128s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:38:43    128s] (I)       --------------------------------------------------------
[04/30 16:38:43    128s] 
[04/30 16:38:43    128s] [NR-eGR] ============ Routing rule table ============
[04/30 16:38:43    128s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:38:43    128s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:38:43    128s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:38:43    128s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:43    128s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:43    128s] [NR-eGR] ========================================
[04/30 16:38:43    128s] [NR-eGR] 
[04/30 16:38:43    128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1284.0 MB
[04/30 16:38:43    128s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 16:38:43    128s] (I)       ============= Initialization =============
[04/30 16:38:43    128s] (I)       totalPins=6354  totalGlobalPin=6197 (97.53%)
[04/30 16:38:43    129s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:43    129s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 16:38:43    129s] (I)       ============  Phase 1a Route ============
[04/30 16:38:43    129s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:38:43    129s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:43    129s] (I)       
[04/30 16:38:43    129s] (I)       ============  Phase 1b Route ============
[04/30 16:38:43    129s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:43    129s] (I)       
[04/30 16:38:43    129s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.577076e+04um
[04/30 16:38:43    129s] (I)       ============  Phase 1c Route ============
[04/30 16:38:43    129s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:43    129s] (I)       
[04/30 16:38:43    129s] (I)       ============  Phase 1d Route ============
[04/30 16:38:43    129s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:43    129s] (I)       
[04/30 16:38:43    129s] (I)       ============  Phase 1e Route ============
[04/30 16:38:43    129s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:38:43    129s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:43    129s] (I)       
[04/30 16:38:43    129s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.577076e+04um
[04/30 16:38:44    129s] [NR-eGR] 
[04/30 16:38:44    129s] (I)       ============  Phase 1l Route ============
[04/30 16:38:44    129s] (I)       Phase 1l runs 0.01 seconds
[04/30 16:38:44    129s] (I)       
[04/30 16:38:44    129s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:38:44    129s] [NR-eGR]                OverCon            
[04/30 16:38:44    129s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:38:44    129s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:38:44    129s] [NR-eGR] ------------------------------------
[04/30 16:38:44    129s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] ------------------------------------
[04/30 16:38:44    129s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:38:44    129s] [NR-eGR] 
[04/30 16:38:44    129s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:38:44    129s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:44    129s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:38:44    129s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:38:44    129s] (I)       ============= track Assignment ============
[04/30 16:38:44    129s] (I)       extract Global 3D Wires
[04/30 16:38:44    129s] (I)       Extract Global WL : time=0.00
[04/30 16:38:44    129s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:38:44    129s] (I)       Initialization real time=0.00 seconds
[04/30 16:38:44    129s] (I)       Run Multi-thread track assignment
[04/30 16:38:44    129s] (I)       merging nets...
[04/30 16:38:44    129s] (I)       merging nets done
[04/30 16:38:44    129s] (I)       Kernel real time=0.04 seconds
[04/30 16:38:44    129s] (I)       End Greedy Track Assignment
[04/30 16:38:44    129s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:44    129s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6354
[04/30 16:38:44    129s] [NR-eGR] Layer2(METAL2)(V) length: 2.319765e+04um, number of vias: 9006
[04/30 16:38:44    129s] [NR-eGR] Layer3(METAL3)(H) length: 2.239004e+04um, number of vias: 234
[04/30 16:38:44    129s] [NR-eGR] Layer4(METAL4)(V) length: 1.867139e+03um, number of vias: 0
[04/30 16:38:44    129s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:44    129s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:44    129s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:44    129s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:38:44    129s] [NR-eGR] Total length: 4.745483e+04um, number of vias: 15594
[04/30 16:38:44    129s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:44    129s] [NR-eGR] Total clock nets wire length: 2.361340e+03um 
[04/30 16:38:44    129s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:38:44    129s] [NR-eGR] End Peak syMemory usage = 1257.4 MB
[04/30 16:38:44    129s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.11 seconds
[04/30 16:38:44    129s] Extraction called for design 'IOTDF' of instances=1787 and nets=2624 using extraction engine 'preRoute' .
[04/30 16:38:44    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 16:38:44    129s] Type 'man IMPEXT-3530' for more detail.
[04/30 16:38:44    129s] PreRoute RC Extraction called for design IOTDF.
[04/30 16:38:44    129s] RC Extraction called in multi-corner(1) mode.
[04/30 16:38:44    129s] RCMode: PreRoute
[04/30 16:38:44    129s]       RC Corner Indexes            0   
[04/30 16:38:44    129s] Capacitance Scaling Factor   : 1.00000 
[04/30 16:38:44    129s] Resistance Scaling Factor    : 1.00000 
[04/30 16:38:44    129s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 16:38:44    129s] Clock Res. Scaling Factor    : 1.00000 
[04/30 16:38:44    129s] Shrink Factor                : 1.00000
[04/30 16:38:44    129s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 16:38:44    129s] Using capacitance table file ...
[04/30 16:38:44    129s] Updating RC grid for preRoute extraction ...
[04/30 16:38:44    129s] Initializing multi-corner capacitance tables ... 
[04/30 16:38:44    129s] Initializing multi-corner resistance tables ...
[04/30 16:38:44    129s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1257.430M)
[04/30 16:38:44    129s] Compute RC Scale Done ...
[04/30 16:38:44    129s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:44    129s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:38:44    129s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:44    129s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:38:44    129s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:44    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:38:44    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:38:44    129s] #################################################################################
[04/30 16:38:44    129s] # Design Stage: PreRoute
[04/30 16:38:44    129s] # Design Name: IOTDF
[04/30 16:38:44    129s] # Design Mode: 90nm
[04/30 16:38:44    129s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:38:44    129s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:38:44    129s] # Signoff Settings: SI Off 
[04/30 16:38:44    129s] #################################################################################
[04/30 16:38:44    129s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:38:44    129s] Calculate delays in BcWc mode...
[04/30 16:38:44    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1326.8M, InitMEM = 1326.8M)
[04/30 16:38:44    129s] Start delay calculation (fullDC) (1 T). (MEM=1326.82)
[04/30 16:38:44    129s] End AAE Lib Interpolated Model. (MEM=1326.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:45    130s] Total number of fetched objects 2282
[04/30 16:38:45    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:45    130s] End delay calculation. (MEM=1345.9 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 16:38:45    130s] End delay calculation (fullDC). (MEM=1345.9 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 16:38:45    130s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1345.9M) ***
[04/30 16:38:45    130s] Begin: GigaOpt postEco DRV Optimization
[04/30 16:38:45    130s] Info: 1 clock net  excluded from IPO operation.
[04/30 16:38:45    130s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 16:38:45    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1345.9M
[04/30 16:38:45    130s] Core basic site is TSM13SITE
[04/30 16:38:45    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:38:45    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1345.9M
[04/30 16:38:45    130s] 
[04/30 16:38:45    130s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 16:38:45    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=1345.9M
[04/30 16:38:45    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1345.9M
[04/30 16:38:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:47    131s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/30 16:38:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:47    131s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/30 16:38:47    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:47    131s] Info: violation cost 1418.262817 (cap = 734.394287, tran = 683.869324, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:38:47    131s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  72.34|          |         |
[04/30 16:38:47    132s] Info: violation cost 1418.262817 (cap = 734.394287, tran = 683.869324, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 16:38:47    132s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|  72.34| 0:00:00.0|  1422.2M|
[04/30 16:38:47    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] ###############################################################################
[04/30 16:38:47    132s] #
[04/30 16:38:47    132s] #  Large fanout net report:  
[04/30 16:38:47    132s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/30 16:38:47    132s] #     - current density: 72.34
[04/30 16:38:47    132s] #
[04/30 16:38:47    132s] #  List of high fanout nets:
[04/30 16:38:47    132s] #
[04/30 16:38:47    132s] ###############################################################################
[04/30 16:38:47    132s] **** Begin NDR-Layer Usage Statistics ****
[04/30 16:38:47    132s] 0 Ndr or Layer constraints added by optimization 
[04/30 16:38:47    132s] **** End NDR-Layer Usage Statistics ****
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] =======================================================================
[04/30 16:38:47    132s]                 Reasons for remaining drv violations
[04/30 16:38:47    132s] =======================================================================
[04/30 16:38:47    132s] *info: Total 130 net(s) have violations which can't be fixed by DRV optimization.
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] SingleBuffering failure reasons
[04/30 16:38:47    132s] ------------------------------------------------
[04/30 16:38:47    132s] *info:   130 net(s): Could not be fixed as the violating term's net is not routed.
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] Resizing failure reasons
[04/30 16:38:47    132s] ------------------------------------------------
[04/30 16:38:47    132s] *info:   130 net(s): Could not be fixed because no move is found.
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1422.2M) ***
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] End: GigaOpt postEco DRV Optimization
[04/30 16:38:47    132s] **INFO: Flow update: Design timing is met.
[04/30 16:38:47    132s] **INFO: Flow update: Design timing is met.
[04/30 16:38:47    132s] **INFO: Flow update: Design timing is met.
[04/30 16:38:47    132s] *** Steiner Routed Nets: 6.091%; Threshold: 100; Threshold for Hold: 100
[04/30 16:38:47    132s] Start to check current routing status for nets...
[04/30 16:38:47    132s] All nets are already routed correctly.
[04/30 16:38:47    132s] End to check current routing status for nets (mem=1403.1M)
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] Active setup views:
[04/30 16:38:47    132s]  av_func_mode_max
[04/30 16:38:47    132s]   Dominating endpoints: 0
[04/30 16:38:47    132s]   Dominating TNS: -0.000
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] *** Enable all active views. ***
[04/30 16:38:47    132s] Extraction called for design 'IOTDF' of instances=1787 and nets=2624 using extraction engine 'preRoute' .
[04/30 16:38:47    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 16:38:47    132s] Type 'man IMPEXT-3530' for more detail.
[04/30 16:38:47    132s] PreRoute RC Extraction called for design IOTDF.
[04/30 16:38:47    132s] RC Extraction called in multi-corner(1) mode.
[04/30 16:38:47    132s] RCMode: PreRoute
[04/30 16:38:47    132s]       RC Corner Indexes            0   
[04/30 16:38:47    132s] Capacitance Scaling Factor   : 1.00000 
[04/30 16:38:47    132s] Resistance Scaling Factor    : 1.00000 
[04/30 16:38:47    132s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 16:38:47    132s] Clock Res. Scaling Factor    : 1.00000 
[04/30 16:38:47    132s] Shrink Factor                : 1.00000
[04/30 16:38:47    132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 16:38:47    132s] Using capacitance table file ...
[04/30 16:38:47    132s] Updating RC grid for preRoute extraction ...
[04/30 16:38:47    132s] Initializing multi-corner capacitance tables ... 
[04/30 16:38:47    132s] Initializing multi-corner resistance tables ...
[04/30 16:38:47    132s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1253.945M)
[04/30 16:38:47    132s] Skewing Data Summary (End_of_FINAL)
[04/30 16:38:47    132s] --------------------------------------------------
[04/30 16:38:47    132s]  Total skewed count:0
[04/30 16:38:47    132s] --------------------------------------------------
[04/30 16:38:47    132s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:38:47    132s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 16:38:47    132s] [NR-eGR] Initial Peak syMemory usage = 1267.8 MB
[04/30 16:38:47    132s] (I)       Reading DB...
[04/30 16:38:47    132s] (I)       before initializing RouteDB syMemory usage = 1267.8 MB
[04/30 16:38:47    132s] (I)       congestionReportName   : 
[04/30 16:38:47    132s] (I)       layerRangeFor2DCongestion : 
[04/30 16:38:47    132s] (I)       buildTerm2TermWires    : 0
[04/30 16:38:47    132s] (I)       doTrackAssignment      : 1
[04/30 16:38:47    132s] (I)       dumpBookshelfFiles     : 0
[04/30 16:38:47    132s] (I)       numThreads             : 1
[04/30 16:38:47    132s] (I)       bufferingAwareRouting  : false
[04/30 16:38:47    132s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:38:47    132s] (I)       honorPin               : false
[04/30 16:38:47    132s] (I)       honorPinGuide          : true
[04/30 16:38:47    132s] (I)       honorPartition         : false
[04/30 16:38:47    132s] (I)       allowPartitionCrossover: false
[04/30 16:38:47    132s] (I)       honorSingleEntry       : true
[04/30 16:38:47    132s] (I)       honorSingleEntryStrong : true
[04/30 16:38:47    132s] (I)       handleViaSpacingRule   : false
[04/30 16:38:47    132s] (I)       handleEolSpacingRule   : false
[04/30 16:38:47    132s] (I)       PDConstraint           : none
[04/30 16:38:47    132s] (I)       expBetterNDRHandling   : false
[04/30 16:38:47    132s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:38:47    132s] (I)       routingEffortLevel     : 3
[04/30 16:38:47    132s] (I)       effortLevel            : standard
[04/30 16:38:47    132s] [NR-eGR] minRouteLayer          : 2
[04/30 16:38:47    132s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:38:47    132s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:38:47    132s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:38:47    132s] (I)       numRowsPerGCell        : 1
[04/30 16:38:47    132s] (I)       speedUpLargeDesign     : 0
[04/30 16:38:47    132s] (I)       multiThreadingTA       : 1
[04/30 16:38:47    132s] (I)       blkAwareLayerSwitching : 1
[04/30 16:38:47    132s] (I)       optimizationMode       : false
[04/30 16:38:47    132s] (I)       routeSecondPG          : false
[04/30 16:38:47    132s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:38:47    132s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:38:47    132s] (I)       punchThroughDistance   : 500.00
[04/30 16:38:47    132s] (I)       scenicBound            : 1.15
[04/30 16:38:47    132s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:38:47    132s] (I)       source-to-sink ratio   : 0.00
[04/30 16:38:47    132s] (I)       targetCongestionRatioH : 1.00
[04/30 16:38:47    132s] (I)       targetCongestionRatioV : 1.00
[04/30 16:38:47    132s] (I)       layerCongestionRatio   : 0.70
[04/30 16:38:47    132s] (I)       m1CongestionRatio      : 0.10
[04/30 16:38:47    132s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:38:47    132s] (I)       localRouteEffort       : 1.00
[04/30 16:38:47    132s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:38:47    132s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:38:47    132s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:38:47    132s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:38:47    132s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:38:47    132s] (I)       routeVias              : 
[04/30 16:38:47    132s] (I)       readTROption           : true
[04/30 16:38:47    132s] (I)       extraSpacingFactor     : 1.00
[04/30 16:38:47    132s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:38:47    132s] (I)       routeSelectedNetsOnly  : false
[04/30 16:38:47    132s] (I)       clkNetUseMaxDemand     : false
[04/30 16:38:47    132s] (I)       extraDemandForClocks   : 0
[04/30 16:38:47    132s] (I)       steinerRemoveLayers    : false
[04/30 16:38:47    132s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:38:47    132s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:38:47    132s] (I)       similarTopologyRoutingFast : false
[04/30 16:38:47    132s] (I)       spanningTreeRefinement : false
[04/30 16:38:47    132s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:38:47    132s] (I)       starting read tracks
[04/30 16:38:47    132s] (I)       build grid graph
[04/30 16:38:47    132s] (I)       build grid graph start
[04/30 16:38:47    132s] [NR-eGR] Layer1 has no routable track
[04/30 16:38:47    132s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:38:47    132s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:38:47    132s] (I)       build grid graph end
[04/30 16:38:47    132s] (I)       numViaLayers=8
[04/30 16:38:47    132s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:38:47    132s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:38:47    132s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:38:47    132s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:38:47    132s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:38:47    132s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:38:47    132s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:38:47    132s] (I)       end build via table
[04/30 16:38:47    132s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:38:47    132s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:38:47    132s] (I)       readDataFromPlaceDB
[04/30 16:38:47    132s] (I)       Read net information..
[04/30 16:38:47    132s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:38:47    132s] (I)       Read testcase time = 0.000 seconds
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] (I)       read default dcut vias
[04/30 16:38:47    132s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:38:47    132s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:38:47    132s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:38:47    132s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:38:47    132s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:38:47    132s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:38:47    132s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:38:47    132s] (I)       build grid graph start
[04/30 16:38:47    132s] (I)       build grid graph end
[04/30 16:38:47    132s] (I)       Model blockage into capacity
[04/30 16:38:47    132s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:38:47    132s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:38:47    132s] (I)       Modeling time = 0.000 seconds
[04/30 16:38:47    132s] 
[04/30 16:38:47    132s] (I)       Number of ignored nets = 0
[04/30 16:38:47    132s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:38:47    132s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:38:47    132s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:38:47    132s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:38:47    132s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:38:47    132s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1267.8 MB
[04/30 16:38:47    132s] (I)       Ndr track 0 does not exist
[04/30 16:38:47    132s] (I)       Layer1  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer2  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer3  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer4  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer5  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer6  viaCost=200.00
[04/30 16:38:47    132s] (I)       Layer7  viaCost=200.00
[04/30 16:38:47    132s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:38:47    132s] (I)       routing area        :  (0, 0) - (439860, 428040)
[04/30 16:38:47    132s] (I)       core area           :  (0, 0) - (439860, 428040)
[04/30 16:38:47    132s] (I)       Site Width          :   920  (dbu)
[04/30 16:38:47    132s] (I)       Row Height          :  7380  (dbu)
[04/30 16:38:47    132s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:38:47    132s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:38:47    132s] (I)       grid                :    60    58     8
[04/30 16:38:47    132s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:38:47    132s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:38:48    132s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:38:48    132s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:38:48    132s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:38:48    132s] (I)       First Track Coord   :     0   460   410   460   410   460   410  2760
[04/30 16:38:48    132s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:38:48    132s] (I)       Total num of tracks :     0   478   522   478   522   478   522   190
[04/30 16:38:48    132s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:38:48    132s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:38:48    132s] (I)       --------------------------------------------------------
[04/30 16:38:48    132s] 
[04/30 16:38:48    132s] [NR-eGR] ============ Routing rule table ============
[04/30 16:38:48    132s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:38:48    132s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:38:48    132s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:38:48    132s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:48    132s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:38:48    132s] [NR-eGR] ========================================
[04/30 16:38:48    132s] [NR-eGR] 
[04/30 16:38:48    132s] (I)       After initializing earlyGlobalRoute syMemory usage = 1267.8 MB
[04/30 16:38:48    132s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 16:38:48    132s] (I)       ============= Initialization =============
[04/30 16:38:48    132s] (I)       totalPins=6354  totalGlobalPin=6197 (97.53%)
[04/30 16:38:48    132s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:48    132s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 16:38:48    132s] (I)       ============  Phase 1a Route ============
[04/30 16:38:48    132s] (I)       Phase 1a runs 0.01 seconds
[04/30 16:38:48    132s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:48    132s] (I)       
[04/30 16:38:48    132s] (I)       ============  Phase 1b Route ============
[04/30 16:38:49    132s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:49    132s] (I)       
[04/30 16:38:49    132s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.577076e+04um
[04/30 16:38:49    132s] (I)       ============  Phase 1c Route ============
[04/30 16:38:49    132s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:49    132s] (I)       
[04/30 16:38:49    132s] (I)       ============  Phase 1d Route ============
[04/30 16:38:49    132s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:49    132s] (I)       
[04/30 16:38:49    132s] (I)       ============  Phase 1e Route ============
[04/30 16:38:49    132s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:38:49    132s] (I)       Usage: 12404 = (5926 H, 6478 V) = (6.31% H, 6.88% V) = (2.187e+04um H, 2.390e+04um V)
[04/30 16:38:49    132s] (I)       
[04/30 16:38:49    132s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.577076e+04um
[04/30 16:38:49    132s] [NR-eGR] 
[04/30 16:38:49    132s] (I)       ============  Phase 1l Route ============
[04/30 16:38:49    132s] (I)       Phase 1l runs 0.00 seconds
[04/30 16:38:49    132s] (I)       
[04/30 16:38:49    132s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:38:49    132s] [NR-eGR]                OverCon            
[04/30 16:38:49    132s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:38:49    132s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:38:49    132s] [NR-eGR] ------------------------------------
[04/30 16:38:49    132s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] ------------------------------------
[04/30 16:38:49    132s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:38:49    132s] [NR-eGR] 
[04/30 16:38:49    132s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:38:49    132s] (I)       total 2D Cap : 188152 = (93960 H, 94192 V)
[04/30 16:38:49    132s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:38:49    132s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:38:49    132s] [NR-eGR] End Peak syMemory usage = 1267.8 MB
[04/30 16:38:49    132s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[04/30 16:38:49    132s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:49    132s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:38:49    132s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:49    132s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:38:49    132s] [hotspot] +------------+---------------+---------------+
[04/30 16:38:49    132s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:38:49    132s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:38:49    132s] #################################################################################
[04/30 16:38:49    132s] # Design Stage: PreRoute
[04/30 16:38:49    132s] # Design Name: IOTDF
[04/30 16:38:49    132s] # Design Mode: 90nm
[04/30 16:38:49    132s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:38:49    132s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:38:49    132s] # Signoff Settings: SI Off 
[04/30 16:38:49    132s] #################################################################################
[04/30 16:38:49    132s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:38:49    132s] Calculate delays in BcWc mode...
[04/30 16:38:49    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 1281.9M, InitMEM = 1281.9M)
[04/30 16:38:49    132s] Start delay calculation (fullDC) (1 T). (MEM=1281.92)
[04/30 16:38:49    132s] End AAE Lib Interpolated Model. (MEM=1281.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:50    133s] Total number of fetched objects 2282
[04/30 16:38:50    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:38:50    133s] End delay calculation. (MEM=1341.16 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 16:38:50    133s] End delay calculation (fullDC). (MEM=1341.16 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 16:38:50    133s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1341.2M) ***
[04/30 16:38:50    133s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:13 mem=1341.2M)
[04/30 16:38:50    133s] Effort level <high> specified for reg2reg path_group
[04/30 16:38:50    133s] Reported timing to dir ./timingReports
[04/30 16:38:50    133s] **optDesign ... cpu = 0:01:01, real = 0:01:11, mem = 1021.6M, totSessionCpu=0:02:13 **
[04/30 16:38:50    133s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.030  |  2.929  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.342%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:11, mem = 1021.6M, totSessionCpu=0:02:14 **
[04/30 16:38:50    133s] *** Finished optDesign ***
[04/30 16:38:50    133s] 
[04/30 16:38:50    133s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:06 real=  0:01:17)
[04/30 16:38:50    133s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.0 real=0:00:07.3)
[04/30 16:38:50    133s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.4 real=0:00:11.0)
[04/30 16:38:50    133s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.5 real=0:00:09.5)
[04/30 16:38:50    133s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:15.3 real=0:00:18.2)
[04/30 16:38:50    133s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:02.8 real=0:00:03.0)
[04/30 16:38:50    133s] Info: pop threads available for lower-level modules during optimization.
[04/30 16:38:50    133s] Deleting Lib Analyzer.
[04/30 16:39:26    137s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 16:39:26    137s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
[04/30 16:39:26    137s] Start to check current routing status for nets...
[04/30 16:39:26    137s] All nets are already routed correctly.
[04/30 16:39:26    137s] End to check current routing status for nets (mem=1220.5M)
[04/30 16:39:26    137s] Effort level <high> specified for reg2reg path_group
[04/30 16:39:27    138s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.030  |  0.030  |  2.929  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.342%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 16:39:27    138s] Total CPU time: 0.66 sec
[04/30 16:39:27    138s] Total Real time: 1.0 sec
[04/30 16:39:27    138s] Total Memory Usage: 1220.53125 Mbytes
[04/30 16:39:43    140s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:39:45    140s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[04/30 16:39:45    140s] Core basic site is TSM13SITE
[04/30 16:39:45    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:39:45    140s] *** Starting refinePlace (0:02:20 mem=1220.5M) ***
[04/30 16:39:45    140s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:39:45    140s] Starting refinePlace ...
[04/30 16:39:45    140s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:39:45    140s] Density distribution unevenness ratio = 5.651%
[04/30 16:39:45    140s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:39:45    140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5MB) @(0:02:20 - 0:02:20).
[04/30 16:39:45    140s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:39:45    140s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:39:45    140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:39:45    140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5MB) @(0:02:20 - 0:02:20).
[04/30 16:39:45    140s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:39:45    140s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1220.5MB
[04/30 16:39:45    140s] Statistics of distance of Instance movement in refine placement:
[04/30 16:39:45    140s]   maximum (X+Y) =         0.00 um
[04/30 16:39:45    140s]   mean    (X+Y) =         0.00 um
[04/30 16:39:45    140s] Summary Report:
[04/30 16:39:45    140s] Instances move: 0 (out of 1787 movable)
[04/30 16:39:45    140s] Instances flipped: 0
[04/30 16:39:45    140s] Mean displacement: 0.00 um
[04/30 16:39:45    140s] Max displacement: 0.00 um 
[04/30 16:39:45    140s] Total instances moved : 0
[04/30 16:39:45    140s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:39:45    140s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1220.5MB
[04/30 16:39:45    140s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1220.5MB) @(0:02:20 - 0:02:20).
[04/30 16:39:45    140s] *** Finished refinePlace (0:02:20 mem=1220.5M) ***
[04/30 16:39:45    140s] Core basic site is TSM13SITE
[04/30 16:39:45    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:39:45    140s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:39:45    140s] Density distribution unevenness ratio = 5.651%
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingLayers {}
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingLayers {}
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeRingLayers {}
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 16:39:57    141s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 16:41:27    150s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 16:41:27    150s] The ring targets are set to core/block ring wires.
[04/30 16:41:27    150s] addRing command will consider rows while creating rings.
[04/30 16:41:27    150s] addRing command will disallow rings to go over rows.
[04/30 16:41:27    150s] addRing command will ignore shorts while creating rings.
[04/30 16:41:27    150s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1
[04/30 16:41:27    150s] 
[04/30 16:41:27    150s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[04/30 16:41:27    150s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[04/30 16:42:15    155s] <CMD> get_visible_nets
[04/30 16:42:29    156s] <CMD> setDrawView fplan
[04/30 16:42:32    156s] <CMD> setDrawView place
[04/30 16:42:33    156s] <CMD> setDrawView place
[04/30 16:42:53    158s] <CMD> zoomOut
[04/30 16:42:55    158s] <CMD> gui_select -rect {165.032 -5.820 165.035 -5.827}
[04/30 16:43:30    161s] <CMD> selectInst add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:30    161s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:36    161s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:37    161s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:37    161s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:53    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:54    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:54    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:56    163s] <CMD> deselectAll
[04/30 16:43:56    163s] <CMD> selectInst add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:56    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:58    163s] <CMD> deselectAll
[04/30 16:43:58    163s] <CMD> selectInst add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:58    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:58    163s] <CMD> deselectAll
[04/30 16:43:58    163s] <CMD> selectInst add_1_root_add_0_root_add_115_2/U6
[04/30 16:43:58    163s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:03    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:05    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:05    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:05    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:06    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:06    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:06    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:07    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:07    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:07    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:08    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:08    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:09    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:09    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:09    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:09    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:10    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:10    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:10    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:11    164s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:13    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:14    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:14    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:14    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:15    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:15    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:15    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:16    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:16    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:19    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:21    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:21    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:22    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:22    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:22    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:23    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:23    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:23    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:24    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:24    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:25    165s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:25    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:25    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:26    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:26    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:27    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:27    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:27    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:28    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:28    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:29    166s] <CMD> setDrawView ameba
[04/30 16:44:29    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:31    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:31    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:32    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:33    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:33    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:34    166s] <CMD> setDrawView fplan
[04/30 16:44:34    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:37    166s] <CMD> setDrawView ameba
[04/30 16:44:37    166s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:39    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:39    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:40    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:40    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:41    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:41    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:48    167s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:49    168s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:49    168s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:44:57    168s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:45:17    170s] <CMD> getCTSMode -engine -quiet
[04/30 16:45:34    171s] <CMD> panPage 0 1
[04/30 16:45:34    171s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:45:36    171s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:45:37    171s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:45:38    172s] Set RLRP Inst: add_1_root_add_0_root_add_115_2/U6
[04/30 16:45:38    172s] <CMD> deselectAll
[04/30 16:45:38    172s] <CMD> selectObject Module add_1_root_add_0_root_add_115_2
[04/30 16:46:16    175s] <CMD> setDrawView place
[04/30 16:48:09    188s] <CMD> fit
[04/30 16:48:18    189s] <CMD> deselectAll
[04/30 16:48:18    189s] <CMD> selectInst {o_data_reg[33]}
[04/30 16:48:18    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:20    189s] <CMD> setDrawView place
[04/30 16:48:21    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:24    189s] <CMD> setDrawView ameba
[04/30 16:48:24    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:26    189s] <CMD> setDrawView fplan
[04/30 16:48:26    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:27    189s] <CMD> setDrawView fplan
[04/30 16:48:28    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:28    189s] <CMD> setDrawView ameba
[04/30 16:48:29    189s] <CMD> setDrawView ameba
[04/30 16:48:29    189s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:30    189s] <CMD> setDrawView place
[04/30 16:48:30    190s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:33    190s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:36    190s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:37    190s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:37    190s] Set RLRP Inst: o_data_reg[33]
[04/30 16:48:39    190s] <CMD> gui_select -rect {253.389 32.638 213.407 -131.022}
[04/30 16:48:39    190s] Set RLRP Inst: U663
[04/30 16:48:40    190s] <CMD> deselectAll
[04/30 16:48:43    191s] <CMD> setDrawView place
[04/30 16:48:45    191s] <CMD> selectInst add_1_root_add_0_root_add_123_2/U6
[04/30 16:48:45    191s] Set RLRP Inst: add_1_root_add_0_root_add_123_2/U6
[04/30 16:48:45    191s] <CMD> deselectAll
[04/30 16:48:45    191s] <CMD> selectInst {o_data_reg[34]}
[04/30 16:48:45    191s] Set RLRP Inst: o_data_reg[34]
[04/30 16:48:46    191s] <CMD> deselectAll
[04/30 16:49:06    193s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:49:08    193s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[04/30 16:49:08    193s] Core basic site is TSM13SITE
[04/30 16:49:09    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:49:09    193s] *** Starting refinePlace (0:03:14 mem=1393.5M) ***
[04/30 16:49:09    193s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:49:09    193s] Starting refinePlace ...
[04/30 16:49:09    193s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:49:09    193s] Density distribution unevenness ratio = 5.651%
[04/30 16:49:09    193s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:49:09    193s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1393.5MB) @(0:03:14 - 0:03:14).
[04/30 16:49:09    193s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:49:09    193s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:49:09    193s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:49:09    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1393.5MB) @(0:03:14 - 0:03:14).
[04/30 16:49:09    193s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:49:09    193s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1393.5MB
[04/30 16:49:09    193s] Statistics of distance of Instance movement in refine placement:
[04/30 16:49:09    193s]   maximum (X+Y) =         0.00 um
[04/30 16:49:09    193s]   mean    (X+Y) =         0.00 um
[04/30 16:49:09    193s] Summary Report:
[04/30 16:49:09    193s] Instances move: 0 (out of 1787 movable)
[04/30 16:49:09    193s] Instances flipped: 0
[04/30 16:49:09    193s] Mean displacement: 0.00 um
[04/30 16:49:09    193s] Max displacement: 0.00 um 
[04/30 16:49:09    193s] Total instances moved : 0
[04/30 16:49:09    193s] Total net bbox length = 6.788e+04 (3.252e+04 3.536e+04) (ext = 2.979e+04)
[04/30 16:49:09    193s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1393.5MB
[04/30 16:49:09    193s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1393.5MB) @(0:03:14 - 0:03:14).
[04/30 16:49:09    193s] *** Finished refinePlace (0:03:14 mem=1393.5M) ***
[04/30 16:49:09    193s] Core basic site is TSM13SITE
[04/30 16:49:09    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:49:09    193s] default core: bins with density >  0.75 = 47.2 % ( 17 / 36 )
[04/30 16:49:09    193s] Density distribution unevenness ratio = 5.651%
[04/30 16:50:01    198s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 16:50:01    198s] The ring targets are set to core/block ring wires.
[04/30 16:50:01    198s] addRing command will consider rows while creating rings.
[04/30 16:50:01    198s] addRing command will disallow rings to go over rows.
[04/30 16:50:01    198s] addRing command will ignore shorts while creating rings.
[04/30 16:50:01    198s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1
[04/30 16:50:01    198s] 
[04/30 16:50:01    198s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[04/30 16:50:01    198s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[04/30 16:50:05    199s] <CMD> gui_select -rect {258.187 5.450 248.591 -18.539}
[04/30 16:51:33    208s] <CMD> getIoFlowFlag
[04/30 16:51:50    210s] <CMD> setIoFlowFlag 0
[04/30 16:51:50    210s] <CMD> floorPlan -site TSM13SITE -r 0.973127813395 0.723252 40 40 40 40
[04/30 16:51:50    210s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:51:50    210s] <CMD> uiSetTool select
[04/30 16:51:50    210s] <CMD> getIoFlowFlag
[04/30 16:51:50    210s] <CMD> fit
[04/30 16:51:55    210s] <CMD> gui_select -rect {173.133 136.045 188.894 137.846}
[04/30 16:51:55    210s] <CMD> deselectAll
[04/30 16:51:55    210s] <CMD> selectInst {o_data_reg[56]}
[04/30 16:51:55    210s] Set RLRP Inst: o_data_reg[56]
[04/30 16:51:56    210s] <CMD> deselectAll
[04/30 16:51:59    211s] <CMD> getIoFlowFlag
[04/30 16:52:08    211s] <CMD> setIoFlowFlag 0
[04/30 16:52:08    211s] <CMD> floorPlan -fplanOrigin center -site TSM13SITE -r 0.97131705546 0.721906 40.02 40.18 40.02 40.18
[04/30 16:52:08    211s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:52:08    211s] <CMD> uiSetTool select
[04/30 16:52:08    211s] <CMD> getIoFlowFlag
[04/30 16:52:08    211s] <CMD> fit
[04/30 16:52:14    212s] <CMD> getIoFlowFlag
[04/30 16:52:42    215s] <CMD> setIoFlowFlag 0
[04/30 16:52:42    215s] <CMD> set dbgIsMaxIoHeight 1
[04/30 16:52:42    215s] <CMD> floorPlan -dieSizeByIoHeight max -site TSM13SITE -r 0.97131705546 0.721906 40.02 40.18 40.02 40.18
[04/30 16:52:43    215s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:52:43    215s] <CMD> uiSetTool select
[04/30 16:52:43    215s] <CMD> getIoFlowFlag
[04/30 16:52:43    215s] <CMD> fit
[04/30 16:53:20    219s] <CMD> selectInst add_0_root_add_0_root_add_139_2/U1_8
[04/30 16:53:21    219s] Set RLRP Inst: add_0_root_add_0_root_add_139_2/U1_8
[04/30 16:53:21    219s] <CMD> deselectAll
[04/30 16:53:21    219s] <CMD> selectInst mult_135/U4
[04/30 16:53:22    219s] Set RLRP Inst: mult_135/U4
[04/30 16:53:53    222s] <CMD> deselectAll
[04/30 16:54:10    224s] <CMD> getIoFlowFlag
[04/30 16:54:23    225s] <CMD> setIoFlowFlag 0
[04/30 16:54:23    225s] <CMD> floorPlan -site TSM13SITE -r 0.97131705546 0.721906 0 0 0 0
[04/30 16:54:23    225s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:54:23    225s] <CMD> uiSetTool select
[04/30 16:54:23    225s] <CMD> getIoFlowFlag
[04/30 16:54:23    225s] <CMD> fit
[04/30 16:54:30    226s] <CMD> fit
[04/30 16:57:09    244s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:57:09    244s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 16:57:09    244s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:57:19    245s] <CMD> setPlaceMode -fp false
[04/30 16:57:19    245s] <CMD> placeDesign -noPrePlaceOpt
[04/30 16:57:19    245s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 264, percentage of missing scan cell = 0.00% (0 / 264)
[04/30 16:57:19    245s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/30 16:57:19    245s] Type 'man IMPEXT-3493' for more detail.
[04/30 16:57:19    245s] *** Starting placeDesign default flow ***
[04/30 16:57:19    245s] **INFO: Enable pre-place timing setting for timing analysis
[04/30 16:57:19    245s] Set Using Default Delay Limit as 101.
[04/30 16:57:19    245s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/30 16:57:19    245s] Set Default Net Delay as 0 ps.
[04/30 16:57:19    245s] Set Default Net Load as 0 pF. 
[04/30 16:57:19    245s] **INFO: Analyzing IO path groups for slack adjustment
[04/30 16:57:19    245s] Effort level <high> specified for reg2reg_tmp.25632 path_group
[04/30 16:57:19    245s] #################################################################################
[04/30 16:57:19    245s] # Design Stage: PreRoute
[04/30 16:57:19    245s] # Design Name: IOTDF
[04/30 16:57:19    245s] # Design Mode: 90nm
[04/30 16:57:19    245s] # Analysis Mode: MMMC Non-OCV 
[04/30 16:57:19    245s] # Parasitics Mode: No SPEF/RCDB
[04/30 16:57:19    245s] # Signoff Settings: SI Off 
[04/30 16:57:19    245s] #################################################################################
[04/30 16:57:19    245s] AAE_INFO: 1 threads acquired from CTE.
[04/30 16:57:19    245s] Calculate delays in BcWc mode...
[04/30 16:57:19    245s] Topological Sorting (REAL = 0:00:00.0, MEM = 1393.5M, InitMEM = 1393.5M)
[04/30 16:57:19    245s] Start delay calculation (fullDC) (1 T). (MEM=1393.52)
[04/30 16:57:19    245s] End AAE Lib Interpolated Model. (MEM=1393.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:57:20    245s] Total number of fetched objects 2282
[04/30 16:57:20    245s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 16:57:20    245s] End delay calculation. (MEM=1450.76 CPU=0:00:00.4 REAL=0:00:01.0)
[04/30 16:57:20    245s] End delay calculation (fullDC). (MEM=1450.76 CPU=0:00:00.6 REAL=0:00:01.0)
[04/30 16:57:20    245s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1450.8M) ***
[04/30 16:57:20    246s] **INFO: Disable pre-place timing setting for timing analysis
[04/30 16:57:20    246s] Set Using Default Delay Limit as 1000.
[04/30 16:57:20    246s] Set Default Net Delay as 1000 ps.
[04/30 16:57:20    246s] Set Default Net Load as 0.5 pF. 
[04/30 16:57:20    246s] Deleted 0 physical inst  (cell - / prefix -).
[04/30 16:57:20    246s] *** Starting "NanoPlace(TM) placement v#10 (mem=1436.6M)" ...
[04/30 16:57:20    246s] No user setting net weight.
[04/30 16:57:20    246s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/30 16:57:20    246s] Scan chains were not defined.
[04/30 16:57:20    246s] #std cell=1787 (0 fixed + 1787 movable) #block=0 (0 floating + 0 preplaced)
[04/30 16:57:20    246s] #ioInst=0 #net=2282 #term=6636 #term/net=2.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=143
[04/30 16:57:20    246s] stdCell: 1787 single + 0 double + 0 multi
[04/30 16:57:20    246s] Total standard cell length = 9.2258 (mm), area = 0.0340 (mm^2)
[04/30 16:57:20    246s] Core basic site is TSM13SITE
[04/30 16:57:20    246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:57:20    246s] Apply auto density screen in pre-place stage.
[04/30 16:57:20    246s] Auto density screen increases utilization from 0.722 to 0.722
[04/30 16:57:20    246s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1436.6M
[04/30 16:57:20    246s] Average module density = 0.722.
[04/30 16:57:20    246s] Density for the design = 0.722.
[04/30 16:57:20    246s]        = stdcell_area 20056 sites (34043 um^2) / alloc_area 27782 sites (47157 um^2).
[04/30 16:57:20    246s] Pin Density = 0.2389.
[04/30 16:57:20    246s]             = total # of pins 6636 / total area 27782.
[04/30 16:57:20    246s] Initial padding reaches pin density 0.400 for top
[04/30 16:57:20    246s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.450
[04/30 16:57:20    246s] Initial padding increases density from 0.722 to 0.836 for top
[04/30 16:57:20    246s] === lastAutoLevel = 7 
[04/30 16:57:20    246s] [adp] 0:1:0:1
[04/30 16:57:20    246s] Clock gating cells determined by native netlist tracing.
[04/30 16:57:20    246s] Effort level <high> specified for reg2reg path_group
[04/30 16:57:20    246s] Iteration  1: Total net bbox = 9.574e-28 (1.25e-29 9.45e-28)
[04/30 16:57:20    246s]               Est.  stn bbox = 1.030e-27 (1.34e-29 1.02e-27)
[04/30 16:57:20    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1371.0M
[04/30 16:57:20    246s] Iteration  2: Total net bbox = 9.574e-28 (1.25e-29 9.45e-28)
[04/30 16:57:20    246s]               Est.  stn bbox = 1.030e-27 (1.34e-29 1.02e-27)
[04/30 16:57:20    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1371.0M
[04/30 16:57:21    246s] Iteration  3: Total net bbox = 4.331e+01 (2.49e+01 1.84e+01)
[04/30 16:57:21    246s]               Est.  stn bbox = 5.425e+01 (3.09e+01 2.34e+01)
[04/30 16:57:21    246s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1371.0M
[04/30 16:57:21    246s] Total number of setup views is 1.
[04/30 16:57:21    246s] Total number of active setup views is 1.
[04/30 16:57:21    246s] Active setup views:
[04/30 16:57:21    246s]     av_func_mode_max
[04/30 16:57:21    247s] Iteration  4: Total net bbox = 2.210e+04 (1.29e+04 9.24e+03)
[04/30 16:57:21    247s]               Est.  stn bbox = 2.853e+04 (1.66e+04 1.19e+04)
[04/30 16:57:21    247s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1371.0M
[04/30 16:57:21    247s] Total number of setup views is 1.
[04/30 16:57:21    247s] Total number of active setup views is 1.
[04/30 16:57:21    247s] Active setup views:
[04/30 16:57:21    247s]     av_func_mode_max
[04/30 16:57:23    249s] Iteration  5: Total net bbox = 3.201e+04 (1.52e+04 1.68e+04)
[04/30 16:57:23    249s]               Est.  stn bbox = 4.088e+04 (1.95e+04 2.13e+04)
[04/30 16:57:23    249s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1371.0M
[04/30 16:57:23    249s] Total number of setup views is 1.
[04/30 16:57:23    249s] Total number of active setup views is 1.
[04/30 16:57:23    249s] Active setup views:
[04/30 16:57:23    249s]     av_func_mode_max
[04/30 16:57:24    250s] Iteration  6: Total net bbox = 3.587e+04 (1.73e+04 1.85e+04)
[04/30 16:57:24    250s]               Est.  stn bbox = 4.464e+04 (2.17e+04 2.30e+04)
[04/30 16:57:24    250s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1371.0M
[04/30 16:57:24    250s] Starting Early Global Route rough congestion estimation: mem = 1371.0M
[04/30 16:57:24    250s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:57:24    250s] (I)       Reading DB...
[04/30 16:57:24    250s] (I)       before initializing RouteDB syMemory usage = 1371.0 MB
[04/30 16:57:24    250s] (I)       congestionReportName   : 
[04/30 16:57:24    250s] (I)       layerRangeFor2DCongestion : 
[04/30 16:57:24    250s] (I)       buildTerm2TermWires    : 1
[04/30 16:57:24    250s] (I)       doTrackAssignment      : 1
[04/30 16:57:24    250s] (I)       dumpBookshelfFiles     : 0
[04/30 16:57:24    250s] (I)       numThreads             : 1
[04/30 16:57:24    250s] (I)       bufferingAwareRouting  : false
[04/30 16:57:24    250s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:57:24    250s] (I)       honorPin               : false
[04/30 16:57:24    250s] (I)       honorPinGuide          : true
[04/30 16:57:24    250s] (I)       honorPartition         : false
[04/30 16:57:24    250s] (I)       allowPartitionCrossover: false
[04/30 16:57:24    250s] (I)       honorSingleEntry       : true
[04/30 16:57:24    250s] (I)       honorSingleEntryStrong : true
[04/30 16:57:24    250s] (I)       handleViaSpacingRule   : false
[04/30 16:57:24    250s] (I)       handleEolSpacingRule   : false
[04/30 16:57:24    250s] (I)       PDConstraint           : none
[04/30 16:57:24    250s] (I)       expBetterNDRHandling   : false
[04/30 16:57:24    250s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:57:24    250s] (I)       routingEffortLevel     : 3
[04/30 16:57:24    250s] (I)       effortLevel            : standard
[04/30 16:57:24    250s] [NR-eGR] minRouteLayer          : 2
[04/30 16:57:24    250s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:57:24    250s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:57:24    250s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:57:24    250s] (I)       numRowsPerGCell        : 4
[04/30 16:57:24    250s] (I)       speedUpLargeDesign     : 0
[04/30 16:57:24    250s] (I)       multiThreadingTA       : 1
[04/30 16:57:24    250s] (I)       blkAwareLayerSwitching : 1
[04/30 16:57:24    250s] (I)       optimizationMode       : false
[04/30 16:57:25    250s] (I)       routeSecondPG          : false
[04/30 16:57:25    250s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:57:25    250s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:57:25    250s] (I)       punchThroughDistance   : 500.00
[04/30 16:57:25    250s] (I)       scenicBound            : 1.15
[04/30 16:57:25    250s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:57:25    250s] (I)       source-to-sink ratio   : 0.00
[04/30 16:57:25    250s] (I)       targetCongestionRatioH : 1.00
[04/30 16:57:25    250s] (I)       targetCongestionRatioV : 1.00
[04/30 16:57:25    250s] (I)       layerCongestionRatio   : 0.70
[04/30 16:57:25    250s] (I)       m1CongestionRatio      : 0.10
[04/30 16:57:25    250s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:57:25    250s] (I)       localRouteEffort       : 1.00
[04/30 16:57:25    250s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:57:25    250s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:57:25    250s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:57:25    250s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:57:25    250s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:57:25    250s] (I)       routeVias              : 
[04/30 16:57:25    250s] (I)       readTROption           : true
[04/30 16:57:25    250s] (I)       extraSpacingFactor     : 1.00
[04/30 16:57:25    250s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:57:25    250s] (I)       routeSelectedNetsOnly  : false
[04/30 16:57:25    250s] (I)       clkNetUseMaxDemand     : false
[04/30 16:57:25    250s] (I)       extraDemandForClocks   : 0
[04/30 16:57:25    250s] (I)       steinerRemoveLayers    : false
[04/30 16:57:25    250s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:57:25    250s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:57:25    250s] (I)       similarTopologyRoutingFast : false
[04/30 16:57:25    250s] (I)       spanningTreeRefinement : false
[04/30 16:57:25    250s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:57:25    250s] (I)       starting read tracks
[04/30 16:57:25    250s] (I)       build grid graph
[04/30 16:57:25    250s] (I)       build grid graph start
[04/30 16:57:25    250s] [NR-eGR] Layer1 has no routable track
[04/30 16:57:25    250s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:57:25    250s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:57:25    250s] (I)       build grid graph end
[04/30 16:57:25    250s] (I)       numViaLayers=8
[04/30 16:57:25    250s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:57:25    250s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:57:25    250s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:57:25    250s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:57:25    250s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:57:25    250s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:57:25    250s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:57:25    250s] (I)       end build via table
[04/30 16:57:25    250s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:57:25    250s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:57:25    250s] (I)       readDataFromPlaceDB
[04/30 16:57:25    250s] (I)       Read net information..
[04/30 16:57:25    250s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:57:25    250s] (I)       Read testcase time = 0.010 seconds
[04/30 16:57:25    250s] 
[04/30 16:57:26    250s] (I)       read default dcut vias
[04/30 16:57:26    250s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:57:26    250s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:57:26    250s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:57:26    250s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:57:26    250s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:57:26    250s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:57:26    250s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:57:26    250s] (I)       build grid graph start
[04/30 16:57:26    250s] (I)       build grid graph end
[04/30 16:57:26    250s] (I)       Model blockage into capacity
[04/30 16:57:26    250s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:57:26    250s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:57:26    250s] (I)       Modeling time = 0.000 seconds
[04/30 16:57:26    250s] 
[04/30 16:57:26    250s] (I)       Number of ignored nets = 0
[04/30 16:57:26    250s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:57:26    250s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:57:26    250s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:57:26    250s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:57:26    250s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:57:26    250s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1371.0 MB
[04/30 16:57:26    250s] (I)       Ndr track 0 does not exist
[04/30 16:57:26    250s] (I)       Layer1  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer2  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer3  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer4  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer5  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer6  viaCost=200.00
[04/30 16:57:26    250s] (I)       Layer7  viaCost=200.00
[04/30 16:57:26    250s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:57:26    250s] (I)       routing area        :  (-220340, -214020) - (220340, 214020)
[04/30 16:57:26    250s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 16:57:26    250s] (I)       Site Width          :   920  (dbu)
[04/30 16:57:26    250s] (I)       Row Height          :  7380  (dbu)
[04/30 16:57:26    250s] (I)       GCell Width         : 29520  (dbu)
[04/30 16:57:26    250s] (I)       GCell Height        : 29520  (dbu)
[04/30 16:57:26    250s] (I)       grid                :    15    15     8
[04/30 16:57:26    250s] (I)       vertical capacity   :     0 29520     0 29520     0 29520     0 29520
[04/30 16:57:26    250s] (I)       horizontal capacity :     0     0 29520     0 29520     0 29520     0
[04/30 16:57:26    250s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:57:26    250s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:57:27    250s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:57:27    250s] (I)       First Track Coord   :     0 -219880 -213610 -219880 -213610 -219880 -213610 -217580
[04/30 16:57:27    250s] (I)       Num tracks per GCell: 43.41 32.09 36.00 32.09 36.00 32.09 36.00 12.83
[04/30 16:57:27    250s] (I)       Total num of tracks :     0   479   522   479   522   479   522   191
[04/30 16:57:27    250s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:57:27    250s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:57:27    250s] (I)       --------------------------------------------------------
[04/30 16:57:27    250s] 
[04/30 16:57:27    250s] [NR-eGR] ============ Routing rule table ============
[04/30 16:57:27    250s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:57:27    250s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:57:27    250s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:57:27    250s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:57:28    250s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:57:28    250s] [NR-eGR] ========================================
[04/30 16:57:28    250s] [NR-eGR] 
[04/30 16:57:28    250s] (I)       After initializing earlyGlobalRoute syMemory usage = 1371.0 MB
[04/30 16:57:28    250s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 16:57:28    250s] (I)       ============= Initialization =============
[04/30 16:57:28    250s] (I)       numLocalWires=3864  numGlobalNetBranches=859  numLocalNetBranches=1076
[04/30 16:57:28    250s] (I)       totalPins=6354  totalGlobalPin=3470 (54.61%)
[04/30 16:57:28    250s] (I)       total 2D Cap : 47910 = (23490 H, 24420 V)
[04/30 16:57:28    250s] (I)       ============  Phase 1a Route ============
[04/30 16:57:28    250s] (I)       Phase 1a runs 0.01 seconds
[04/30 16:57:28    250s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/30 16:57:28    250s] (I)       Usage: 3044 = (1475 H, 1569 V) = (6.28% H, 6.43% V) = (2.177e+04um H, 2.316e+04um V)
[04/30 16:57:28    250s] (I)       
[04/30 16:57:28    250s] (I)       ============  Phase 1b Route ============
[04/30 16:57:28    250s] (I)       Usage: 3044 = (1475 H, 1569 V) = (6.28% H, 6.43% V) = (2.177e+04um H, 2.316e+04um V)
[04/30 16:57:28    250s] (I)       
[04/30 16:57:28    250s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/30 16:57:28    250s] 
[04/30 16:57:28    250s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:57:28    250s] Finished Early Global Route rough congestion estimation: mem = 1371.0M
[04/30 16:57:28    250s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/30 16:57:28    250s] Congestion driven padding in post-place stage.
[04/30 16:57:28    250s] Congestion driven padding increases utilization from 0.836 to 0.836
[04/30 16:57:28    250s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1371.0M
[04/30 16:57:28    250s] Total number of setup views is 1.
[04/30 16:57:28    250s] Total number of active setup views is 1.
[04/30 16:57:28    250s] Active setup views:
[04/30 16:57:28    250s]     av_func_mode_max
[04/30 16:57:28    250s] Global placement CDP skipped at cutLevel 7.
[04/30 16:57:28    250s] Iteration  7: Total net bbox = 1.548e+05 (7.80e+04 7.67e+04)
[04/30 16:57:28    250s]               Est.  stn bbox = 1.650e+05 (8.31e+04 8.19e+04)
[04/30 16:57:28    250s]               cpu = 0:00:00.1 real = 0:00:04.0 mem = 1371.0M
[04/30 16:57:29    250s] nrCritNet: 0.00% ( 0 / 2282 ) cutoffSlk: 214748364.7ps stdDelay: 35.2ps
[04/30 16:57:29    250s] nrCritNet: 0.00% ( 0 / 2282 ) cutoffSlk: 214748364.7ps stdDelay: 35.2ps
[04/30 16:57:29    250s] Iteration  8: Total net bbox = 1.548e+05 (7.80e+04 7.67e+04)
[04/30 16:57:29    250s]               Est.  stn bbox = 1.650e+05 (8.31e+04 8.19e+04)
[04/30 16:57:29    250s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1371.0M
[04/30 16:57:29    250s] Total number of setup views is 1.
[04/30 16:57:29    250s] Total number of active setup views is 1.
[04/30 16:57:29    250s] Active setup views:
[04/30 16:57:29    250s]     av_func_mode_max
[04/30 16:57:29    251s] Total number of setup views is 1.
[04/30 16:57:29    251s] Total number of active setup views is 1.
[04/30 16:57:29    251s] Active setup views:
[04/30 16:57:29    251s]     av_func_mode_max
[04/30 16:57:31    252s] Total number of setup views is 1.
[04/30 16:57:31    252s] Total number of active setup views is 1.
[04/30 16:57:31    252s] Active setup views:
[04/30 16:57:31    252s]     av_func_mode_max
[04/30 16:57:32    253s] Iteration  9: Total net bbox = 3.959e+04 (1.94e+04 2.02e+04)
[04/30 16:57:32    253s]               Est.  stn bbox = 4.825e+04 (2.36e+04 2.46e+04)
[04/30 16:57:32    253s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1368.3M
[04/30 16:57:32    253s] Iteration 10: Total net bbox = 1.580e+05 (7.98e+04 7.82e+04)
[04/30 16:57:32    253s]               Est.  stn bbox = 1.681e+05 (8.48e+04 8.33e+04)
[04/30 16:57:32    253s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1368.3M
[04/30 16:57:32    253s] Iteration 11: Total net bbox = 1.580e+05 (7.98e+04 7.82e+04)
[04/30 16:57:32    253s]               Est.  stn bbox = 1.681e+05 (8.48e+04 8.33e+04)
[04/30 16:57:32    253s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.3M
[04/30 16:57:32    253s] *** cost = 1.580e+05 (7.98e+04 7.82e+04) (cpu for global=0:00:07.3) real=0:00:12.0***
[04/30 16:57:32    253s] Info: 0 clock gating cells identified, 0 (on average) moved
[04/30 16:57:32    253s] Solver runtime cpu: 0:00:06.3 real: 0:00:06.7
[04/30 16:57:32    253s] Core Placement runtime cpu: 0:00:06.5 real: 0:00:07.0
[04/30 16:57:32    253s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/30 16:57:32    253s] Type 'man IMPSP-9025' for more detail.
[04/30 16:57:32    253s] #spOpts: mergeVia=F 
[04/30 16:57:32    253s] Core basic site is TSM13SITE
[04/30 16:57:32    253s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:57:32    253s] *** Starting refinePlace (0:04:14 mem=1368.3M) ***
[04/30 16:57:32    253s] Total net bbox length = 1.580e+05 (7.979e+04 7.818e+04) (ext = 1.165e+05)
[04/30 16:57:32    253s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:57:32    253s] Starting refinePlace ...
[04/30 16:57:32    254s] default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
[04/30 16:57:32    254s] Density distribution unevenness ratio = 3.779%
[04/30 16:57:32    254s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:57:32    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1368.3MB) @(0:04:14 - 0:04:14).
[04/30 16:57:32    254s] Move report: preRPlace moves 1787 insts, mean move: 1.12 um, max move: 7.39 um
[04/30 16:57:32    254s] 	Max move on inst (whole_data_reg[63]): (99.35, 16.41) --> (93.61, 14.76)
[04/30 16:57:32    254s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFQX1
[04/30 16:57:32    254s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:57:32    254s] Placement tweakage begins.
[04/30 16:57:32    254s] wire length = 5.213e+04
[04/30 16:57:32    254s] wire length = 4.812e+04
[04/30 16:57:32    254s] Placement tweakage ends.
[04/30 16:57:32    254s] Move report: tweak moves 374 insts, mean move: 6.43 um, max move: 21.62 um
[04/30 16:57:32    254s] 	Max move on inst (o_data_reg[50]): (100.51, 14.76) --> (78.89, 14.76)
[04/30 16:57:32    254s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1368.3MB) @(0:04:14 - 0:04:14).
[04/30 16:57:32    254s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:57:32    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1368.3MB) @(0:04:14 - 0:04:14).
[04/30 16:57:32    254s] Move report: Detail placement moves 1787 insts, mean move: 2.30 um, max move: 26.32 um
[04/30 16:57:32    254s] 	Max move on inst (o_data_reg[50]): (99.67, 9.22) --> (78.89, 14.76)
[04/30 16:57:32    254s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1368.3MB
[04/30 16:57:32    254s] Statistics of distance of Instance movement in refine placement:
[04/30 16:57:32    254s]   maximum (X+Y) =        26.32 um
[04/30 16:57:32    254s]   inst (o_data_reg[50]) with max move: (99.6725, 9.2205) -> (78.89, 14.76)
[04/30 16:57:32    254s]   mean    (X+Y) =         2.30 um
[04/30 16:57:32    254s] Total instances flipped for WireLenOpt: 98
[04/30 16:57:32    254s] Summary Report:
[04/30 16:57:32    254s] Instances move: 1787 (out of 1787 movable)
[04/30 16:57:32    254s] Instances flipped: 0
[04/30 16:57:32    254s] Mean displacement: 2.30 um
[04/30 16:57:32    254s] Max displacement: 26.32 um (Instance: o_data_reg[50]) (99.6725, 9.2205) -> (78.89, 14.76)
[04/30 16:57:32    254s] 	Length: 21 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFHQX2
[04/30 16:57:32    254s] Total instances moved : 1787
[04/30 16:57:32    254s] Total net bbox length = 1.537e+05 (7.508e+04 7.866e+04) (ext = 1.153e+05)
[04/30 16:57:32    254s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1368.3MB
[04/30 16:57:32    254s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1368.3MB) @(0:04:14 - 0:04:14).
[04/30 16:57:32    254s] *** Finished refinePlace (0:04:14 mem=1368.3M) ***
[04/30 16:57:32    254s] *** End of Placement (cpu=0:00:08.2, real=0:00:12.0, mem=1368.3M) ***
[04/30 16:57:32    254s] #spOpts: mergeVia=F 
[04/30 16:57:32    254s] Core basic site is TSM13SITE
[04/30 16:57:32    254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:57:32    254s] default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
[04/30 16:57:32    254s] Density distribution unevenness ratio = 3.739%
[04/30 16:57:33    254s] *** Free Virtual Timing Model ...(mem=1368.3M)
[04/30 16:57:33    254s] Starting congestion repair ...
[04/30 16:57:33    254s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/30 16:57:33    254s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 16:57:33    254s] Starting Early Global Route congestion estimation: mem = 1354.1M
[04/30 16:57:33    254s] (I)       Reading DB...
[04/30 16:57:33    254s] (I)       before initializing RouteDB syMemory usage = 1354.1 MB
[04/30 16:57:33    254s] (I)       congestionReportName   : 
[04/30 16:57:33    254s] (I)       layerRangeFor2DCongestion : 
[04/30 16:57:33    254s] (I)       buildTerm2TermWires    : 1
[04/30 16:57:33    254s] (I)       doTrackAssignment      : 1
[04/30 16:57:33    254s] (I)       dumpBookshelfFiles     : 0
[04/30 16:57:33    254s] (I)       numThreads             : 1
[04/30 16:57:33    254s] (I)       bufferingAwareRouting  : false
[04/30 16:57:33    254s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 16:57:33    254s] (I)       honorPin               : false
[04/30 16:57:33    254s] (I)       honorPinGuide          : true
[04/30 16:57:33    254s] (I)       honorPartition         : false
[04/30 16:57:33    254s] (I)       allowPartitionCrossover: false
[04/30 16:57:33    254s] (I)       honorSingleEntry       : true
[04/30 16:57:33    254s] (I)       honorSingleEntryStrong : true
[04/30 16:57:33    254s] (I)       handleViaSpacingRule   : false
[04/30 16:57:33    254s] (I)       handleEolSpacingRule   : false
[04/30 16:57:33    254s] (I)       PDConstraint           : none
[04/30 16:57:33    254s] (I)       expBetterNDRHandling   : false
[04/30 16:57:33    254s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 16:57:33    254s] (I)       routingEffortLevel     : 3
[04/30 16:57:33    254s] (I)       effortLevel            : standard
[04/30 16:57:33    254s] [NR-eGR] minRouteLayer          : 2
[04/30 16:57:33    254s] [NR-eGR] maxRouteLayer          : 127
[04/30 16:57:33    254s] (I)       relaxedTopLayerCeiling : 127
[04/30 16:57:33    254s] (I)       relaxedBottomLayerFloor: 2
[04/30 16:57:33    254s] (I)       numRowsPerGCell        : 1
[04/30 16:57:33    254s] (I)       speedUpLargeDesign     : 0
[04/30 16:57:33    254s] (I)       multiThreadingTA       : 1
[04/30 16:57:33    254s] (I)       blkAwareLayerSwitching : 1
[04/30 16:57:33    254s] (I)       optimizationMode       : false
[04/30 16:57:33    254s] (I)       routeSecondPG          : false
[04/30 16:57:33    254s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 16:57:33    254s] (I)       detourLimitForLayerRelax: 0.00
[04/30 16:57:33    254s] (I)       punchThroughDistance   : 500.00
[04/30 16:57:33    254s] (I)       scenicBound            : 1.15
[04/30 16:57:33    254s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 16:57:33    254s] (I)       source-to-sink ratio   : 0.00
[04/30 16:57:33    254s] (I)       targetCongestionRatioH : 1.00
[04/30 16:57:33    254s] (I)       targetCongestionRatioV : 1.00
[04/30 16:57:33    254s] (I)       layerCongestionRatio   : 0.70
[04/30 16:57:33    254s] (I)       m1CongestionRatio      : 0.10
[04/30 16:57:33    254s] (I)       m2m3CongestionRatio    : 0.70
[04/30 16:57:33    254s] (I)       localRouteEffort       : 1.00
[04/30 16:57:33    254s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 16:57:33    254s] (I)       supplyScaleFactorH     : 1.00
[04/30 16:57:33    254s] (I)       supplyScaleFactorV     : 1.00
[04/30 16:57:33    254s] (I)       highlight3DOverflowFactor: 0.00
[04/30 16:57:33    254s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 16:57:33    254s] (I)       routeVias              : 
[04/30 16:57:33    254s] (I)       readTROption           : true
[04/30 16:57:33    254s] (I)       extraSpacingFactor     : 1.00
[04/30 16:57:33    254s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 16:57:33    254s] (I)       routeSelectedNetsOnly  : false
[04/30 16:57:33    254s] (I)       clkNetUseMaxDemand     : false
[04/30 16:57:33    254s] (I)       extraDemandForClocks   : 0
[04/30 16:57:33    254s] (I)       steinerRemoveLayers    : false
[04/30 16:57:33    254s] (I)       demoteLayerScenicScale : 1.00
[04/30 16:57:33    254s] (I)       nonpreferLayerCostScale : 100.00
[04/30 16:57:33    254s] (I)       similarTopologyRoutingFast : false
[04/30 16:57:33    254s] (I)       spanningTreeRefinement : false
[04/30 16:57:33    254s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 16:57:33    254s] (I)       starting read tracks
[04/30 16:57:33    254s] (I)       build grid graph
[04/30 16:57:33    254s] (I)       build grid graph start
[04/30 16:57:33    254s] [NR-eGR] Layer1 has no routable track
[04/30 16:57:33    254s] [NR-eGR] Layer2 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer3 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer4 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer5 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer6 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer7 has single uniform track structure
[04/30 16:57:33    254s] [NR-eGR] Layer8 has single uniform track structure
[04/30 16:57:33    254s] (I)       build grid graph end
[04/30 16:57:33    254s] (I)       numViaLayers=8
[04/30 16:57:33    254s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 16:57:33    254s] (I)       Reading via VIA23_V for layer: 1 
[04/30 16:57:33    254s] (I)       Reading via VIA34_H for layer: 2 
[04/30 16:57:33    254s] (I)       Reading via VIA45_V for layer: 3 
[04/30 16:57:33    254s] (I)       Reading via VIA56_H for layer: 4 
[04/30 16:57:33    254s] (I)       Reading via VIA67_V for layer: 5 
[04/30 16:57:33    254s] (I)       Reading via VIA78_V for layer: 6 
[04/30 16:57:33    254s] (I)       end build via table
[04/30 16:57:33    254s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 16:57:33    254s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 16:57:33    254s] (I)       readDataFromPlaceDB
[04/30 16:57:33    254s] (I)       Read net information..
[04/30 16:57:33    254s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 16:57:33    254s] (I)       Read testcase time = 0.000 seconds
[04/30 16:57:33    254s] 
[04/30 16:57:33    254s] (I)       read default dcut vias
[04/30 16:57:33    254s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 16:57:33    254s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 16:57:33    254s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 16:57:33    254s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 16:57:33    254s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 16:57:33    254s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 16:57:33    254s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 16:57:33    254s] (I)       build grid graph start
[04/30 16:57:33    254s] (I)       build grid graph end
[04/30 16:57:33    254s] (I)       Model blockage into capacity
[04/30 16:57:33    254s] (I)       Read numBlocks=0  numPreroutedWires=0  numCapScreens=0
[04/30 16:57:33    254s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer6 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer7 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 16:57:33    254s] (I)       Modeling time = 0.000 seconds
[04/30 16:57:33    254s] 
[04/30 16:57:33    254s] (I)       Number of ignored nets = 0
[04/30 16:57:33    254s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 16:57:33    254s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 16:57:33    254s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 16:57:33    254s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 16:57:33    254s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 16:57:33    254s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1354.1 MB
[04/30 16:57:33    254s] (I)       Ndr track 0 does not exist
[04/30 16:57:33    254s] (I)       Layer1  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer2  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer3  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer4  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer5  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer6  viaCost=200.00
[04/30 16:57:33    254s] (I)       Layer7  viaCost=200.00
[04/30 16:57:33    254s] (I)       ---------------------Grid Graph Info--------------------
[04/30 16:57:33    254s] (I)       routing area        :  (-220340, -214020) - (220340, 214020)
[04/30 16:57:33    254s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 16:57:33    254s] (I)       Site Width          :   920  (dbu)
[04/30 16:57:33    254s] (I)       Row Height          :  7380  (dbu)
[04/30 16:57:33    254s] (I)       GCell Width         :  7380  (dbu)
[04/30 16:57:33    254s] (I)       GCell Height        :  7380  (dbu)
[04/30 16:57:33    254s] (I)       grid                :    60    58     8
[04/30 16:57:33    254s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 16:57:33    254s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 16:57:33    254s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 16:57:33    254s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 16:57:33    254s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 16:57:33    254s] (I)       First Track Coord   :     0 -219880 -213610 -219880 -213610 -219880 -213610 -217580
[04/30 16:57:33    254s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 16:57:33    254s] (I)       Total num of tracks :     0   479   522   479   522   479   522   191
[04/30 16:57:33    254s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 16:57:33    254s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 16:57:33    254s] (I)       --------------------------------------------------------
[04/30 16:57:33    254s] 
[04/30 16:57:33    254s] [NR-eGR] ============ Routing rule table ============
[04/30 16:57:33    254s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 16:57:33    254s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 16:57:33    254s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 16:57:33    254s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:57:33    254s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 16:57:33    254s] [NR-eGR] ========================================
[04/30 16:57:33    254s] [NR-eGR] 
[04/30 16:57:33    254s] (I)       After initializing earlyGlobalRoute syMemory usage = 1354.1 MB
[04/30 16:57:33    254s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 16:57:33    254s] (I)       ============= Initialization =============
[04/30 16:57:33    254s] (I)       totalPins=6354  totalGlobalPin=6171 (97.12%)
[04/30 16:57:33    254s] (I)       total 2D Cap : 188384 = (93960 H, 94424 V)
[04/30 16:57:33    254s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 16:57:33    254s] (I)       ============  Phase 1a Route ============
[04/30 16:57:33    254s] (I)       Phase 1a runs 0.00 seconds
[04/30 16:57:33    254s] (I)       Usage: 12473 = (5893 H, 6580 V) = (6.27% H, 6.97% V) = (2.175e+04um H, 2.428e+04um V)
[04/30 16:57:33    254s] (I)       
[04/30 16:57:33    254s] (I)       ============  Phase 1b Route ============
[04/30 16:57:34    254s] (I)       Usage: 12473 = (5893 H, 6580 V) = (6.27% H, 6.97% V) = (2.175e+04um H, 2.428e+04um V)
[04/30 16:57:34    254s] (I)       
[04/30 16:57:34    254s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 16:57:34    254s] (I)       ============  Phase 1c Route ============
[04/30 16:57:34    254s] (I)       Usage: 12473 = (5893 H, 6580 V) = (6.27% H, 6.97% V) = (2.175e+04um H, 2.428e+04um V)
[04/30 16:57:34    254s] (I)       
[04/30 16:57:34    254s] (I)       ============  Phase 1d Route ============
[04/30 16:57:34    254s] (I)       Usage: 12473 = (5893 H, 6580 V) = (6.27% H, 6.97% V) = (2.175e+04um H, 2.428e+04um V)
[04/30 16:57:34    254s] (I)       
[04/30 16:57:34    254s] (I)       ============  Phase 1e Route ============
[04/30 16:57:34    254s] (I)       Phase 1e runs 0.00 seconds
[04/30 16:57:34    254s] (I)       Usage: 12473 = (5893 H, 6580 V) = (6.27% H, 6.97% V) = (2.175e+04um H, 2.428e+04um V)
[04/30 16:57:34    254s] (I)       
[04/30 16:57:34    254s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 16:57:34    254s] [NR-eGR] 
[04/30 16:57:34    254s] (I)       ============  Phase 1l Route ============
[04/30 16:57:34    254s] (I)       Phase 1l runs 0.00 seconds
[04/30 16:57:34    254s] (I)       
[04/30 16:57:34    254s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 16:57:34    254s] [NR-eGR]                OverCon            
[04/30 16:57:34    254s] [NR-eGR]                 #Gcell     %Gcell
[04/30 16:57:34    254s] [NR-eGR] Layer              (0)    OverCon 
[04/30 16:57:34    254s] [NR-eGR] ------------------------------------
[04/30 16:57:34    254s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] ------------------------------------
[04/30 16:57:34    254s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 16:57:34    254s] [NR-eGR] 
[04/30 16:57:34    254s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 16:57:34    254s] (I)       total 2D Cap : 188384 = (93960 H, 94424 V)
[04/30 16:57:34    254s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 16:57:34    254s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 16:57:34    254s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1354.1M
[04/30 16:57:34    254s] [hotspot] +------------+---------------+---------------+
[04/30 16:57:34    254s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 16:57:34    254s] [hotspot] +------------+---------------+---------------+
[04/30 16:57:34    254s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 16:57:34    254s] [hotspot] +------------+---------------+---------------+
[04/30 16:57:34    254s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 16:57:34    254s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 16:57:34    254s] Skipped repairing congestion.
[04/30 16:57:34    254s] Starting Early Global Route wiring: mem = 1354.1M
[04/30 16:57:34    254s] (I)       ============= track Assignment ============
[04/30 16:57:34    254s] (I)       extract Global 3D Wires
[04/30 16:57:34    254s] (I)       Extract Global WL : time=0.00
[04/30 16:57:34    254s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 16:57:34    254s] (I)       Initialization real time=0.00 seconds
[04/30 16:57:34    254s] (I)       Run Multi-thread track assignment
[04/30 16:57:34    254s] (I)       merging nets...
[04/30 16:57:34    254s] (I)       merging nets done
[04/30 16:57:34    254s] (I)       Kernel real time=0.04 seconds
[04/30 16:57:34    254s] (I)       End Greedy Track Assignment
[04/30 16:57:34    254s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:57:34    254s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6354
[04/30 16:57:34    254s] [NR-eGR] Layer2(METAL2)(V) length: 2.379446e+04um, number of vias: 9034
[04/30 16:57:34    254s] [NR-eGR] Layer3(METAL3)(H) length: 2.232196e+04um, number of vias: 223
[04/30 16:57:34    254s] [NR-eGR] Layer4(METAL4)(V) length: 1.578910e+03um, number of vias: 0
[04/30 16:57:34    254s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:57:34    254s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:57:34    254s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 16:57:34    254s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 16:57:34    254s] [NR-eGR] Total length: 4.769533e+04um, number of vias: 15611
[04/30 16:57:34    254s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:57:34    254s] [NR-eGR] Total clock nets wire length: 2.290600e+03um 
[04/30 16:57:34    254s] [NR-eGR] --------------------------------------------------------------------------
[04/30 16:57:34    254s] Early Global Route wiring runtime: 0.05 seconds, mem = 1344.8M
[04/30 16:57:34    254s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[04/30 16:57:34    254s] *** Finishing placeDesign default flow ***
[04/30 16:57:34    254s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:15, mem = 1344.8M **
[04/30 16:57:34    254s] 
[04/30 16:57:34    254s] *** Summary of all messages that are not suppressed in this session:
[04/30 16:57:34    254s] Severity  ID               Count  Summary                                  
[04/30 16:57:34    254s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/30 16:57:34    254s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/30 16:57:34    254s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/30 16:57:34    254s] *** Message Summary: 3 warning(s), 0 error(s)
[04/30 16:57:34    254s] 
[04/30 16:57:53    256s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 16:57:54    256s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[04/30 16:57:54    256s] Core basic site is TSM13SITE
[04/30 16:57:54    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:57:54    256s] *** Starting refinePlace (0:04:17 mem=1344.8M) ***
[04/30 16:57:54    256s] Total net bbox length = 1.537e+05 (7.508e+04 7.866e+04) (ext = 1.153e+05)
[04/30 16:57:54    256s] Starting refinePlace ...
[04/30 16:57:54    256s] default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
[04/30 16:57:54    256s] Density distribution unevenness ratio = 3.739%
[04/30 16:57:54    256s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 16:57:54    256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:04:17 - 0:04:17).
[04/30 16:57:54    256s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:57:54    256s] wireLenOptFixPriorityInst 0 inst fixed
[04/30 16:57:54    256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:57:54    256s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:04:17 - 0:04:17).
[04/30 16:57:54    256s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 16:57:54    256s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.8MB
[04/30 16:57:54    256s] Statistics of distance of Instance movement in refine placement:
[04/30 16:57:54    256s]   maximum (X+Y) =         0.00 um
[04/30 16:57:54    256s]   mean    (X+Y) =         0.00 um
[04/30 16:57:54    256s] Summary Report:
[04/30 16:57:54    256s] Instances move: 0 (out of 1787 movable)
[04/30 16:57:54    256s] Instances flipped: 0
[04/30 16:57:54    256s] Mean displacement: 0.00 um
[04/30 16:57:54    256s] Max displacement: 0.00 um 
[04/30 16:57:54    256s] Total instances moved : 0
[04/30 16:57:54    256s] Total net bbox length = 1.537e+05 (7.508e+04 7.866e+04) (ext = 1.153e+05)
[04/30 16:57:54    256s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.8MB
[04/30 16:57:54    256s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1344.8MB) @(0:04:17 - 0:04:17).
[04/30 16:57:54    256s] *** Finished refinePlace (0:04:17 mem=1344.8M) ***
[04/30 16:57:54    256s] Core basic site is TSM13SITE
[04/30 16:57:54    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 16:57:54    256s] default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
[04/30 16:57:54    256s] Density distribution unevenness ratio = 3.739%
[04/30 16:58:16    258s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 16:58:16    258s] The ring targets are set to core/block ring wires.
[04/30 16:58:16    258s] addRing command will consider rows while creating rings.
[04/30 16:58:16    258s] addRing command will disallow rings to go over rows.
[04/30 16:58:16    258s] addRing command will ignore shorts while creating rings.
[04/30 16:58:16    258s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1
[04/30 16:58:16    258s] 
[04/30 16:58:16    258s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[04/30 16:58:16    258s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[04/30 16:58:24    259s] <CMD> gui_select -rect {154.015 -74.602 130.905 -80.040}
[04/30 16:59:02    263s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 16:59:02    263s] The ring targets are set to core/block ring wires.
[04/30 16:59:02    263s] addRing command will consider rows while creating rings.
[04/30 16:59:02    263s] addRing command will disallow rings to go over rows.
[04/30 16:59:02    263s] addRing command will ignore shorts while creating rings.
[04/30 16:59:02    263s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1
[04/30 16:59:02    263s] 
[04/30 16:59:02    263s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[04/30 16:59:02    263s] **WARN: (IMPPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[04/30 16:59:05    263s] <CMD> setDrawView place
[04/30 16:59:08    263s] <CMD> setDrawView fplan
[04/30 16:59:10    263s] <CMD> setDrawView place
[04/30 16:59:10    263s] <CMD> setDrawView ameba
[04/30 16:59:12    263s] <CMD> setDrawView ameba
[04/30 16:59:12    263s] <CMD> setDrawView place
[04/30 16:59:31    265s] <CMD> getIoFlowFlag
[04/30 16:59:41    266s] <CMD> setIoFlowFlag 0
[04/30 16:59:41    266s] <CMD> floorPlan -site TSM13SITE -r 0.97131705546 0.721906 40 40 40 40
[04/30 16:59:41    266s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:59:41    266s] <CMD> uiSetTool select
[04/30 16:59:41    266s] <CMD> getIoFlowFlag
[04/30 16:59:41    266s] <CMD> fit
[04/30 16:59:43    266s] <CMD> setIoFlowFlag 0
[04/30 16:59:43    266s] <CMD> floorPlan -site TSM13SITE -r 0.97131705546 0.721906 40.02 40.18 40.02 40.18
[04/30 16:59:43    266s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[04/30 16:59:43    266s] <CMD> uiSetTool select
[04/30 16:59:43    266s] <CMD> getIoFlowFlag
[04/30 16:59:43    266s] <CMD> fit
[04/30 16:59:53    267s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 16:59:53    267s] The ring targets are set to core/block ring wires.
[04/30 16:59:53    267s] addRing command will consider rows while creating rings.
[04/30 16:59:53    267s] addRing command will disallow rings to go over rows.
[04/30 16:59:53    267s] addRing command will ignore shorts while creating rings.
[04/30 16:59:53    267s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL7 bottom METAL7 left METAL6 right METAL6} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 2 -use_interleaving_wire_group 1
[04/30 16:59:53    267s] 
[04/30 16:59:53    267s] Ring generation is complete.
[04/30 16:59:53    267s] vias are now being generated.
[04/30 16:59:53    267s] addRing created 16 wires.
[04/30 16:59:53    267s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[04/30 16:59:53    267s] +--------+----------------+----------------+
[04/30 16:59:53    267s] |  Layer |     Created    |     Deleted    |
[04/30 16:59:53    267s] +--------+----------------+----------------+
[04/30 16:59:53    267s] | METAL6 |        8       |       NA       |
[04/30 16:59:53    267s] |  VIA67 |       32       |        0       |
[04/30 16:59:53    267s] | METAL7 |        8       |       NA       |
[04/30 16:59:53    267s] +--------+----------------+----------------+
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingLayers {}
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingLayers {}
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingOffset 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingThreshold 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeRingLayers {}
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeWidth 10.0
[04/30 17:00:12    269s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/30 17:01:27    277s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[04/30 17:01:27    277s] addStripe will allow jog to connect padcore ring and block ring.
[04/30 17:01:27    277s] Stripes will stop at the boundary of the specified area.
[04/30 17:01:27    277s] When breaking rings, the power planner will consider the existence of blocks.
[04/30 17:01:27    277s] Stripes will not extend to closest target.
[04/30 17:01:27    277s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/30 17:01:27    277s] Stripes will not be created over regions without power planning wires.
[04/30 17:01:27    277s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/30 17:01:27    277s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/30 17:01:27    277s] AddStripe segment minimum length set to 1
[04/30 17:01:27    277s] Offset for stripe breaking is set to 0.
[04/30 17:01:27    277s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1 -spacing 0.24 -set_to_set_distance 30 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs true -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 1 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/30 17:01:27    277s] 
[04/30 17:01:27    277s] Starting stripe generation ...
[04/30 17:01:27    277s] Non-Default Mode Option Settings :
[04/30 17:01:27    277s]   NONE
[04/30 17:01:27    277s] Stripe generation is complete.
[04/30 17:01:27    277s] vias are now being generated.
[04/30 17:01:27    277s] addStripe created 12 wires.
[04/30 17:01:27    277s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[04/30 17:01:27    277s] +--------+----------------+----------------+
[04/30 17:01:27    277s] |  Layer |     Created    |     Deleted    |
[04/30 17:01:27    277s] +--------+----------------+----------------+
[04/30 17:01:27    277s] | METAL6 |       12       |       NA       |
[04/30 17:01:27    277s] |  VIA67 |       48       |        0       |
[04/30 17:01:27    277s] +--------+----------------+----------------+
[04/30 17:01:58    280s] <CMD> getMultiCpuUsage -localCpu
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -quiet -area
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -check_implant -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -check_only -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/30 17:01:58    280s] <CMD> get_verify_drc_mode -limit -quiet
[04/30 17:02:04    280s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
[04/30 17:02:04    280s] <CMD> verify_drc
[04/30 17:02:04    280s] #-report IOTDF.drc.rpt                   # string, default="", user setting
[04/30 17:02:04    280s]  *** Starting Verify DRC (MEM: 1355.8) ***
[04/30 17:02:04    280s] 
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW08DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW08DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU24SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU24SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU16SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU16SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU12SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU12SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU08SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU08SDGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU08DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU08DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRT24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRT16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRT12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRT08DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRO24CDG does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRO16CDG does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRO12CDG does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRO08CDG does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRDW24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRDW24DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRDW16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRDW16DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRDW12DGZ does not have antenna diff area.
[04/30 17:02:04    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRDW12DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRDW08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRDW08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD24SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD24SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD24DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD24DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD16SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD16SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD16DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD16DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD12SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD12SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD12DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD12DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD08SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD08SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRD08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRD08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB24SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB24SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB24DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB24DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB16SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB16SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB16DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB16DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB12SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB12SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB12DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB12DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB08SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB08SDGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRB08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRB08DGZ does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXOE3DG does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXOE3DG does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXOE2DG does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXOE2DG does not have antenna diff area.
[04/30 17:02:05    280s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXOE1DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXOE1DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXO03DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXO03DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXO02DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXO02DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XOUT in CELL_VIEW PDXO01DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN XC in CELL_VIEW PDXO01DG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUWDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW24DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW24DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW16DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW16DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW12DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW12DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW08DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW08DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW04DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW04DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUW02DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDUW02DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUSDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDUDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU24SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU24SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU24DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU24DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU16SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU16SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU16DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU16DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU12SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU12SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU12DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU12DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU08SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU08SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU08DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU08DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU04SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU04SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU04DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU04DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU02SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU02SDGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDU02DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDU02DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT24DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT16DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT12DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT08DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT04DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDT02DGZ does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO24CDG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO16CDG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO12CDG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO08CDG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO04CDG does not have antenna diff area.
[04/30 17:02:05    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDO02CDG does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDISDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDIDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDWDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDW02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDDW02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDSDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDDDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD24SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD24SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD16SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD16SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD12SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD12SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD08SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD08SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD04SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD04SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD02SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD02SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDD02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDD02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB24SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB24SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB24DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB16SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB16SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB16DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB12SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB12SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB12DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB08SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB08SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB08DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB04SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB04SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB04DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB02SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB02SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PDB02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PDB02DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PCORNERDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PCI66SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PCI66SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PCI66DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PCI66DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PCI33SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PCI33SDGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN C in CELL_VIEW PCI33DGZ does not have antenna diff area.
[04/30 17:02:06    281s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PCI33DGZ does not have antenna diff area.
[04/30 17:02:07    281s]   VERIFY DRC ...... Starting Verification
[04/30 17:02:07    281s]   VERIFY DRC ...... Initializing
[04/30 17:02:07    281s]   VERIFY DRC ...... Deleting Existing Violations
[04/30 17:02:07    281s]   VERIFY DRC ...... Creating Sub-Areas
[04/30 17:02:07    281s]   VERIFY DRC ...... Using new threading
[04/30 17:02:07    281s]   VERIFY DRC ...... Sub-Area: {-150.190 -147.190 2.130 2.410} 1 of 4
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area: {2.130 -147.190 150.190 2.410} 2 of 4
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area: {-150.190 2.410 2.130 147.190} 3 of 4
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/30 17:02:07    282s]   VERIFY DRC ...... Sub-Area: {2.130 2.410 150.190 147.190} 4 of 4
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s]   Verification Complete : 0 Viols.
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/30 17:02:08    282s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
[04/30 17:02:08    282s] <CMD> verify_drc
[04/30 17:02:08    282s] #-report IOTDF.drc.rpt                   # string, default="", user setting
[04/30 17:02:08    282s]  *** Starting Verify DRC (MEM: 1352.8) ***
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s]   VERIFY DRC ...... Starting Verification
[04/30 17:02:08    282s]   VERIFY DRC ...... Initializing
[04/30 17:02:08    282s]   VERIFY DRC ...... Deleting Existing Violations
[04/30 17:02:08    282s]   VERIFY DRC ...... Creating Sub-Areas
[04/30 17:02:08    282s]   VERIFY DRC ...... Using new threading
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area: {-150.190 -147.190 2.130 2.410} 1 of 4
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area: {2.130 -147.190 150.190 2.410} 2 of 4
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area: {-150.190 2.410 2.130 147.190} 3 of 4
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area: {2.130 2.410 150.190 147.190} 4 of 4
[04/30 17:02:08    282s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s]   Verification Complete : 0 Viols.
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s]  *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/30 17:02:08    282s] 
[04/30 17:02:08    282s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/30 17:03:19    290s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 17:03:19    290s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
[04/30 17:03:19    290s] Start to check current routing status for nets...
[04/30 17:03:19    290s] All nets will be re-routed.
[04/30 17:03:19    290s] End to check current routing status for nets (mem=1352.8M)
[04/30 17:03:19    290s] ### Creating LA Mngr. totSessionCpu=0:04:51 mem=1352.8M
[04/30 17:03:19    290s] Updating RC grid for preRoute extraction ...
[04/30 17:03:19    290s] Initializing multi-corner capacitance tables ... 
[04/30 17:03:19    290s] Initializing multi-corner resistance tables ...
[04/30 17:03:19    290s] ### Creating LA Mngr, finished. totSessionCpu=0:04:51 mem=1360.8M
[04/30 17:03:19    290s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:03:19    290s] [PSP]     Started earlyGlobalRoute kernel
[04/30 17:03:19    290s] [PSP]     Initial Peak syMemory usage = 1360.8 MB
[04/30 17:03:19    290s] (I)       Reading DB...
[04/30 17:03:19    290s] (I)       before initializing RouteDB syMemory usage = 1360.8 MB
[04/30 17:03:19    290s] (I)       congestionReportName   : 
[04/30 17:03:19    290s] (I)       layerRangeFor2DCongestion : 
[04/30 17:03:19    290s] (I)       buildTerm2TermWires    : 1
[04/30 17:03:19    290s] (I)       doTrackAssignment      : 1
[04/30 17:03:19    290s] (I)       dumpBookshelfFiles     : 0
[04/30 17:03:19    290s] (I)       numThreads             : 1
[04/30 17:03:19    290s] (I)       bufferingAwareRouting  : false
[04/30 17:03:19    290s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:03:19    290s] (I)       honorPin               : false
[04/30 17:03:19    290s] (I)       honorPinGuide          : true
[04/30 17:03:19    290s] (I)       honorPartition         : false
[04/30 17:03:19    290s] (I)       allowPartitionCrossover: false
[04/30 17:03:19    290s] (I)       honorSingleEntry       : true
[04/30 17:03:19    290s] (I)       honorSingleEntryStrong : true
[04/30 17:03:19    290s] (I)       handleViaSpacingRule   : false
[04/30 17:03:19    290s] (I)       handleEolSpacingRule   : false
[04/30 17:03:19    290s] (I)       PDConstraint           : none
[04/30 17:03:19    290s] (I)       expBetterNDRHandling   : false
[04/30 17:03:19    290s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:03:19    290s] (I)       routingEffortLevel     : 3
[04/30 17:03:19    290s] (I)       effortLevel            : standard
[04/30 17:03:19    290s] [NR-eGR] minRouteLayer          : 2
[04/30 17:03:19    290s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:03:19    290s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:03:19    290s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:03:19    290s] (I)       numRowsPerGCell        : 1
[04/30 17:03:19    290s] (I)       speedUpLargeDesign     : 0
[04/30 17:03:19    290s] (I)       multiThreadingTA       : 1
[04/30 17:03:19    290s] (I)       blkAwareLayerSwitching : 1
[04/30 17:03:19    290s] (I)       optimizationMode       : false
[04/30 17:03:19    290s] (I)       routeSecondPG          : false
[04/30 17:03:19    290s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:03:19    290s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:03:19    290s] (I)       punchThroughDistance   : 500.00
[04/30 17:03:19    290s] (I)       scenicBound            : 1.15
[04/30 17:03:19    290s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:03:19    290s] (I)       source-to-sink ratio   : 0.00
[04/30 17:03:19    290s] (I)       targetCongestionRatioH : 1.00
[04/30 17:03:19    290s] (I)       targetCongestionRatioV : 1.00
[04/30 17:03:19    290s] (I)       layerCongestionRatio   : 0.70
[04/30 17:03:19    290s] (I)       m1CongestionRatio      : 0.10
[04/30 17:03:19    290s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:03:19    290s] (I)       localRouteEffort       : 1.00
[04/30 17:03:19    290s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:03:19    290s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:03:19    290s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:03:19    290s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:03:19    290s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:03:19    290s] (I)       routeVias              : 
[04/30 17:03:19    290s] (I)       readTROption           : true
[04/30 17:03:19    290s] (I)       extraSpacingFactor     : 1.00
[04/30 17:03:19    290s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:03:19    290s] (I)       routeSelectedNetsOnly  : false
[04/30 17:03:19    290s] (I)       clkNetUseMaxDemand     : false
[04/30 17:03:19    290s] (I)       extraDemandForClocks   : 0
[04/30 17:03:19    290s] (I)       steinerRemoveLayers    : false
[04/30 17:03:19    290s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:03:19    290s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:03:19    290s] (I)       similarTopologyRoutingFast : false
[04/30 17:03:19    290s] (I)       spanningTreeRefinement : false
[04/30 17:03:19    290s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:03:19    290s] (I)       starting read tracks
[04/30 17:03:19    290s] (I)       build grid graph
[04/30 17:03:19    290s] (I)       build grid graph start
[04/30 17:03:19    290s] [NR-eGR] Layer1 has no routable track
[04/30 17:03:19    290s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:03:19    290s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:03:19    290s] (I)       build grid graph end
[04/30 17:03:19    290s] (I)       numViaLayers=8
[04/30 17:03:19    290s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:03:19    290s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:03:19    290s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:03:19    290s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:03:19    290s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:03:19    290s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:03:19    290s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:03:19    290s] (I)       end build via table
[04/30 17:03:19    290s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:03:19    290s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 17:03:19    290s] (I)       readDataFromPlaceDB
[04/30 17:03:19    290s] (I)       Read net information..
[04/30 17:03:19    290s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 17:03:19    290s] (I)       Read testcase time = 0.000 seconds
[04/30 17:03:19    290s] 
[04/30 17:03:19    290s] (I)       read default dcut vias
[04/30 17:03:19    290s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:03:19    290s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:03:19    290s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:03:19    290s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:03:19    290s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:03:19    290s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:03:19    290s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:03:19    290s] (I)       build grid graph start
[04/30 17:03:19    290s] (I)       build grid graph end
[04/30 17:03:19    290s] (I)       Model blockage into capacity
[04/30 17:03:19    290s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:03:19    290s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       blocked area on Layer6 : 43758048000  (12.37%)
[04/30 17:03:19    290s] (I)       blocked area on Layer7 : 23932966400  (6.77%)
[04/30 17:03:19    290s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:03:19    290s] (I)       Modeling time = 0.000 seconds
[04/30 17:03:19    290s] 
[04/30 17:03:19    290s] (I)       Number of ignored nets = 0
[04/30 17:03:19    290s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 17:03:19    290s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:03:19    290s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:03:19    290s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:03:19    290s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 17:03:19    290s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1360.8 MB
[04/30 17:03:19    290s] (I)       Ndr track 0 does not exist
[04/30 17:03:19    290s] (I)       Layer1  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer2  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer3  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer4  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer5  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer6  viaCost=200.00
[04/30 17:03:19    290s] (I)       Layer7  viaCost=200.00
[04/30 17:03:19    290s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:03:19    290s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:03:19    290s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:03:19    290s] (I)       Site Width          :   920  (dbu)
[04/30 17:03:19    290s] (I)       Row Height          :  7380  (dbu)
[04/30 17:03:19    290s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:03:19    290s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:03:19    290s] (I)       grid                :    81    79     8
[04/30 17:03:19    290s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:03:19    290s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:03:19    290s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:03:19    290s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:03:19    290s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:03:19    290s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:03:20    290s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:03:20    290s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:03:20    290s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:03:20    290s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:03:20    290s] (I)       --------------------------------------------------------
[04/30 17:03:20    290s] 
[04/30 17:03:20    290s] [NR-eGR] ============ Routing rule table ============
[04/30 17:03:20    290s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 17:03:20    290s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:03:20    290s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:03:20    290s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:03:20    290s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:03:20    290s] [NR-eGR] ========================================
[04/30 17:03:20    290s] [NR-eGR] 
[04/30 17:03:20    290s] (I)       After initializing earlyGlobalRoute syMemory usage = 1360.8 MB
[04/30 17:03:20    290s] (I)       Loading and dumping file time : 0.01 seconds
[04/30 17:03:20    290s] (I)       ============= Initialization =============
[04/30 17:03:20    290s] (I)       totalPins=6354  totalGlobalPin=6171 (97.12%)
[04/30 17:03:20    290s] (I)       total 2D Cap : 340976 = (171254 H, 169722 V)
[04/30 17:03:20    290s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 17:03:20    290s] (I)       ============  Phase 1a Route ============
[04/30 17:03:20    290s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:03:20    290s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] (I)       ============  Phase 1b Route ============
[04/30 17:03:20    290s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 17:03:20    290s] (I)       ============  Phase 1c Route ============
[04/30 17:03:20    290s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] (I)       ============  Phase 1d Route ============
[04/30 17:03:20    290s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] (I)       ============  Phase 1e Route ============
[04/30 17:03:20    290s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:03:20    290s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 17:03:20    290s] [NR-eGR] 
[04/30 17:03:20    290s] (I)       ============  Phase 1l Route ============
[04/30 17:03:20    290s] (I)       Phase 1l runs 0.01 seconds
[04/30 17:03:20    290s] (I)       
[04/30 17:03:20    290s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:03:20    290s] [NR-eGR]                OverCon            
[04/30 17:03:20    290s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:03:20    290s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:03:20    290s] [NR-eGR] ------------------------------------
[04/30 17:03:20    290s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] ------------------------------------
[04/30 17:03:20    290s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:03:20    290s] [NR-eGR] 
[04/30 17:03:20    290s] (I)       Total Global Routing Runtime: 0.03 seconds
[04/30 17:03:20    290s] (I)       total 2D Cap : 340994 = (171258 H, 169736 V)
[04/30 17:03:20    290s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:03:20    290s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:03:20    290s] (I)       ============= track Assignment ============
[04/30 17:03:20    290s] (I)       extract Global 3D Wires
[04/30 17:03:20    290s] (I)       Extract Global WL : time=0.00
[04/30 17:03:20    290s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:03:20    290s] (I)       Initialization real time=0.00 seconds
[04/30 17:03:20    290s] (I)       Run Multi-thread track assignment
[04/30 17:03:20    290s] (I)       merging nets...
[04/30 17:03:20    290s] (I)       merging nets done
[04/30 17:03:20    290s] (I)       Kernel real time=0.02 seconds
[04/30 17:03:20    290s] (I)       End Greedy Track Assignment
[04/30 17:03:20    290s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:03:20    290s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6354
[04/30 17:03:20    290s] [NR-eGR] Layer2(METAL2)(V) length: 2.378093e+04um, number of vias: 9023
[04/30 17:03:20    290s] [NR-eGR] Layer3(METAL3)(H) length: 2.231874e+04um, number of vias: 220
[04/30 17:03:20    290s] [NR-eGR] Layer4(METAL4)(V) length: 1.594900e+03um, number of vias: 0
[04/30 17:03:20    290s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:03:20    290s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:03:20    290s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:03:20    290s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:03:20    290s] [NR-eGR] Total length: 4.769457e+04um, number of vias: 15597
[04/30 17:03:20    290s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:03:20    290s] [NR-eGR] Total clock nets wire length: 2.296650e+03um 
[04/30 17:03:20    290s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:03:20    290s] [NR-eGR] End Peak syMemory usage = 1360.8 MB
[04/30 17:03:20    290s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[04/30 17:03:20    290s] Extraction called for design 'IOTDF' of instances=1787 and nets=2624 using extraction engine 'preRoute' .
[04/30 17:03:20    290s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:03:20    290s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:03:20    290s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:03:20    290s] RC Extraction called in multi-corner(1) mode.
[04/30 17:03:20    290s] RCMode: PreRoute
[04/30 17:03:20    290s]       RC Corner Indexes            0   
[04/30 17:03:20    290s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:03:20    290s] Resistance Scaling Factor    : 1.00000 
[04/30 17:03:20    290s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:03:20    290s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:03:20    290s] Shrink Factor                : 1.00000
[04/30 17:03:20    290s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:03:20    290s] Using capacitance table file ...
[04/30 17:03:20    290s] Updating RC grid for preRoute extraction ...
[04/30 17:03:20    290s] Initializing multi-corner capacitance tables ... 
[04/30 17:03:20    290s] Initializing multi-corner resistance tables ...
[04/30 17:03:20    290s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1360.770M)
[04/30 17:03:20    290s] Effort level <high> specified for reg2reg path_group
[04/30 17:03:20    291s] #################################################################################
[04/30 17:03:20    291s] # Design Stage: PreRoute
[04/30 17:03:20    291s] # Design Name: IOTDF
[04/30 17:03:20    291s] # Design Mode: 90nm
[04/30 17:03:20    291s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:03:20    291s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:03:20    291s] # Signoff Settings: SI Off 
[04/30 17:03:20    291s] #################################################################################
[04/30 17:03:20    291s] Calculate delays in BcWc mode...
[04/30 17:03:20    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 1381.0M, InitMEM = 1381.0M)
[04/30 17:03:20    291s] Start delay calculation (fullDC) (1 T). (MEM=1380.96)
[04/30 17:03:21    291s] End AAE Lib Interpolated Model. (MEM=1380.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:03:21    291s] Total number of fetched objects 2282
[04/30 17:03:21    291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:03:21    291s] End delay calculation. (MEM=1462.19 CPU=0:00:00.5 REAL=0:00:00.0)
[04/30 17:03:21    291s] End delay calculation (fullDC). (MEM=1462.19 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:03:21    291s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1462.2M) ***
[04/30 17:03:21    291s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:04:52 mem=1462.2M)
[04/30 17:03:22    292s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  2.878  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.191%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 17:03:22    292s] Total CPU time: 1.65 sec
[04/30 17:03:22    292s] Total Real time: 3.0 sec
[04/30 17:03:22    292s] Total Memory Usage: 1402.949219 Mbytes
[04/30 17:04:02    295s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:02    295s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:02    295s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 17:04:49    300s] <CMD> setEndCapMode -reset
[04/30 17:04:49    300s] <CMD> setEndCapMode -boundary_tap false
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
[04/30 17:04:49    300s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:04:49    300s] <CMD> setTieHiLoMode -reset
[04/30 17:04:49    300s] <CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
[04/30 17:04:55    301s] <CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
[04/30 17:04:55    301s] #spOpts: mergeVia=F 
[04/30 17:04:55    301s] Core basic site is TSM13SITE
[04/30 17:04:55    301s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:04:55    301s] Options: Max Distance = 100.000 microns, Max Fan-out = 10.
[04/30 17:04:55    301s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[04/30 17:04:55    301s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[04/30 17:05:15    303s] <CMD> setOptMode -usefulSkewCCOpt standard
[04/30 17:05:15    303s] <CMD> add_ndr -name CTS_2W1S -spacing {METAL1:METAL4 0.1 METAL5:METAL6 0.2 METAL7 0.3} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
[04/30 17:05:15    303s] <CMD> add_ndr -name CTS_2W2S -spacing {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6} -width {METAL1:METAL4 0.2 METAL5:METAL6 0.4 METAL7 0.6}
[04/30 17:05:15    303s] <CMD> create_route_type -name leaf_rule -non_default_rule CTS_2W1S -top_preferred_layer METAL5 -bottom_preferred_layer METAL4
[04/30 17:05:15    303s] <CMD> create_route_type -name trunk_rule -non_default_rule CTS_2W2S -top_preferred_layer METAL7 -bottom_preferred_layer METAL6 -shield_net VSS
[04/30 17:05:15    303s] <CMD> set_ccopt_property -net_type leaf route_type leaf_rule
[04/30 17:05:15    303s] <CMD> set_ccopt_property -net_type trunk route_type trunk_rule
[04/30 17:05:15    303s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[04/30 17:05:15    303s] <CMD> set_ccopt_property buffer_cells {BUFX12 BUFX8 BUFX6 BUFX4 BUFX2}
[04/30 17:05:15    303s] <CMD> set_ccopt_property inverter_cells {INVX12 INVX8 INVX6 INVX4 INVX2}
[04/30 17:05:15    303s] <CMD> set_ccopt_property use_inverters true
[04/30 17:05:15    303s] <CMD> set_ccopt_property target_max_trans 100ps
[04/30 17:05:15    303s] <CMD> set_ccopt_property target_skew 50ps
[04/30 17:05:30    305s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[04/30 17:05:30    305s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[04/30 17:05:30    305s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/30 17:05:31    305s] Reset timing graph...
[04/30 17:05:31    305s] Ignoring AAE DB Resetting ...
[04/30 17:05:31    305s] Reset timing graph done.
[04/30 17:05:31    305s] Ignoring AAE DB Resetting ...
[04/30 17:05:31    305s] Analyzing clock structure...
[04/30 17:05:31    305s] Analyzing clock structure done.
[04/30 17:05:31    305s] Reset timing graph...
[04/30 17:05:31    305s] Ignoring AAE DB Resetting ...
[04/30 17:05:31    305s] Reset timing graph done.
[04/30 17:05:31    305s] Wrote: ccopt.spec
[04/30 17:05:48    307s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/30 17:05:48    307s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[04/30 17:05:48    307s] Extracting original clock gating for clk...
[04/30 17:05:48    307s]   clock_tree clk contains 264 sinks and 0 clock gates.
[04/30 17:05:48    307s]   Extraction for clk complete.
[04/30 17:05:48    307s] Extracting original clock gating for clk done.
[04/30 17:05:48    307s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -early -clock_tree clk 0.100
[04/30 17:05:48    307s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner Delay_Corner_max -late -clock_tree clk 0.100
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -early -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -early -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_max -late -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property source_output_max_trans -delay_corner Delay_Corner_min -late -clock_tree clk 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property clock_period -pin clk 10
[04/30 17:05:48    307s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[04/30 17:05:48    307s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[04/30 17:05:48    307s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {Delay_Corner_max Delay_Corner_min}
[04/30 17:05:48    307s] <CMD> create_ccopt_skew_group -name clk/scan_mode -sources clk -auto_sinks
[04/30 17:05:48    307s] <CMD> set_ccopt_property include_source_latency -skew_group clk/scan_mode true
[04/30 17:05:48    307s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/scan_mode 0.500
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/scan_mode clk
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/scan_mode scan_mode
[04/30 17:05:48    307s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/scan_mode {Delay_Corner_max Delay_Corner_min}
[04/30 17:05:48    307s] <CMD> check_ccopt_clock_tree_convergence
[04/30 17:05:48    307s] Checking clock tree convergence...
[04/30 17:05:48    307s] Checking clock tree convergence done.
[04/30 17:05:48    307s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/30 17:05:59    309s] invalid command name "ctsccopt_design"
[04/30 17:06:17    311s] <CMD> ccopt_design
[04/30 17:06:17    311s] #% Begin ccopt_design (date=04/30 17:06:17, mem=1097.9M)
[04/30 17:06:17    311s] Runtime...
[04/30 17:06:17    311s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/30 17:06:17    311s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/30 17:06:17    311s] Set place::cacheFPlanSiteMark to 1
[04/30 17:06:17    311s] Using CCOpt effort standard.
[04/30 17:06:17    311s] CCOpt::Phase::Initialization...
[04/30 17:06:17    311s] Check Prerequisites...
[04/30 17:06:17    311s] Leaving CCOpt scope - CheckPlace...
[04/30 17:06:17    311s] Core basic site is TSM13SITE
[04/30 17:06:17    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:06:17    311s] Begin checking placement ... (start mem=1397.3M, init mem=1397.3M)
[04/30 17:06:17    311s] *info: Placed = 1787          
[04/30 17:06:17    311s] *info: Unplaced = 0           
[04/30 17:06:17    311s] Placement Density:72.19%(34043/47157)
[04/30 17:06:17    311s] Placement Density (including fixed std cells):72.19%(34043/47157)
[04/30 17:06:17    311s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1397.3M)
[04/30 17:06:17    311s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:17    311s] Validating CTS configuration...
[04/30 17:06:17    311s] Non-default CCOpt properties:
[04/30 17:06:17    311s] buffer_cells is set for at least one key
[04/30 17:06:17    311s] inverter_cells is set for at least one key
[04/30 17:06:17    311s] route_type is set for at least one key
[04/30 17:06:17    311s] routing_top_min_fanout is set for at least one key
[04/30 17:06:17    311s] source_output_max_trans is set for at least one key
[04/30 17:06:17    311s] target_insertion_delay is set for at least one key
[04/30 17:06:17    311s] target_max_trans is set for at least one key
[04/30 17:06:17    311s] target_max_trans_sdc is set for at least one key
[04/30 17:06:17    311s] target_skew is set for at least one key
[04/30 17:06:17    311s] use_inverters is set for at least one key
[04/30 17:06:17    311s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[04/30 17:06:17    311s] Using cell based legalization.
[04/30 17:06:17    311s] Core basic site is TSM13SITE
[04/30 17:06:17    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:06:17    311s] Route type trimming info:
[04/30 17:06:17    311s]   No route type modifications were made.
[04/30 17:06:17    311s] Clock tree balancer configuration for clock_tree clk:
[04/30 17:06:17    311s] Non-default CCOpt properties for clock tree clk:
[04/30 17:06:17    311s]   route_type (leaf): leaf_rule (default: default)
[04/30 17:06:17    311s]   route_type (trunk): trunk_rule (default: default)
[04/30 17:06:17    311s]   route_type (top): default_route_type_nonleaf (default: default)
[04/30 17:06:17    311s]   routing_top_min_fanout: 10000 (default: unset)
[04/30 17:06:17    311s]   use_inverters: true (default: auto)
[04/30 17:06:17    311s] Library Trimming...
[04/30 17:06:17    311s] (I)       Initializing Steiner engine. 
[04/30 17:06:17    311s] (I)       Reading DB...
[04/30 17:06:17    311s] (I)       Number of ignored instance 0
[04/30 17:06:17    311s] (I)       numMoveCells=1787, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[04/30 17:06:17    311s] (I)       Identified Clock instances: Flop 264, Clock buffer/inverter 0, Gate 0
[04/30 17:06:17    311s] (I)       before initializing RouteDB syMemory usage = 1397.3 MB
[04/30 17:06:17    311s] (I)       congestionReportName   : 
[04/30 17:06:17    311s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:17    311s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:17    311s] (I)       doTrackAssignment      : 0
[04/30 17:06:17    311s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:17    311s] (I)       numThreads             : 1
[04/30 17:06:17    311s] (I)       bufferingAwareRouting  : true
[04/30 17:06:17    311s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:17    311s] (I)       honorPin               : false
[04/30 17:06:17    311s] (I)       honorPinGuide          : true
[04/30 17:06:17    311s] (I)       honorPartition         : false
[04/30 17:06:17    311s] (I)       allowPartitionCrossover: false
[04/30 17:06:17    311s] (I)       honorSingleEntry       : true
[04/30 17:06:17    311s] (I)       honorSingleEntryStrong : true
[04/30 17:06:17    311s] (I)       handleViaSpacingRule   : false
[04/30 17:06:17    311s] (I)       handleEolSpacingRule   : true
[04/30 17:06:17    311s] (I)       PDConstraint           : none
[04/30 17:06:17    311s] (I)       expBetterNDRHandling   : true
[04/30 17:06:17    311s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:17    311s] (I)       routingEffortLevel     : 3
[04/30 17:06:17    311s] (I)       effortLevel            : standard
[04/30 17:06:17    311s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:17    311s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:17    311s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:17    311s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:17    311s] (I)       numRowsPerGCell        : 1
[04/30 17:06:17    311s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:17    311s] (I)       multiThreadingTA       : 1
[04/30 17:06:17    311s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:17    311s] (I)       optimizationMode       : false
[04/30 17:06:17    311s] (I)       routeSecondPG          : false
[04/30 17:06:17    311s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:06:17    311s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:17    311s] (I)       punchThroughDistance   : 2147483647.00
[04/30 17:06:17    311s] (I)       scenicBound            : 1.15
[04/30 17:06:17    311s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:17    311s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:17    311s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:17    311s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:17    311s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:17    311s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:17    311s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:17    311s] (I)       localRouteEffort       : 1.00
[04/30 17:06:17    311s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:17    311s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:17    311s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:17    311s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:17    311s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:17    311s] (I)       routeVias              : 
[04/30 17:06:17    311s] (I)       readTROption           : true
[04/30 17:06:17    311s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:17    311s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:17    311s] (I)       routeSelectedNetsOnly  : false
[04/30 17:06:17    311s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:17    311s] (I)       extraDemandForClocks   : 0
[04/30 17:06:17    311s] (I)       steinerRemoveLayers    : false
[04/30 17:06:17    311s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:17    311s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:17    311s] (I)       similarTopologyRoutingFast : true
[04/30 17:06:17    311s] (I)       spanningTreeRefinement : false
[04/30 17:06:17    311s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:17    311s] (I)       starting read tracks
[04/30 17:06:17    311s] (I)       build grid graph
[04/30 17:06:17    311s] (I)       build grid graph start
[04/30 17:06:17    311s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:17    311s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:17    311s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:17    311s] (I)       build grid graph end
[04/30 17:06:17    311s] (I)       numViaLayers=8
[04/30 17:06:17    311s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:17    311s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:17    311s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:17    311s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:17    311s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:17    311s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:17    311s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:17    311s] (I)       end build via table
[04/30 17:06:17    311s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:17    311s] (I)       readDataFromPlaceDB
[04/30 17:06:17    311s] (I)       Read net information..
[04/30 17:06:17    311s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[04/30 17:06:17    311s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:17    311s] 
[04/30 17:06:17    311s] (I)       read default dcut vias
[04/30 17:06:17    311s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:17    311s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:17    311s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:17    311s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:17    311s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:17    311s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:17    311s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:17    311s] (I)       build grid graph start
[04/30 17:06:17    311s] (I)       build grid graph end
[04/30 17:06:17    311s] (I)       Model blockage into capacity
[04/30 17:06:17    311s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:06:17    311s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:17    311s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:17    311s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:17    311s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:17    311s] 
[04/30 17:06:17    311s] (I)       Moved 0 terms for better access 
[04/30 17:06:17    311s] (I)       Number of ignored nets = 0
[04/30 17:06:17    311s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of clock nets = 0.  Ignored: No
[04/30 17:06:17    311s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:17    311s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:17    311s] (I)       Constructing bin map
[04/30 17:06:17    311s] (I)       Initialize bin information with width=14760 height=14760
[04/30 17:06:17    311s] (I)       Done constructing bin map
[04/30 17:06:17    311s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1397.3 MB
[04/30 17:06:17    311s] (I)       Ndr track 0 does not exist
[04/30 17:06:17    311s] (I)       Layer1  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer2  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer3  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer4  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer5  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer6  viaCost=200.00
[04/30 17:06:17    311s] (I)       Layer7  viaCost=200.00
[04/30 17:06:17    311s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:17    311s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:17    311s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:17    311s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:17    311s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:17    311s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:17    311s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:17    311s] (I)       grid                :    81    79     8
[04/30 17:06:17    311s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:18    311s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:18    311s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:18    311s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:18    311s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:18    311s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:18    311s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:18    311s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:18    311s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:18    311s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:18    311s] (I)       --------------------------------------------------------
[04/30 17:06:18    311s] 
[04/30 17:06:18    311s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:18    311s] [NR-eGR] Rule id 0. Nets 0 
[04/30 17:06:18    311s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:18    311s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:18    311s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:18    311s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:18    311s] [NR-eGR] ========================================
[04/30 17:06:18    311s] [NR-eGR] 
[04/30 17:06:18    311s] (I)       After initializing earlyGlobalRoute syMemory usage = 1397.3 MB
[04/30 17:06:18    311s] (I)       Loading and dumping file time : 0.01 seconds
[04/30 17:06:18    311s] (I)       total 2D Cap : 340900 = (171250 H, 169650 V)
[04/30 17:06:18    311s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:19    311s] End AAE Lib Interpolated Model. (MEM=1397.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:19    311s]   Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[04/30 17:06:19    311s] Original list had 5 cells:
[04/30 17:06:19    311s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:19    311s] Library trimming was not able to trim any cells:
[04/30 17:06:19    311s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:19    311s]   Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[04/30 17:06:19    311s] Original list had 5 cells:
[04/30 17:06:19    311s] INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:19    311s] Library trimming was not able to trim any cells:
[04/30 17:06:19    311s] INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:19    311s]   For power domain auto-default:
[04/30 17:06:19    311s]     Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:19    311s]     Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:19    311s]     Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/30 17:06:19    311s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 49739.549um^2
[04/30 17:06:19    311s]   Top Routing info:
[04/30 17:06:19    311s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/30 17:06:19    311s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/30 17:06:19    311s]   Trunk Routing info:
[04/30 17:06:19    311s]     Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
[04/30 17:06:19    311s]     Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/30 17:06:19    311s]   Leaf Routing info:
[04/30 17:06:19    311s]     Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
[04/30 17:06:19    311s]     Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M6. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '1200' on M7. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '800' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
[04/30 17:06:19    311s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[04/30 17:06:19    311s] To increase the message display limit, refer to the product command reference manual.
[04/30 17:06:19    311s]   For timing_corner Delay_Corner_max:setup, late:
[04/30 17:06:19    311s]     Slew time target (leaf):    0.100ns
[04/30 17:06:19    311s]     Slew time target (trunk):   0.100ns
[04/30 17:06:19    311s]     Slew time target (top):     0.100ns
[04/30 17:06:19    311s]     Buffer unit delay for power domain auto-default:   0.126ns
[04/30 17:06:19    311s]     Buffer max distance for power domain auto-default: 325.128um
[04/30 17:06:19    311s]   Fastest wire driving cells and distances for power domain auto-default:
[04/30 17:06:19    311s]     For nets routed with trunk routing rules:
[04/30 17:06:19    311s]       Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
[04/30 17:06:19    312s]       Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
[04/30 17:06:19    312s]       Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.364um, saturatedSlew=0.100ns, speed=2281.783um per ns, cellArea=81.502um^2 per 1000um}
[04/30 17:06:19    312s]     For nets routed with top routing rules:
[04/30 17:06:19    312s]       Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
[04/30 17:06:19    312s]       Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
[04/30 17:06:20    312s]       Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
[04/30 17:06:20    312s] Library Trimming done.
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
[04/30 17:06:20    312s] Type 'man IMPCCOPT-1041' for more detail.
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Logic Sizing Table:
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] ----------------------------------------------------------
[04/30 17:06:20    312s] Cell    Instance count    Source    Eligible library cells
[04/30 17:06:20    312s] ----------------------------------------------------------
[04/30 17:06:20    312s]   (empty table)
[04/30 17:06:20    312s] ----------------------------------------------------------
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[04/30 17:06:20    312s] Type 'man IMPCCOPT-1261' for more detail.
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/scan_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[04/30 17:06:20    312s] Type 'man IMPCCOPT-1261' for more detail.
[04/30 17:06:20    312s] Clock tree balancer configuration for skew_group clk/func_mode:
[04/30 17:06:20    312s]   Sources:                     pin clk
[04/30 17:06:20    312s]   Total number of sinks:       264
[04/30 17:06:20    312s]   Delay constrained sinks:     264
[04/30 17:06:20    312s]   Non-leaf sinks:              0
[04/30 17:06:20    312s]   Ignore pins:                 0
[04/30 17:06:20    312s]  Timing corner Delay_Corner_max:setup.late:
[04/30 17:06:20    312s]   Skew target:                 0.126ns
[04/30 17:06:20    312s]   Insertion delay target:      0.500ns
[04/30 17:06:20    312s] Clock tree balancer configuration for skew_group clk/scan_mode:
[04/30 17:06:20    312s]   Sources:                     pin clk
[04/30 17:06:20    312s]   Total number of sinks:       264
[04/30 17:06:20    312s]   Delay constrained sinks:     264
[04/30 17:06:20    312s]   Non-leaf sinks:              0
[04/30 17:06:20    312s]   Ignore pins:                 0
[04/30 17:06:20    312s]  Timing corner Delay_Corner_max:setup.late:
[04/30 17:06:20    312s]   Skew target:                 0.126ns
[04/30 17:06:20    312s]   Insertion delay target:      0.500ns
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:20    312s] Primary reporting skew group is skew_group clk/func_mode with 264 clock sinks.
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Via Selection for Estimated Routes (rule default):
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:20    312s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] M1-M2    VIA12_XR       0.680    0.034    0.023    false
[04/30 17:06:20    312s] M2-M3    VIA23_V        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:20    312s] M4-M5    VIA45_V        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:20    312s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:20    312s] M6-M7    VIA67_V        0.420    0.032    0.014    false
[04/30 17:06:20    312s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:20    312s] M7-M8    VIA78_V        0.420    0.085    0.036    false
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Via Selection for Estimated Routes (rule CTS_2W1S):
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:20    312s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] M1-M2    VIA12_H        0.680    0.031    0.021    false
[04/30 17:06:20    312s] M2-M3    VIA23_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:20    312s] M4-M5    VIA45_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:20    312s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:20    312s] M6-M7    VIA67_H        0.420    0.034    0.014    false
[04/30 17:06:20    312s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:20    312s] M7-M8    VIA78_H        0.420    0.080    0.033    false
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Via Selection for Estimated Routes (rule CTS_2W2S):
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:20    312s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] M1-M2    VIA12_H        0.680    0.031    0.021    false
[04/30 17:06:20    312s] M2-M3    VIA23_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:20    312s] M4-M5    VIA45_H        0.680    0.027    0.018    false
[04/30 17:06:20    312s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:20    312s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:20    312s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:20    312s] M6-M7    VIA67_H        0.420    0.034    0.014    false
[04/30 17:06:20    312s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:20    312s] M7-M8    VIA78_H        0.420    0.080    0.033    false
[04/30 17:06:20    312s] ---------------------------------------------------------------
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] No ideal or dont_touch nets found in the clock tree
[04/30 17:06:20    312s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:02.7)
[04/30 17:06:20    312s] Innovus will update I/O latencies
[04/30 17:06:20    312s] All good
[04/30 17:06:20    312s] Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:02.8)
[04/30 17:06:20    312s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:02.8)
[04/30 17:06:20    312s] Executing ccopt post-processing.
[04/30 17:06:20    312s] Synthesizing clock trees with CCOpt...
[04/30 17:06:20    312s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/30 17:06:20    312s] CCOpt::Phase::PreparingToBalance...
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Positive (advancing) pin insertion delays
[04/30 17:06:20    312s] =========================================
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Found 0 advances (0.000% of 264 clock tree sinks)
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Negative (delaying) pin insertion delays
[04/30 17:06:20    312s] ========================================
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] Found 0 delays (0.000% of 264 clock tree sinks)
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/scan_mode has been identified as a duplicate of: clk/func_mode
[04/30 17:06:20    312s] The skew group clk/scan_mode has been identified as a duplicate of: clk/func_mode, so it will not be cloned.
[04/30 17:06:20    312s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/30 17:06:20    312s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=1454.5M
[04/30 17:06:20    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=1454.5M
[04/30 17:06:20    312s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:20    312s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 17:06:20    312s] [NR-eGR] Initial Peak syMemory usage = 1454.5 MB
[04/30 17:06:20    312s] (I)       Reading DB...
[04/30 17:06:20    312s] (I)       before initializing RouteDB syMemory usage = 1454.5 MB
[04/30 17:06:20    312s] (I)       congestionReportName   : 
[04/30 17:06:20    312s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:20    312s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:20    312s] (I)       doTrackAssignment      : 1
[04/30 17:06:20    312s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:20    312s] (I)       numThreads             : 1
[04/30 17:06:20    312s] (I)       bufferingAwareRouting  : false
[04/30 17:06:20    312s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:20    312s] (I)       honorPin               : false
[04/30 17:06:20    312s] (I)       honorPinGuide          : true
[04/30 17:06:20    312s] (I)       honorPartition         : false
[04/30 17:06:20    312s] (I)       allowPartitionCrossover: false
[04/30 17:06:20    312s] (I)       honorSingleEntry       : true
[04/30 17:06:20    312s] (I)       honorSingleEntryStrong : true
[04/30 17:06:20    312s] (I)       handleViaSpacingRule   : false
[04/30 17:06:20    312s] (I)       handleEolSpacingRule   : false
[04/30 17:06:20    312s] (I)       PDConstraint           : none
[04/30 17:06:20    312s] (I)       expBetterNDRHandling   : false
[04/30 17:06:20    312s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:20    312s] (I)       routingEffortLevel     : 3
[04/30 17:06:20    312s] (I)       effortLevel            : standard
[04/30 17:06:20    312s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:20    312s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:20    312s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:20    312s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:20    312s] (I)       numRowsPerGCell        : 1
[04/30 17:06:20    312s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:20    312s] (I)       multiThreadingTA       : 1
[04/30 17:06:20    312s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:20    312s] (I)       optimizationMode       : false
[04/30 17:06:20    312s] (I)       routeSecondPG          : false
[04/30 17:06:20    312s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:06:20    312s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:20    312s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:20    312s] (I)       scenicBound            : 1.15
[04/30 17:06:20    312s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:20    312s] (I)       source-to-sink ratio   : 0.00
[04/30 17:06:20    312s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:20    312s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:20    312s] (I)       layerCongestionRatio   : 0.70
[04/30 17:06:20    312s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:20    312s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:20    312s] (I)       localRouteEffort       : 1.00
[04/30 17:06:20    312s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:20    312s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:20    312s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:20    312s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:20    312s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:20    312s] (I)       routeVias              : 
[04/30 17:06:20    312s] (I)       readTROption           : true
[04/30 17:06:20    312s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:20    312s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:20    312s] (I)       routeSelectedNetsOnly  : false
[04/30 17:06:20    312s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:20    312s] (I)       extraDemandForClocks   : 0
[04/30 17:06:20    312s] (I)       steinerRemoveLayers    : false
[04/30 17:06:20    312s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:20    312s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:20    312s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:20    312s] (I)       spanningTreeRefinement : false
[04/30 17:06:20    312s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:20    312s] (I)       starting read tracks
[04/30 17:06:20    312s] (I)       build grid graph
[04/30 17:06:20    312s] (I)       build grid graph start
[04/30 17:06:20    312s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:20    312s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:20    312s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:20    312s] (I)       build grid graph end
[04/30 17:06:20    312s] (I)       numViaLayers=8
[04/30 17:06:20    312s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:20    312s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:20    312s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:20    312s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:20    312s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:20    312s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:20    312s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:20    312s] (I)       end build via table
[04/30 17:06:20    312s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:20    312s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 17:06:20    312s] (I)       readDataFromPlaceDB
[04/30 17:06:20    312s] (I)       Read net information..
[04/30 17:06:20    312s] [NR-eGR] Read numTotalNets=2143  numIgnoredNets=0
[04/30 17:06:20    312s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] (I)       read default dcut vias
[04/30 17:06:20    312s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:20    312s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:20    312s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:20    312s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:20    312s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:20    312s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:20    312s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:20    312s] (I)       build grid graph start
[04/30 17:06:20    312s] (I)       build grid graph end
[04/30 17:06:20    312s] (I)       Model blockage into capacity
[04/30 17:06:20    312s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:06:20    312s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       blocked area on Layer6 : 43758048000  (12.37%)
[04/30 17:06:20    312s] (I)       blocked area on Layer7 : 23932966400  (6.77%)
[04/30 17:06:20    312s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:20    312s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:20    312s] 
[04/30 17:06:20    312s] (I)       Number of ignored nets = 0
[04/30 17:06:20    312s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of clock nets = 1.  Ignored: No
[04/30 17:06:20    312s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:20    312s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:20    312s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:20    312s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/30 17:06:20    312s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1454.5 MB
[04/30 17:06:20    312s] (I)       Ndr track 0 does not exist
[04/30 17:06:20    312s] (I)       Layer1  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer2  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer3  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer4  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer5  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer6  viaCost=200.00
[04/30 17:06:20    312s] (I)       Layer7  viaCost=200.00
[04/30 17:06:20    312s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:20    312s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:20    312s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:20    312s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:20    312s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:20    312s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:20    312s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:20    312s] (I)       grid                :    81    79     8
[04/30 17:06:20    312s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:21    312s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:21    312s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:21    312s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:21    312s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:21    312s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:21    312s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:21    312s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:21    312s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:21    312s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:21    312s] (I)       --------------------------------------------------------
[04/30 17:06:21    312s] 
[04/30 17:06:21    312s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:21    312s] [NR-eGR] Rule id 0. Nets 2143 
[04/30 17:06:21    312s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:21    312s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:21    312s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:21    312s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:21    312s] [NR-eGR] ========================================
[04/30 17:06:21    312s] [NR-eGR] 
[04/30 17:06:22    312s] (I)       After initializing earlyGlobalRoute syMemory usage = 1454.5 MB
[04/30 17:06:22    312s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 17:06:22    312s] (I)       ============= Initialization =============
[04/30 17:06:22    312s] (I)       totalPins=6354  totalGlobalPin=6171 (97.12%)
[04/30 17:06:22    312s] (I)       total 2D Cap : 340976 = (171254 H, 169722 V)
[04/30 17:06:22    312s] [NR-eGR] Layer group 1: route 2143 net(s) in layer range [2, 8]
[04/30 17:06:22    312s] (I)       ============  Phase 1a Route ============
[04/30 17:06:22    312s] (I)       Phase 1a runs 0.01 seconds
[04/30 17:06:22    312s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] (I)       ============  Phase 1b Route ============
[04/30 17:06:22    312s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 17:06:22    312s] (I)       ============  Phase 1c Route ============
[04/30 17:06:22    312s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] (I)       ============  Phase 1d Route ============
[04/30 17:06:22    312s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] (I)       ============  Phase 1e Route ============
[04/30 17:06:22    312s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:22    312s] (I)       Usage: 12473 = (5892 H, 6581 V) = (3.44% H, 3.88% V) = (2.174e+04um H, 2.428e+04um V)
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.602537e+04um
[04/30 17:06:22    312s] [NR-eGR] 
[04/30 17:06:22    312s] (I)       ============  Phase 1l Route ============
[04/30 17:06:22    312s] (I)       Phase 1l runs 0.01 seconds
[04/30 17:06:22    312s] (I)       
[04/30 17:06:22    312s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:22    312s] [NR-eGR]                OverCon            
[04/30 17:06:22    312s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:22    312s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:22    312s] [NR-eGR] ------------------------------------
[04/30 17:06:22    312s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] ------------------------------------
[04/30 17:06:22    312s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:22    312s] [NR-eGR] 
[04/30 17:06:22    312s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:06:22    312s] (I)       total 2D Cap : 340994 = (171258 H, 169736 V)
[04/30 17:06:22    312s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:22    312s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:22    312s] (I)       ============= track Assignment ============
[04/30 17:06:22    312s] (I)       extract Global 3D Wires
[04/30 17:06:22    312s] (I)       Extract Global WL : time=0.00
[04/30 17:06:22    312s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:22    312s] (I)       Initialization real time=0.00 seconds
[04/30 17:06:22    312s] (I)       Run Multi-thread track assignment
[04/30 17:06:22    312s] (I)       merging nets...
[04/30 17:06:22    312s] (I)       merging nets done
[04/30 17:06:22    312s] (I)       Kernel real time=0.03 seconds
[04/30 17:06:22    312s] (I)       End Greedy Track Assignment
[04/30 17:06:22    312s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:22    312s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6354
[04/30 17:06:22    312s] [NR-eGR] Layer2(METAL2)(V) length: 2.378093e+04um, number of vias: 9023
[04/30 17:06:22    312s] [NR-eGR] Layer3(METAL3)(H) length: 2.231874e+04um, number of vias: 220
[04/30 17:06:22    312s] [NR-eGR] Layer4(METAL4)(V) length: 1.594900e+03um, number of vias: 0
[04/30 17:06:22    312s] [NR-eGR] Layer5(METAL5)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:22    312s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:22    312s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:22    312s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:22    312s] [NR-eGR] Total length: 4.769457e+04um, number of vias: 15597
[04/30 17:06:22    312s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:22    312s] [NR-eGR] Total clock nets wire length: 2.296650e+03um 
[04/30 17:06:22    312s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:22    312s] [NR-eGR] End Peak syMemory usage = 1389.3 MB
[04/30 17:06:22    312s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[04/30 17:06:22    312s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:02.2)
[04/30 17:06:22    312s] Legalization setup...
[04/30 17:06:22    312s] Using cell based legalization.
[04/30 17:06:22    312s] Core basic site is TSM13SITE
[04/30 17:06:22    312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:06:22    312s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:22    312s] Validating CTS configuration...
[04/30 17:06:22    312s] Non-default CCOpt properties:
[04/30 17:06:22    312s] buffer_cells is set for at least one key
[04/30 17:06:22    312s] cts_merge_clock_gates is set for at least one key
[04/30 17:06:22    312s] cts_merge_clock_logic is set for at least one key
[04/30 17:06:22    312s] inverter_cells is set for at least one key
[04/30 17:06:22    312s] route_type is set for at least one key
[04/30 17:06:22    312s] routing_top_min_fanout is set for at least one key
[04/30 17:06:22    312s] source_output_max_trans is set for at least one key
[04/30 17:06:22    312s] target_insertion_delay is set for at least one key
[04/30 17:06:22    312s] target_max_trans is set for at least one key
[04/30 17:06:22    312s] target_max_trans_sdc is set for at least one key
[04/30 17:06:22    312s] target_skew is set for at least one key
[04/30 17:06:22    312s] use_inverters is set for at least one key
[04/30 17:06:22    312s] useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
[04/30 17:06:22    312s] Route type trimming info:
[04/30 17:06:22    312s]   No route type modifications were made.
[04/30 17:06:22    312s] Clock tree balancer configuration for clock_tree clk:
[04/30 17:06:22    312s] Non-default CCOpt properties for clock tree clk:
[04/30 17:06:22    312s]   cts_merge_clock_gates: true (default: false)
[04/30 17:06:22    312s]   cts_merge_clock_logic: true (default: false)
[04/30 17:06:22    312s]   route_type (leaf): leaf_rule (default: default)
[04/30 17:06:22    312s]   route_type (trunk): trunk_rule (default: default)
[04/30 17:06:22    312s]   route_type (top): default_route_type_nonleaf (default: default)
[04/30 17:06:22    312s]   routing_top_min_fanout: 10000 (default: unset)
[04/30 17:06:22    312s]   use_inverters: true (default: auto)
[04/30 17:06:22    312s] Library Trimming...
[04/30 17:06:22    312s] (I)       Initializing Steiner engine. 
[04/30 17:06:22    312s] (I)       Reading DB...
[04/30 17:06:22    312s] (I)       Number of ignored instance 0
[04/30 17:06:22    312s] (I)       numMoveCells=1787, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[04/30 17:06:22    312s] (I)       Identified Clock instances: Flop 264, Clock buffer/inverter 0, Gate 0
[04/30 17:06:22    312s] (I)       before initializing RouteDB syMemory usage = 1389.3 MB
[04/30 17:06:22    312s] (I)       congestionReportName   : 
[04/30 17:06:22    312s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:22    312s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:22    312s] (I)       doTrackAssignment      : 0
[04/30 17:06:22    312s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:22    312s] (I)       numThreads             : 1
[04/30 17:06:22    312s] (I)       bufferingAwareRouting  : true
[04/30 17:06:22    312s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:22    312s] (I)       honorPin               : false
[04/30 17:06:22    312s] (I)       honorPinGuide          : true
[04/30 17:06:22    312s] (I)       honorPartition         : false
[04/30 17:06:22    312s] (I)       allowPartitionCrossover: false
[04/30 17:06:22    312s] (I)       honorSingleEntry       : true
[04/30 17:06:22    312s] (I)       honorSingleEntryStrong : true
[04/30 17:06:22    312s] (I)       handleViaSpacingRule   : false
[04/30 17:06:22    312s] (I)       handleEolSpacingRule   : true
[04/30 17:06:22    312s] (I)       PDConstraint           : none
[04/30 17:06:22    312s] (I)       expBetterNDRHandling   : true
[04/30 17:06:22    312s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:22    312s] (I)       routingEffortLevel     : 3
[04/30 17:06:22    312s] (I)       effortLevel            : standard
[04/30 17:06:22    312s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:22    312s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:22    312s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:22    312s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:22    312s] (I)       numRowsPerGCell        : 1
[04/30 17:06:22    312s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:22    312s] (I)       multiThreadingTA       : 1
[04/30 17:06:22    312s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:22    312s] (I)       optimizationMode       : false
[04/30 17:06:22    312s] (I)       routeSecondPG          : false
[04/30 17:06:22    312s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:06:22    312s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:22    312s] (I)       punchThroughDistance   : 2147483647.00
[04/30 17:06:22    312s] (I)       scenicBound            : 1.15
[04/30 17:06:22    312s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:22    312s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:22    312s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:22    312s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:22    312s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:22    312s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:22    312s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:22    312s] (I)       localRouteEffort       : 1.00
[04/30 17:06:22    312s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:22    312s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:22    312s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:22    312s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:22    312s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:22    312s] (I)       routeVias              : 
[04/30 17:06:22    312s] (I)       readTROption           : true
[04/30 17:06:22    312s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:22    312s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:22    312s] (I)       routeSelectedNetsOnly  : false
[04/30 17:06:22    312s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:22    312s] (I)       extraDemandForClocks   : 0
[04/30 17:06:22    312s] (I)       steinerRemoveLayers    : false
[04/30 17:06:22    312s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:22    312s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:22    312s] (I)       similarTopologyRoutingFast : true
[04/30 17:06:22    312s] (I)       spanningTreeRefinement : false
[04/30 17:06:22    312s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:22    312s] (I)       starting read tracks
[04/30 17:06:22    312s] (I)       build grid graph
[04/30 17:06:22    312s] (I)       build grid graph start
[04/30 17:06:22    312s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:22    312s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:22    312s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:22    312s] (I)       build grid graph end
[04/30 17:06:22    312s] (I)       numViaLayers=8
[04/30 17:06:22    312s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:22    312s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:22    312s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:22    312s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:22    312s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:22    312s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:22    312s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:22    312s] (I)       end build via table
[04/30 17:06:22    312s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:22    312s] (I)       readDataFromPlaceDB
[04/30 17:06:22    312s] (I)       Read net information..
[04/30 17:06:22    312s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[04/30 17:06:22    312s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:22    312s] 
[04/30 17:06:22    312s] (I)       read default dcut vias
[04/30 17:06:22    312s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:22    312s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:22    312s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:22    312s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:22    312s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:22    312s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:22    312s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:22    312s] (I)       build grid graph start
[04/30 17:06:22    312s] (I)       build grid graph end
[04/30 17:06:22    312s] (I)       Model blockage into capacity
[04/30 17:06:22    312s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:06:22    312s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:22    312s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:22    312s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:22    312s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:22    312s] 
[04/30 17:06:22    312s] (I)       Moved 0 terms for better access 
[04/30 17:06:22    312s] (I)       Number of ignored nets = 0
[04/30 17:06:22    312s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of clock nets = 0.  Ignored: No
[04/30 17:06:22    312s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:22    312s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:22    312s] (I)       Constructing bin map
[04/30 17:06:22    312s] (I)       Initialize bin information with width=14760 height=14760
[04/30 17:06:22    312s] (I)       Done constructing bin map
[04/30 17:06:22    312s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:22    312s] (I)       Ndr track 0 does not exist
[04/30 17:06:22    312s] (I)       Layer1  viaCost=200.00
[04/30 17:06:22    312s] (I)       Layer2  viaCost=200.00
[04/30 17:06:22    312s] (I)       Layer3  viaCost=200.00
[04/30 17:06:22    312s] (I)       Layer4  viaCost=200.00
[04/30 17:06:22    312s] (I)       Layer5  viaCost=200.00
[04/30 17:06:23    312s] (I)       Layer6  viaCost=200.00
[04/30 17:06:23    312s] (I)       Layer7  viaCost=200.00
[04/30 17:06:23    312s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:23    312s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:23    312s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:23    312s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:23    312s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:23    312s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:23    312s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:23    312s] (I)       grid                :    81    79     8
[04/30 17:06:23    312s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:23    312s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:23    312s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:23    312s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:23    312s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:23    312s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:23    312s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:23    312s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:23    312s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:23    312s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:23    312s] (I)       --------------------------------------------------------
[04/30 17:06:23    312s] 
[04/30 17:06:23    312s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:23    312s] [NR-eGR] Rule id 0. Nets 0 
[04/30 17:06:23    312s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:23    312s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:23    312s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:23    312s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:23    312s] [NR-eGR] ========================================
[04/30 17:06:23    312s] [NR-eGR] 
[04/30 17:06:23    312s] (I)       After initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:23    312s] (I)       Loading and dumping file time : 0.02 seconds
[04/30 17:06:23    312s] (I)       total 2D Cap : 340900 = (171250 H, 169650 V)
[04/30 17:06:23    312s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:23    312s] Updating RC grid for preRoute extraction ...
[04/30 17:06:23    312s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:23    312s] Initializing multi-corner resistance tables ...
[04/30 17:06:23    312s] End AAE Lib Interpolated Model. (MEM=1389.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:23    312s]   Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[04/30 17:06:23    312s] Original list had 5 cells:
[04/30 17:06:23    312s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:23    312s] Library trimming was not able to trim any cells:
[04/30 17:06:23    312s] BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:24    312s]   Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 5 cells
[04/30 17:06:24    312s] Original list had 5 cells:
[04/30 17:06:24    312s] INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:24    312s] Library trimming was not able to trim any cells:
[04/30 17:06:24    312s] INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:24    312s]   For power domain auto-default:
[04/30 17:06:24    312s]     Buffers:     BUFX12 BUFX8 BUFX6 BUFX4 BUFX2 
[04/30 17:06:24    312s]     Inverters:   INVX12 INVX8 INVX6 INVX4 INVX2 
[04/30 17:06:24    312s]     Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/30 17:06:24    312s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 49739.549um^2
[04/30 17:06:24    312s]   Top Routing info:
[04/30 17:06:24    312s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/30 17:06:24    312s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/30 17:06:24    312s]   Trunk Routing info:
[04/30 17:06:24    312s]     Route-type name: trunk_rule; Top/bottom preferred layer name: METAL7/METAL6; 
[04/30 17:06:24    312s]     Non-default rule name: CTS_2W2S; Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
[04/30 17:06:24    312s]   Leaf Routing info:
[04/30 17:06:24    312s]     Route-type name: leaf_rule; Top/bottom preferred layer name: METAL5/METAL4; 
[04/30 17:06:24    312s]     Non-default rule name: CTS_2W1S; Unshielded; Mask Constraint: 0; Source: route_type.
[04/30 17:06:24    313s]   For timing_corner Delay_Corner_max:setup, late:
[04/30 17:06:24    313s]     Slew time target (leaf):    0.100ns
[04/30 17:06:24    313s]     Slew time target (trunk):   0.100ns
[04/30 17:06:24    313s]     Slew time target (top):     0.100ns
[04/30 17:06:24    313s]     Buffer unit delay for power domain auto-default:   0.126ns
[04/30 17:06:24    313s]     Buffer max distance for power domain auto-default: 325.128um
[04/30 17:06:24    313s]   Fastest wire driving cells and distances for power domain auto-default:
[04/30 17:06:24    313s]     For nets routed with trunk routing rules:
[04/30 17:06:24    313s]       Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=387.429um, saturatedSlew=0.100ns, speed=2709.294um per ns, cellArea=43.812um^2 per 1000um}
[04/30 17:06:24    313s]       Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=325.128um, saturatedSlew=0.100ns, speed=4283.636um per ns, cellArea=41.766um^2 per 1000um}
[04/30 17:06:24    313s]       Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=916.364um, saturatedSlew=0.100ns, speed=2281.783um per ns, cellArea=81.502um^2 per 1000um}
[04/30 17:06:24    313s]     For nets routed with top routing rules:
[04/30 17:06:24    313s]       Buffer    : {lib_cell:BUFX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=247.018um, saturatedSlew=0.080ns, speed=1904.534um per ns, cellArea=68.716um^2 per 1000um}
[04/30 17:06:24    313s]       Inverter  : {lib_cell:INVX12, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=207.018um, saturatedSlew=0.083ns, speed=3270.427um per ns, cellArea=65.594um^2 per 1000um}
[04/30 17:06:24    313s]       Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=571.852um, saturatedSlew=0.081ns, speed=1483.403um per ns, cellArea=130.603um^2 per 1000um}
[04/30 17:06:24    313s] Library Trimming done.
[04/30 17:06:25    313s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.085.
[04/30 17:06:25    313s] Type 'man IMPCCOPT-1041' for more detail.
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] Logic Sizing Table:
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] ----------------------------------------------------------
[04/30 17:06:25    313s] Cell    Instance count    Source    Eligible library cells
[04/30 17:06:25    313s] ----------------------------------------------------------
[04/30 17:06:25    313s]   (empty table)
[04/30 17:06:25    313s] ----------------------------------------------------------
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] **WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk/func_mode is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
[04/30 17:06:25    313s] Type 'man IMPCCOPT-1261' for more detail.
[04/30 17:06:25    313s] Clock tree balancer configuration for skew_group clk/func_mode:
[04/30 17:06:25    313s]   Sources:                     pin clk
[04/30 17:06:25    313s]   Total number of sinks:       264
[04/30 17:06:25    313s]   Delay constrained sinks:     264
[04/30 17:06:25    313s]   Non-leaf sinks:              0
[04/30 17:06:25    313s]   Ignore pins:                 0
[04/30 17:06:25    313s]  Timing corner Delay_Corner_max:setup.late:
[04/30 17:06:25    313s]   Skew target:                 0.126ns
[04/30 17:06:25    313s]   Insertion delay target:      0.500ns
[04/30 17:06:25    313s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:25    313s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL6-METAL7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:25    313s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL4-METAL5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/30 17:06:25    313s] Primary reporting skew group is skew_group clk/func_mode with 264 clock sinks.
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] Via Selection for Estimated Routes (rule default):
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:25    313s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] M1-M2    VIA12_XR       0.680    0.034    0.023    false
[04/30 17:06:25    313s] M2-M3    VIA23_V        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:25    313s] M4-M5    VIA45_V        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:25    313s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:25    313s] M6-M7    VIA67_V        0.420    0.032    0.014    false
[04/30 17:06:25    313s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:25    313s] M7-M8    VIA78_V        0.420    0.085    0.036    false
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] Via Selection for Estimated Routes (rule CTS_2W1S):
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:25    313s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] M1-M2    VIA12_H        0.680    0.031    0.021    false
[04/30 17:06:25    313s] M2-M3    VIA23_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:25    313s] M4-M5    VIA45_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:25    313s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:25    313s] M6-M7    VIA67_H        0.420    0.034    0.014    false
[04/30 17:06:25    313s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:25    313s] M7-M8    VIA78_H        0.420    0.080    0.033    false
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] Via Selection for Estimated Routes (rule CTS_2W2S):
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] Layer    Via Cell       Res.     Cap.     RC       Top of Stack
[04/30 17:06:25    313s] Range                   (Ohm)    (fF)     (fs)     Only
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] M1-M2    VIA12_H        0.680    0.031    0.021    false
[04/30 17:06:25    313s] M2-M3    VIA23_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M2-M3    VIA23_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M3-M4    VIA34_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M3-M4    VIA34_TOS_E    0.680    0.058    0.039    true
[04/30 17:06:25    313s] M4-M5    VIA45_H        0.680    0.027    0.018    false
[04/30 17:06:25    313s] M4-M5    VIA45_TOS      0.680    0.041    0.028    true
[04/30 17:06:25    313s] M5-M6    VIA56_H        0.680    0.026    0.018    false
[04/30 17:06:25    313s] M5-M6    VIA56_TOS_E    0.680    0.057    0.039    true
[04/30 17:06:25    313s] M6-M7    VIA67_H        0.420    0.034    0.014    false
[04/30 17:06:25    313s] M6-M7    VIA67_TOS      0.420    0.046    0.019    true
[04/30 17:06:25    313s] M7-M8    VIA78_H        0.420    0.080    0.033    false
[04/30 17:06:25    313s] ---------------------------------------------------------------
[04/30 17:06:25    313s] 
[04/30 17:06:25    313s] No ideal or dont_touch nets found in the clock tree
[04/30 17:06:25    313s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:02.5)
[04/30 17:06:25    313s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/30 17:06:25    313s] No exclusion drivers are needed.
[04/30 17:06:25    313s] Adding driver cell for primary IO roots...
[04/30 17:06:25    313s] Maximizing clock DAG abstraction...
[04/30 17:06:25    313s] Maximizing clock DAG abstraction done.
[04/30 17:06:25    313s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:04.8)
[04/30 17:06:25    313s] Synthesizing clock trees...
[04/30 17:06:25    313s]   Preparing To Balance...
[04/30 17:06:25    314s]   Merging duplicate siblings in DAG...
[04/30 17:06:25    314s]     Clock DAG stats before merging:
[04/30 17:06:25    314s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[04/30 17:06:25    314s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/30 17:06:25    314s]     Resynthesising clock tree into netlist...
[04/30 17:06:25    314s]       Reset timing graph...
[04/30 17:06:25    314s] Ignoring AAE DB Resetting ...
[04/30 17:06:25    314s]       Reset timing graph done.
[04/30 17:06:25    314s]     Resynthesising clock tree into netlist done.
[04/30 17:06:25    314s]     
[04/30 17:06:25    314s]     Disconnecting clock tree from netlist...
[04/30 17:06:25    314s]     Disconnecting clock tree from netlist done.
[04/30 17:06:25    314s]   Merging duplicate siblings in DAG done.
[04/30 17:06:25    314s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:25    314s]   CCOpt::Phase::Construction...
[04/30 17:06:25    314s]   Stage::Clustering...
[04/30 17:06:25    314s]   Clustering...
[04/30 17:06:25    314s]     Initialize for clustering...
[04/30 17:06:25    314s]     Clock DAG stats before clustering:
[04/30 17:06:25    314s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[04/30 17:06:25    314s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/30 17:06:25    314s]     Computing max distances from locked parents...
[04/30 17:06:25    314s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/30 17:06:25    314s]     Computing max distances from locked parents done.
[04/30 17:06:25    314s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:25    314s]     Bottom-up phase...
[04/30 17:06:25    314s]     Clustering clock_tree clk...
[04/30 17:06:25    314s] End AAE Lib Interpolated Model. (MEM=1446.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:26    315s]     Clustering clock_tree clk done.
[04/30 17:06:26    315s]     Clock DAG stats after bottom-up phase:
[04/30 17:06:26    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:26    315s]       cell areas       : b=0.000um^2, i=451.508um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=451.508um^2
[04/30 17:06:26    315s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/30 17:06:26    315s]        Invs: INVX12: 31 INVX8: 3 
[04/30 17:06:26    315s]     Bottom-up phase done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/30 17:06:26    315s]     Legalizing clock trees...
[04/30 17:06:26    315s]     Resynthesising clock tree into netlist...
[04/30 17:06:26    315s]       Reset timing graph...
[04/30 17:06:26    315s] Ignoring AAE DB Resetting ...
[04/30 17:06:26    315s]       Reset timing graph done.
[04/30 17:06:26    315s]     Resynthesising clock tree into netlist done.
[04/30 17:06:26    315s]     Commiting net attributes....
[04/30 17:06:26    315s]     Commiting net attributes. done.
[04/30 17:06:26    315s]     Leaving CCOpt scope - ClockRefiner...
[04/30 17:06:26    315s]     Performing a single pass refine place with FGC disabled for datapath.
[04/30 17:06:26    315s] *** Starting refinePlace (0:05:15 mem=1446.5M) ***
[04/30 17:06:26    315s] Total net bbox length = 2.409e+05 (1.190e+05 1.219e+05) (ext = 2.004e+05)
[04/30 17:06:26    315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:26    315s] Starting refinePlace ...
[04/30 17:06:26    315s] default core: bins with density >  0.75 = 36.1 % ( 13 / 36 )
[04/30 17:06:26    315s] Density distribution unevenness ratio = 2.542%
[04/30 17:06:26    315s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 17:06:26    315s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1446.5MB) @(0:05:15 - 0:05:15).
[04/30 17:06:26    315s] Move report: preRPlace moves 128 insts, mean move: 3.22 um, max move: 13.82 um
[04/30 17:06:26    315s] 	Max move on inst (o_data_reg[20]): (-1.61, 3.69) --> (4.83, 11.07)
[04/30 17:06:26    315s] 	Length: 29 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFHQX8
[04/30 17:06:26    315s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:06:26    315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:26    315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1446.5MB) @(0:05:15 - 0:05:15).
[04/30 17:06:26    315s] Move report: Detail placement moves 128 insts, mean move: 3.22 um, max move: 13.82 um
[04/30 17:06:26    315s] 	Max move on inst (o_data_reg[20]): (-1.61, 3.69) --> (4.83, 11.07)
[04/30 17:06:26    315s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1446.5MB
[04/30 17:06:26    315s] Statistics of distance of Instance movement in refine placement:
[04/30 17:06:26    315s]   maximum (X+Y) =        13.82 um
[04/30 17:06:26    315s]   inst (o_data_reg[20]) with max move: (-1.61, 3.69) -> (4.83, 11.07)
[04/30 17:06:26    315s]   mean    (X+Y) =         3.22 um
[04/30 17:06:26    315s] Summary Report:
[04/30 17:06:26    315s] Instances move: 128 (out of 1821 movable)
[04/30 17:06:26    315s] Instances flipped: 0
[04/30 17:06:26    315s] Mean displacement: 3.22 um
[04/30 17:06:26    315s] Max displacement: 13.82 um (Instance: o_data_reg[20]) (-1.61, 3.69) -> (4.83, 11.07)
[04/30 17:06:26    315s] 	Length: 29 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFHQX8
[04/30 17:06:26    315s] Total instances moved : 128
[04/30 17:06:26    315s] Total net bbox length = 2.412e+05 (1.192e+05 1.220e+05) (ext = 2.004e+05)
[04/30 17:06:26    315s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1446.5MB
[04/30 17:06:26    315s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1446.5MB) @(0:05:15 - 0:05:15).
[04/30 17:06:26    315s] *** Finished refinePlace (0:05:15 mem=1446.5M) ***
[04/30 17:06:26    315s]     Moved 46 and flipped 15 of 298 clock instance(s) during refinement.
[04/30 17:06:26    315s]     The largest move was 13.8 microns for o_data_reg[20].
[04/30 17:06:26    315s] Moved 16 and flipped 6 of 34 clock instances (excluding sinks) during refinement
[04/30 17:06:26    315s] The largest move for clock insts (excluding sinks) was 12.4 microns. The inst with this movement was CTS_ccl_a_INV_CLOCK_NODE_UID_A3aa7
[04/30 17:06:26    315s] Moved 30 and flipped 9 of 264 clock sinks during refinement.
[04/30 17:06:26    315s] The largest move for clock sinks was 13.8 microns. The inst with this movement was o_data_reg[20]
[04/30 17:06:26    315s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/30 17:06:26    315s]     Disconnecting clock tree from netlist...
[04/30 17:06:26    315s]     Disconnecting clock tree from netlist done.
[04/30 17:06:26    315s] End AAE Lib Interpolated Model. (MEM=1446.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     Clock tree legalization - Histogram:
[04/30 17:06:26    315s]     ====================================
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     ---------------------------------
[04/30 17:06:26    315s]     Movement (um)     Number of cells
[04/30 17:06:26    315s]     ---------------------------------
[04/30 17:06:26    315s]     [3.69,4.565)             4
[04/30 17:06:26    315s]     [4.565,5.44)             5
[04/30 17:06:26    315s]     [5.44,6.315)             0
[04/30 17:06:26    315s]     [6.315,7.19)             0
[04/30 17:06:26    315s]     [7.19,8.065)             0
[04/30 17:06:26    315s]     [8.065,8.94)             1
[04/30 17:06:26    315s]     [8.94,9.815)             0
[04/30 17:06:26    315s]     [9.815,10.69)            2
[04/30 17:06:26    315s]     [10.69,11.565)           3
[04/30 17:06:26    315s]     [11.565,12.44)           1
[04/30 17:06:26    315s]     ---------------------------------
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     Clock tree legalization - Top 10 Movements:
[04/30 17:06:26    315s]     ===========================================
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]     Movement (um)    Desired             Achieved            Node
[04/30 17:06:26    315s]                      location            location            
[04/30 17:06:26    315s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]         12.44        (1.150,0.000)       (6.210,-7.380)      ccl_a clock inverter, uid:A3aa7 (a lib_cell INVX12) at (6.210,-7.380), in power domain auto-default
[04/30 17:06:26    315s]         11.52        (1.150,0.000)       (-2.990,-7.380)     ccl_a clock inverter, uid:A3a85 (a lib_cell INVX8) at (-2.990,-7.380), in power domain auto-default
[04/30 17:06:26    315s]         11.07        (1.150,0.000)       (1.150,11.070)      ccl_a clock inverter, uid:A3aa5 (a lib_cell INVX12) at (1.150,11.070), in power domain auto-default
[04/30 17:06:26    315s]         11.07        (1.150,0.000)       (1.150,-11.070)     ccl_a clock inverter, uid:A3aa4 (a lib_cell INVX12) at (1.150,-11.070), in power domain auto-default
[04/30 17:06:26    315s]         10.12        (1.150,0.000)       (11.270,0.000)      ccl_a clock inverter, uid:A3a94 (a lib_cell INVX12) at (11.270,0.000), in power domain auto-default
[04/30 17:06:26    315s]         10.12        (1.150,0.000)       (-8.970,0.000)      ccl_a clock inverter, uid:A3aa3 (a lib_cell INVX12) at (-8.970,0.000), in power domain auto-default
[04/30 17:06:26    315s]          8.75        (1.150,3.690)       (6.210,7.380)       ccl_a clock inverter, uid:A3a5a (a lib_cell INVX12) at (6.210,7.380), in power domain auto-default
[04/30 17:06:26    315s]          5.06        (24.150,44.280)     (19.090,44.280)     ccl_a clock inverter, uid:A3a82 (a lib_cell INVX12) at (19.090,44.280), in power domain auto-default
[04/30 17:06:26    315s]          5.06        (-53.130,36.900)    (-58.190,36.900)    ccl_a clock inverter, uid:A3a80 (a lib_cell INVX12) at (-58.190,36.900), in power domain auto-default
[04/30 17:06:26    315s]          5.06        (1.150,0.000)       (6.210,0.000)       ccl_a clock inverter, uid:A3a93 (a lib_cell INVX12) at (6.210,0.000), in power domain auto-default
[04/30 17:06:26    315s]     --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]     
[04/30 17:06:26    315s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.4)
[04/30 17:06:26    315s]     Clock DAG stats after 'Clustering':
[04/30 17:06:26    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:26    315s]       cell areas       : b=0.000um^2, i=451.508um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=451.508um^2
[04/30 17:06:26    315s]       cell capacitance : b=0.000pF, i=0.824pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.824pF
[04/30 17:06:26    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:26    315s]       wire capacitance : top=0.000pF, trunk=0.207pF, leaf=0.394pF, total=0.601pF
[04/30 17:06:26    315s]       wire lengths     : top=0.000um, trunk=1017.449um, leaf=2393.631um, total=3411.081um
[04/30 17:06:26    315s]     Clock DAG net violations after 'Clustering':
[04/30 17:06:26    315s]       Remaining Transition : {count=4, worst=[0.400ns, 0.063ns, 0.004ns, 0.002ns]} avg=0.117ns sd=0.191ns sum=0.468ns
[04/30 17:06:26    315s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/30 17:06:26    315s]       Trunk : target=0.100ns count=19 avg=0.104ns sd=0.100ns min=0.049ns max=0.500ns {4 <= 0.060ns, 6 <= 0.080ns, 5 <= 0.100ns} {2 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:26    315s]       Leaf  : target=0.100ns count=16 avg=0.087ns sd=0.005ns min=0.077ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:26    315s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/30 17:06:26    315s]        Invs: INVX12: 31 INVX8: 3 
[04/30 17:06:26    315s]     Primary reporting skew group after 'Clustering':
[04/30 17:06:26    315s]       skew_group clk/func_mode: insertion delay [min=0.446, max=0.485, avg=0.467, sd=0.013], skew [0.039 vs 0.126, 100% {0.446, 0.485}] (wid=0.005 ws=0.002) (gid=0.481 gs=0.038)
[04/30 17:06:26    315s]     Skew group summary after 'Clustering':
[04/30 17:06:26    315s]       skew_group clk/func_mode: insertion delay [min=0.446, max=0.485, avg=0.467, sd=0.013], skew [0.039 vs 0.126, 100% {0.446, 0.485}] (wid=0.005 ws=0.002) (gid=0.481 gs=0.038)
[04/30 17:06:26    315s]     Clock network insertion delays are now [0.446ns, 0.485ns] average 0.467ns std.dev 0.013ns
[04/30 17:06:26    315s]     Legalizer calls during this step: 734 succeeded with DRC/Color checks: 734 succeeded without DRC/Color checks: 0
[04/30 17:06:26    315s]   Clustering done. (took cpu=0:00:01.4 real=0:00:01.5)
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   Post-Clustering Statistics Report
[04/30 17:06:26    315s]   =================================
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   Fanout Statistics:
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   ---------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/30 17:06:26    315s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/30 17:06:26    315s]   ---------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]   Trunk        20       1.750       1         3        0.639      {7 <= 2, 11 <= 3, 2 <= 4}
[04/30 17:06:26    315s]   Leaf         16      16.500      13        20        2.129      {5 <= 15.400, 9 <= 18.200, 2 <= 21}
[04/30 17:06:26    315s]   ---------------------------------------------------------------------------------------------------
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   Clustering Failure Statistics:
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   ----------------------------------------------
[04/30 17:06:26    315s]   Net Type    Clusters    Clusters    Transition
[04/30 17:06:26    315s]               Tried       Failed      Failures
[04/30 17:06:26    315s]   ----------------------------------------------
[04/30 17:06:26    315s]   Trunk          99          30           30
[04/30 17:06:26    315s]   Leaf          181          90           90
[04/30 17:06:26    315s]   ----------------------------------------------
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   
[04/30 17:06:26    315s]   Update congestion based capacitance...
[04/30 17:06:26    315s]   Resynthesising clock tree into netlist...
[04/30 17:06:26    315s]     Reset timing graph...
[04/30 17:06:26    315s] Ignoring AAE DB Resetting ...
[04/30 17:06:26    315s]     Reset timing graph done.
[04/30 17:06:26    315s]   Resynthesising clock tree into netlist done.
[04/30 17:06:26    315s]   Updating congestion map to accurately time the clock tree...
[04/30 17:06:26    315s]     Routing unrouted datapath nets connected to clock instances...
[04/30 17:06:26    315s]       Routed 130 unrouted datapath nets connected to clock instances
[04/30 17:06:26    315s]     Routing unrouted datapath nets connected to clock instances done.
[04/30 17:06:26    315s]     Leaving CCOpt scope - extractRC...
[04/30 17:06:26    315s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/30 17:06:26    315s] Extraction called for design 'IOTDF' of instances=1821 and nets=2658 using extraction engine 'preRoute' .
[04/30 17:06:26    315s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:06:26    315s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:06:26    315s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:06:26    315s] RC Extraction called in multi-corner(1) mode.
[04/30 17:06:26    315s] RCMode: PreRoute
[04/30 17:06:26    315s]       RC Corner Indexes            0   
[04/30 17:06:26    315s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:06:26    315s] Resistance Scaling Factor    : 1.00000 
[04/30 17:06:26    315s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:06:26    315s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:06:26    315s] Shrink Factor                : 1.00000
[04/30 17:06:26    315s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:06:26    315s] Using capacitance table file ...
[04/30 17:06:26    315s] Updating RC grid for preRoute extraction ...
[04/30 17:06:26    315s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:26    315s] Initializing multi-corner resistance tables ...
[04/30 17:06:26    315s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1389.266M)
[04/30 17:06:26    315s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/30 17:06:26    315s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:26    315s]   Updating congestion map to accurately time the clock tree done.
[04/30 17:06:26    315s]   Disconnecting clock tree from netlist...
[04/30 17:06:26    315s]   Disconnecting clock tree from netlist done.
[04/30 17:06:26    315s] End AAE Lib Interpolated Model. (MEM=1389.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:26    315s]   Clock DAG stats After congestion update:
[04/30 17:06:26    315s]     cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:26    315s]     cell areas       : b=0.000um^2, i=451.508um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=451.508um^2
[04/30 17:06:26    315s]     cell capacitance : b=0.000pF, i=0.824pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.824pF
[04/30 17:06:26    315s]     sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:26    315s]     wire capacitance : top=0.000pF, trunk=0.207pF, leaf=0.411pF, total=0.618pF
[04/30 17:06:26    315s]     wire lengths     : top=0.000um, trunk=1017.449um, leaf=2393.631um, total=3411.081um
[04/30 17:06:26    315s]   Clock DAG net violations After congestion update:
[04/30 17:06:26    315s]     Remaining Transition : {count=4, worst=[0.400ns, 0.063ns, 0.004ns, 0.002ns]} avg=0.117ns sd=0.191ns sum=0.468ns
[04/30 17:06:26    315s]   Clock DAG primary half-corner transition distribution After congestion update:
[04/30 17:06:26    315s]     Trunk : target=0.100ns count=19 avg=0.104ns sd=0.100ns min=0.049ns max=0.500ns {4 <= 0.060ns, 6 <= 0.080ns, 5 <= 0.100ns} {2 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:26    315s]     Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:26    315s]   Clock DAG library cell distribution After congestion update {count}:
[04/30 17:06:26    315s]      Invs: INVX12: 31 INVX8: 3 
[04/30 17:06:26    315s]   Primary reporting skew group After congestion update:
[04/30 17:06:26    315s]     skew_group clk/func_mode: insertion delay [min=0.447, max=0.485, avg=0.468, sd=0.013], skew [0.039 vs 0.126, 100% {0.447, 0.485}] (wid=0.005 ws=0.002) (gid=0.481 gs=0.038)
[04/30 17:06:26    315s]   Skew group summary After congestion update:
[04/30 17:06:26    315s]     skew_group clk/func_mode: insertion delay [min=0.447, max=0.485, avg=0.468, sd=0.013], skew [0.039 vs 0.126, 100% {0.447, 0.485}] (wid=0.005 ws=0.002) (gid=0.481 gs=0.038)
[04/30 17:06:26    315s]   Clock network insertion delays are now [0.447ns, 0.485ns] average 0.468ns std.dev 0.013ns
[04/30 17:06:26    315s]   Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/30 17:06:26    315s]   Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:01.8)
[04/30 17:06:26    315s]   Stage::DRV Fixing...
[04/30 17:06:26    315s]   Fixing clock tree slew time and max cap violations...
[04/30 17:06:26    315s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:27    315s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/30 17:06:27    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:27    315s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:27    315s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:27    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:27    315s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:27    315s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:27    315s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/30 17:06:27    315s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:27    315s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/30 17:06:27    315s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:27    315s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:27    315s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/30 17:06:27    315s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:27    315s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:27    315s]     Legalizer calls during this step: 63 succeeded with DRC/Color checks: 45 succeeded without DRC/Color checks: 18
[04/30 17:06:27    315s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:27    315s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/30 17:06:27    315s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:27    315s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/30 17:06:27    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:27    315s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:27    315s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:27    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:27    315s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:27    315s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:27    315s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/30 17:06:27    315s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:27    315s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/30 17:06:27    315s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:27    315s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:27    315s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/30 17:06:27    315s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:27    315s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:27    315s]     Legalizer calls during this step: 28 succeeded with DRC/Color checks: 28 succeeded without DRC/Color checks: 0
[04/30 17:06:27    315s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:27    315s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/30 17:06:27    315s]   Stage::Insertion Delay Reduction...
[04/30 17:06:27    315s]   Removing unnecessary root buffering...
[04/30 17:06:27    315s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/30 17:06:27    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:27    315s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:27    315s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:27    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:27    315s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:27    315s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:27    315s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[04/30 17:06:27    315s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:27    315s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/30 17:06:27    315s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:27    315s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:27    315s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/30 17:06:27    315s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:27    315s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Skew group summary after 'Removing unnecessary root buffering':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:27    315s]     Legalizer calls during this step: 39 succeeded with DRC/Color checks: 26 succeeded without DRC/Color checks: 13
[04/30 17:06:27    315s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/30 17:06:27    315s]   Removing unconstrained drivers...
[04/30 17:06:27    315s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/30 17:06:27    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:27    315s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:27    315s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:27    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:27    315s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:27    315s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:27    315s]     Clock DAG net violations after 'Removing unconstrained drivers':
[04/30 17:06:27    315s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:27    315s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/30 17:06:27    315s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:27    315s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:27    315s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/30 17:06:27    315s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:27    315s]     Primary reporting skew group after 'Removing unconstrained drivers':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Skew group summary after 'Removing unconstrained drivers':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:27    315s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:27    315s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:27    315s]   Reducing insertion delay 1...
[04/30 17:06:27    315s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/30 17:06:27    315s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:27    315s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:27    315s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:27    315s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:27    315s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:27    315s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:27    315s]     Clock DAG net violations after 'Reducing insertion delay 1':
[04/30 17:06:27    315s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:27    315s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/30 17:06:27    315s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:27    315s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:27    315s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/30 17:06:27    315s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:27    315s]     Primary reporting skew group after 'Reducing insertion delay 1':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Skew group summary after 'Reducing insertion delay 1':
[04/30 17:06:27    315s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:27    315s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:27    315s]     Legalizer calls during this step: 13 succeeded with DRC/Color checks: 13 succeeded without DRC/Color checks: 0
[04/30 17:06:27    316s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:27    316s]   Removing longest path buffering...
[04/30 17:06:28    316s]     Clock DAG stats after 'Removing longest path buffering':
[04/30 17:06:28    316s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:28    316s]       cell areas       : b=0.000um^2, i=454.903um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=454.903um^2
[04/30 17:06:28    316s]       cell capacitance : b=0.000pF, i=0.832pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.832pF
[04/30 17:06:28    316s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:28    316s]       wire capacitance : top=0.000pF, trunk=0.211pF, leaf=0.411pF, total=0.622pF
[04/30 17:06:28    316s]       wire lengths     : top=0.000um, trunk=1037.039um, leaf=2393.631um, total=3430.671um
[04/30 17:06:28    316s]     Clock DAG net violations after 'Removing longest path buffering':
[04/30 17:06:28    316s]       Remaining Transition : {count=3, worst=[0.400ns, 0.063ns, 0.002ns]} avg=0.155ns sd=0.214ns sum=0.465ns
[04/30 17:06:28    316s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/30 17:06:28    316s]       Trunk : target=0.100ns count=19 avg=0.103ns sd=0.100ns min=0.049ns max=0.500ns {3 <= 0.060ns, 8 <= 0.080ns, 5 <= 0.100ns} {1 <= 0.105ns, 2 > 0.105ns}
[04/30 17:06:28    316s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:28    316s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/30 17:06:28    316s]        Invs: INVX12: 32 INVX8: 2 
[04/30 17:06:28    316s]     Primary reporting skew group after 'Removing longest path buffering':
[04/30 17:06:28    316s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:28    316s]     Skew group summary after 'Removing longest path buffering':
[04/30 17:06:28    316s]       skew_group clk/func_mode: insertion delay [min=0.445, max=0.483, avg=0.467, sd=0.012], skew [0.039 vs 0.126, 100% {0.445, 0.483}] (wid=0.005 ws=0.002) (gid=0.479 gs=0.038)
[04/30 17:06:28    316s]     Clock network insertion delays are now [0.445ns, 0.483ns] average 0.467ns std.dev 0.012ns
[04/30 17:06:28    316s]     Legalizer calls during this step: 126 succeeded with DRC/Color checks: 113 succeeded without DRC/Color checks: 13
[04/30 17:06:28    316s]   Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/30 17:06:28    316s]   Reducing insertion delay 2...
[04/30 17:06:29    317s] Path optimization required 1114 stage delay updates 
[04/30 17:06:29    317s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/30 17:06:29    317s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:29    317s]       cell areas       : b=0.000um^2, i=458.298um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=458.298um^2
[04/30 17:06:29    317s]       cell capacitance : b=0.000pF, i=0.840pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.840pF
[04/30 17:06:29    317s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:29    317s]       wire capacitance : top=0.000pF, trunk=0.165pF, leaf=0.412pF, total=0.577pF
[04/30 17:06:29    317s]       wire lengths     : top=0.000um, trunk=795.104um, leaf=2397.731um, total=3192.836um
[04/30 17:06:29    317s]     Clock DAG net violations after 'Reducing insertion delay 2':
[04/30 17:06:29    317s]       Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:29    317s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/30 17:06:29    317s]       Trunk : target=0.100ns count=19 avg=0.099ns sd=0.099ns min=0.049ns max=0.500ns {4 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:29    317s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:29    317s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/30 17:06:29    317s]        Invs: INVX12: 33 INVX8: 1 
[04/30 17:06:29    317s]     Primary reporting skew group after 'Reducing insertion delay 2':
[04/30 17:06:29    317s]       skew_group clk/func_mode: insertion delay [min=0.392, max=0.423, avg=0.411, sd=0.010], skew [0.031 vs 0.126, 100% {0.392, 0.423}] (wid=0.004 ws=0.002) (gid=0.419 gs=0.029)
[04/30 17:06:29    317s]     Skew group summary after 'Reducing insertion delay 2':
[04/30 17:06:29    317s]       skew_group clk/func_mode: insertion delay [min=0.392, max=0.423, avg=0.411, sd=0.010], skew [0.031 vs 0.126, 100% {0.392, 0.423}] (wid=0.004 ws=0.002) (gid=0.419 gs=0.029)
[04/30 17:06:29    317s]     Clock network insertion delays are now [0.392ns, 0.423ns] average 0.411ns std.dev 0.010ns
[04/30 17:06:29    317s]     Legalizer calls during this step: 529 succeeded with DRC/Color checks: 521 succeeded without DRC/Color checks: 8
[04/30 17:06:29    317s]   Reducing insertion delay 2 done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/30 17:06:29    317s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.0 real=0:00:02.0)
[04/30 17:06:29    317s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.7 real=0:00:04.0)
[04/30 17:06:29    317s]   CCOpt::Phase::Implementation...
[04/30 17:06:29    317s]   Stage::Reducing Power...
[04/30 17:06:29    317s]   Improving clock tree routing...
[04/30 17:06:29    317s]     Iteration 1...
[04/30 17:06:29    317s]     Iteration 1 done.
[04/30 17:06:29    317s]     Clock DAG stats after 'Improving clock tree routing':
[04/30 17:06:29    317s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:29    317s]       cell areas       : b=0.000um^2, i=458.298um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=458.298um^2
[04/30 17:06:29    317s]       cell capacitance : b=0.000pF, i=0.840pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.840pF
[04/30 17:06:29    317s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:29    317s]       wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.412pF, total=0.574pF
[04/30 17:06:29    317s]       wire lengths     : top=0.000um, trunk=782.274um, leaf=2397.731um, total=3180.006um
[04/30 17:06:29    317s]     Clock DAG net violations after 'Improving clock tree routing':
[04/30 17:06:29    317s]       Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:29    317s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/30 17:06:29    317s]       Trunk : target=0.100ns count=19 avg=0.098ns sd=0.099ns min=0.049ns max=0.500ns {4 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:29    317s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:29    317s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/30 17:06:29    317s]        Invs: INVX12: 33 INVX8: 1 
[04/30 17:06:29    317s]     Primary reporting skew group after 'Improving clock tree routing':
[04/30 17:06:29    317s]       skew_group clk/func_mode: insertion delay [min=0.392, max=0.423, avg=0.411, sd=0.010], skew [0.031 vs 0.126, 100% {0.392, 0.423}] (wid=0.004 ws=0.002) (gid=0.419 gs=0.029)
[04/30 17:06:29    317s]     Skew group summary after 'Improving clock tree routing':
[04/30 17:06:29    317s]       skew_group clk/func_mode: insertion delay [min=0.392, max=0.423, avg=0.411, sd=0.010], skew [0.031 vs 0.126, 100% {0.392, 0.423}] (wid=0.004 ws=0.002) (gid=0.419 gs=0.029)
[04/30 17:06:29    317s]     Clock network insertion delays are now [0.392ns, 0.423ns] average 0.411ns std.dev 0.010ns
[04/30 17:06:29    317s]     Legalizer calls during this step: 42 succeeded with DRC/Color checks: 42 succeeded without DRC/Color checks: 0
[04/30 17:06:29    317s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:29    317s]   Reducing clock tree power 1...
[04/30 17:06:29    317s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:29    318s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/30 17:06:29    318s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:29    318s]       cell areas       : b=0.000um^2, i=427.745um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=427.745um^2
[04/30 17:06:29    318s]       cell capacitance : b=0.000pF, i=0.767pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.767pF
[04/30 17:06:29    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:29    318s]       wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.412pF, total=0.574pF
[04/30 17:06:29    318s]       wire lengths     : top=0.000um, trunk=783.194um, leaf=2397.731um, total=3180.926um
[04/30 17:06:29    318s]     Clock DAG net violations after 'Reducing clock tree power 1':
[04/30 17:06:29    318s]       Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:29    318s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/30 17:06:29    318s]       Trunk : target=0.100ns count=19 avg=0.106ns sd=0.097ns min=0.048ns max=0.500ns {1 <= 0.060ns, 5 <= 0.080ns, 11 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:29    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:29    318s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/30 17:06:29    318s]        Invs: INVX12: 26 INVX8: 4 INVX6: 4 
[04/30 17:06:29    318s]     Primary reporting skew group after 'Reducing clock tree power 1':
[04/30 17:06:29    318s]       skew_group clk/func_mode: insertion delay [min=0.400, max=0.433, avg=0.417, sd=0.013], skew [0.033 vs 0.126, 100% {0.400, 0.433}] (wid=0.004 ws=0.002) (gid=0.430 gs=0.033)
[04/30 17:06:29    318s]     Skew group summary after 'Reducing clock tree power 1':
[04/30 17:06:29    318s]       skew_group clk/func_mode: insertion delay [min=0.400, max=0.433, avg=0.417, sd=0.013], skew [0.033 vs 0.126, 100% {0.400, 0.433}] (wid=0.004 ws=0.002) (gid=0.430 gs=0.033)
[04/30 17:06:29    318s]     Clock network insertion delays are now [0.400ns, 0.433ns] average 0.417ns std.dev 0.013ns
[04/30 17:06:29    318s]     Legalizer calls during this step: 54 succeeded with DRC/Color checks: 54 succeeded without DRC/Color checks: 0
[04/30 17:06:29    318s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/30 17:06:29    318s]   Reducing clock tree power 2...
[04/30 17:06:29    318s] Path optimization required 0 stage delay updates 
[04/30 17:06:29    318s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/30 17:06:29    318s]       cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:29    318s]       cell areas       : b=0.000um^2, i=427.745um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=427.745um^2
[04/30 17:06:29    318s]       cell capacitance : b=0.000pF, i=0.767pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.767pF
[04/30 17:06:29    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:29    318s]       wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.412pF, total=0.574pF
[04/30 17:06:29    318s]       wire lengths     : top=0.000um, trunk=783.194um, leaf=2397.731um, total=3180.926um
[04/30 17:06:29    318s]     Clock DAG net violations after 'Reducing clock tree power 2':
[04/30 17:06:29    318s]       Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:29    318s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/30 17:06:29    318s]       Trunk : target=0.100ns count=19 avg=0.106ns sd=0.097ns min=0.048ns max=0.500ns {1 <= 0.060ns, 5 <= 0.080ns, 11 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:29    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:29    318s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/30 17:06:29    318s]        Invs: INVX12: 26 INVX8: 4 INVX6: 4 
[04/30 17:06:29    318s]     Primary reporting skew group after 'Reducing clock tree power 2':
[04/30 17:06:29    318s]       skew_group clk/func_mode: insertion delay [min=0.400, max=0.433, avg=0.417, sd=0.013], skew [0.033 vs 0.126, 100% {0.400, 0.433}] (wid=0.004 ws=0.002) (gid=0.430 gs=0.033)
[04/30 17:06:29    318s]     Skew group summary after 'Reducing clock tree power 2':
[04/30 17:06:29    318s]       skew_group clk/func_mode: insertion delay [min=0.400, max=0.433, avg=0.417, sd=0.013], skew [0.033 vs 0.126, 100% {0.400, 0.433}] (wid=0.004 ws=0.002) (gid=0.430 gs=0.033)
[04/30 17:06:29    318s]     Clock network insertion delays are now [0.400ns, 0.433ns] average 0.417ns std.dev 0.013ns
[04/30 17:06:29    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:29    318s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:29    318s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.4)
[04/30 17:06:29    318s]   Stage::Balancing...
[04/30 17:06:29    318s]   Approximately balancing fragments step...
[04/30 17:06:29    318s]     Resolve constraints - Approximately balancing fragments...
[04/30 17:06:29    318s]     Resolving skew group constraints...
[04/30 17:06:29    318s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/30 17:06:29    318s]     Resolving skew group constraints done.
[04/30 17:06:29    318s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:29    318s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/30 17:06:29    318s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[04/30 17:06:29    318s]       Estimated delay to be added in balancing: 0.037ns
[04/30 17:06:29    318s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[04/30 17:06:29    318s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:29    318s]     Approximately balancing fragments...
[04/30 17:06:29    318s]       Moving gates to improve sub-tree skew...
[04/30 17:06:29    318s]         Tried: 36 Succeeded: 0
[04/30 17:06:29    318s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/30 17:06:29    318s]           cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:29    318s]           cell areas       : b=0.000um^2, i=427.745um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=427.745um^2
[04/30 17:06:29    318s]           cell capacitance : b=0.000pF, i=0.767pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.767pF
[04/30 17:06:29    318s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:29    318s]           wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.412pF, total=0.574pF
[04/30 17:06:29    318s]           wire lengths     : top=0.000um, trunk=783.194um, leaf=2397.731um, total=3180.926um
[04/30 17:06:29    318s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[04/30 17:06:29    318s]           Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:29    318s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/30 17:06:29    318s]           Trunk : target=0.100ns count=19 avg=0.106ns sd=0.097ns min=0.048ns max=0.500ns {1 <= 0.060ns, 5 <= 0.080ns, 11 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:29    318s]           Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:29    318s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/30 17:06:29    318s]            Invs: INVX12: 26 INVX8: 4 INVX6: 4 
[04/30 17:06:29    318s]         Clock network insertion delays are now [0.400ns, 0.433ns] average 0.417ns std.dev 0.013ns
[04/30 17:06:29    318s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:29    318s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:29    318s]       Approximately balancing fragments bottom up...
[04/30 17:06:29    318s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:30    318s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/30 17:06:30    318s]           cell counts      : b=0, i=34, icg=0, nicg=0, l=0, total=34
[04/30 17:06:30    318s]           cell areas       : b=0.000um^2, i=417.560um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=417.560um^2
[04/30 17:06:30    318s]           cell capacitance : b=0.000pF, i=0.743pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.743pF
[04/30 17:06:30    318s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]           wire capacitance : top=0.000pF, trunk=0.162pF, leaf=0.412pF, total=0.573pF
[04/30 17:06:30    318s]           wire lengths     : top=0.000um, trunk=782.325um, leaf=2397.731um, total=3180.056um
[04/30 17:06:30    318s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[04/30 17:06:30    318s]           Remaining Transition : {count=2, worst=[0.400ns, 0.018ns]} avg=0.209ns sd=0.270ns sum=0.418ns
[04/30 17:06:30    318s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/30 17:06:30    318s]           Trunk : target=0.100ns count=19 avg=0.109ns sd=0.095ns min=0.070ns max=0.500ns {4 <= 0.080ns, 13 <= 0.100ns} {2 > 0.105ns}
[04/30 17:06:30    318s]           Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/30 17:06:30    318s]            Invs: INVX12: 24 INVX8: 4 INVX6: 6 
[04/30 17:06:30    318s]         Clock network insertion delays are now [0.400ns, 0.421ns] average 0.410ns std.dev 0.006ns
[04/30 17:06:30    318s]         Legalizer calls during this step: 56 succeeded with DRC/Color checks: 56 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays...
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/30 17:06:30    318s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]           cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]           cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]           wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]           wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]           Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/30 17:06:30    318s]            Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[04/30 17:06:30    318s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/30 17:06:30    318s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]           cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]           cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]           wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]           wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/30 17:06:30    318s]           Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/30 17:06:30    318s]           Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]           Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[04/30 17:06:30    318s]            Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[04/30 17:06:30    318s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:30    318s]     Approximately balancing fragments done.
[04/30 17:06:30    318s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Approximately balancing fragments step':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 60 succeeded with DRC/Color checks: 60 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.5)
[04/30 17:06:30    318s]   Clock DAG stats after Approximately balancing fragments:
[04/30 17:06:30    318s]     cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]     cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]     cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]     sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]     wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]     wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]   Clock DAG net violations after Approximately balancing fragments:
[04/30 17:06:30    318s]     Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/30 17:06:30    318s]     Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]     Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/30 17:06:30    318s]      Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]   Primary reporting skew group after Approximately balancing fragments:
[04/30 17:06:30    318s]     skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]   Skew group summary after Approximately balancing fragments:
[04/30 17:06:30    318s]     skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]   Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]   Improving fragments clock skew...
[04/30 17:06:30    318s]     Clock DAG stats after 'Improving fragments clock skew':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Improving fragments clock skew':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Improving fragments clock skew':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Improving fragments clock skew':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:30    318s]   Approximately balancing step...
[04/30 17:06:30    318s]     Resolve constraints - Approximately balancing...
[04/30 17:06:30    318s]     Resolving skew group constraints...
[04/30 17:06:30    318s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/30 17:06:30    318s]     Resolving skew group constraints done.
[04/30 17:06:30    318s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]     Approximately balancing...
[04/30 17:06:30    318s]       Approximately balancing, wire and cell delays...
[04/30 17:06:30    318s]       Approximately balancing, wire and cell delays, iteration 1...
[04/30 17:06:30    318s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]           cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]           cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]           wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]           wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/30 17:06:30    318s]           Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]           Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/30 17:06:30    318s]            Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/30 17:06:30    318s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]     Approximately balancing done.
[04/30 17:06:30    318s]     Clock DAG stats after 'Approximately balancing step':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Approximately balancing step':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Approximately balancing step':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Approximately balancing step':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[04/30 17:06:30    318s]     {clk/func_mode,WC: 5632 -> 5641.6}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:30    318s]   Fixing clock tree overload...
[04/30 17:06:30    318s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:30    318s]     Clock DAG stats after 'Fixing clock tree overload':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Fixing clock tree overload':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Fixing clock tree overload':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Fixing clock tree overload':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]   Approximately balancing paths...
[04/30 17:06:30    318s]     Added 0 buffers.
[04/30 17:06:30    318s]     Clock DAG stats after 'Approximately balancing paths':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Approximately balancing paths':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Approximately balancing paths':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Approximately balancing paths':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]   Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.8)
[04/30 17:06:30    318s]   Stage::Polishing...
[04/30 17:06:30    318s]   Resynthesising clock tree into netlist...
[04/30 17:06:30    318s]     Reset timing graph...
[04/30 17:06:30    318s] Ignoring AAE DB Resetting ...
[04/30 17:06:30    318s]     Reset timing graph done.
[04/30 17:06:30    318s]   Resynthesising clock tree into netlist done.
[04/30 17:06:30    318s]   Updating congestion map to accurately time the clock tree...
[04/30 17:06:30    318s]     Routing unrouted datapath nets connected to clock instances...
[04/30 17:06:30    318s]       Routed 130 unrouted datapath nets connected to clock instances
[04/30 17:06:30    318s]     Routing unrouted datapath nets connected to clock instances done.
[04/30 17:06:30    318s]     Leaving CCOpt scope - extractRC...
[04/30 17:06:30    318s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/30 17:06:30    318s] Extraction called for design 'IOTDF' of instances=1823 and nets=2660 using extraction engine 'preRoute' .
[04/30 17:06:30    318s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:06:30    318s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:06:30    318s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:06:30    318s] RC Extraction called in multi-corner(1) mode.
[04/30 17:06:30    318s] RCMode: PreRoute
[04/30 17:06:30    318s]       RC Corner Indexes            0   
[04/30 17:06:30    318s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:06:30    318s] Resistance Scaling Factor    : 1.00000 
[04/30 17:06:30    318s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:06:30    318s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:06:30    318s] Shrink Factor                : 1.00000
[04/30 17:06:30    318s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:06:30    318s] Using capacitance table file ...
[04/30 17:06:30    318s] Updating RC grid for preRoute extraction ...
[04/30 17:06:30    318s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:30    318s] Initializing multi-corner resistance tables ...
[04/30 17:06:30    318s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1392.320M)
[04/30 17:06:30    318s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/30 17:06:30    318s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:30    318s]   Updating congestion map to accurately time the clock tree done.
[04/30 17:06:30    318s]   Disconnecting clock tree from netlist...
[04/30 17:06:30    318s]   Disconnecting clock tree from netlist done.
[04/30 17:06:30    318s] End AAE Lib Interpolated Model. (MEM=1392.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:30    318s]   Clock DAG stats After congestion update:
[04/30 17:06:30    318s]     cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]     cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]     cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]     sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]     wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]     wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]   Clock DAG net violations After congestion update:
[04/30 17:06:30    318s]     Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]   Clock DAG primary half-corner transition distribution After congestion update:
[04/30 17:06:30    318s]     Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]     Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]   Clock DAG library cell distribution After congestion update {count}:
[04/30 17:06:30    318s]      Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]   Primary reporting skew group After congestion update:
[04/30 17:06:30    318s]     skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]   Skew group summary After congestion update:
[04/30 17:06:30    318s]     skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]   Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]   Merging balancing drivers for power...
[04/30 17:06:30    318s]     Tried: 38 Succeeded: 0
[04/30 17:06:30    318s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Merging balancing drivers for power':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Merging balancing drivers for power':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Merging balancing drivers for power':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]   Improving clock skew...
[04/30 17:06:30    318s]     Clock DAG stats after 'Improving clock skew':
[04/30 17:06:30    318s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:30    318s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:30    318s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:30    318s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:30    318s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.580pF
[04/30 17:06:30    318s]       wire lengths     : top=0.000um, trunk=808.325um, leaf=2397.731um, total=3206.056um
[04/30 17:06:30    318s]     Clock DAG net violations after 'Improving clock skew':
[04/30 17:06:30    318s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:30    318s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/30 17:06:30    318s]       Trunk : target=0.100ns count=21 avg=0.104ns sd=0.091ns min=0.052ns max=0.500ns {1 <= 0.060ns, 4 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:30    318s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:30    318s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/30 17:06:30    318s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 2 
[04/30 17:06:30    318s]     Primary reporting skew group after 'Improving clock skew':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Skew group summary after 'Improving clock skew':
[04/30 17:06:30    318s]       skew_group clk/func_mode: insertion delay [min=0.475, max=0.497, avg=0.486, sd=0.006], skew [0.022 vs 0.126, 100% {0.475, 0.497}] (wid=0.004 ws=0.002) (gid=0.493 gs=0.020)
[04/30 17:06:30    318s]     Clock network insertion delays are now [0.475ns, 0.497ns] average 0.486ns std.dev 0.006ns
[04/30 17:06:30    318s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:30    318s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:30    318s]   Reducing clock tree power 3...
[04/30 17:06:30    318s]     Initial gate capacitance is (rise=1.508pF fall=1.508pF).
[04/30 17:06:30    318s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:31    319s]     Stopping in iteration 1: unable to make further power recovery in this step.
[04/30 17:06:31    319s]     Iteration 1: gate capacitance is (rise=1.496pF fall=1.496pF).
[04/30 17:06:31    319s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/30 17:06:31    319s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:31    319s]       cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:31    319s]       cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:31    319s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:31    319s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.581pF
[04/30 17:06:31    319s]       wire lengths     : top=0.000um, trunk=808.785um, leaf=2397.731um, total=3206.516um
[04/30 17:06:31    319s]     Clock DAG net violations after 'Reducing clock tree power 3':
[04/30 17:06:31    319s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:31    319s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/30 17:06:31    319s]       Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 16 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:31    319s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:31    319s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/30 17:06:31    319s]        Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:31    319s]     Primary reporting skew group after 'Reducing clock tree power 3':
[04/30 17:06:31    319s]       skew_group clk/func_mode: insertion delay [min=0.512, max=0.534, avg=0.523, sd=0.006], skew [0.022 vs 0.126, 100% {0.512, 0.534}] (wid=0.004 ws=0.002) (gid=0.531 gs=0.021)
[04/30 17:06:31    319s]     Skew group summary after 'Reducing clock tree power 3':
[04/30 17:06:31    319s]       skew_group clk/func_mode: insertion delay [min=0.512, max=0.534, avg=0.523, sd=0.006], skew [0.022 vs 0.126, 100% {0.512, 0.534}] (wid=0.004 ws=0.002) (gid=0.531 gs=0.021)
[04/30 17:06:31    319s]     Clock network insertion delays are now [0.512ns, 0.534ns] average 0.523ns std.dev 0.006ns
[04/30 17:06:31    319s]     Legalizer calls during this step: 50 succeeded with DRC/Color checks: 50 succeeded without DRC/Color checks: 0
[04/30 17:06:31    319s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/30 17:06:31    319s]   Improving insertion delay...
[04/30 17:06:31    319s]     Clock DAG stats after 'Improving insertion delay':
[04/30 17:06:31    319s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:31    319s]       cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:31    319s]       cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:31    319s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:31    319s]       wire capacitance : top=0.000pF, trunk=0.168pF, leaf=0.412pF, total=0.581pF
[04/30 17:06:31    319s]       wire lengths     : top=0.000um, trunk=808.785um, leaf=2397.731um, total=3206.516um
[04/30 17:06:31    319s]     Clock DAG net violations after 'Improving insertion delay':
[04/30 17:06:31    319s]       Remaining Transition : {count=1, worst=[0.400ns]} avg=0.400ns sd=0.000ns sum=0.400ns
[04/30 17:06:31    319s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/30 17:06:31    319s]       Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 16 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:31    319s]       Leaf  : target=0.100ns count=16 avg=0.089ns sd=0.005ns min=0.078ns max=0.097ns {2 <= 0.080ns, 14 <= 0.100ns}
[04/30 17:06:31    319s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/30 17:06:31    319s]        Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:31    319s]     Primary reporting skew group after 'Improving insertion delay':
[04/30 17:06:31    319s]       skew_group clk/func_mode: insertion delay [min=0.512, max=0.534, avg=0.523, sd=0.006], skew [0.022 vs 0.126, 100% {0.512, 0.534}] (wid=0.004 ws=0.002) (gid=0.531 gs=0.021)
[04/30 17:06:31    319s]     Skew group summary after 'Improving insertion delay':
[04/30 17:06:31    319s]       skew_group clk/func_mode: insertion delay [min=0.512, max=0.534, avg=0.523, sd=0.006], skew [0.022 vs 0.126, 100% {0.512, 0.534}] (wid=0.004 ws=0.002) (gid=0.531 gs=0.021)
[04/30 17:06:31    319s]     Clock network insertion delays are now [0.512ns, 0.534ns] average 0.523ns std.dev 0.006ns
[04/30 17:06:31    319s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:31    319s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:31    319s]   Total capacitance is (rise=2.076pF fall=2.076pF), of which (rise=0.581pF fall=0.581pF) is wire, and (rise=1.496pF fall=1.496pF) is gate.
[04/30 17:06:31    319s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.7)
[04/30 17:06:31    319s]   Stage::Updating netlist...
[04/30 17:06:31    319s]   Reset timing graph...
[04/30 17:06:31    319s] Ignoring AAE DB Resetting ...
[04/30 17:06:31    319s]   Reset timing graph done.
[04/30 17:06:31    319s]   Setting non-default rules before calling refine place.
[04/30 17:06:31    319s]   Leaving CCOpt scope - ClockRefiner...
[04/30 17:06:31    319s]   Performing Clock Only Refine Place.
[04/30 17:06:31    319s] *** Starting refinePlace (0:05:19 mem=1449.6M) ***
[04/30 17:06:31    319s] Total net bbox length = 2.411e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:31    319s] Info: 36 insts are soft-fixed.
[04/30 17:06:31    319s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:31    319s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:31    319s] Starting refinePlace ...
[04/30 17:06:31    319s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:31    319s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.6MB
[04/30 17:06:31    319s] Statistics of distance of Instance movement in refine placement:
[04/30 17:06:31    319s]   maximum (X+Y) =         0.00 um
[04/30 17:06:31    319s]   mean    (X+Y) =         0.00 um
[04/30 17:06:31    319s] Summary Report:
[04/30 17:06:31    319s] Instances move: 0 (out of 1823 movable)
[04/30 17:06:31    319s] Instances flipped: 0
[04/30 17:06:31    319s] Mean displacement: 0.00 um
[04/30 17:06:31    319s] Max displacement: 0.00 um 
[04/30 17:06:31    319s] Total instances moved : 0
[04/30 17:06:31    319s] Total net bbox length = 2.411e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:31    319s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.6MB
[04/30 17:06:31    319s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1449.6MB) @(0:05:19 - 0:05:19).
[04/30 17:06:31    319s] *** Finished refinePlace (0:05:19 mem=1449.6M) ***
[04/30 17:06:31    319s]   Moved 0 and flipped 0 of 300 clock instance(s) during refinement.
[04/30 17:06:31    319s]   The largest move was 0 microns for .
[04/30 17:06:31    319s] Moved 0 and flipped 0 of 36 clock instances (excluding sinks) during refinement
[04/30 17:06:31    319s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/30 17:06:31    319s] Moved 0 and flipped 0 of 264 clock sinks during refinement.
[04/30 17:06:31    319s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/30 17:06:31    319s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/30 17:06:31    319s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/30 17:06:31    319s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.6 real=0:00:02.1)
[04/30 17:06:31    319s]   CCOpt::Phase::eGRPC...
[04/30 17:06:31    319s]   Eagl Post Conditioning loop iteration 0...
[04/30 17:06:31    319s]     Clock implementation routing...
[04/30 17:06:31    319s]       Leaving CCOpt scope - Routing Tools...
[04/30 17:06:31    319s] Net route status summary:
[04/30 17:06:31    319s]   Clock:        37 (unrouted=37, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:31    319s]   Non-clock:  2623 (unrouted=481, trialRouted=2142, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:31    319s]       Routing using eGR only...
[04/30 17:06:31    319s]         Early Global Route - eGR only step...
[04/30 17:06:31    319s] (::ccopt::eagl_route_clock_nets): There are 37 for routing of which 37 have one or more a fixed wires.
[04/30 17:06:31    319s] NR earlyGlobal start to route trunk nets
[04/30 17:06:31    319s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:31    319s] [PSP]     Started earlyGlobalRoute kernel
[04/30 17:06:31    319s] [PSP]     Initial Peak syMemory usage = 1449.6 MB
[04/30 17:06:31    319s] (I)       Reading DB...
[04/30 17:06:31    319s] (I)       before initializing RouteDB syMemory usage = 1449.6 MB
[04/30 17:06:31    319s] (I)       congestionReportName   : 
[04/30 17:06:31    319s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:31    319s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:31    319s] (I)       doTrackAssignment      : 1
[04/30 17:06:31    319s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:31    319s] (I)       numThreads             : 1
[04/30 17:06:31    319s] (I)       bufferingAwareRouting  : false
[04/30 17:06:31    319s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:31    319s] (I)       honorPin               : false
[04/30 17:06:31    319s] (I)       honorPinGuide          : true
[04/30 17:06:31    319s] (I)       honorPartition         : false
[04/30 17:06:31    319s] (I)       allowPartitionCrossover: false
[04/30 17:06:31    319s] (I)       honorSingleEntry       : true
[04/30 17:06:31    319s] (I)       honorSingleEntryStrong : true
[04/30 17:06:31    319s] (I)       handleViaSpacingRule   : false
[04/30 17:06:31    319s] (I)       handleEolSpacingRule   : true
[04/30 17:06:31    319s] (I)       PDConstraint           : none
[04/30 17:06:31    319s] (I)       expBetterNDRHandling   : true
[04/30 17:06:31    319s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:31    319s] (I)       routingEffortLevel     : 10000
[04/30 17:06:31    319s] (I)       effortLevel            : standard
[04/30 17:06:31    319s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:31    319s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:31    319s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:31    319s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:31    319s] (I)       numRowsPerGCell        : 1
[04/30 17:06:31    319s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:31    319s] (I)       multiThreadingTA       : 1
[04/30 17:06:31    319s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:31    319s] (I)       optimizationMode       : false
[04/30 17:06:31    319s] (I)       routeSecondPG          : false
[04/30 17:06:31    319s] (I)       scenicRatioForLayerRelax: 1.25
[04/30 17:06:31    319s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:31    319s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:31    319s] (I)       scenicBound            : 3.00
[04/30 17:06:31    319s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:31    319s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:31    319s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:31    319s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:31    319s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:31    319s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:31    319s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:31    319s] (I)       localRouteEffort       : 1.00
[04/30 17:06:31    319s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:31    319s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:31    319s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:31    319s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:31    319s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:31    319s] (I)       routeVias              : 
[04/30 17:06:31    319s] (I)       readTROption           : true
[04/30 17:06:31    319s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:31    319s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:31    319s] (I)       routeSelectedNetsOnly  : true
[04/30 17:06:31    319s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:31    319s] (I)       extraDemandForClocks   : 0
[04/30 17:06:31    319s] (I)       steinerRemoveLayers    : false
[04/30 17:06:31    319s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:31    319s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:31    319s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:31    319s] (I)       spanningTreeRefinement : true
[04/30 17:06:31    319s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:31    319s] (I)       starting read tracks
[04/30 17:06:31    319s] (I)       build grid graph
[04/30 17:06:31    319s] (I)       build grid graph start
[04/30 17:06:31    319s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:31    319s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:31    319s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:31    319s] (I)       build grid graph end
[04/30 17:06:31    319s] (I)       numViaLayers=8
[04/30 17:06:31    319s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:31    319s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:31    319s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:31    319s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:31    319s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:31    319s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:31    319s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:31    319s] (I)       end build via table
[04/30 17:06:31    319s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:31    319s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 17:06:31    319s] (I)       readDataFromPlaceDB
[04/30 17:06:31    319s] (I)       Read net information..
[04/30 17:06:31    319s] [NR-eGR] Read numTotalNets=2178  numIgnoredNets=2158
[04/30 17:06:31    319s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:31    319s] 
[04/30 17:06:31    319s] (I)       read default dcut vias
[04/30 17:06:31    319s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:31    319s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:31    319s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:31    319s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:31    319s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:31    319s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:31    319s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:31    319s] (I)       build grid graph start
[04/30 17:06:31    319s] (I)       build grid graph end
[04/30 17:06:31    319s] (I)       Model blockage into capacity
[04/30 17:06:31    319s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:06:31    319s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:31    319s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:31    319s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:31    319s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:31    319s] 
[04/30 17:06:31    319s] (I)       Moved 0 terms for better access 
[04/30 17:06:31    319s] (I)       Number of ignored nets = 0
[04/30 17:06:31    319s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:06:31    319s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:31    319s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:31    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:31    319s] [NR-eGR] There are 20 clock nets ( 20 with NDR ).
[04/30 17:06:31    319s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1449.6 MB
[04/30 17:06:31    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:31    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:31    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:31    319s] (I)       Layer1  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer2  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer3  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer4  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer5  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer6  viaCost=200.00
[04/30 17:06:31    319s] (I)       Layer7  viaCost=200.00
[04/30 17:06:31    319s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:31    319s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:31    319s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:31    319s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:31    319s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:31    319s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:31    319s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:31    319s] (I)       grid                :    81    79     8
[04/30 17:06:31    319s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:31    319s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:32    319s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:32    319s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:32    319s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:32    319s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:32    319s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:32    319s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:32    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:32    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:32    319s] (I)       --------------------------------------------------------
[04/30 17:06:33    319s] 
[04/30 17:06:33    319s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:33    319s] [NR-eGR] Rule id 0. Nets 20 
[04/30 17:06:33    319s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:06:33    319s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:06:33    319s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:06:33    319s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:06:33    319s] [NR-eGR] Rule id 1. Nets 0 
[04/30 17:06:33    319s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:06:33    319s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:06:33    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:33    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:33    319s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:06:33    319s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:33    319s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:33    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:33    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:33    319s] [NR-eGR] ========================================
[04/30 17:06:33    319s] [NR-eGR] 
[04/30 17:06:33    319s] (I)       After initializing earlyGlobalRoute syMemory usage = 1449.6 MB
[04/30 17:06:33    319s] (I)       Loading and dumping file time : 0.04 seconds
[04/30 17:06:33    319s] (I)       ============= Initialization =============
[04/30 17:06:33    319s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[04/30 17:06:33    319s] (I)       totalPins=55  totalGlobalPin=55 (100.00%)
[04/30 17:06:33    319s] (I)       total 2D Cap : 100773 = (54922 H, 45851 V)
[04/30 17:06:33    319s] [NR-eGR] Layer group 1: route 20 net(s) in layer range [6, 7]
[04/30 17:06:33    319s] (I)       ============  Phase 1a Route ============
[04/30 17:06:33    319s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:33    319s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/30 17:06:33    319s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1b Route ============
[04/30 17:06:33    319s] (I)       Phase 1b runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.18% V. EstWL: 8.081100e+02um
[04/30 17:06:33    319s] (I)       ============  Phase 1c Route ============
[04/30 17:06:33    319s] (I)       Level2 Grid: 17 x 16
[04/30 17:06:33    319s] (I)       Phase 1c runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1d Route ============
[04/30 17:06:33    319s] (I)       Phase 1d runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1e Route ============
[04/30 17:06:33    319s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 8.450100e+02um
[04/30 17:06:33    319s] [NR-eGR] 
[04/30 17:06:33    319s] (I)       ============  Phase 1f Route ============
[04/30 17:06:33    319s] (I)       Phase 1f runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1g Route ============
[04/30 17:06:33    319s] (I)       Usage: 226 = (99 H, 127 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.686e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       numNets=20  numFullyRipUpNets=1  numPartialRipUpNets=2 
[04/30 17:06:33    319s] [NR-eGR] Move 2 nets to layer range [6, 8]
[04/30 17:06:33    319s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:33    319s] (I)       total 2D Cap : 121398 = (54922 H, 66476 V)
[04/30 17:06:33    319s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [6, 8]
[04/30 17:06:33    319s] (I)       ============  Phase 1a Route ============
[04/30 17:06:33    319s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1b Route ============
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.214000e+01um
[04/30 17:06:33    319s] (I)       ============  Phase 1c Route ============
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1d Route ============
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1e Route ============
[04/30 17:06:33    319s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.214000e+01um
[04/30 17:06:33    319s] [NR-eGR] 
[04/30 17:06:33    319s] (I)       ============  Phase 1f Route ============
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       ============  Phase 1g Route ============
[04/30 17:06:33    319s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[04/30 17:06:33    319s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:33    319s] (I)       
[04/30 17:06:33    319s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:33    319s] [NR-eGR]                OverCon            
[04/30 17:06:33    319s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:33    319s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:33    319s] [NR-eGR] ------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] ------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:33    319s] [NR-eGR] 
[04/30 17:06:33    319s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:06:33    319s] (I)       total 2D Cap : 340914 = (171248 H, 169666 V)
[04/30 17:06:33    319s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:33    319s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:33    319s] (I)       ============= track Assignment ============
[04/30 17:06:33    319s] (I)       extract Global 3D Wires
[04/30 17:06:33    319s] (I)       Extract Global WL : time=0.00
[04/30 17:06:33    319s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:33    319s] (I)       Initialization real time=0.00 seconds
[04/30 17:06:33    319s] (I)       Run Multi-thread track assignment
[04/30 17:06:33    319s] (I)       merging nets...
[04/30 17:06:33    319s] (I)       merging nets done
[04/30 17:06:33    319s] (I)       Kernel real time=0.01 seconds
[04/30 17:06:33    319s] (I)       End Greedy Track Assignment
[04/30 17:06:33    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6145
[04/30 17:06:33    319s] [NR-eGR] Layer2(METAL2)(V) length: 2.275511e+04um, number of vias: 8611
[04/30 17:06:33    319s] [NR-eGR] Layer3(METAL3)(H) length: 2.124004e+04um, number of vias: 243
[04/30 17:06:33    319s] [NR-eGR] Layer4(METAL4)(V) length: 1.630775e+03um, number of vias: 26
[04/30 17:06:33    319s] [NR-eGR] Layer5(METAL5)(H) length: 5.175000e+01um, number of vias: 26
[04/30 17:06:33    319s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:33    319s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:33    319s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:33    319s] [NR-eGR] Total length: 4.621550e+04um, number of vias: 15071
[04/30 17:06:33    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Total clock nets wire length: 8.175800e+02um 
[04/30 17:06:33    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Report for selected net(s) only.
[04/30 17:06:33    319s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 55
[04/30 17:06:33    319s] [NR-eGR] Layer2(METAL2)(V) length: 9.143000e+01um, number of vias: 55
[04/30 17:06:33    319s] [NR-eGR] Layer3(METAL3)(H) length: 9.660000e+01um, number of vias: 31
[04/30 17:06:33    319s] [NR-eGR] Layer4(METAL4)(V) length: 3.997550e+01um, number of vias: 26
[04/30 17:06:33    319s] [NR-eGR] Layer5(METAL5)(H) length: 5.175000e+01um, number of vias: 26
[04/30 17:06:33    319s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:33    319s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:33    319s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:33    319s] [NR-eGR] Total length: 8.175800e+02um, number of vias: 213
[04/30 17:06:33    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:33    319s] [NR-eGR] Total routed clock nets wire length: 8.175800e+02um, number of vias: 213
[04/30 17:06:33    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:33    319s] [NR-eGR] End Peak syMemory usage = 1389.3 MB
[04/30 17:06:33    319s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[04/30 17:06:33    319s] NR earlyGlobal start to route leaf nets
[04/30 17:06:33    319s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:33    319s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 17:06:33    319s] [NR-eGR] Initial Peak syMemory usage = 1389.3 MB
[04/30 17:06:33    319s] (I)       Reading DB...
[04/30 17:06:33    319s] (I)       before initializing RouteDB syMemory usage = 1389.3 MB
[04/30 17:06:33    319s] (I)       congestionReportName   : 
[04/30 17:06:33    319s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:33    319s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:33    319s] (I)       doTrackAssignment      : 1
[04/30 17:06:33    319s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:33    319s] (I)       numThreads             : 1
[04/30 17:06:33    319s] (I)       bufferingAwareRouting  : false
[04/30 17:06:33    319s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:33    319s] (I)       honorPin               : false
[04/30 17:06:33    319s] (I)       honorPinGuide          : true
[04/30 17:06:33    319s] (I)       honorPartition         : false
[04/30 17:06:33    319s] (I)       allowPartitionCrossover: false
[04/30 17:06:33    319s] (I)       honorSingleEntry       : true
[04/30 17:06:33    319s] (I)       honorSingleEntryStrong : true
[04/30 17:06:33    319s] (I)       handleViaSpacingRule   : false
[04/30 17:06:33    319s] (I)       handleEolSpacingRule   : true
[04/30 17:06:33    319s] (I)       PDConstraint           : none
[04/30 17:06:33    319s] (I)       expBetterNDRHandling   : true
[04/30 17:06:33    319s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:33    319s] (I)       routingEffortLevel     : 10000
[04/30 17:06:33    319s] (I)       effortLevel            : standard
[04/30 17:06:33    319s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:33    319s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:33    319s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:33    319s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:33    319s] (I)       numRowsPerGCell        : 1
[04/30 17:06:33    319s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:33    319s] (I)       multiThreadingTA       : 1
[04/30 17:06:33    319s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:33    319s] (I)       optimizationMode       : false
[04/30 17:06:33    319s] (I)       routeSecondPG          : false
[04/30 17:06:33    319s] (I)       scenicRatioForLayerRelax: 1.25
[04/30 17:06:33    319s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:33    319s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:33    319s] (I)       scenicBound            : 3.00
[04/30 17:06:33    319s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:33    319s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:33    319s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:33    319s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:33    319s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:33    319s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:33    319s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:33    319s] (I)       localRouteEffort       : 1.00
[04/30 17:06:33    319s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:33    319s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:33    319s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:33    319s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:33    319s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:33    319s] (I)       routeVias              : 
[04/30 17:06:33    319s] (I)       readTROption           : true
[04/30 17:06:33    319s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:33    319s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:33    319s] (I)       routeSelectedNetsOnly  : true
[04/30 17:06:33    319s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:33    319s] (I)       extraDemandForClocks   : 0
[04/30 17:06:33    319s] (I)       steinerRemoveLayers    : false
[04/30 17:06:33    319s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:33    319s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:33    319s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:33    319s] (I)       spanningTreeRefinement : true
[04/30 17:06:33    319s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:33    319s] (I)       starting read tracks
[04/30 17:06:33    319s] (I)       build grid graph
[04/30 17:06:33    319s] (I)       build grid graph start
[04/30 17:06:33    319s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:33    319s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:33    319s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:33    319s] (I)       build grid graph end
[04/30 17:06:33    319s] (I)       numViaLayers=8
[04/30 17:06:33    319s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:33    319s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:33    319s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:33    319s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:33    319s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:33    319s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:33    319s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:33    319s] (I)       end build via table
[04/30 17:06:33    319s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:33    319s] [NR-eGR] numPreroutedNet = 20  numPreroutedWires = 230
[04/30 17:06:33    319s] (I)       readDataFromPlaceDB
[04/30 17:06:33    319s] (I)       Read net information..
[04/30 17:06:33    319s] [NR-eGR] Read numTotalNets=2178  numIgnoredNets=2162
[04/30 17:06:33    319s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:33    319s] 
[04/30 17:06:33    319s] (I)       read default dcut vias
[04/30 17:06:33    319s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:33    319s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:33    319s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:33    319s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:33    319s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:33    319s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:33    319s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:33    319s] (I)       build grid graph start
[04/30 17:06:33    319s] (I)       build grid graph end
[04/30 17:06:33    319s] (I)       Model blockage into capacity
[04/30 17:06:33    319s] (I)       Read numBlocks=188  numPreroutedWires=230  numCapScreens=0
[04/30 17:06:33    319s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:33    319s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:33    319s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:33    319s] (I)       Modeling time = 0.010 seconds
[04/30 17:06:33    319s] 
[04/30 17:06:33    319s] (I)       Moved 0 terms for better access 
[04/30 17:06:33    319s] (I)       Number of ignored nets = 20
[04/30 17:06:33    319s] (I)       Number of fixed nets = 20.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:06:33    319s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:33    319s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:33    319s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:33    319s] [NR-eGR] There are 16 clock nets ( 16 with NDR ).
[04/30 17:06:33    319s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:33    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:33    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:33    319s] (I)       Ndr track 0 does not exist
[04/30 17:06:33    319s] (I)       Layer1  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer2  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer3  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer4  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer5  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer6  viaCost=200.00
[04/30 17:06:33    319s] (I)       Layer7  viaCost=200.00
[04/30 17:06:33    319s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:33    319s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:33    319s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:33    319s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:33    319s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:33    319s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:33    319s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:33    319s] (I)       grid                :    81    79     8
[04/30 17:06:33    319s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:33    319s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:34    319s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:34    319s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:34    319s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:34    319s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:34    319s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:34    319s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:34    319s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:34    319s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:34    319s] (I)       --------------------------------------------------------
[04/30 17:06:34    319s] 
[04/30 17:06:34    319s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:34    319s] [NR-eGR] Rule id 0. Nets 0 
[04/30 17:06:34    319s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:06:34    319s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:06:34    319s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:06:34    319s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:06:34    319s] [NR-eGR] Rule id 1. Nets 16 
[04/30 17:06:34    319s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:06:34    319s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:06:34    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:34    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:34    319s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:06:34    319s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:34    319s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:34    319s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:34    319s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:34    319s] [NR-eGR] ========================================
[04/30 17:06:34    319s] [NR-eGR] 
[04/30 17:06:34    319s] (I)       After initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:34    319s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 17:06:34    319s] (I)       ============= Initialization =============
[04/30 17:06:34    319s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[04/30 17:06:34    319s] (I)       totalPins=280  totalGlobalPin=280 (100.00%)
[04/30 17:06:34    319s] (I)       total 2D Cap : 109745 = (58158 H, 51587 V)
[04/30 17:06:34    319s] [NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 5]
[04/30 17:06:34    319s] (I)       ============  Phase 1a Route ============
[04/30 17:06:34    319s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1b Route ============
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.350530e+03um
[04/30 17:06:34    319s] (I)       ============  Phase 1c Route ============
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1d Route ============
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1e Route ============
[04/30 17:06:34    319s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.350530e+03um
[04/30 17:06:34    319s] [NR-eGR] 
[04/30 17:06:34    319s] (I)       ============  Phase 1f Route ============
[04/30 17:06:34    319s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1g Route ============
[04/30 17:06:34    319s] (I)       Usage: 637 = (320 H, 317 V) = (0.55% H, 0.61% V) = (1.181e+03um H, 1.170e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       numNets=16  numFullyRipUpNets=2  numPartialRipUpNets=2 
[04/30 17:06:34    319s] [NR-eGR] Move 2 nets to layer range [4, 7]
[04/30 17:06:34    319s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:34    319s] (I)       total 2D Cap : 210536 = (113092 H, 97444 V)
[04/30 17:06:34    319s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 7]
[04/30 17:06:34    319s] (I)       ============  Phase 1a Route ============
[04/30 17:06:34    319s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1b Route ============
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.693700e+02um
[04/30 17:06:34    319s] (I)       ============  Phase 1c Route ============
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1d Route ============
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1e Route ============
[04/30 17:06:34    319s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.693700e+02um
[04/30 17:06:34    319s] [NR-eGR] 
[04/30 17:06:34    319s] (I)       ============  Phase 1f Route ============
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1g Route ============
[04/30 17:06:34    319s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 
[04/30 17:06:34    319s] [NR-eGR] Move 1 nets to layer range [4, 8]
[04/30 17:06:34    319s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:34    319s] (I)       total 2D Cap : 231155 = (113092 H, 118063 V)
[04/30 17:06:34    319s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [4, 8]
[04/30 17:06:34    319s] (I)       ============  Phase 1a Route ============
[04/30 17:06:34    319s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1b Route ============
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[04/30 17:06:34    319s] (I)       ============  Phase 1c Route ============
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1d Route ============
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1e Route ============
[04/30 17:06:34    319s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[04/30 17:06:34    319s] [NR-eGR] 
[04/30 17:06:34    319s] (I)       ============  Phase 1f Route ============
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       ============  Phase 1g Route ============
[04/30 17:06:34    319s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[04/30 17:06:34    319s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:34    319s] (I)       
[04/30 17:06:34    319s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:34    319s] [NR-eGR]                OverCon            
[04/30 17:06:34    319s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:34    319s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:34    319s] [NR-eGR] ------------------------------------
[04/30 17:06:34    319s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] ------------------------------------
[04/30 17:06:34    319s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:34    319s] [NR-eGR] 
[04/30 17:06:34    319s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:06:34    319s] (I)       total 2D Cap : 340922 = (171256 H, 169666 V)
[04/30 17:06:34    319s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:34    319s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:34    319s] (I)       ============= track Assignment ============
[04/30 17:06:34    319s] (I)       extract Global 3D Wires
[04/30 17:06:34    319s] (I)       Extract Global WL : time=0.00
[04/30 17:06:34    319s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:34    319s] (I)       Initialization real time=0.00 seconds
[04/30 17:06:34    319s] (I)       Run Multi-thread track assignment
[04/30 17:06:34    319s] (I)       merging nets...
[04/30 17:06:34    319s] (I)       merging nets done
[04/30 17:06:34    319s] (I)       Kernel real time=0.02 seconds
[04/30 17:06:34    319s] (I)       End Greedy Track Assignment
[04/30 17:06:34    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:34    319s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6425
[04/30 17:06:34    319s] [NR-eGR] Layer2(METAL2)(V) length: 2.332952e+04um, number of vias: 8941
[04/30 17:06:34    319s] [NR-eGR] Layer3(METAL3)(H) length: 2.201619e+04um, number of vias: 377
[04/30 17:06:34    319s] [NR-eGR] Layer4(METAL4)(V) length: 2.238805e+03um, number of vias: 117
[04/30 17:06:34    319s] [NR-eGR] Layer5(METAL5)(H) length: 5.306490e+02um, number of vias: 26
[04/30 17:06:34    319s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:34    319s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:34    319s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:34    319s] [NR-eGR] Total length: 4.865299e+04um, number of vias: 15906
[04/30 17:06:34    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:34    319s] [NR-eGR] Total clock nets wire length: 2.437489e+03um 
[04/30 17:06:34    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:34    319s] [NR-eGR] Report for selected net(s) only.
[04/30 17:06:34    319s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 280
[04/30 17:06:34    319s] [NR-eGR] Layer2(METAL2)(V) length: 5.744105e+02um, number of vias: 330
[04/30 17:06:35    319s] [NR-eGR] Layer3(METAL3)(H) length: 7.761500e+02um, number of vias: 134
[04/30 17:06:35    319s] [NR-eGR] Layer4(METAL4)(V) length: 6.080295e+02um, number of vias: 91
[04/30 17:06:35    319s] [NR-eGR] Layer5(METAL5)(H) length: 4.788990e+02um, number of vias: 0
[04/30 17:06:35    319s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:35    319s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:35    319s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:35    319s] [NR-eGR] Total length: 2.437489e+03um, number of vias: 835
[04/30 17:06:35    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:35    319s] [NR-eGR] Total routed clock nets wire length: 2.437489e+03um, number of vias: 835
[04/30 17:06:35    319s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:35    319s] [NR-eGR] End Peak syMemory usage = 1389.3 MB
[04/30 17:06:35    319s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[04/30 17:06:35    319s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:03.7)
[04/30 17:06:35    319s] Set FIXED routing status on 36 net(s)
[04/30 17:06:35    319s]       Routing using eGR only done.
[04/30 17:06:35    319s] Net route status summary:
[04/30 17:06:35    319s]   Clock:        37 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=36, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:35    319s]   Non-clock:  2623 (unrouted=481, trialRouted=2142, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] CCOPT: Done with clock implementation routing.
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Core basic site is TSM13SITE
[04/30 17:06:35    319s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:06:35    319s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:03.7)
[04/30 17:06:35    319s]     Clock implementation routing done.
[04/30 17:06:35    319s]     Leaving CCOpt scope - extractRC...
[04/30 17:06:35    319s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/30 17:06:35    319s] Extraction called for design 'IOTDF' of instances=1823 and nets=2660 using extraction engine 'preRoute' .
[04/30 17:06:35    319s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:06:35    319s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:06:35    319s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:06:35    319s] RC Extraction called in multi-corner(1) mode.
[04/30 17:06:35    319s] RCMode: PreRoute
[04/30 17:06:35    319s]       RC Corner Indexes            0   
[04/30 17:06:35    319s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:06:35    319s] Resistance Scaling Factor    : 1.00000 
[04/30 17:06:35    319s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:06:35    319s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:06:35    319s] Shrink Factor                : 1.00000
[04/30 17:06:35    319s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:06:35    319s] Using capacitance table file ...
[04/30 17:06:35    319s] Updating RC grid for preRoute extraction ...
[04/30 17:06:35    319s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:35    319s] Initializing multi-corner resistance tables ...
[04/30 17:06:35    319s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1389.266M)
[04/30 17:06:35    319s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/30 17:06:35    319s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:35    319s]     Calling post conditioning for eGRPC...
[04/30 17:06:35    319s]       eGRPC...
[04/30 17:06:35    319s]         eGRPC active optimizations:
[04/30 17:06:35    319s]          - Move Down
[04/30 17:06:35    319s]          - Downsizing before DRV sizing
[04/30 17:06:35    319s]          - DRV fixing with cell sizing
[04/30 17:06:35    319s]          - Move to fanout
[04/30 17:06:35    319s]          - Cloning
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         Currently running CTS, using active skew data
[04/30 17:06:35    319s]         Reset bufferability constraints...
[04/30 17:06:35    319s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/30 17:06:35    319s] End AAE Lib Interpolated Model. (MEM=1389.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:35    319s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Clock DAG stats eGRPC initial state:
[04/30 17:06:35    319s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:35    319s]           cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:35    319s]           cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:35    319s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:35    319s]           wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.436pF, total=0.615pF
[04/30 17:06:35    319s]           wire lengths     : top=0.000um, trunk=818.074um, leaf=2437.489um, total=3255.563um
[04/30 17:06:35    319s]         Clock DAG net violations eGRPC initial state:
[04/30 17:06:35    319s]           Remaining Transition : {count=3, worst=[0.400ns, 0.001ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.402ns
[04/30 17:06:35    319s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/30 17:06:35    319s]           Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 14 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:35    319s]           Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.005ns min=0.081ns max=0.099ns {16 <= 0.100ns}
[04/30 17:06:35    319s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/30 17:06:35    319s]            Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:35    319s]         Primary reporting skew group eGRPC initial state:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Skew group summary eGRPC initial state:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Clock network insertion delays are now [0.520ns, 0.541ns] average 0.532ns std.dev 0.007ns
[04/30 17:06:35    319s]         Moving buffers...
[04/30 17:06:35    319s]         Violation analysis...
[04/30 17:06:35    319s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[04/30 17:06:35    319s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]           Nodes to move:         2
[04/30 17:06:35    319s]           Processed:             2
[04/30 17:06:35    319s]           Moved (slew improved): 0
[04/30 17:06:35    319s]           Moved (slew fixed):    0
[04/30 17:06:35    319s]           Not moved:             2
[04/30 17:06:35    319s]         Clock DAG stats eGRPC after moving buffers:
[04/30 17:06:35    319s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:35    319s]           cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:35    319s]           cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:35    319s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:35    319s]           wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.436pF, total=0.615pF
[04/30 17:06:35    319s]           wire lengths     : top=0.000um, trunk=818.074um, leaf=2437.489um, total=3255.563um
[04/30 17:06:35    319s]         Clock DAG net violations eGRPC after moving buffers:
[04/30 17:06:35    319s]           Remaining Transition : {count=3, worst=[0.400ns, 0.001ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.402ns
[04/30 17:06:35    319s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[04/30 17:06:35    319s]           Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 14 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:35    319s]           Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.005ns min=0.081ns max=0.099ns {16 <= 0.100ns}
[04/30 17:06:35    319s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[04/30 17:06:35    319s]            Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:35    319s]         Primary reporting skew group eGRPC after moving buffers:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Skew group summary eGRPC after moving buffers:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Clock network insertion delays are now [0.520ns, 0.541ns] average 0.532ns std.dev 0.007ns
[04/30 17:06:35    319s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:35    319s]         Recomputing CTS skew targets...
[04/30 17:06:35    319s]         Resolving skew group constraints...
[04/30 17:06:35    319s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/30 17:06:35    319s]         Resolving skew group constraints done.
[04/30 17:06:35    319s]         Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Initial Pass of Downsizing Clock Tree Cells...
[04/30 17:06:35    319s]         Artificially removing long paths...
[04/30 17:06:35    319s]           Artificially shortened 34 long paths. The largest offset applied was 0.003ns
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           Skew Group Offsets:
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           -------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]           Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
[04/30 17:06:35    319s]                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[04/30 17:06:35    319s]           -------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]           clk/func_mode     264       34        12.879%      0.003ns       0.541ns         0.538ns
[04/30 17:06:35    319s]           -------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           Offsets Histogram:
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           -------------------------------
[04/30 17:06:35    319s]           From (ns)    To (ns)      Count
[04/30 17:06:35    319s]           -------------------------------
[04/30 17:06:35    319s]           below          0.000        3
[04/30 17:06:35    319s]             0.000      and above     31
[04/30 17:06:35    319s]           -------------------------------
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           
[04/30 17:06:35    319s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:35    319s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Modifying slew-target multiplier from 1 to 0.9
[04/30 17:06:35    319s]         Downsizing prefiltering...
[04/30 17:06:35    319s]         Downsizing prefiltering done.
[04/30 17:06:35    319s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:35    319s]         DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 30, numSkippedDueToCloseToSkewTarget = 0
[04/30 17:06:35    319s]         CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[04/30 17:06:35    319s]         Reverting slew-target multiplier from 0.9 to 1
[04/30 17:06:35    319s]         Reverting Artificially removing long paths...
[04/30 17:06:35    319s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[04/30 17:06:35    319s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Clock DAG stats eGRPC after downsizing:
[04/30 17:06:35    319s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:35    319s]           cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:35    319s]           cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:35    319s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:35    319s]           wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.436pF, total=0.615pF
[04/30 17:06:35    319s]           wire lengths     : top=0.000um, trunk=818.074um, leaf=2437.489um, total=3255.563um
[04/30 17:06:35    319s]         Clock DAG net violations eGRPC after downsizing:
[04/30 17:06:35    319s]           Remaining Transition : {count=3, worst=[0.400ns, 0.001ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.402ns
[04/30 17:06:35    319s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[04/30 17:06:35    319s]           Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 14 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:35    319s]           Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.005ns min=0.081ns max=0.099ns {16 <= 0.100ns}
[04/30 17:06:35    319s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[04/30 17:06:35    319s]            Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:35    319s]         Primary reporting skew group eGRPC after downsizing:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Skew group summary eGRPC after downsizing:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Clock network insertion delays are now [0.520ns, 0.541ns] average 0.532ns std.dev 0.007ns
[04/30 17:06:35    319s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/30 17:06:35    319s]         Fixing DRVs...
[04/30 17:06:35    319s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:35    319s]         CCOpt-eGRPC: considered: 37, tested: 37, violation detected: 3, violation ignored (due to small violation): 2, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         PRO Statistics: Fix DRVs (cell sizing):
[04/30 17:06:35    319s]         =======================================
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         Cell changes by Net Type:
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         ---------------------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[04/30 17:06:35    319s]         ---------------------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]         top                0            0           0            0                    0                  0
[04/30 17:06:35    319s]         trunk              0            0           0            0                    0                  0
[04/30 17:06:35    319s]         leaf               0            0           0            0                    0                  0
[04/30 17:06:35    319s]         ---------------------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]         Total       -            -           -            -                           0 (100%)           0 (100%)
[04/30 17:06:35    319s]         ---------------------------------------------------------------------------------------------------------
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/30 17:06:35    319s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/30 17:06:35    319s]         
[04/30 17:06:35    319s]         Clock DAG stats eGRPC after DRV fixing:
[04/30 17:06:35    319s]           cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:35    319s]           cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:35    319s]           cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:35    319s]           sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:35    319s]           wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.436pF, total=0.615pF
[04/30 17:06:35    319s]           wire lengths     : top=0.000um, trunk=818.074um, leaf=2437.489um, total=3255.563um
[04/30 17:06:35    319s]         Clock DAG net violations eGRPC after DRV fixing:
[04/30 17:06:35    319s]           Remaining Transition : {count=3, worst=[0.400ns, 0.001ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.402ns
[04/30 17:06:35    319s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[04/30 17:06:35    319s]           Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 14 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:35    319s]           Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.005ns min=0.081ns max=0.099ns {16 <= 0.100ns}
[04/30 17:06:35    319s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[04/30 17:06:35    319s]            Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:35    319s]         Primary reporting skew group eGRPC after DRV fixing:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Skew group summary eGRPC after DRV fixing:
[04/30 17:06:35    319s]           skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:35    319s]         Clock network insertion delays are now [0.520ns, 0.541ns] average 0.532ns std.dev 0.007ns
[04/30 17:06:35    319s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Slew Diagnostics: After DRV fixing
[04/30 17:06:35    319s] ==================================
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Global Causes:
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] -------------------------------------
[04/30 17:06:35    319s] Cause
[04/30 17:06:35    319s] -------------------------------------
[04/30 17:06:35    319s] DRV fixing with buffering is disabled
[04/30 17:06:35    319s] -------------------------------------
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Top 5 overslews:
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] --------------------------------------------------------------------------------------------
[04/30 17:06:35    319s] Overslew    Causes                                      Driving Pin
[04/30 17:06:35    319s] --------------------------------------------------------------------------------------------
[04/30 17:06:35    319s] 0.400ns     Sizing not permitted                        clk
[04/30 17:06:35    319s] 0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_INV_CLOCK_NODE_UID_A3a85/Y
[04/30 17:06:35    319s] 0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_INV_CLOCK_NODE_UID_A3a80/Y
[04/30 17:06:35    319s] --------------------------------------------------------------------------------------------
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Slew diagnostics counts from the 3 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] Cause                                       Occurences
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] Violation below threshold for DRV sizing        2
[04/30 17:06:35    319s] Sizing not permitted                            1
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] Violation diagnostics counts from the 3 nodes that have violations:
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] Cause                                       Occurences
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] Violation below threshold for DRV sizing        2
[04/30 17:06:35    319s] Sizing not permitted                            1
[04/30 17:06:35    319s] ------------------------------------------------------
[04/30 17:06:35    319s] 
[04/30 17:06:35    319s]         Reconnecting optimized routes...
[04/30 17:06:35    319s]         Reset timing graph...
[04/30 17:06:35    319s] Ignoring AAE DB Resetting ...
[04/30 17:06:35    319s]         Reset timing graph done.
[04/30 17:06:35    319s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/30 17:06:35    319s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    319s]         Violation analysis...
[04/30 17:06:35    319s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=1449.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:35    320s] Analysising clock tree DRVs: Done
[04/30 17:06:35    320s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:35    320s]         Moving clock insts towards fanout...
[04/30 17:06:35    320s]           Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[04/30 17:06:35    320s]         Moving clock insts towards fanout done.
[04/30 17:06:35    320s]         Reset timing graph...
[04/30 17:06:35    320s] Ignoring AAE DB Resetting ...
[04/30 17:06:35    320s]         Reset timing graph done.
[04/30 17:06:35    320s]         Set dirty flag on 16 insts, 32 nets
[04/30 17:06:35    320s]       eGRPC done.
[04/30 17:06:35    320s]     Calling post conditioning for eGRPC done.
[04/30 17:06:35    320s]   Eagl Post Conditioning loop iteration 0 done.
[04/30 17:06:35    320s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[04/30 17:06:35    320s]   Leaving CCOpt scope - ClockRefiner...
[04/30 17:06:35    320s]   Performing Single Pass Refine Place.
[04/30 17:06:36    320s] *** Starting refinePlace (0:05:20 mem=1449.6M) ***
[04/30 17:06:36    320s] Total net bbox length = 2.411e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:36    320s] Info: 36 insts are soft-fixed.
[04/30 17:06:36    320s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:36    320s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:36    320s] Starting refinePlace ...
[04/30 17:06:36    320s] default core: bins with density >  0.75 = 41.7 % ( 15 / 36 )
[04/30 17:06:36    320s] Density distribution unevenness ratio = 3.679%
[04/30 17:06:36    320s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 17:06:36    320s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1449.6MB) @(0:05:20 - 0:05:20).
[04/30 17:06:36    320s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:36    320s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:06:36    320s] Move report: legalization moves 26 insts, mean move: 3.92 um, max move: 7.84 um
[04/30 17:06:36    320s] 	Max move on inst (add_1_root_add_0_root_add_127_2/U5): (107.41, 59.04) --> (107.87, 51.66)
[04/30 17:06:36    320s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1449.6MB) @(0:05:20 - 0:05:20).
[04/30 17:06:36    320s] Move report: Detail placement moves 26 insts, mean move: 3.92 um, max move: 7.84 um
[04/30 17:06:36    320s] 	Max move on inst (add_1_root_add_0_root_add_127_2/U5): (107.41, 59.04) --> (107.87, 51.66)
[04/30 17:06:36    320s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.6MB
[04/30 17:06:36    320s] Statistics of distance of Instance movement in refine placement:
[04/30 17:06:36    320s]   maximum (X+Y) =         7.84 um
[04/30 17:06:36    320s]   inst (add_1_root_add_0_root_add_127_2/U5) with max move: (107.41, 59.04) -> (107.87, 51.66)
[04/30 17:06:36    320s]   mean    (X+Y) =         3.92 um
[04/30 17:06:36    320s] Summary Report:
[04/30 17:06:36    320s] Instances move: 26 (out of 1823 movable)
[04/30 17:06:36    320s] Instances flipped: 0
[04/30 17:06:36    320s] Mean displacement: 3.92 um
[04/30 17:06:36    320s] Max displacement: 7.84 um (Instance: add_1_root_add_0_root_add_127_2/U5) (107.41, 59.04) -> (107.87, 51.66)
[04/30 17:06:36    320s] 	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: AND2X2
[04/30 17:06:36    320s] Total instances moved : 26
[04/30 17:06:36    320s] Total net bbox length = 2.413e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:36    320s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.6MB
[04/30 17:06:36    320s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1449.6MB) @(0:05:20 - 0:05:20).
[04/30 17:06:36    320s] *** Finished refinePlace (0:05:20 mem=1449.6M) ***
[04/30 17:06:36    320s]   Moved 0 and flipped 0 of 300 clock instance(s) during refinement.
[04/30 17:06:36    320s]   The largest move was 0 microns for .
[04/30 17:06:36    320s] Moved 0 and flipped 0 of 36 clock instances (excluding sinks) during refinement
[04/30 17:06:36    320s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/30 17:06:36    320s] Moved 0 and flipped 0 of 264 clock sinks during refinement.
[04/30 17:06:36    320s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/30 17:06:36    320s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/30 17:06:36    320s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.9 real=0:00:04.9)
[04/30 17:06:36    320s]   CCOpt::Phase::Routing...
[04/30 17:06:36    320s]   Update timing and DAG stats before routing clock trees...
[04/30 17:06:36    320s] End AAE Lib Interpolated Model. (MEM=1449.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:36    320s]   Clock DAG stats before routing clock trees:
[04/30 17:06:36    320s]     cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:36    320s]     cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:36    320s]     cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:36    320s]     sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:36    320s]     wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.436pF, total=0.615pF
[04/30 17:06:36    320s]     wire lengths     : top=0.000um, trunk=818.074um, leaf=2437.489um, total=3255.563um
[04/30 17:06:36    320s]   Clock DAG net violations before routing clock trees:
[04/30 17:06:36    320s]     Remaining Transition : {count=3, worst=[0.400ns, 0.001ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.402ns
[04/30 17:06:36    320s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[04/30 17:06:36    320s]     Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 14 <= 0.100ns} {2 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:36    320s]     Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.005ns min=0.081ns max=0.099ns {16 <= 0.100ns}
[04/30 17:06:36    320s]   Clock DAG library cell distribution before routing clock trees {count}:
[04/30 17:06:36    320s]      Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:36    320s]   Primary reporting skew group before routing clock trees:
[04/30 17:06:36    320s]     skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:36    320s]   Skew group summary before routing clock trees:
[04/30 17:06:36    320s]     skew_group clk/func_mode: insertion delay [min=0.520, max=0.541, avg=0.532, sd=0.007], skew [0.021 vs 0.126, 100% {0.520, 0.541}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.020)
[04/30 17:06:36    320s]   Clock network insertion delays are now [0.520ns, 0.541ns] average 0.532ns std.dev 0.007ns
[04/30 17:06:36    320s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:36    320s]   Clock implementation routing...
[04/30 17:06:36    320s]     Leaving CCOpt scope - Routing Tools...
[04/30 17:06:36    320s] Net route status summary:
[04/30 17:06:36    320s]   Clock:        37 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=36, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:36    320s]   Non-clock:  2623 (unrouted=481, trialRouted=2142, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:36    320s]     Routing using eGR in eGR->NR Step...
[04/30 17:06:36    320s]       Early Global Route - eGR->NR step...
[04/30 17:06:36    320s] (::ccopt::eagl_route_clock_nets): There are 37 for routing of which 37 have one or more a fixed wires.
[04/30 17:06:36    320s] NR earlyGlobal start to route trunk nets
[04/30 17:06:36    320s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:36    320s] [PSP]     Started earlyGlobalRoute kernel
[04/30 17:06:36    320s] [PSP]     Initial Peak syMemory usage = 1449.6 MB
[04/30 17:06:36    320s] (I)       Reading DB...
[04/30 17:06:36    320s] (I)       before initializing RouteDB syMemory usage = 1449.6 MB
[04/30 17:06:36    320s] (I)       congestionReportName   : 
[04/30 17:06:36    320s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:36    320s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:36    320s] (I)       doTrackAssignment      : 1
[04/30 17:06:36    320s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:36    320s] (I)       numThreads             : 1
[04/30 17:06:36    320s] (I)       bufferingAwareRouting  : false
[04/30 17:06:36    320s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:36    320s] (I)       honorPin               : false
[04/30 17:06:36    320s] (I)       honorPinGuide          : true
[04/30 17:06:36    320s] (I)       honorPartition         : false
[04/30 17:06:36    320s] (I)       allowPartitionCrossover: false
[04/30 17:06:36    320s] (I)       honorSingleEntry       : true
[04/30 17:06:36    320s] (I)       honorSingleEntryStrong : true
[04/30 17:06:36    320s] (I)       handleViaSpacingRule   : false
[04/30 17:06:36    320s] (I)       handleEolSpacingRule   : true
[04/30 17:06:36    320s] (I)       PDConstraint           : none
[04/30 17:06:36    320s] (I)       expBetterNDRHandling   : true
[04/30 17:06:36    320s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:36    320s] (I)       routingEffortLevel     : 10000
[04/30 17:06:36    320s] (I)       effortLevel            : standard
[04/30 17:06:36    320s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:36    320s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:36    320s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:36    320s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:36    320s] (I)       numRowsPerGCell        : 1
[04/30 17:06:36    320s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:36    320s] (I)       multiThreadingTA       : 1
[04/30 17:06:36    320s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:36    320s] (I)       optimizationMode       : false
[04/30 17:06:36    320s] (I)       routeSecondPG          : false
[04/30 17:06:36    320s] (I)       scenicRatioForLayerRelax: 1.25
[04/30 17:06:36    320s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:36    320s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:36    320s] (I)       scenicBound            : 3.00
[04/30 17:06:36    320s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:36    320s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:36    320s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:36    320s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:36    320s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:36    320s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:36    320s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:36    320s] (I)       localRouteEffort       : 1.00
[04/30 17:06:36    320s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:36    320s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:36    320s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:36    320s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:36    320s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:36    320s] (I)       routeVias              : 
[04/30 17:06:36    320s] (I)       readTROption           : true
[04/30 17:06:36    320s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:36    320s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:36    320s] (I)       routeSelectedNetsOnly  : true
[04/30 17:06:36    320s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:36    320s] (I)       extraDemandForClocks   : 0
[04/30 17:06:36    320s] (I)       steinerRemoveLayers    : false
[04/30 17:06:36    320s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:36    320s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:36    320s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:36    320s] (I)       spanningTreeRefinement : true
[04/30 17:06:36    320s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:36    320s] (I)       starting read tracks
[04/30 17:06:36    320s] (I)       build grid graph
[04/30 17:06:36    320s] (I)       build grid graph start
[04/30 17:06:36    320s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:36    320s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:36    320s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:36    320s] (I)       build grid graph end
[04/30 17:06:36    320s] (I)       numViaLayers=8
[04/30 17:06:36    320s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:36    320s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:36    320s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:36    320s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:36    320s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:36    320s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:36    320s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:36    320s] (I)       end build via table
[04/30 17:06:36    320s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:36    320s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[04/30 17:06:36    320s] (I)       readDataFromPlaceDB
[04/30 17:06:36    320s] (I)       Read net information..
[04/30 17:06:36    320s] [NR-eGR] Read numTotalNets=2178  numIgnoredNets=2158
[04/30 17:06:36    320s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:36    320s] 
[04/30 17:06:36    320s] (I)       read default dcut vias
[04/30 17:06:36    320s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:36    320s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:36    320s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:36    320s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:36    320s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:36    320s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:36    320s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:36    320s] (I)       build grid graph start
[04/30 17:06:36    320s] (I)       build grid graph end
[04/30 17:06:36    320s] (I)       Model blockage into capacity
[04/30 17:06:36    320s] (I)       Read numBlocks=188  numPreroutedWires=0  numCapScreens=0
[04/30 17:06:36    320s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:36    320s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:36    320s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:36    320s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:36    320s] 
[04/30 17:06:36    320s] (I)       Moved 0 terms for better access 
[04/30 17:06:36    320s] (I)       Number of ignored nets = 0
[04/30 17:06:36    320s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:06:36    320s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:36    320s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:36    320s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:36    320s] [NR-eGR] There are 20 clock nets ( 20 with NDR ).
[04/30 17:06:36    320s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1449.6 MB
[04/30 17:06:36    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:36    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:36    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:36    320s] (I)       Layer1  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer2  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer3  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer4  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer5  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer6  viaCost=200.00
[04/30 17:06:36    320s] (I)       Layer7  viaCost=200.00
[04/30 17:06:36    320s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:36    320s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:36    320s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:36    320s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:36    320s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:36    320s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:36    320s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:36    320s] (I)       grid                :    81    79     8
[04/30 17:06:36    320s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:37    320s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:37    320s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:37    320s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:37    320s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:37    320s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:37    320s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:37    320s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:37    320s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:37    320s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:38    320s] (I)       --------------------------------------------------------
[04/30 17:06:38    320s] 
[04/30 17:06:38    320s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:38    320s] [NR-eGR] Rule id 0. Nets 20 
[04/30 17:06:38    320s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:06:38    320s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:06:38    320s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:06:38    320s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:06:38    320s] [NR-eGR] Rule id 1. Nets 0 
[04/30 17:06:38    320s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:06:38    320s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:06:38    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:38    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:38    320s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:06:38    320s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:38    320s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:38    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:38    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:38    320s] [NR-eGR] ========================================
[04/30 17:06:38    320s] [NR-eGR] 
[04/30 17:06:38    320s] (I)       After initializing earlyGlobalRoute syMemory usage = 1449.6 MB
[04/30 17:06:38    320s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 17:06:38    320s] (I)       ============= Initialization =============
[04/30 17:06:38    320s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[04/30 17:06:38    320s] (I)       totalPins=55  totalGlobalPin=55 (100.00%)
[04/30 17:06:38    320s] (I)       total 2D Cap : 100773 = (54922 H, 45851 V)
[04/30 17:06:38    320s] [NR-eGR] Layer group 1: route 20 net(s) in layer range [6, 7]
[04/30 17:06:38    320s] (I)       ============  Phase 1a Route ============
[04/30 17:06:38    320s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:38    320s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[04/30 17:06:38    320s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1b Route ============
[04/30 17:06:38    320s] (I)       Phase 1b runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.18% V. EstWL: 8.081100e+02um
[04/30 17:06:38    320s] (I)       ============  Phase 1c Route ============
[04/30 17:06:38    320s] (I)       Level2 Grid: 17 x 16
[04/30 17:06:38    320s] (I)       Phase 1c runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 219 = (94 H, 125 V) = (0.17% H, 0.27% V) = (3.469e+02um H, 4.612e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1d Route ============
[04/30 17:06:38    320s] (I)       Phase 1d runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1e Route ============
[04/30 17:06:38    320s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 8.450100e+02um
[04/30 17:06:38    320s] [NR-eGR] 
[04/30 17:06:38    320s] (I)       ============  Phase 1f Route ============
[04/30 17:06:38    320s] (I)       Phase 1f runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 229 = (99 H, 130 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.797e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1g Route ============
[04/30 17:06:38    320s] (I)       Usage: 226 = (99 H, 127 V) = (0.18% H, 0.28% V) = (3.653e+02um H, 4.686e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       numNets=20  numFullyRipUpNets=1  numPartialRipUpNets=2 
[04/30 17:06:38    320s] [NR-eGR] Move 2 nets to layer range [6, 8]
[04/30 17:06:38    320s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:38    320s] (I)       total 2D Cap : 121398 = (54922 H, 66476 V)
[04/30 17:06:38    320s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [6, 8]
[04/30 17:06:38    320s] (I)       ============  Phase 1a Route ============
[04/30 17:06:38    320s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1b Route ============
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.214000e+01um
[04/30 17:06:38    320s] (I)       ============  Phase 1c Route ============
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1d Route ============
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1e Route ============
[04/30 17:06:38    320s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.214000e+01um
[04/30 17:06:38    320s] [NR-eGR] 
[04/30 17:06:38    320s] (I)       ============  Phase 1f Route ============
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       ============  Phase 1g Route ============
[04/30 17:06:38    320s] (I)       Usage: 235 = (103 H, 132 V) = (0.19% H, 0.20% V) = (3.801e+02um H, 4.871e+02um V)
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[04/30 17:06:38    320s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:38    320s] (I)       
[04/30 17:06:38    320s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:38    320s] [NR-eGR]                OverCon            
[04/30 17:06:38    320s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:38    320s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:38    320s] [NR-eGR] ------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] ------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:38    320s] [NR-eGR] 
[04/30 17:06:38    320s] (I)       Total Global Routing Runtime: 0.01 seconds
[04/30 17:06:38    320s] (I)       total 2D Cap : 340914 = (171248 H, 169666 V)
[04/30 17:06:38    320s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:38    320s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:38    320s] (I)       ============= track Assignment ============
[04/30 17:06:38    320s] (I)       extract Global 3D Wires
[04/30 17:06:38    320s] (I)       Extract Global WL : time=0.00
[04/30 17:06:38    320s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:38    320s] (I)       Initialization real time=0.00 seconds
[04/30 17:06:38    320s] (I)       Run Multi-thread track assignment
[04/30 17:06:38    320s] (I)       merging nets...
[04/30 17:06:38    320s] (I)       merging nets done
[04/30 17:06:38    320s] (I)       Kernel real time=0.01 seconds
[04/30 17:06:38    320s] (I)       End Greedy Track Assignment
[04/30 17:06:38    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6145
[04/30 17:06:38    320s] [NR-eGR] Layer2(METAL2)(V) length: 2.275511e+04um, number of vias: 8611
[04/30 17:06:38    320s] [NR-eGR] Layer3(METAL3)(H) length: 2.124004e+04um, number of vias: 243
[04/30 17:06:38    320s] [NR-eGR] Layer4(METAL4)(V) length: 1.630775e+03um, number of vias: 26
[04/30 17:06:38    320s] [NR-eGR] Layer5(METAL5)(H) length: 5.175000e+01um, number of vias: 26
[04/30 17:06:38    320s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:38    320s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:38    320s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:38    320s] [NR-eGR] Total length: 4.621550e+04um, number of vias: 15071
[04/30 17:06:38    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Total clock nets wire length: 8.175800e+02um 
[04/30 17:06:38    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Report for selected net(s) only.
[04/30 17:06:38    320s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 55
[04/30 17:06:38    320s] [NR-eGR] Layer2(METAL2)(V) length: 9.143000e+01um, number of vias: 55
[04/30 17:06:38    320s] [NR-eGR] Layer3(METAL3)(H) length: 9.660000e+01um, number of vias: 31
[04/30 17:06:38    320s] [NR-eGR] Layer4(METAL4)(V) length: 3.997550e+01um, number of vias: 26
[04/30 17:06:38    320s] [NR-eGR] Layer5(METAL5)(H) length: 5.175000e+01um, number of vias: 26
[04/30 17:06:38    320s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:38    320s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:38    320s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:38    320s] [NR-eGR] Total length: 8.175800e+02um, number of vias: 213
[04/30 17:06:38    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:38    320s] [NR-eGR] Total routed clock nets wire length: 8.175800e+02um, number of vias: 213
[04/30 17:06:38    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:38    320s] [NR-eGR] End Peak syMemory usage = 1389.3 MB
[04/30 17:06:38    320s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[04/30 17:06:38    320s] NR earlyGlobal start to route leaf nets
[04/30 17:06:38    320s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:38    320s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 17:06:38    320s] [NR-eGR] Initial Peak syMemory usage = 1389.3 MB
[04/30 17:06:38    320s] (I)       Reading DB...
[04/30 17:06:38    320s] (I)       before initializing RouteDB syMemory usage = 1389.3 MB
[04/30 17:06:38    320s] (I)       congestionReportName   : 
[04/30 17:06:38    320s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:38    320s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:38    320s] (I)       doTrackAssignment      : 1
[04/30 17:06:38    320s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:38    320s] (I)       numThreads             : 1
[04/30 17:06:38    320s] (I)       bufferingAwareRouting  : false
[04/30 17:06:38    320s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:38    320s] (I)       honorPin               : false
[04/30 17:06:38    320s] (I)       honorPinGuide          : true
[04/30 17:06:38    320s] (I)       honorPartition         : false
[04/30 17:06:38    320s] (I)       allowPartitionCrossover: false
[04/30 17:06:38    320s] (I)       honorSingleEntry       : true
[04/30 17:06:38    320s] (I)       honorSingleEntryStrong : true
[04/30 17:06:38    320s] (I)       handleViaSpacingRule   : false
[04/30 17:06:38    320s] (I)       handleEolSpacingRule   : true
[04/30 17:06:38    320s] (I)       PDConstraint           : none
[04/30 17:06:38    320s] (I)       expBetterNDRHandling   : true
[04/30 17:06:38    320s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:38    320s] (I)       routingEffortLevel     : 10000
[04/30 17:06:38    320s] (I)       effortLevel            : standard
[04/30 17:06:38    320s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:38    320s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:38    320s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:38    320s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:38    320s] (I)       numRowsPerGCell        : 1
[04/30 17:06:38    320s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:38    320s] (I)       multiThreadingTA       : 1
[04/30 17:06:38    320s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:38    320s] (I)       optimizationMode       : false
[04/30 17:06:38    320s] (I)       routeSecondPG          : false
[04/30 17:06:38    320s] (I)       scenicRatioForLayerRelax: 1.25
[04/30 17:06:38    320s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:38    320s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:38    320s] (I)       scenicBound            : 3.00
[04/30 17:06:38    320s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:38    320s] (I)       source-to-sink ratio   : 0.30
[04/30 17:06:38    320s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:38    320s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:38    320s] (I)       layerCongestionRatio   : 1.00
[04/30 17:06:38    320s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:38    320s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:38    320s] (I)       localRouteEffort       : 1.00
[04/30 17:06:38    320s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:38    320s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:38    320s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:38    320s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:38    320s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:38    320s] (I)       routeVias              : 
[04/30 17:06:38    320s] (I)       readTROption           : true
[04/30 17:06:38    320s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:38    320s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:38    320s] (I)       routeSelectedNetsOnly  : true
[04/30 17:06:38    320s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:38    320s] (I)       extraDemandForClocks   : 0
[04/30 17:06:38    320s] (I)       steinerRemoveLayers    : false
[04/30 17:06:38    320s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:38    320s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:38    320s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:38    320s] (I)       spanningTreeRefinement : true
[04/30 17:06:38    320s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:38    320s] (I)       starting read tracks
[04/30 17:06:38    320s] (I)       build grid graph
[04/30 17:06:38    320s] (I)       build grid graph start
[04/30 17:06:38    320s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:38    320s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:38    320s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:38    320s] (I)       build grid graph end
[04/30 17:06:38    320s] (I)       numViaLayers=8
[04/30 17:06:38    320s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:38    320s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:38    320s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:38    320s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:38    320s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:38    320s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:38    320s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:38    320s] (I)       end build via table
[04/30 17:06:38    320s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=188 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:38    320s] [NR-eGR] numPreroutedNet = 20  numPreroutedWires = 230
[04/30 17:06:38    320s] (I)       readDataFromPlaceDB
[04/30 17:06:38    320s] (I)       Read net information..
[04/30 17:06:38    320s] [NR-eGR] Read numTotalNets=2178  numIgnoredNets=2162
[04/30 17:06:38    320s] (I)       Read testcase time = 0.000 seconds
[04/30 17:06:38    320s] 
[04/30 17:06:38    320s] (I)       read default dcut vias
[04/30 17:06:38    320s] (I)       Reading via VIA12_2CUT_E for layer: 0 
[04/30 17:06:38    320s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:38    320s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:38    320s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:38    320s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:38    320s] (I)       Reading via VIA67_2CUT_E for layer: 5 
[04/30 17:06:38    320s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:38    320s] (I)       build grid graph start
[04/30 17:06:38    320s] (I)       build grid graph end
[04/30 17:06:38    320s] (I)       Model blockage into capacity
[04/30 17:06:38    320s] (I)       Read numBlocks=188  numPreroutedWires=230  numCapScreens=0
[04/30 17:06:38    320s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       blocked area on Layer2 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       blocked area on Layer3 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       blocked area on Layer4 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       blocked area on Layer5 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       blocked area on Layer6 : 45057792000  (12.74%)
[04/30 17:06:38    320s] (I)       blocked area on Layer7 : 24481049600  (6.92%)
[04/30 17:06:38    320s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:38    320s] (I)       Modeling time = 0.020 seconds
[04/30 17:06:38    320s] 
[04/30 17:06:38    320s] (I)       Moved 0 terms for better access 
[04/30 17:06:38    320s] (I)       Number of ignored nets = 20
[04/30 17:06:38    320s] (I)       Number of fixed nets = 20.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:06:38    320s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:38    320s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:38    320s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:38    320s] [NR-eGR] There are 16 clock nets ( 16 with NDR ).
[04/30 17:06:38    320s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:38    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:38    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:38    320s] (I)       Ndr track 0 does not exist
[04/30 17:06:38    320s] (I)       Layer1  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer2  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer3  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer4  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer5  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer6  viaCost=200.00
[04/30 17:06:38    320s] (I)       Layer7  viaCost=200.00
[04/30 17:06:38    320s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:38    320s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:38    320s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:38    320s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:38    320s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:38    320s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:38    320s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:38    320s] (I)       grid                :    81    79     8
[04/30 17:06:38    320s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:38    320s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:38    320s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:38    320s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:38    320s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:39    320s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:39    320s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:39    320s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:39    320s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:39    320s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:39    320s] (I)       --------------------------------------------------------
[04/30 17:06:39    320s] 
[04/30 17:06:39    320s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:39    320s] [NR-eGR] Rule id 0. Nets 0 
[04/30 17:06:39    320s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:06:39    320s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:06:39    320s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:06:39    320s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:06:39    320s] [NR-eGR] Rule id 1. Nets 16 
[04/30 17:06:39    320s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:06:39    320s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:06:39    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:39    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:39    320s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:06:39    320s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:39    320s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:39    320s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:39    320s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:39    320s] [NR-eGR] ========================================
[04/30 17:06:39    320s] [NR-eGR] 
[04/30 17:06:39    320s] (I)       After initializing earlyGlobalRoute syMemory usage = 1389.3 MB
[04/30 17:06:39    320s] (I)       Loading and dumping file time : 0.04 seconds
[04/30 17:06:39    320s] (I)       ============= Initialization =============
[04/30 17:06:39    320s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[04/30 17:06:39    320s] (I)       totalPins=280  totalGlobalPin=280 (100.00%)
[04/30 17:06:39    320s] (I)       total 2D Cap : 109745 = (58158 H, 51587 V)
[04/30 17:06:39    320s] [NR-eGR] Layer group 1: route 16 net(s) in layer range [4, 5]
[04/30 17:06:39    320s] (I)       ============  Phase 1a Route ============
[04/30 17:06:39    320s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1b Route ============
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.350530e+03um
[04/30 17:06:39    320s] (I)       ============  Phase 1c Route ============
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1d Route ============
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1e Route ============
[04/30 17:06:39    320s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.350530e+03um
[04/30 17:06:39    320s] [NR-eGR] 
[04/30 17:06:39    320s] (I)       ============  Phase 1f Route ============
[04/30 17:06:39    320s] (I)       Usage: 637 = (321 H, 316 V) = (0.55% H, 0.61% V) = (1.184e+03um H, 1.166e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1g Route ============
[04/30 17:06:39    320s] (I)       Usage: 637 = (320 H, 317 V) = (0.55% H, 0.61% V) = (1.181e+03um H, 1.170e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       numNets=16  numFullyRipUpNets=2  numPartialRipUpNets=2 
[04/30 17:06:39    320s] [NR-eGR] Move 2 nets to layer range [4, 7]
[04/30 17:06:39    320s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:39    320s] (I)       total 2D Cap : 210536 = (113092 H, 97444 V)
[04/30 17:06:39    320s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 7]
[04/30 17:06:39    320s] (I)       ============  Phase 1a Route ============
[04/30 17:06:39    320s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1b Route ============
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.693700e+02um
[04/30 17:06:39    320s] (I)       ============  Phase 1c Route ============
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1d Route ============
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1e Route ============
[04/30 17:06:39    320s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.693700e+02um
[04/30 17:06:39    320s] [NR-eGR] 
[04/30 17:06:39    320s] (I)       ============  Phase 1f Route ============
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1g Route ============
[04/30 17:06:39    320s] (I)       Usage: 710 = (358 H, 352 V) = (0.32% H, 0.36% V) = (1.321e+03um H, 1.299e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       numNets=2  numFullyRipUpNets=1  numPartialRipUpNets=1 
[04/30 17:06:39    320s] [NR-eGR] Move 1 nets to layer range [4, 8]
[04/30 17:06:39    320s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:39    320s] (I)       total 2D Cap : 231155 = (113092 H, 118063 V)
[04/30 17:06:39    320s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [4, 8]
[04/30 17:06:39    320s] (I)       ============  Phase 1a Route ============
[04/30 17:06:39    320s] (I)       Phase 1a runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1b Route ============
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[04/30 17:06:39    320s] (I)       ============  Phase 1c Route ============
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1d Route ============
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1e Route ============
[04/30 17:06:39    320s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[04/30 17:06:39    320s] [NR-eGR] 
[04/30 17:06:39    320s] (I)       ============  Phase 1f Route ============
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       ============  Phase 1g Route ============
[04/30 17:06:39    320s] (I)       Usage: 748 = (377 H, 371 V) = (0.33% H, 0.31% V) = (1.391e+03um H, 1.369e+03um V)
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 
[04/30 17:06:39    320s] (I)       Phase 1l runs 0.00 seconds
[04/30 17:06:39    320s] (I)       
[04/30 17:06:39    320s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:39    320s] [NR-eGR]                OverCon            
[04/30 17:06:39    320s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:39    320s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:39    320s] [NR-eGR] ------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] ------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:39    320s] [NR-eGR] 
[04/30 17:06:39    320s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:06:39    320s] (I)       total 2D Cap : 340922 = (171256 H, 169666 V)
[04/30 17:06:39    320s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:39    320s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:39    320s] (I)       ============= track Assignment ============
[04/30 17:06:39    320s] (I)       extract Global 3D Wires
[04/30 17:06:39    320s] (I)       Extract Global WL : time=0.00
[04/30 17:06:39    320s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:39    320s] (I)       Initialization real time=0.00 seconds
[04/30 17:06:39    320s] (I)       Run Multi-thread track assignment
[04/30 17:06:39    320s] (I)       merging nets...
[04/30 17:06:39    320s] (I)       merging nets done
[04/30 17:06:39    320s] (I)       Kernel real time=0.02 seconds
[04/30 17:06:39    320s] (I)       End Greedy Track Assignment
[04/30 17:06:39    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6425
[04/30 17:06:39    320s] [NR-eGR] Layer2(METAL2)(V) length: 2.332952e+04um, number of vias: 8941
[04/30 17:06:39    320s] [NR-eGR] Layer3(METAL3)(H) length: 2.201619e+04um, number of vias: 377
[04/30 17:06:39    320s] [NR-eGR] Layer4(METAL4)(V) length: 2.238805e+03um, number of vias: 117
[04/30 17:06:39    320s] [NR-eGR] Layer5(METAL5)(H) length: 5.306490e+02um, number of vias: 26
[04/30 17:06:39    320s] [NR-eGR] Layer6(METAL6)(V) length: 3.314845e+02um, number of vias: 18
[04/30 17:06:39    320s] [NR-eGR] Layer7(METAL7)(H) length: 2.047000e+02um, number of vias: 2
[04/30 17:06:39    320s] [NR-eGR] Layer8(METAL8)(V) length: 1.640000e+00um, number of vias: 0
[04/30 17:06:39    320s] [NR-eGR] Total length: 4.865299e+04um, number of vias: 15906
[04/30 17:06:39    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Total clock nets wire length: 2.437489e+03um 
[04/30 17:06:39    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Report for selected net(s) only.
[04/30 17:06:39    320s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 280
[04/30 17:06:39    320s] [NR-eGR] Layer2(METAL2)(V) length: 5.744105e+02um, number of vias: 330
[04/30 17:06:39    320s] [NR-eGR] Layer3(METAL3)(H) length: 7.761500e+02um, number of vias: 134
[04/30 17:06:39    320s] [NR-eGR] Layer4(METAL4)(V) length: 6.080295e+02um, number of vias: 91
[04/30 17:06:39    320s] [NR-eGR] Layer5(METAL5)(H) length: 4.788990e+02um, number of vias: 0
[04/30 17:06:39    320s] [NR-eGR] Layer6(METAL6)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:39    320s] [NR-eGR] Layer7(METAL7)(H) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:39    320s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:39    320s] [NR-eGR] Total length: 2.437489e+03um, number of vias: 835
[04/30 17:06:39    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:39    320s] [NR-eGR] Total routed clock nets wire length: 2.437489e+03um, number of vias: 835
[04/30 17:06:39    320s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:39    320s] [NR-eGR] End Peak syMemory usage = 1389.3 MB
[04/30 17:06:39    320s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
[04/30 17:06:39    320s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25632_cad33_b10163_c7G0NG/.rgfgJQZBN
[04/30 17:06:39    320s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.2 real=0:00:03.6)
[04/30 17:06:39    320s]     Routing using eGR in eGR->NR Step done.
[04/30 17:06:39    320s]     Routing using NR in eGR->NR Step...
[04/30 17:06:39    320s] 
[04/30 17:06:39    320s] CCOPT: Preparing to route 37 clock nets with NanoRoute.
[04/30 17:06:39    320s]   0 nets are default rule, 16 are CTS_2W1S and 21 are CTS_2W2S.
[04/30 17:06:40    320s]   Removed pre-existing routes for 36 nets.
[04/30 17:06:40    320s]   Preferred NanoRoute mode settings: Current
[04/30 17:06:40    320s] -droutePostRouteSpreadWire auto
[04/30 17:06:40    320s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/30 17:06:40    320s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/30 17:06:40    320s]       Clock detailed routing...
[04/30 17:06:40    320s]         NanoRoute...
[04/30 17:06:40    320s] % Begin globalDetailRoute (date=04/30 17:06:40, mem=1088.3M)
[04/30 17:06:40    320s] 
[04/30 17:06:40    320s] globalDetailRoute
[04/30 17:06:40    320s] 
[04/30 17:06:40    320s] #setNanoRouteMode -drouteAutoStop false
[04/30 17:06:40    320s] #setNanoRouteMode -drouteEndIteration 20
[04/30 17:06:40    320s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[04/30 17:06:40    320s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[04/30 17:06:40    320s] #setNanoRouteMode -routeSelectedNetOnly true
[04/30 17:06:40    320s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/30 17:06:40    320s] #setNanoRouteMode -routeWithEco true
[04/30 17:06:40    320s] #setNanoRouteMode -routeWithSiDriven false
[04/30 17:06:40    320s] #setNanoRouteMode -routeWithTimingDriven false
[04/30 17:06:40    320s] #Start globalDetailRoute on Tue Apr 30 17:06:40 2024
[04/30 17:06:40    320s] #
[04/30 17:06:40    320s] ### info: trigger incremental rule import ( 2 new NDRs ).
[04/30 17:06:40    320s] ### info: trigger incremental reloading library data ( #rule = 2 ).
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[7] of net iot_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[6] of net iot_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[5] of net iot_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[4] of net iot_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[3] of net iot_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[2] of net iot_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[1] of net iot_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[0] of net iot_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[2] of net fn_sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[1] of net fn_sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[0] of net fn_sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[127] of net iot_out[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[126] of net iot_out[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[125] of net iot_out[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[124] of net iot_out[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[123] of net iot_out[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[122] of net iot_out[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[121] of net iot_out[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[120] of net iot_out[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[119] of net iot_out[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:06:40    320s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/30 17:06:40    320s] #To increase the message display limit, refer to the product command reference manual.
[04/30 17:06:40    320s] ### Net info: total nets: 2660
[04/30 17:06:40    320s] ### Net info: dirty nets: 37
[04/30 17:06:40    320s] ### Net info: marked as disconnected nets: 0
[04/30 17:06:40    320s] ### Net info: fully routed nets: 0
[04/30 17:06:40    320s] ### Net info: trivial (single pin) nets: 0
[04/30 17:06:40    320s] ### Net info: unrouted nets: 2660
[04/30 17:06:40    320s] ### Net info: re-extraction nets: 0
[04/30 17:06:40    320s] ### Net info: selected nets: 37
[04/30 17:06:40    320s] ### Net info: ignored nets: 0
[04/30 17:06:40    320s] ### Net info: skip routing nets: 0
[04/30 17:06:40    320s] ### import route signature (0) = 1974775036
[04/30 17:06:40    320s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/30 17:06:40    320s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[04/30 17:06:40    320s] #RTESIG:78da8dd13d6bc3301006e0cefd158792c185c6d6e9c38ad640097470dbd076e8229c5431
[04/30 17:06:40    320s] #       06c732b21cc8bfaf5a3a9a285aefe174f7de62f9f9b403822a475c8d744d0d42b5434515
[04/30 17:06:40    320s] #       c31543290b5426963e36e47eb17c797d479470acbbd142b677ae7b8469b41e461b42db37
[04/30 17:06:40    320s] #       0fff460b6014b2b60fb6b17ed6304121f8e95a1b5e2a20c10dae73cd854036061f8bb354
[04/30 17:06:40    320s] #       481a974818a581d453709105ebfbda5f665d59f2e4864a25a7d752009739a3bf0fb263e7
[04/30 17:06:40    320s] #       ea300f635ac94429b21b500c9d14e134146ddfbbf3349a604f8361b2e4cc1cea6fcecd3e
[04/30 17:06:40    320s] #       762ab939a82dadb645ee9b63f3fcf6b5a9ae4787542390bfff131065846796524aa6e243
[04/30 17:06:40    320s] #       aed74923f0c6b18452e9666b7a83d1e933087df556773fb41f0d34
[04/30 17:06:40    320s] #
[04/30 17:06:40    320s] #RTESIG:78da8dd13d6bc3301006e0cefd158792c185c6d6e9c38ad640097470dbd076e8229c5431
[04/30 17:06:40    320s] #       06c732b21cc8bfaf5a3a9a285aefe174f7de62f9f9b403822a475c8d744d0d42b5434515
[04/30 17:06:40    320s] #       c31543290b5426963e36e47eb17c797d479470acbbd142b677ae7b8469b41e461b42db37
[04/30 17:06:40    320s] #       0fff460b6014b2b60fb6b17ed6304121f8e95a1b5e2a20c10dae73cd854036061f8bb354
[04/30 17:06:40    320s] #       481a974818a581d453709105ebfbda5f665d59f2e4864a25a7d752009739a3bf0fb263e7
[04/30 17:06:40    320s] #       ea300f635ac94429b21b500c9d14e134146ddfbbf3349a604f8361b2e4cc1cea6fcecd3e
[04/30 17:06:40    320s] #       762ab939a82dadb645ee9b63f3fcf6b5a9ae4787542390bfff131065846796524aa6e243
[04/30 17:06:40    320s] #       aed74923f0c6b18452e9666b7a83d1e933087df556773fb41f0d34
[04/30 17:06:40    320s] #
[04/30 17:06:40    320s] #Start routing data preparation on Tue Apr 30 17:06:40 2024
[04/30 17:06:40    320s] #
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.1600.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.4400.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2000.
[04/30 17:06:40    320s] #WARNING (EMS-27) Message (NRDB-2077) has exceeded the current message display limit of 20.
[04/30 17:06:40    320s] #To increase the message display limit, refer to the product command reference manual.
[04/30 17:06:40    320s] #WARNING (EMS-27) Message (NRDB-2078) has exceeded the current message display limit of 20.
[04/30 17:06:40    320s] #To increase the message display limit, refer to the product command reference manual.
[04/30 17:06:40    320s] #Minimum voltage of a net in the design = 0.000.
[04/30 17:06:40    320s] #Maximum voltage of a net in the design = 1.320.
[04/30 17:06:40    320s] #Voltage range [0.000 - 0.000] has 1 net.
[04/30 17:06:40    320s] #Voltage range [1.080 - 1.320] has 1 net.
[04/30 17:06:40    320s] #Voltage range [0.000 - 1.320] has 2658 nets.
[04/30 17:06:42    322s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[04/30 17:06:42    322s] # METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:06:42    322s] # METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
[04/30 17:06:42    322s] #Regenerating Ggrids automatically.
[04/30 17:06:42    322s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/30 17:06:42    322s] #Using automatically generated G-grids.
[04/30 17:06:42    322s] #Done routing data preparation.
[04/30 17:06:42    322s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1105.72 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #Merging special wires...
[04/30 17:06:42    322s] #reading routing guides ......
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Finished routing data preparation on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Cpu time = 00:00:02
[04/30 17:06:42    322s] #Elapsed time = 00:00:02
[04/30 17:06:42    322s] #Increased memory = 17.23 (MB)
[04/30 17:06:42    322s] #Total memory = 1105.91 (MB)
[04/30 17:06:42    322s] #Peak memory = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Start global routing on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Number of eco nets is 0
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Start global routing data preparation on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Start routing resource analysis on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Routing resource analysis is done on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #  Resource Analysis:
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/30 17:06:42    322s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/30 17:06:42    322s] #  --------------------------------------------------------------
[04/30 17:06:42    322s] #  METAL1         H         718           0        2352    48.64%
[04/30 17:06:42    322s] #  METAL2         V         653           0        2352     0.00%
[04/30 17:06:42    322s] #  METAL3         H         718           0        2352     0.00%
[04/30 17:06:42    322s] #  METAL4         V         653           0        2352     0.00%
[04/30 17:06:42    322s] #  METAL5         H         718           0        2352     0.00%
[04/30 17:06:42    322s] #  METAL6         V         614          39        2352     3.66%
[04/30 17:06:42    322s] #  METAL7         H         677          41        2352     3.74%
[04/30 17:06:42    322s] #  METAL8         V         261           0        2352     0.00%
[04/30 17:06:42    322s] #  --------------------------------------------------------------
[04/30 17:06:42    322s] #  Total                   5013       1.44%       18816     7.00%
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #  21 nets (0.79%) with 1 preferred extra spacing.
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Global routing data preparation is done on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.48 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Routing guide is on.
[04/30 17:06:42    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1106.51 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #start global routing iteration 1...
[04/30 17:06:42    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.14 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #start global routing iteration 2...
[04/30 17:06:42    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.17 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Total number of trivial nets (e.g. < 2 pins) = 482 (skipped).
[04/30 17:06:42    322s] #Total number of selected nets for routing = 36.
[04/30 17:06:42    322s] #Total number of unselected nets (but routable) for routing = 2142 (skipped).
[04/30 17:06:42    322s] #Total number of nets in the design = 2660.
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #2142 skipped nets do not have any wires.
[04/30 17:06:42    322s] #36 routable nets have only global wires.
[04/30 17:06:42    322s] #36 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Routed net constraints summary:
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #      Default           0            0              0               0  
[04/30 17:06:42    322s] #     CTS_2W1S           0           16             16               0  
[04/30 17:06:42    322s] #     CTS_2W2S          20            0              0               0  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #        Total          20           16             16               0  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Routing constraints summary of the whole design:
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #        Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #      Default           0            0              0            2142  
[04/30 17:06:42    322s] #     CTS_2W1S           0           16             16               0  
[04/30 17:06:42    322s] #     CTS_2W2S          20            0              0               0  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #        Total          20           16             16            2142  
[04/30 17:06:42    322s] #---------------------------------------------------------------------
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #                 OverCon          
[04/30 17:06:42    322s] #                  #Gcell    %Gcell
[04/30 17:06:42    322s] #     Layer           (1)   OverCon
[04/30 17:06:42    322s] #  --------------------------------
[04/30 17:06:42    322s] #  METAL1        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL2        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL3        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL4        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL5        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL6        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL7        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  METAL8        0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #  --------------------------------
[04/30 17:06:42    322s] #     Total      0(0.00%)   (0.00%)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/30 17:06:42    322s] #  Overflow after GR: 0.00% H + 0.00% V
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Complete Global Routing.
[04/30 17:06:42    322s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:06:42    322s] #Total wire length = 3149 um.
[04/30 17:06:42    322s] #Total half perimeter of net bounding box = 2488 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL1 = 0 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL2 = 609 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL3 = 849 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL4 = 664 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL5 = 529 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL6 = 301 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL7 = 197 um.
[04/30 17:06:42    322s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:06:42    322s] #Total number of vias = 882
[04/30 17:06:42    322s] #Up-Via Summary (total 882):
[04/30 17:06:42    322s] #           
[04/30 17:06:42    322s] #-----------------------
[04/30 17:06:42    322s] # METAL1            335
[04/30 17:06:42    322s] # METAL2            270
[04/30 17:06:42    322s] # METAL3            145
[04/30 17:06:42    322s] # METAL4             98
[04/30 17:06:42    322s] # METAL5             22
[04/30 17:06:42    322s] # METAL6             12
[04/30 17:06:42    322s] #-----------------------
[04/30 17:06:42    322s] #                   882 
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Total number of involved priority nets 36
[04/30 17:06:42    322s] #Maximum src to sink distance for priority net 146.1
[04/30 17:06:42    322s] #Average of max src_to_sink distance for priority net 63.4
[04/30 17:06:42    322s] #Average of ave src_to_sink distance for priority net 42.5
[04/30 17:06:42    322s] #Max overcon = 0 track.
[04/30 17:06:42    322s] #Total overcon = 0.00%.
[04/30 17:06:42    322s] #Worst layer Gcell overcon rate = 0.00%.
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Global routing statistics:
[04/30 17:06:42    322s] #Cpu time = 00:00:00
[04/30 17:06:42    322s] #Elapsed time = 00:00:01
[04/30 17:06:42    322s] #Increased memory = 4.43 (MB)
[04/30 17:06:42    322s] #Total memory = 1110.34 (MB)
[04/30 17:06:42    322s] #Peak memory = 1142.20 (MB)
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #Finished global routing on Tue Apr 30 17:06:42 2024
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] #
[04/30 17:06:42    322s] ### route signature (4) =  358371045
[04/30 17:06:42    322s] ### violation signature (2) = 1905142130
[04/30 17:06:42    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.59 (MB), peak = 1142.20 (MB)
[04/30 17:06:42    322s] #Start Track Assignment.
[04/30 17:06:42    322s] #Done with 189 horizontal wires in 1 hboxes and 196 vertical wires in 1 hboxes.
[04/30 17:06:42    322s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/30 17:06:43    322s] #Complete Track Assignment.
[04/30 17:06:43    322s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:06:43    322s] #Total wire length = 3396 um.
[04/30 17:06:43    322s] #Total half perimeter of net bounding box = 2488 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL1 = 286 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL2 = 579 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL3 = 860 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL4 = 656 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL5 = 519 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL6 = 301 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL7 = 195 um.
[04/30 17:06:43    322s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:06:43    322s] #Total number of vias = 882
[04/30 17:06:43    322s] #Up-Via Summary (total 882):
[04/30 17:06:43    322s] #           
[04/30 17:06:43    322s] #-----------------------
[04/30 17:06:43    322s] # METAL1            335
[04/30 17:06:43    322s] # METAL2            270
[04/30 17:06:43    322s] # METAL3            145
[04/30 17:06:43    322s] # METAL4             98
[04/30 17:06:43    322s] # METAL5             22
[04/30 17:06:43    322s] # METAL6             12
[04/30 17:06:43    322s] #-----------------------
[04/30 17:06:43    322s] #                   882 
[04/30 17:06:43    322s] #
[04/30 17:06:43    322s] ### route signature (8) =  211228437
[04/30 17:06:43    322s] ### violation signature (6) = 1905142130
[04/30 17:06:43    322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.94 (MB), peak = 1142.20 (MB)
[04/30 17:06:43    322s] #
[04/30 17:06:43    322s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/30 17:06:43    322s] #Cpu time = 00:00:02
[04/30 17:06:43    322s] #Elapsed time = 00:00:03
[04/30 17:06:43    322s] #Increased memory = 20.35 (MB)
[04/30 17:06:43    322s] #Total memory = 1109.00 (MB)
[04/30 17:06:43    322s] #Peak memory = 1142.20 (MB)
[04/30 17:06:43    322s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:06:44    323s] #
[04/30 17:06:44    323s] #Start Detail Routing..
[04/30 17:06:44    323s] #start initial detail routing ...
[04/30 17:06:49    329s] # ECO: 15.6% of the total area was rechecked for DRC, and 65.6% required routing.
[04/30 17:06:49    329s] #   number of violations = 0
[04/30 17:06:49    329s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1207.07 (MB), peak = 1207.09 (MB)
[04/30 17:06:49    329s] #start 1st optimization iteration ...
[04/30 17:06:49    329s] #   number of violations = 0
[04/30 17:06:49    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.29 (MB), peak = 1207.32 (MB)
[04/30 17:06:49    329s] #Complete Detail Routing.
[04/30 17:06:49    329s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:06:49    329s] #Total wire length = 3346 um.
[04/30 17:06:49    329s] #Total half perimeter of net bounding box = 2488 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL1 = 4 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL2 = 133 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL3 = 483 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL4 = 1283 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL6 = 348 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL7 = 224 um.
[04/30 17:06:49    329s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:06:49    329s] #Total number of vias = 1317
[04/30 17:06:49    329s] #Up-Via Summary (total 1317):
[04/30 17:06:49    329s] #           
[04/30 17:06:49    329s] #-----------------------
[04/30 17:06:49    329s] # METAL1            335
[04/30 17:06:49    329s] # METAL2            334
[04/30 17:06:49    329s] # METAL3            321
[04/30 17:06:49    329s] # METAL4            274
[04/30 17:06:49    329s] # METAL5             31
[04/30 17:06:49    329s] # METAL6             22
[04/30 17:06:49    329s] #-----------------------
[04/30 17:06:49    329s] #                  1317 
[04/30 17:06:49    329s] #
[04/30 17:06:49    329s] #Total number of DRC violations = 0
[04/30 17:06:49    329s] ### route signature (13) = 1335692499
[04/30 17:06:49    329s] ### violation signature (11) = 1905142130
[04/30 17:06:49    329s] #Cpu time = 00:00:06
[04/30 17:06:49    329s] #Elapsed time = 00:00:07
[04/30 17:06:49    329s] #Increased memory = 11.82 (MB)
[04/30 17:06:49    329s] #Total memory = 1120.82 (MB)
[04/30 17:06:49    329s] #Peak memory = 1207.33 (MB)
[04/30 17:06:49    329s] #Analyzing shielding information. 
[04/30 17:06:49    329s] #  Total shield net = 21 (one-side = 0, hf = 0 ), 20 nets need to be shielded.
[04/30 17:06:49    329s] #  Bottom shield layer is layer 1.
[04/30 17:06:49    329s] #  Bottom routing layer for shield is layer 1.
[04/30 17:06:49    329s] #  Start shielding step 1
[04/30 17:06:49    329s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.84 (MB), peak = 1207.33 (MB)
[04/30 17:06:49    329s] #  Finished shielding step 1
[04/30 17:06:49    329s] #  Start shielding step 2
[04/30 17:06:49    329s] #    Inner loop #1
[04/30 17:06:50    329s] #    Inner loop #2
[04/30 17:06:50    329s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.00 (MB), peak = 1207.33 (MB)
[04/30 17:06:50    329s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1121.00 (MB), peak = 1207.33 (MB)
[04/30 17:06:50    329s] #  Finished shielding step 2 
[04/30 17:06:51    331s] #  Start shielding step 3
[04/30 17:06:51    331s] #      Start loop 1
[04/30 17:06:51    331s] #        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.87 (MB), peak = 1207.33 (MB)
[04/30 17:06:51    331s] #      Finished loop 1
[04/30 17:06:51    331s] #      Start loop 2
[04/30 17:06:52    331s] #        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.10 (MB), peak = 1207.33 (MB)
[04/30 17:06:52    331s] #      Finished loop 2
[04/30 17:06:52    331s] #  Finished shielding step 3
[04/30 17:06:52    331s] #    Start shielding step 4
[04/30 17:06:52    331s] #    Inner loop #1
[04/30 17:06:52    331s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.00 (MB), peak = 1207.33 (MB)
[04/30 17:06:52    331s] #    Finished shielding step 4
[04/30 17:06:52    331s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1148.00 (MB), peak = 1207.33 (MB)
[04/30 17:06:52    331s] ### route signature (30) = 1335692499
[04/30 17:06:52    331s] ### violation signature (28) = 1905142130
[04/30 17:06:52    331s] #-----------------------------------------.
[04/30 17:06:52    331s] #
[04/30 17:06:52    331s] #	Shielding Summary
[04/30 17:06:52    331s] #-----------------------------------------.
[04/30 17:06:52    331s] #Primary shielding net(s): VSS 
[04/30 17:06:52    331s] #Opportunistic shielding net(s): VDD
[04/30 17:06:52    331s] #
[04/30 17:06:52    331s] #Number of nets with shield attribute: 21
[04/30 17:06:52    331s] #Number of nets reported: 20
[04/30 17:06:52    331s] #Number of nets without shielding: 1
[04/30 17:06:52    331s] #Average ratio                   : 0.857
[04/30 17:06:52    331s] #
[04/30 17:06:52    331s] # Name         Length    Shield    Ratio
[04/30 17:06:52    331s] #METAL1:         0.2        0.0     0.000
[04/30 17:06:52    331s] #METAL2:         2.3        4.2     0.924
[04/30 17:06:52    331s] #METAL3:         3.4        5.9     0.856
[04/30 17:06:52    331s] #METAL4:         3.8        7.5     0.996
[04/30 17:06:52    331s] #METAL5:         2.4        4.7     0.967
[04/30 17:06:52    331s] #METAL6:        17.4       25.1     0.721
[04/30 17:06:52    331s] #METAL7:        11.2       22.3     0.997
[04/30 17:06:52    331s] #-----------------------------------------
[04/30 17:06:52    331s] #Done Shielding:    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1121.98 (MB), peak = 1207.33 (MB)
[04/30 17:06:52    331s] #detailRoute Statistics:
[04/30 17:06:52    331s] #Cpu time = 00:00:09
[04/30 17:06:52    331s] #Elapsed time = 00:00:09
[04/30 17:06:52    331s] #Increased memory = 13.00 (MB)
[04/30 17:06:52    331s] #Total memory = 1121.99 (MB)
[04/30 17:06:52    331s] #Peak memory = 1207.33 (MB)
[04/30 17:06:52    331s] ### export route signature (31) = 1335692499
[04/30 17:06:52    331s] ### export violation signature (29) = 1905142130
[04/30 17:06:52    331s] #
[04/30 17:06:52    331s] #globalDetailRoute statistics:
[04/30 17:06:52    331s] #Cpu time = 00:00:11
[04/30 17:06:52    331s] #Elapsed time = 00:00:12
[04/30 17:06:52    331s] #Increased memory = 36.56 (MB)
[04/30 17:06:52    331s] #Total memory = 1124.89 (MB)
[04/30 17:06:52    331s] #Peak memory = 1207.33 (MB)
[04/30 17:06:52    331s] #Number of warnings = 64
[04/30 17:06:52    331s] #Total number of warnings = 291
[04/30 17:06:52    331s] #Number of fails = 0
[04/30 17:06:52    331s] #Total number of fails = 0
[04/30 17:06:52    331s] #Complete globalDetailRoute on Tue Apr 30 17:06:52 2024
[04/30 17:06:52    331s] #
[04/30 17:06:52    331s] ### 
[04/30 17:06:52    331s] ###   Scalability Statistics
[04/30 17:06:52    331s] ### 
[04/30 17:06:52    331s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:06:52    331s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[04/30 17:06:53    331s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:06:53    331s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[04/30 17:06:54    331s] ###   Global Routing        |        00:00:00|        00:00:01|             1.0|
[04/30 17:06:54    331s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[04/30 17:06:54    331s] ###   Detail Routing        |        00:00:06|        00:00:07|             1.0|
[04/30 17:06:54    331s] ###   Shielding             |        00:00:03|        00:00:03|             1.0|
[04/30 17:06:55    331s] ###   Total                 |        00:00:11|        00:00:13|             0.9|
[04/30 17:06:55    331s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:06:56    331s] ### 
[04/30 17:06:56    331s] % End globalDetailRoute (date=04/30 17:06:56, total cpu=0:00:11.4, real=0:00:16.0, peak res=1207.3M, current mem=1207.3M)
[04/30 17:06:56    331s]         NanoRoute done. (took cpu=0:00:11.5 real=0:00:16.2)
[04/30 17:06:56    331s]       Clock detailed routing done.
[04/30 17:06:56    332s] Checking guided vs. routed lengths for 37 nets...
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]       
[04/30 17:06:56    332s]       Guided max path lengths
[04/30 17:06:56    332s]       =======================
[04/30 17:06:56    332s]       
[04/30 17:06:56    332s]       ---------------------------------------
[04/30 17:06:56    332s]       From (um)    To (um)    Number of paths
[04/30 17:06:56    332s]       ---------------------------------------
[04/30 17:06:56    332s]          0.000      20.000           8
[04/30 17:06:56    332s]         20.000      40.000           5
[04/30 17:06:56    332s]         40.000      60.000           5
[04/30 17:06:56    332s]         60.000      80.000           9
[04/30 17:06:56    332s]         80.000     100.000           6
[04/30 17:06:56    332s]        100.000     120.000           2
[04/30 17:06:56    332s]        120.000     140.000           1
[04/30 17:06:56    332s]        140.000     160.000           1
[04/30 17:06:56    332s]       ---------------------------------------
[04/30 17:06:56    332s]       
[04/30 17:06:56    332s]       Deviation of routing from guided max path lengths
[04/30 17:06:56    332s]       =================================================
[04/30 17:06:56    332s]       
[04/30 17:06:56    332s]       -------------------------------------
[04/30 17:06:56    332s]       From (%)    To (%)    Number of paths
[04/30 17:06:56    332s]       -------------------------------------
[04/30 17:06:56    332s]       below        0.000          23
[04/30 17:06:56    332s]         0.000     10.000          12
[04/30 17:06:56    332s]        10.000     20.000           0
[04/30 17:06:56    332s]        20.000     30.000           1
[04/30 17:06:56    332s]        30.000     40.000           0
[04/30 17:06:56    332s]        40.000     50.000           0
[04/30 17:06:56    332s]        50.000     60.000           1
[04/30 17:06:56    332s]       -------------------------------------
[04/30 17:06:56    332s]       
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Top 7 notable deviations of routed length from guided length
[04/30 17:06:56    332s]     =============================================================
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_105 (18 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =   125.740um, total =   157.980um
[04/30 17:06:56    332s]     Routed length:  max path =   118.070um, total =   204.045um
[04/30 17:06:56    332s]     Deviation:      max path =    -6.100%,  total =    29.159%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_130 (21 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =    92.610um, total =   146.000um
[04/30 17:06:56    332s]     Routed length:  max path =    66.680um, total =   186.085um
[04/30 17:06:56    332s]     Deviation:      max path =   -27.999%,  total =    27.455%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_132 (18 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =   106.020um, total =   120.810um
[04/30 17:06:56    332s]     Routed length:  max path =   105.250um, total =   142.290um
[04/30 17:06:56    332s]     Deviation:      max path =    -0.726%,  total =    17.780%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_109 (16 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =    96.750um, total =   160.290um
[04/30 17:06:56    332s]     Routed length:  max path =    88.940um, total =   188.395um
[04/30 17:06:56    332s]     Deviation:      max path =    -8.072%,  total =    17.534%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_118 (17 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =   109.960um, total =   207.605um
[04/30 17:06:56    332s]     Routed length:  max path =    97.460um, total =   239.195um
[04/30 17:06:56    332s]     Deviation:      max path =   -11.368%,  total =    15.216%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_133 (18 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =    98.550um, total =   166.680um
[04/30 17:06:56    332s]     Routed length:  max path =    96.860um, total =   191.785um
[04/30 17:06:56    332s]     Deviation:      max path =    -1.715%,  total =    15.062%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s]     Net CTS_129 (16 terminals)
[04/30 17:06:56    332s]     Guided length:  max path =   142.790um, total =   189.330um
[04/30 17:06:56    332s]     Routed length:  max path =   153.980um, total =   214.865um
[04/30 17:06:56    332s]     Deviation:      max path =     7.837%,  total =    13.487%
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] Set FIXED routing status on 36 net(s)
[04/30 17:06:56    332s] Set FIXED placed status on 36 instance(s)
[04/30 17:06:56    332s]     Routing using NR in eGR->NR Step done.
[04/30 17:06:56    332s] Net route status summary:
[04/30 17:06:56    332s]   Clock:        37 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=36, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:56    332s]   Non-clock:  2623 (unrouted=2623, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] CCOPT: Done with clock implementation routing.
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] CCOpt: Starting congestion repair using flow wrapper.
[04/30 17:06:56    332s]     Congestion Repair...
[04/30 17:06:56    332s] Trial Route Overflow 0(H) 0(V)
[04/30 17:06:56    332s] Starting congestion repair ...
[04/30 17:06:56    332s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[04/30 17:06:56    332s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:06:56    332s] Starting Early Global Route congestion estimation: mem = 1416.4M
[04/30 17:06:56    332s] (I)       Reading DB...
[04/30 17:06:56    332s] (I)       before initializing RouteDB syMemory usage = 1416.4 MB
[04/30 17:06:56    332s] (I)       congestionReportName   : 
[04/30 17:06:56    332s] (I)       layerRangeFor2DCongestion : 
[04/30 17:06:56    332s] (I)       buildTerm2TermWires    : 1
[04/30 17:06:56    332s] (I)       doTrackAssignment      : 1
[04/30 17:06:56    332s] (I)       dumpBookshelfFiles     : 0
[04/30 17:06:56    332s] (I)       numThreads             : 1
[04/30 17:06:56    332s] (I)       bufferingAwareRouting  : false
[04/30 17:06:56    332s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:06:56    332s] (I)       honorPin               : false
[04/30 17:06:56    332s] (I)       honorPinGuide          : true
[04/30 17:06:56    332s] (I)       honorPartition         : false
[04/30 17:06:56    332s] (I)       allowPartitionCrossover: false
[04/30 17:06:56    332s] (I)       honorSingleEntry       : true
[04/30 17:06:56    332s] (I)       honorSingleEntryStrong : true
[04/30 17:06:56    332s] (I)       handleViaSpacingRule   : false
[04/30 17:06:56    332s] (I)       handleEolSpacingRule   : false
[04/30 17:06:56    332s] (I)       PDConstraint           : none
[04/30 17:06:56    332s] (I)       expBetterNDRHandling   : false
[04/30 17:06:56    332s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:06:56    332s] (I)       routingEffortLevel     : 3
[04/30 17:06:56    332s] (I)       effortLevel            : standard
[04/30 17:06:56    332s] [NR-eGR] minRouteLayer          : 2
[04/30 17:06:56    332s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:06:56    332s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:06:56    332s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:06:56    332s] (I)       numRowsPerGCell        : 1
[04/30 17:06:56    332s] (I)       speedUpLargeDesign     : 0
[04/30 17:06:56    332s] (I)       multiThreadingTA       : 1
[04/30 17:06:56    332s] (I)       blkAwareLayerSwitching : 1
[04/30 17:06:56    332s] (I)       optimizationMode       : false
[04/30 17:06:56    332s] (I)       routeSecondPG          : false
[04/30 17:06:56    332s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:06:56    332s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:06:56    332s] (I)       punchThroughDistance   : 500.00
[04/30 17:06:56    332s] (I)       scenicBound            : 1.15
[04/30 17:06:56    332s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:06:56    332s] (I)       source-to-sink ratio   : 0.00
[04/30 17:06:56    332s] (I)       targetCongestionRatioH : 1.00
[04/30 17:06:56    332s] (I)       targetCongestionRatioV : 1.00
[04/30 17:06:56    332s] (I)       layerCongestionRatio   : 0.70
[04/30 17:06:56    332s] (I)       m1CongestionRatio      : 0.10
[04/30 17:06:56    332s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:06:56    332s] (I)       localRouteEffort       : 1.00
[04/30 17:06:56    332s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:06:56    332s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:06:56    332s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:06:56    332s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:06:56    332s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:06:56    332s] (I)       routeVias              : 
[04/30 17:06:56    332s] (I)       readTROption           : true
[04/30 17:06:56    332s] (I)       extraSpacingFactor     : 1.00
[04/30 17:06:56    332s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:06:56    332s] (I)       routeSelectedNetsOnly  : false
[04/30 17:06:56    332s] (I)       clkNetUseMaxDemand     : false
[04/30 17:06:56    332s] (I)       extraDemandForClocks   : 0
[04/30 17:06:56    332s] (I)       steinerRemoveLayers    : false
[04/30 17:06:56    332s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:06:56    332s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:06:56    332s] (I)       similarTopologyRoutingFast : false
[04/30 17:06:56    332s] (I)       spanningTreeRefinement : false
[04/30 17:06:56    332s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:06:56    332s] (I)       starting read tracks
[04/30 17:06:56    332s] (I)       build grid graph
[04/30 17:06:56    332s] (I)       build grid graph start
[04/30 17:06:56    332s] [NR-eGR] Layer1 has no routable track
[04/30 17:06:56    332s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:06:56    332s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:06:56    332s] (I)       build grid graph end
[04/30 17:06:56    332s] (I)       numViaLayers=8
[04/30 17:06:56    332s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:06:56    332s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:06:56    332s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:06:56    332s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:06:56    332s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:06:56    332s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:06:56    332s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:06:56    332s] (I)       end build via table
[04/30 17:06:56    332s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=825 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:06:56    332s] [NR-eGR] numPreroutedNet = 36  numPreroutedWires = 1541
[04/30 17:06:56    332s] (I)       readDataFromPlaceDB
[04/30 17:06:56    332s] (I)       Read net information..
[04/30 17:06:56    332s] [NR-eGR] Read numTotalNets=2178  numIgnoredNets=36
[04/30 17:06:56    332s] (I)       Read testcase time = 0.010 seconds
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] (I)       read default dcut vias
[04/30 17:06:56    332s] (I)       Reading via VIA12_2CUT_N for layer: 0 
[04/30 17:06:56    332s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:06:56    332s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:06:56    332s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:06:56    332s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:06:56    332s] (I)       Reading via VIA67_2CUT_N for layer: 5 
[04/30 17:06:56    332s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:06:56    332s] (I)       build grid graph start
[04/30 17:06:56    332s] (I)       build grid graph end
[04/30 17:06:56    332s] (I)       Model blockage into capacity
[04/30 17:06:56    332s] (I)       Read numBlocks=825  numPreroutedWires=1541  numCapScreens=0
[04/30 17:06:56    332s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:06:56    332s] (I)       blocked area on Layer2 : 383300800  (0.11%)
[04/30 17:06:56    332s] (I)       blocked area on Layer3 : 818146800  (0.23%)
[04/30 17:06:56    332s] (I)       blocked area on Layer4 : 828577200  (0.23%)
[04/30 17:06:56    332s] (I)       blocked area on Layer5 : 917678400  (0.26%)
[04/30 17:06:56    332s] (I)       blocked area on Layer6 : 45913572800  (12.98%)
[04/30 17:06:56    332s] (I)       blocked area on Layer7 : 26000383200  (7.35%)
[04/30 17:06:56    332s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:06:56    332s] (I)       Modeling time = 0.000 seconds
[04/30 17:06:56    332s] 
[04/30 17:06:56    332s] (I)       Number of ignored nets = 36
[04/30 17:06:56    332s] (I)       Number of fixed nets = 36.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:06:56    332s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:06:56    332s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:06:56    332s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1416.4 MB
[04/30 17:06:56    332s] (I)       Ndr track 0 does not exist
[04/30 17:06:56    332s] (I)       Ndr track 0 does not exist
[04/30 17:06:56    332s] (I)       Ndr track 0 does not exist
[04/30 17:06:56    332s] (I)       Layer1  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer2  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer3  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer4  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer5  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer6  viaCost=200.00
[04/30 17:06:56    332s] (I)       Layer7  viaCost=200.00
[04/30 17:06:56    332s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:06:56    332s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:06:56    332s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:06:56    332s] (I)       Site Width          :   920  (dbu)
[04/30 17:06:56    332s] (I)       Row Height          :  7380  (dbu)
[04/30 17:06:56    332s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:06:56    332s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:06:56    332s] (I)       grid                :    81    79     8
[04/30 17:06:56    332s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:06:57    332s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:06:57    332s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:06:57    332s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:06:57    332s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:06:57    332s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:06:57    332s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:06:57    332s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:06:57    332s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:06:57    332s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:06:57    332s] (I)       --------------------------------------------------------
[04/30 17:06:57    332s] 
[04/30 17:06:57    332s] [NR-eGR] ============ Routing rule table ============
[04/30 17:06:57    332s] [NR-eGR] Rule id 0. Nets 0 
[04/30 17:06:57    332s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:06:57    332s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:06:57    332s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:06:57    332s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:06:57    332s] [NR-eGR] Rule id 1. Nets 0 
[04/30 17:06:57    332s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:06:57    332s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:06:57    332s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:57    332s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:06:57    332s] [NR-eGR] Rule id 2. Nets 2142 
[04/30 17:06:57    332s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:06:57    332s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:06:57    332s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:57    332s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:06:57    332s] [NR-eGR] ========================================
[04/30 17:06:57    332s] [NR-eGR] 
[04/30 17:06:57    332s] (I)       After initializing earlyGlobalRoute syMemory usage = 1416.4 MB
[04/30 17:06:57    332s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 17:06:57    332s] (I)       ============= Initialization =============
[04/30 17:06:57    332s] (I)       totalPins=6090  totalGlobalPin=5902 (96.91%)
[04/30 17:06:57    332s] (I)       total 2D Cap : 340352 = (170917 H, 169435 V)
[04/30 17:06:57    332s] [NR-eGR] Layer group 1: route 2142 net(s) in layer range [2, 8]
[04/30 17:06:57    332s] (I)       ============  Phase 1a Route ============
[04/30 17:06:57    332s] (I)       Phase 1a runs 0.01 seconds
[04/30 17:06:57    332s] (I)       Usage: 11952 = (5627 H, 6325 V) = (3.29% H, 3.73% V) = (2.076e+04um H, 2.334e+04um V)
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] (I)       ============  Phase 1b Route ============
[04/30 17:06:57    332s] (I)       Usage: 11952 = (5627 H, 6325 V) = (3.29% H, 3.73% V) = (2.076e+04um H, 2.334e+04um V)
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.410288e+04um
[04/30 17:06:57    332s] (I)       ============  Phase 1c Route ============
[04/30 17:06:57    332s] (I)       Usage: 11952 = (5627 H, 6325 V) = (3.29% H, 3.73% V) = (2.076e+04um H, 2.334e+04um V)
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] (I)       ============  Phase 1d Route ============
[04/30 17:06:57    332s] (I)       Usage: 11952 = (5627 H, 6325 V) = (3.29% H, 3.73% V) = (2.076e+04um H, 2.334e+04um V)
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] (I)       ============  Phase 1e Route ============
[04/30 17:06:57    332s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:06:57    332s] (I)       Usage: 11952 = (5627 H, 6325 V) = (3.29% H, 3.73% V) = (2.076e+04um H, 2.334e+04um V)
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.410288e+04um
[04/30 17:06:57    332s] [NR-eGR] 
[04/30 17:06:57    332s] (I)       ============  Phase 1l Route ============
[04/30 17:06:57    332s] (I)       Phase 1l runs 0.01 seconds
[04/30 17:06:57    332s] (I)       
[04/30 17:06:57    332s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:06:57    332s] [NR-eGR]                OverCon            
[04/30 17:06:57    332s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:06:57    332s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:06:57    332s] [NR-eGR] ------------------------------------
[04/30 17:06:57    332s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] ------------------------------------
[04/30 17:06:57    332s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:06:57    332s] [NR-eGR] 
[04/30 17:06:57    332s] (I)       Total Global Routing Runtime: 0.03 seconds
[04/30 17:06:57    332s] (I)       total 2D Cap : 340431 = (170956 H, 169475 V)
[04/30 17:06:57    332s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:06:57    332s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:06:57    332s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1416.4M
[04/30 17:06:57    332s] [hotspot] +------------+---------------+---------------+
[04/30 17:06:57    332s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 17:06:57    332s] [hotspot] +------------+---------------+---------------+
[04/30 17:06:57    332s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 17:06:57    332s] [hotspot] +------------+---------------+---------------+
[04/30 17:06:57    332s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 17:06:57    332s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 17:06:57    332s] Skipped repairing congestion.
[04/30 17:06:57    332s] Starting Early Global Route wiring: mem = 1432.4M
[04/30 17:06:57    332s] (I)       ============= track Assignment ============
[04/30 17:06:57    332s] (I)       extract Global 3D Wires
[04/30 17:06:57    332s] (I)       Extract Global WL : time=0.00
[04/30 17:06:57    332s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:06:57    332s] (I)       Initialization real time=0.01 seconds
[04/30 17:06:57    332s] (I)       Run Multi-thread track assignment
[04/30 17:06:57    332s] (I)       merging nets...
[04/30 17:06:57    332s] (I)       merging nets done
[04/30 17:06:57    332s] (I)       Kernel real time=0.04 seconds
[04/30 17:06:57    332s] (I)       End Greedy Track Assignment
[04/30 17:06:57    332s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:57    332s] [NR-eGR] Layer1(METAL1)(F) length: 3.680000e+00um, number of vias: 6425
[04/30 17:06:57    332s] [NR-eGR] Layer2(METAL2)(V) length: 2.251048e+04um, number of vias: 8911
[04/30 17:06:57    332s] [NR-eGR] Layer3(METAL3)(H) length: 2.179802e+04um, number of vias: 578
[04/30 17:06:57    332s] [NR-eGR] Layer4(METAL4)(V) length: 3.298055e+03um, number of vias: 274
[04/30 17:06:58    332s] [NR-eGR] Layer5(METAL5)(H) length: 8.717000e+02um, number of vias: 31
[04/30 17:06:58    332s] [NR-eGR] Layer6(METAL6)(V) length: 3.476800e+02um, number of vias: 22
[04/30 17:06:58    332s] [NR-eGR] Layer7(METAL7)(H) length: 2.240200e+02um, number of vias: 0
[04/30 17:06:58    332s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:06:58    332s] [NR-eGR] Total length: 4.905363e+04um, number of vias: 16241
[04/30 17:06:58    332s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:58    332s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[04/30 17:06:58    332s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:06:58    332s] Early Global Route wiring runtime: 0.04 seconds, mem = 1432.4M
[04/30 17:06:58    332s] End of congRepair (cpu=0:00:00.1, real=0:00:02.0)
[04/30 17:06:58    332s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:01.8)
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] CCOpt: Done with congestion repair using flow wrapper.
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Net route status summary:
[04/30 17:06:58    332s]   Clock:        37 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=36, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:58    332s]   Non-clock:  2623 (unrouted=481, trialRouted=2142, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:58    332s] Core basic site is TSM13SITE
[04/30 17:06:58    332s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:06:58    332s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:12.0 real=0:00:21.8)
[04/30 17:06:58    332s]   Clock implementation routing done.
[04/30 17:06:58    332s]   Leaving CCOpt scope - extractRC...
[04/30 17:06:58    332s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/30 17:06:58    332s] Extraction called for design 'IOTDF' of instances=1823 and nets=2660 using extraction engine 'preRoute' .
[04/30 17:06:58    332s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:06:58    332s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:06:58    332s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:06:58    332s] RC Extraction called in multi-corner(1) mode.
[04/30 17:06:58    332s] RCMode: PreRoute
[04/30 17:06:58    332s]       RC Corner Indexes            0   
[04/30 17:06:58    332s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:06:58    332s] Resistance Scaling Factor    : 1.00000 
[04/30 17:06:58    332s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:06:58    332s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:06:58    332s] Shrink Factor                : 1.00000
[04/30 17:06:58    332s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:06:58    332s] Using capacitance table file ...
[04/30 17:06:58    332s] Updating RC grid for preRoute extraction ...
[04/30 17:06:58    332s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:58    332s] Initializing multi-corner resistance tables ...
[04/30 17:06:58    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1432.445M)
[04/30 17:06:58    332s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/30 17:06:58    332s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:58    332s] End AAE Lib Interpolated Model. (MEM=1432.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:58    332s]   Clock DAG stats after routing clock trees:
[04/30 17:06:58    332s]     cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:58    332s]     cell areas       : b=0.000um^2, i=426.047um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=426.047um^2
[04/30 17:06:58    332s]     cell capacitance : b=0.000pF, i=0.748pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.748pF
[04/30 17:06:58    332s]     sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:58    332s]     wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:06:58    332s]     wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:06:58    332s]   Clock DAG net violations after routing clock trees:
[04/30 17:06:58    332s]     Remaining Transition : {count=3, worst=[0.400ns, 0.002ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.403ns
[04/30 17:06:58    332s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/30 17:06:58    332s]     Trunk : target=0.100ns count=21 avg=0.107ns sd=0.091ns min=0.073ns max=0.500ns {4 <= 0.080ns, 15 <= 0.100ns} {1 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:58    332s]     Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:06:58    332s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/30 17:06:58    332s]      Invs: INVX12: 23 INVX8: 5 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:58    332s]   Primary reporting skew group after routing clock trees:
[04/30 17:06:58    332s]     skew_group clk/func_mode: insertion delay [min=0.521, max=0.539, avg=0.530, sd=0.006], skew [0.018 vs 0.126, 100% {0.521, 0.539}] (wid=0.004 ws=0.002) (gid=0.536 gs=0.017)
[04/30 17:06:58    332s]   Skew group summary after routing clock trees:
[04/30 17:06:58    332s]     skew_group clk/func_mode: insertion delay [min=0.521, max=0.539, avg=0.530, sd=0.006], skew [0.018 vs 0.126, 100% {0.521, 0.539}] (wid=0.004 ws=0.002) (gid=0.536 gs=0.017)
[04/30 17:06:58    332s]   Clock network insertion delays are now [0.521ns, 0.539ns] average 0.530ns std.dev 0.006ns
[04/30 17:06:58    332s]   CCOpt::Phase::Routing done. (took cpu=0:00:12.1 real=0:00:22.1)
[04/30 17:06:58    332s]   CCOpt::Phase::PostConditioning...
[04/30 17:06:58    332s]   Switching to inst based legalization.
[04/30 17:06:58    332s]   PostConditioning...
[04/30 17:06:58    332s]     PostConditioning active optimizations:
[04/30 17:06:58    332s]      - DRV fixing with cell sizing and buffering
[04/30 17:06:58    332s]      - Skew fixing with cell sizing
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[04/30 17:06:58    332s]     Currently running CTS, using active skew data
[04/30 17:06:58    332s]     Reset bufferability constraints...
[04/30 17:06:58    332s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/30 17:06:58    332s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:58    332s]     Upsizing to fix DRVs...
[04/30 17:06:58    332s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:58    332s]     CCOpt-PostConditioning: considered: 37, tested: 37, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     PRO Statistics: Fix DRVs (initial upsizing):
[04/30 17:06:58    332s]     ============================================
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Cell changes by Net Type:
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[04/30 17:06:58    332s]     trunk              1 (50.0%)           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[04/30 17:06:58    332s]     leaf               1 (50.0%)           0                    0            0                    0 (0.0%)             1 (100.0%)
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     Total              2 (100%)            1 (100%)      -            -                           1 (100%)             1 (100%)
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 3.395um^2 (0.797%)
[04/30 17:06:58    332s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[04/30 17:06:58    332s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:58    332s]       cell areas       : b=0.000um^2, i=429.442um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=429.442um^2
[04/30 17:06:58    332s]       cell capacitance : b=0.000pF, i=0.756pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.756pF
[04/30 17:06:58    332s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:58    332s]       wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:06:58    332s]       wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:06:58    332s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[04/30 17:06:58    332s]       Remaining Transition : {count=3, worst=[0.400ns, 0.002ns, 0.001ns]} avg=0.134ns sd=0.230ns sum=0.403ns
[04/30 17:06:58    332s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[04/30 17:06:58    332s]       Trunk : target=0.100ns count=21 avg=0.106ns sd=0.091ns min=0.072ns max=0.500ns {5 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns, 1 > 0.105ns}
[04/30 17:06:58    332s]       Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:06:58    332s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[04/30 17:06:58    332s]        Invs: INVX12: 24 INVX8: 4 INVX6: 6 INVX4: 1 INVX2: 1 
[04/30 17:06:58    332s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.521, max=0.540, avg=0.531, sd=0.007], skew [0.020 vs 0.126, 100% {0.521, 0.540}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.019)
[04/30 17:06:58    332s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.521, max=0.540, avg=0.531, sd=0.007], skew [0.020 vs 0.126, 100% {0.521, 0.540}] (wid=0.004 ws=0.002) (gid=0.538 gs=0.019)
[04/30 17:06:58    332s]     Clock network insertion delays are now [0.521ns, 0.540ns] average 0.531ns std.dev 0.007ns
[04/30 17:06:58    332s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:58    332s]     Recomputing CTS skew targets...
[04/30 17:06:58    332s]     Resolving skew group constraints...
[04/30 17:06:58    332s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/30 17:06:58    332s]     Resolving skew group constraints done.
[04/30 17:06:58    332s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:58    332s]     Fixing DRVs...
[04/30 17:06:58    332s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:58    332s]     CCOpt-PostConditioning: considered: 37, tested: 37, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     PRO Statistics: Fix DRVs (cell sizing):
[04/30 17:06:58    332s]     =======================================
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Cell changes by Net Type:
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[04/30 17:06:58    332s]     trunk              1 (50.0%)           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[04/30 17:06:58    332s]     leaf               1 (50.0%)           0                    0            0                    0 (0.0%)             1 (100.0%)
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     Total              2 (100%)            1 (100%)      -            -                           1 (100%)             1 (100%)
[04/30 17:06:58    332s]     -----------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 1.697um^2 (0.395%)
[04/30 17:06:58    332s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/30 17:06:58    332s]     
[04/30 17:06:58    332s]     Clock DAG stats PostConditioning after DRV fixing:
[04/30 17:06:58    332s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:58    332s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:58    332s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:58    332s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:58    332s]       wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:06:58    332s]       wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:06:58    332s]     Clock DAG net violations PostConditioning after DRV fixing:
[04/30 17:06:58    332s]       Remaining Transition : {count=2, worst=[0.400ns, 0.002ns]} avg=0.201ns sd=0.282ns sum=0.402ns
[04/30 17:06:58    332s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[04/30 17:06:58    332s]       Trunk : target=0.100ns count=21 avg=0.105ns sd=0.091ns min=0.071ns max=0.500ns {5 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:58    332s]       Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:06:58    332s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[04/30 17:06:58    332s]        Invs: INVX12: 24 INVX8: 5 INVX6: 5 INVX4: 1 INVX2: 1 
[04/30 17:06:58    332s]     Primary reporting skew group PostConditioning after DRV fixing:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:58    332s]     Skew group summary PostConditioning after DRV fixing:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:58    332s]     Clock network insertion delays are now [0.517ns, 0.542ns] average 0.529ns std.dev 0.008ns
[04/30 17:06:58    332s]     Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:58    332s]     Buffering to fix DRVs...
[04/30 17:06:58    332s]     Rebuffering to fix clock tree DRVs: **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[04/30 17:06:58    332s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[04/30 17:06:58    332s] ...20% ...40% ...60% ...80% ...100% 
[04/30 17:06:58    332s]     Inserted 0 buffers and inverters.
[04/30 17:06:58    332s] success count. Default: 0, QS: 0, QD: 0
[04/30 17:06:58    332s]     CCOpt-PostConditioning: nets considered: 37, nets tested: 37, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[04/30 17:06:58    332s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/30 17:06:58    332s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:58    332s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:58    332s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:58    332s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:58    332s]       wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:06:58    332s]       wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:06:58    332s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/30 17:06:58    332s]       Remaining Transition : {count=2, worst=[0.400ns, 0.002ns]} avg=0.201ns sd=0.282ns sum=0.402ns
[04/30 17:06:58    332s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/30 17:06:58    332s]       Trunk : target=0.100ns count=21 avg=0.105ns sd=0.091ns min=0.071ns max=0.500ns {5 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:58    332s]       Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:06:58    332s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/30 17:06:58    332s]        Invs: INVX12: 24 INVX8: 5 INVX6: 5 INVX4: 1 INVX2: 1 
[04/30 17:06:58    332s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:58    332s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/30 17:06:58    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:58    332s]     Clock network insertion delays are now [0.517ns, 0.542ns] average 0.529ns std.dev 0.008ns
[04/30 17:06:58    332s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Slew Diagnostics: After DRV fixing
[04/30 17:06:58    332s] ==================================
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Global Causes:
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] -----
[04/30 17:06:58    332s] Cause
[04/30 17:06:58    332s] -----
[04/30 17:06:58    332s]   (empty table)
[04/30 17:06:58    332s] -----
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Top 5 overslews:
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] ------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s] Overslew    Causes                                          Driving Pin
[04/30 17:06:58    332s] ------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s] 0.400ns     1. Sizing not permitted                         clk
[04/30 17:06:58    332s]    -        2. Failed to initialize route and RC mapping                     -
[04/30 17:06:58    332s] 0.002ns     1. Inst already optimally sized (INVX12)        CTS_ccl_a_INV_CLOCK_NODE_UID_A3a57/Y
[04/30 17:06:58    332s]    -        2. Route buffering full search disabled                          -
[04/30 17:06:58    332s] ------------------------------------------------------------------------------------------------
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] -------------------------------------------------------
[04/30 17:06:58    332s] Cause                                        Occurences
[04/30 17:06:58    332s] -------------------------------------------------------
[04/30 17:06:58    332s] Sizing not permitted                             1
[04/30 17:06:58    332s] Inst already optimally sized                     1
[04/30 17:06:58    332s] Failed to initialize route and RC mapping        1
[04/30 17:06:58    332s] Route buffering full search disabled             1
[04/30 17:06:58    332s] -------------------------------------------------------
[04/30 17:06:58    332s] 
[04/30 17:06:58    332s] Violation diagnostics counts from the 2 nodes that have violations:
[04/30 17:06:59    332s] 
[04/30 17:06:59    332s] -------------------------------------------------------
[04/30 17:06:59    332s] Cause                                        Occurences
[04/30 17:06:59    332s] -------------------------------------------------------
[04/30 17:06:59    332s] Sizing not permitted                             1
[04/30 17:06:59    332s] Inst already optimally sized                     1
[04/30 17:06:59    332s] Failed to initialize route and RC mapping        1
[04/30 17:06:59    332s] Route buffering full search disabled             1
[04/30 17:06:59    332s] -------------------------------------------------------
[04/30 17:06:59    332s] 
[04/30 17:06:59    332s]     Fixing Skew by cell sizing...
[04/30 17:06:59    332s] Path optimization required 0 stage delay updates 
[04/30 17:06:59    332s]     Resized 0 clock insts to decrease delay.
[04/30 17:06:59    332s] Path optimization required 0 stage delay updates 
[04/30 17:06:59    332s]     Resized 0 clock insts to increase delay.
[04/30 17:06:59    332s]     
[04/30 17:06:59    332s]     PRO Statistics: Fix Skew (cell sizing):
[04/30 17:06:59    332s]     =======================================
[04/30 17:06:59    332s]     
[04/30 17:06:59    332s]     Cell changes by Net Type:
[04/30 17:06:59    332s]     
[04/30 17:06:59    332s]     ---------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[04/30 17:06:59    332s]     ---------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]     top                0            0           0            0                    0                  0
[04/30 17:06:59    332s]     trunk              0            0           0            0                    0                  0
[04/30 17:06:59    332s]     leaf               0            0           0            0                    0                  0
[04/30 17:06:59    332s]     ---------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]     Total       -            -           -            -                           0 (100%)           0 (100%)
[04/30 17:06:59    332s]     ---------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]     
[04/30 17:06:59    332s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/30 17:06:59    332s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/30 17:06:59    332s]     
[04/30 17:06:59    332s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[04/30 17:06:59    332s]       cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:06:59    332s]       cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:06:59    332s]       cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:06:59    332s]       sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:06:59    332s]       wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:06:59    332s]       wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:06:59    332s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[04/30 17:06:59    332s]       Remaining Transition : {count=2, worst=[0.400ns, 0.002ns]} avg=0.201ns sd=0.282ns sum=0.402ns
[04/30 17:06:59    332s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[04/30 17:06:59    332s]       Trunk : target=0.100ns count=21 avg=0.105ns sd=0.091ns min=0.071ns max=0.500ns {5 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:06:59    332s]       Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:06:59    332s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[04/30 17:06:59    332s]        Invs: INVX12: 24 INVX8: 5 INVX6: 5 INVX4: 1 INVX2: 1 
[04/30 17:06:59    332s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[04/30 17:06:59    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:59    332s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[04/30 17:06:59    332s]       skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:06:59    332s]     Clock network insertion delays are now [0.517ns, 0.542ns] average 0.529ns std.dev 0.008ns
[04/30 17:06:59    332s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/30 17:06:59    332s]     Reconnecting optimized routes...
[04/30 17:06:59    332s]     Reset timing graph...
[04/30 17:06:59    332s] Ignoring AAE DB Resetting ...
[04/30 17:06:59    332s]     Reset timing graph done.
[04/30 17:06:59    332s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[04/30 17:06:59    332s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:59    332s]     Leaving CCOpt scope - ClockRefiner...
[04/30 17:06:59    332s]     Performing Single Pass Refine Place.
[04/30 17:06:59    332s] *** Starting refinePlace (0:05:33 mem=1489.7M) ***
[04/30 17:06:59    332s] Total net bbox length = 2.412e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:59    332s] Info: 36 insts are soft-fixed.
[04/30 17:06:59    332s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:59    332s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:59    332s] Starting refinePlace ...
[04/30 17:06:59    332s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:06:59    332s] Density distribution unevenness ratio = 3.714%
[04/30 17:06:59    332s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 17:06:59    332s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1489.7MB) @(0:05:33 - 0:05:33).
[04/30 17:06:59    332s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:59    332s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:06:59    332s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:59    332s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1489.7MB) @(0:05:33 - 0:05:33).
[04/30 17:06:59    332s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:06:59    332s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1489.7MB
[04/30 17:06:59    332s] Statistics of distance of Instance movement in refine placement:
[04/30 17:06:59    332s]   maximum (X+Y) =         0.00 um
[04/30 17:06:59    332s]   mean    (X+Y) =         0.00 um
[04/30 17:06:59    332s] Summary Report:
[04/30 17:06:59    332s] Instances move: 0 (out of 1823 movable)
[04/30 17:06:59    332s] Instances flipped: 0
[04/30 17:06:59    332s] Mean displacement: 0.00 um
[04/30 17:06:59    332s] Max displacement: 0.00 um 
[04/30 17:06:59    332s] Total instances moved : 0
[04/30 17:06:59    332s] Total net bbox length = 2.412e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:06:59    332s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1489.7MB
[04/30 17:06:59    332s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1489.7MB) @(0:05:33 - 0:05:33).
[04/30 17:06:59    332s] *** Finished refinePlace (0:05:33 mem=1489.7M) ***
[04/30 17:06:59    332s]     Moved 0 and flipped 0 of 300 clock instance(s) during refinement.
[04/30 17:06:59    332s]     The largest move was 0 microns for .
[04/30 17:06:59    332s] Moved 0 and flipped 0 of 36 clock instances (excluding sinks) during refinement
[04/30 17:06:59    332s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/30 17:06:59    332s] Moved 0 and flipped 0 of 264 clock sinks during refinement.
[04/30 17:06:59    332s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/30 17:06:59    332s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.3)
[04/30 17:06:59    332s]     Set dirty flag on 5 insts, 10 nets
[04/30 17:06:59    332s]     Leaving CCOpt scope - extractRC...
[04/30 17:06:59    332s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/30 17:06:59    332s] Extraction called for design 'IOTDF' of instances=1823 and nets=2660 using extraction engine 'preRoute' .
[04/30 17:06:59    332s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:06:59    332s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:06:59    332s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:06:59    332s] RC Extraction called in multi-corner(1) mode.
[04/30 17:06:59    332s] RCMode: PreRoute
[04/30 17:06:59    332s]       RC Corner Indexes            0   
[04/30 17:06:59    332s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:06:59    332s] Resistance Scaling Factor    : 1.00000 
[04/30 17:06:59    332s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:06:59    332s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:06:59    332s] Shrink Factor                : 1.00000
[04/30 17:06:59    332s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:06:59    332s] Using capacitance table file ...
[04/30 17:06:59    332s] Updating RC grid for preRoute extraction ...
[04/30 17:06:59    332s] Initializing multi-corner capacitance tables ... 
[04/30 17:06:59    332s] Initializing multi-corner resistance tables ...
[04/30 17:06:59    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1432.445M)
[04/30 17:06:59    332s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/30 17:06:59    332s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/30 17:06:59    332s]   PostConditioning done.
[04/30 17:06:59    332s] Net route status summary:
[04/30 17:06:59    332s]   Clock:        37 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=36, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:59    332s]   Non-clock:  2623 (unrouted=481, trialRouted=2142, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=342, (crossesIlmBounday AND tooFewTerms=0)])
[04/30 17:06:59    332s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.6 real=0:00:01.2)
[04/30 17:06:59    332s]   Post-balance tidy up or trial balance steps...
[04/30 17:06:59    332s] End AAE Lib Interpolated Model. (MEM=1432.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG stats at end of CTS:
[04/30 17:06:59    332s]   ==============================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   -------------------------------------------------------------
[04/30 17:06:59    332s]   Cell type                     Count    Area       Capacitance
[04/30 17:06:59    332s]   -------------------------------------------------------------
[04/30 17:06:59    332s]   Buffers                         0        0.000       0.000
[04/30 17:06:59    332s]   Inverters                      36      431.140       0.760
[04/30 17:06:59    332s]   Integrated Clock Gates          0        0.000       0.000
[04/30 17:06:59    332s]   Non-Integrated Clock Gates      0        0.000       0.000
[04/30 17:06:59    332s]   Clock Logic                     0        0.000       0.000
[04/30 17:06:59    332s]   All                            36      431.140       0.760
[04/30 17:06:59    332s]   -------------------------------------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG wire lengths at end of CTS:
[04/30 17:06:59    332s]   =====================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   --------------------
[04/30 17:06:59    332s]   Type     Wire Length
[04/30 17:06:59    332s]   --------------------
[04/30 17:06:59    332s]   Top          0.000
[04/30 17:06:59    332s]   Trunk      813.255
[04/30 17:06:59    332s]   Leaf      2533.450
[04/30 17:06:59    332s]   Total     3346.705
[04/30 17:06:59    332s]   --------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG capacitances at end of CTS:
[04/30 17:06:59    332s]   =====================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   --------------------------------
[04/30 17:06:59    332s]   Type     Gate     Wire     Total
[04/30 17:06:59    332s]   --------------------------------
[04/30 17:06:59    332s]   Top      0.000    0.000    0.000
[04/30 17:06:59    332s]   Trunk    0.760    0.177    0.937
[04/30 17:06:59    332s]   Leaf     0.748    0.433    1.181
[04/30 17:06:59    332s]   Total    1.508    0.610    2.118
[04/30 17:06:59    332s]   --------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG sink capacitances at end of CTS:
[04/30 17:06:59    332s]   ==========================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   --------------------------------------------------------
[04/30 17:06:59    332s]   Count    Total    Average    Std. Dev.    Min      Max
[04/30 17:06:59    332s]   --------------------------------------------------------
[04/30 17:06:59    332s]    264     0.748     0.003       0.001      0.002    0.005
[04/30 17:06:59    332s]   --------------------------------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG net violations at end of CTS:
[04/30 17:06:59    332s]   =======================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   --------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[04/30 17:06:59    332s]   --------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   Remaining Transition    ns         2       0.201       0.282      0.402    [0.400, 0.002]
[04/30 17:06:59    332s]   --------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/30 17:06:59    332s]   ====================================================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   ------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                     Over Target
[04/30 17:06:59    332s]   ------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   Trunk       0.100      21       0.105       0.091      0.071    0.500    {5 <= 0.080ns, 15 <= 0.100ns}    {1 > 0.105ns}
[04/30 17:06:59    332s]   Leaf        0.100      16       0.090       0.006      0.077    0.102    {1 <= 0.080ns, 14 <= 0.100ns}    {1 <= 0.105ns}
[04/30 17:06:59    332s]   ------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   Clock DAG library cell distribution at end of CTS:
[04/30 17:06:59    332s]   ==================================================
[04/30 17:06:59    332s]   
[04/30 17:06:59    332s]   -----------------------------------------
[04/30 17:06:59    332s]   Name      Type        Inst     Inst Area 
[04/30 17:06:59    332s]                         Count    (um^2)
[04/30 17:06:59    332s]   -----------------------------------------
[04/30 17:06:59    332s]   INVX12    inverter     24       325.901
[04/30 17:06:59    332s]   INVX8     inverter      5        50.922
[04/30 17:06:59    332s]   INVX6     inverter      5        42.435
[04/30 17:06:59    332s]   INVX4     inverter      1         6.790
[04/30 17:06:59    332s]   INVX2     inverter      1         5.092
[04/30 17:06:59    332s]   -----------------------------------------
[04/30 17:06:59    332s]   
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Primary reporting skew group summary at end of CTS:
[04/30 17:06:59    333s]   ===================================================
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    clk/func_mode    0.517     0.542     0.025       0.126         0.003           0.002           0.529        0.008     100% {0.517, 0.542}
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Skew group summary at end of CTS:
[04/30 17:06:59    333s]   =================================
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    clk/func_mode    0.517     0.542     0.025       0.126         0.003           0.002           0.529        0.008     100% {0.517, 0.542}
[04/30 17:06:59    333s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Clock network insertion delays are now [0.517ns, 0.542ns] average 0.529ns std.dev 0.008ns
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Found a total of 20 clock tree pins with a slew violation.
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Slew violation summary across all clock trees - Top 10 violating pins:
[04/30 17:06:59    333s]   ======================================================================
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Target and measured clock slews (in ns):
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   ----------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
[04/30 17:06:59    333s]                                amount     target  achieved  touch  net?   source    
[04/30 17:06:59    333s]                                                             net?                    
[04/30 17:06:59    333s]   ----------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A3aab/A
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.400    0.100    0.500    N      N      explicit  clk
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[101]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[99]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[97]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[96]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[108]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  o_data_reg[98]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  whole_data_reg[118]/CK
[04/30 17:06:59    333s]   Delay_Corner_max:setup.late    0.002    0.100    0.102    N      N      explicit  CTS_ccl_a_INV_CLOCK_NODE_UID_A3a57/Y
[04/30 17:06:59    333s]   ----------------------------------------------------------------------------------------------------------------------
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Target sources:
[04/30 17:06:59    333s]   auto extracted - target was extracted from SDC.
[04/30 17:06:59    333s]   auto computed - target was computed when balancing trees.
[04/30 17:06:59    333s]   explicit - target is explicitly set via target_max_trans property.
[04/30 17:06:59    333s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[04/30 17:06:59    333s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Found 0 pins on nets marked dont_touch that have slew violations.
[04/30 17:06:59    333s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[04/30 17:06:59    333s]   Found 0 pins on nets marked ideal_network that have slew violations.
[04/30 17:06:59    333s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   
[04/30 17:06:59    333s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/30 17:06:59    333s] Synthesizing clock trees done.
[04/30 17:06:59    333s] Tidy Up And Update Timing...
[04/30 17:06:59    333s] Connecting clock gate test enables...
[04/30 17:06:59    333s] Connecting clock gate test enables done.
[04/30 17:06:59    333s] Innovus updating I/O latencies
[04/30 17:06:59    333s] #################################################################################
[04/30 17:06:59    333s] # Design Stage: PreRoute
[04/30 17:06:59    333s] # Design Name: IOTDF
[04/30 17:06:59    333s] # Design Mode: 90nm
[04/30 17:06:59    333s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:06:59    333s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:06:59    333s] # Signoff Settings: SI Off 
[04/30 17:06:59    333s] #################################################################################
[04/30 17:07:00    333s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:07:00    333s] Topological Sorting (REAL = 0:00:00.0, MEM = 1531.5M, InitMEM = 1531.5M)
[04/30 17:07:00    333s] Start delay calculation (fullDC) (1 T). (MEM=1531.52)
[04/30 17:07:00    333s] End AAE Lib Interpolated Model. (MEM=1531.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:00    333s] Total number of fetched objects 2318
[04/30 17:07:00    333s] Total number of fetched objects 2318
[04/30 17:07:00    333s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:00    333s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:00    333s] End delay calculation. (MEM=1606.29 CPU=0:00:00.1 REAL=0:00:00.0)
[04/30 17:07:00    333s] End delay calculation (fullDC). (MEM=1606.29 CPU=0:00:00.3 REAL=0:00:00.0)
[04/30 17:07:00    333s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1606.3M) ***
[04/30 17:07:00    333s] Setting all clocks to propagated mode.
[04/30 17:07:00    333s] Clock DAG stats after update timingGraph:
[04/30 17:07:00    333s]   cell counts      : b=0, i=36, icg=0, nicg=0, l=0, total=36
[04/30 17:07:00    333s]   cell areas       : b=0.000um^2, i=431.140um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=431.140um^2
[04/30 17:07:00    333s]   cell capacitance : b=0.000pF, i=0.760pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.760pF
[04/30 17:07:00    333s]   sink capacitance : count=264, total=0.748pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.005pF
[04/30 17:07:00    333s]   wire capacitance : top=0.000pF, trunk=0.177pF, leaf=0.433pF, total=0.610pF
[04/30 17:07:00    333s]   wire lengths     : top=0.000um, trunk=813.255um, leaf=2533.450um, total=3346.705um
[04/30 17:07:00    333s] Clock DAG net violations after update timingGraph:
[04/30 17:07:00    333s]   Remaining Transition : {count=2, worst=[0.400ns, 0.002ns]} avg=0.201ns sd=0.282ns sum=0.402ns
[04/30 17:07:00    333s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/30 17:07:00    333s]   Trunk : target=0.100ns count=21 avg=0.105ns sd=0.091ns min=0.071ns max=0.500ns {5 <= 0.080ns, 15 <= 0.100ns} {1 > 0.105ns}
[04/30 17:07:00    333s]   Leaf  : target=0.100ns count=16 avg=0.090ns sd=0.006ns min=0.077ns max=0.102ns {1 <= 0.080ns, 14 <= 0.100ns} {1 <= 0.105ns}
[04/30 17:07:00    333s] Clock DAG library cell distribution after update timingGraph {count}:
[04/30 17:07:00    333s]    Invs: INVX12: 24 INVX8: 5 INVX6: 5 INVX4: 1 INVX2: 1 
[04/30 17:07:00    333s] Primary reporting skew group after update timingGraph:
[04/30 17:07:00    333s]   skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:07:00    333s] Skew group summary after update timingGraph:
[04/30 17:07:00    333s]   skew_group clk/func_mode: insertion delay [min=0.517, max=0.542, avg=0.529, sd=0.008], skew [0.025 vs 0.126, 100% {0.517, 0.542}] (wid=0.004 ws=0.003) (gid=0.539 gs=0.023)
[04/30 17:07:00    333s] Clock network insertion delays are now [0.517ns, 0.542ns] average 0.529ns std.dev 0.008ns
[04/30 17:07:00    333s] Logging CTS constraint violations...
[04/30 17:07:00    333s]   Clock tree clk has 2 slew violations.
[04/30 17:07:00    333s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (-710.930,-695.770), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.500ns.
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] Type 'man IMPCCOPT-1007' for more detail.
[04/30 17:07:00    333s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_INV_clk_G0_L8_1 (a lib_cell INVX12) at (-100.510,-29.520), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CTS_ccl_a_INV_clk_G0_L8_1/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] Type 'man IMPCCOPT-1007' for more detail.
[04/30 17:07:00    333s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.500ns (+/- 0.025ns) for skew group clk/func_mode. Achieved longest insertion delay of 0.542ns.
[04/30 17:07:00    333s] Type 'man IMPCCOPT-1026' for more detail.
[04/30 17:07:00    333s] Logging CTS constraint violations done.
[04/30 17:07:00    333s] Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:01.0)
[04/30 17:07:00    333s] Copying last skew targets (including wire skew targets) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[04/30 17:07:00    333s] Copying last insertion target (including wire insertion delay target) from clk/func_mode to clk/scan_mode (the duplicate skew group).
[04/30 17:07:00    333s] Runtime done. (took cpu=0:00:22.6 real=0:00:43.2)
[04/30 17:07:00    333s] Runtime Report Coverage % = 99.7
[04/30 17:07:00    333s] Runtime Summary
[04/30 17:07:00    333s] ===============
[04/30 17:07:00    333s] Clock Runtime:  (30%) Core CTS          13.30 (Init 5.43, Construction 3.70, Implementation 1.87, eGRPC 0.89, PostConditioning 0.92, Other 0.49)
[04/30 17:07:00    333s] Clock Runtime:  (59%) CTS services      25.68 (RefinePlace 0.92, EarlyGlobalClock 7.29, NanoRoute 16.19, ExtractRC 0.30, TimingAnalysis 0.97)
[04/30 17:07:00    333s] Clock Runtime:   (9%) Other CTS          4.06 (Init 2.25, CongRepair 1.81)
[04/30 17:07:00    333s] Clock Runtime: (100%) Total             43.04
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] Runtime Summary:
[04/30 17:07:00    333s] ================
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] ------------------------------------------------------------------------------------------------------------------
[04/30 17:07:00    333s] wall   % time  children  called  name
[04/30 17:07:00    333s] ------------------------------------------------------------------------------------------------------------------
[04/30 17:07:00    333s] 43.17  100.00   43.17      0       
[04/30 17:07:00    333s] 43.17  100.00   43.04      1     Runtime
[04/30 17:07:00    333s]  2.78    6.44    2.78      1     CCOpt::Phase::Initialization
[04/30 17:07:00    333s]  2.78    6.43    2.76      1       Check Prerequisites
[04/30 17:07:00    333s]  0.05    0.12    0.00      1         Leaving CCOpt scope - CheckPlace
[04/30 17:07:00    333s]  2.71    6.27    0.00      1         Validating CTS configuration
[04/30 17:07:00    333s]  4.79   11.10    4.74      1     CCOpt::Phase::PreparingToBalance
[04/30 17:07:00    333s]  2.20    5.10    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/30 17:07:00    333s]  0.05    0.11    0.00      1       Legalization setup
[04/30 17:07:00    333s]  2.49    5.76    0.00      1       Validating CTS configuration
[04/30 17:07:00    333s]  0.11    0.26    0.00      1     Preparing To Balance
[04/30 17:07:00    333s]  4.02    9.32    4.02      1     CCOpt::Phase::Construction
[04/30 17:07:00    333s]  1.76    4.08    1.73      1       Stage::Clustering
[04/30 17:07:00    333s]  1.54    3.56    1.48      1         Clustering
[04/30 17:07:00    333s]  0.01    0.02    0.00      1           Initialize for clustering
[04/30 17:07:00    333s]  1.04    2.40    0.00      1           Bottom-up phase
[04/30 17:07:00    333s]  0.43    1.00    0.25      1           Legalizing clock trees
[04/30 17:07:00    333s]  0.25    0.57    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/30 17:07:00    333s]  0.20    0.45    0.08      1         Update congestion based capacitance
[04/30 17:07:00    333s]  0.08    0.18    0.00      1           Leaving CCOpt scope - extractRC
[04/30 17:07:00    333s]  0.22    0.52    0.22      1       Stage::DRV Fixing
[04/30 17:07:00    333s]  0.14    0.33    0.00      1         Fixing clock tree slew time and max cap violations
[04/30 17:07:00    333s]  0.08    0.18    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/30 17:07:00    333s]  2.03    4.71    2.02      1       Stage::Insertion Delay Reduction
[04/30 17:07:00    333s]  0.15    0.35    0.00      1         Removing unnecessary root buffering
[04/30 17:07:00    333s]  0.05    0.11    0.00      1         Removing unconstrained drivers
[04/30 17:07:00    333s]  0.05    0.13    0.00      1         Reducing insertion delay 1
[04/30 17:07:00    333s]  0.57    1.33    0.00      1         Removing longest path buffering
[04/30 17:07:00    333s]  1.20    2.77    0.00      1         Reducing insertion delay 2
[04/30 17:07:00    333s]  2.09    4.85    2.08      1     CCOpt::Phase::Implementation
[04/30 17:07:00    333s]  0.38    0.88    0.37      1       Stage::Reducing Power
[04/30 17:07:00    333s]  0.07    0.16    0.00      1         Improving clock tree routing
[04/30 17:07:00    333s]  0.28    0.64    0.00      1         Reducing clock tree power 1
[04/30 17:07:00    333s]  0.03    0.07    0.00      1         Reducing clock tree power 2
[04/30 17:07:00    333s]  0.81    1.88    0.78      1       Stage::Balancing
[04/30 17:07:00    333s]  0.53    1.22    0.47      1         Approximately balancing fragments step
[04/30 17:07:00    333s]  0.05    0.13    0.00      1           Resolve constraints - Approximately balancing fragments
[04/30 17:07:00    333s]  0.02    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/30 17:07:00    333s]  0.03    0.08    0.00      1           Moving gates to improve sub-tree skew
[04/30 17:07:00    333s]  0.30    0.69    0.00      1           Approximately balancing fragments bottom up
[04/30 17:07:00    333s]  0.06    0.15    0.00      1           Approximately balancing fragments, wire and cell delays
[04/30 17:07:00    333s]  0.06    0.15    0.00      1         Improving fragments clock skew
[04/30 17:07:00    333s]  0.11    0.26    0.07      1         Approximately balancing step
[04/30 17:07:00    333s]  0.04    0.10    0.00      1           Resolve constraints - Approximately balancing
[04/30 17:07:00    333s]  0.02    0.05    0.00      1           Approximately balancing, wire and cell delays
[04/30 17:07:00    333s]  0.04    0.10    0.00      1         Fixing clock tree overload
[04/30 17:07:00    333s]  0.03    0.07    0.00      1         Approximately balancing paths
[04/30 17:07:00    333s]  0.69    1.59    0.52      1       Stage::Polishing
[04/30 17:07:00    333s]  0.05    0.12    0.00      1         Leaving CCOpt scope - extractRC
[04/30 17:07:00    333s]  0.03    0.07    0.00      1         Merging balancing drivers for power
[04/30 17:07:00    333s]  0.05    0.11    0.00      1         Improving clock skew
[04/30 17:07:00    333s]  0.35    0.80    0.00      1         Reducing clock tree power 3
[04/30 17:07:00    333s]  0.05    0.11    0.00      1         Improving insertion delay
[04/30 17:07:00    333s]  0.21    0.48    0.17      1       Stage::Updating netlist
[04/30 17:07:00    333s]  0.17    0.39    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/30 17:07:00    333s]  4.86   11.26    4.49      1     CCOpt::Phase::eGRPC
[04/30 17:07:00    333s]  3.73    8.65    3.65      1       Leaving CCOpt scope - Routing Tools
[04/30 17:07:00    333s]  3.65    8.46    0.00      1         Early Global Route - eGR only step
[04/30 17:07:00    333s]  0.07    0.15    0.00      1       Leaving CCOpt scope - extractRC
[04/30 17:07:00    333s]  0.02    0.06    0.00      1       Reset bufferability constraints
[04/30 17:07:00    333s]  0.09    0.20    0.00      1       Moving buffers
[04/30 17:07:00    333s]  0.00    0.01    0.00      1         Violation analysis
[04/30 17:07:00    333s]  0.04    0.10    0.00      1       Recomputing CTS skew targets
[04/30 17:07:00    333s]  0.17    0.39    0.03      1       Initial Pass of Downsizing Clock Tree Cells
[04/30 17:07:00    333s]  0.03    0.06    0.00      1         Artificially removing long paths
[04/30 17:07:00    333s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[04/30 17:07:00    333s]  0.07    0.17    0.00      1       Fixing DRVs
[04/30 17:07:00    333s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[04/30 17:07:00    333s]  0.03    0.06    0.00      1       Violation analysis
[04/30 17:07:00    333s]  0.25    0.57    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/30 17:07:00    333s] 22.06   51.10   21.96      1     CCOpt::Phase::Routing
[04/30 17:07:00    333s]  0.07    0.16    0.00      1       Update timing and DAG stats before routing clock trees
[04/30 17:07:00    333s] 21.83   50.56   21.64      1       Leaving CCOpt scope - Routing Tools
[04/30 17:07:00    333s]  3.64    8.43    0.00      1         Early Global Route - eGR->NR step
[04/30 17:07:00    333s] 16.19   37.51    0.00      1         NanoRoute
[04/30 17:07:00    333s]  1.81    4.19    0.00      1         Congestion Repair
[04/30 17:07:00    333s]  0.06    0.14    0.00      1       Leaving CCOpt scope - extractRC
[04/30 17:07:00    333s]  1.22    2.83    0.90      1     CCOpt::Phase::PostConditioning
[04/30 17:07:00    333s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/30 17:07:00    333s]  0.09    0.22    0.00      1       Upsizing to fix DRVs
[04/30 17:07:00    333s]  0.04    0.10    0.00      1       Recomputing CTS skew targets
[04/30 17:07:00    333s]  0.12    0.28    0.00      1       Fixing DRVs
[04/30 17:07:00    333s]  0.26    0.61    0.00      1       Buffering to fix DRVs
[04/30 17:07:00    333s]  0.06    0.15    0.00      1       Fixing Skew by cell sizing
[04/30 17:07:00    333s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[04/30 17:07:00    333s]  0.26    0.59    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/30 17:07:00    333s]  0.05    0.11    0.00      1       Leaving CCOpt scope - extractRC
[04/30 17:07:00    333s]  0.13    0.31    0.00      1     Post-balance tidy up or trial balance steps
[04/30 17:07:00    333s]  0.97    2.24    0.00      1     Tidy Up And Update Timing
[04/30 17:07:00    333s] ------------------------------------------------------------------------------------------------------------------
[04/30 17:07:00    333s] 
[04/30 17:07:00    333s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/30 17:07:00    333s] Synthesizing clock trees with CCOpt done.
[04/30 17:07:00    333s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/30 17:07:00    333s] Type 'man IMPSP-9025' for more detail.
[04/30 17:07:00    333s] **WARN: (IMPOPT-576):	143 nets have unplaced terms. 
[04/30 17:07:00    333s] Type 'man IMPOPT-576' for more detail.
[04/30 17:07:00    333s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/30 17:07:00    334s] #spOpts: mergeVia=F 
[04/30 17:07:00    334s] GigaOpt running with 1 threads.
[04/30 17:07:00    334s] Info: 1 threads available for lower-level modules during optimization.
[04/30 17:07:00    334s] #spOpts: mergeVia=F 
[04/30 17:07:00    334s] 
[04/30 17:07:00    334s] Creating Lib Analyzer ...
[04/30 17:07:00    334s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 17:07:00    334s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 17:07:01    334s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 17:07:01    334s] 
[04/30 17:07:04    337s] Creating Lib Analyzer, finished. 
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_in[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	fn_sel[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	fn_sel[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	fn_sel[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[126] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[125] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[124] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[123] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[122] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[121] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[120] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (IMPOPT-665):	iot_out[119] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/30 17:07:04    337s] Type 'man IMPOPT-665' for more detail.
[04/30 17:07:04    337s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/30 17:07:04    337s] To increase the message display limit, refer to the product command reference manual.
[04/30 17:07:04    337s] Effort level <high> specified for reg2reg path_group
[04/30 17:07:04    337s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1154.2M, totSessionCpu=0:05:37 **
[04/30 17:07:04    337s] *** optDesign -postCTS ***
[04/30 17:07:04    337s] DRC Margin: user margin 0.0; extra margin 0.2
[04/30 17:07:04    337s] Hold Target Slack: user slack 0
[04/30 17:07:04    337s] Setup Target Slack: user slack 0; extra slack 0.1
[04/30 17:07:04    337s] setUsefulSkewMode -ecoRoute false
[04/30 17:07:04    337s] Deleting Cell Server ...
[04/30 17:07:04    337s] Deleting Lib Analyzer.
[04/30 17:07:04    337s] Multi-VT timing optimization disabled based on library information.
[04/30 17:07:04    337s] Creating Cell Server ...(0, 0, 0, 0)
[04/30 17:07:04    337s] Summary for sequential cells identification: 
[04/30 17:07:04    337s]   Identified SBFF number: 112
[04/30 17:07:04    337s]   Identified MBFF number: 0
[04/30 17:07:04    337s]   Identified SB Latch number: 0
[04/30 17:07:04    337s]   Identified MB Latch number: 0
[04/30 17:07:04    337s]   Not identified SBFF number: 8
[04/30 17:07:04    337s]   Not identified MBFF number: 0
[04/30 17:07:04    337s]   Not identified SB Latch number: 0
[04/30 17:07:04    337s]   Not identified MB Latch number: 0
[04/30 17:07:04    337s]   Number of sequential cells which are not FFs: 34
[04/30 17:07:04    337s] Creating Cell Server, finished. 
[04/30 17:07:04    337s] 
[04/30 17:07:04    337s] 
[04/30 17:07:04    337s]  View av_func_mode_max  Weighted 0 StdDelay unweighted 35.20, weightedFactor 1.000 
[04/30 17:07:04    337s]   
[04/30 17:07:04    337s]  View av_func_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 17:07:04    337s]   
[04/30 17:07:04    337s]  View av_scan_mode_min  Weighted 0 StdDelay unweighted 17.90, weightedFactor 1.000 
[04/30 17:07:04    337s]   Deleting Cell Server ...
[04/30 17:07:04    337s] Start to check current routing status for nets...
[04/30 17:07:04    337s] All nets are already routed correctly.
[04/30 17:07:04    337s] End to check current routing status for nets (mem=1466.6M)
[04/30 17:07:04    337s] ### Creating LA Mngr. totSessionCpu=0:05:37 mem=1533.3M
[04/30 17:07:07    339s] ### Creating LA Mngr, finished. totSessionCpu=0:05:40 mem=1533.3M
[04/30 17:07:07    340s] Compute RC Scale Done ...
[04/30 17:07:07    340s] *** Enable all active views. ***
[04/30 17:07:07    340s] #################################################################################
[04/30 17:07:07    340s] # Design Stage: PreRoute
[04/30 17:07:07    340s] # Design Name: IOTDF
[04/30 17:07:07    340s] # Design Mode: 90nm
[04/30 17:07:07    340s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:07:07    340s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:07:07    340s] # Signoff Settings: SI Off 
[04/30 17:07:07    340s] #################################################################################
[04/30 17:07:07    340s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:07:07    340s] Calculate delays in BcWc mode...
[04/30 17:07:07    340s] Calculate delays in BcWc mode...
[04/30 17:07:07    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 1667.6M, InitMEM = 1667.6M)
[04/30 17:07:07    340s] Start delay calculation (fullDC) (1 T). (MEM=1667.63)
[04/30 17:07:07    340s] End AAE Lib Interpolated Model. (MEM=1667.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:08    341s] Total number of fetched objects 2318
[04/30 17:07:08    341s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:08    341s] End delay calculation. (MEM=1667.63 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:07:08    341s] End delay calculation (fullDC). (MEM=1667.63 CPU=0:00:00.8 REAL=0:00:01.0)
[04/30 17:07:08    341s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1667.6M) ***
[04/30 17:07:08    341s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:05:41 mem=1667.6M)
[04/30 17:07:08    341s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  2.817  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.105%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1227.9M, totSessionCpu=0:05:41 **
[04/30 17:07:08    341s] ** INFO : this run is activating low effort ccoptDesign flow
[04/30 17:07:08    341s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 17:07:08    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:41 mem=1537.2M
[04/30 17:07:08    341s] #spOpts: mergeVia=F 
[04/30 17:07:08    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=1537.2M
[04/30 17:07:08    341s] *** Starting optimizing excluded clock nets MEM= 1537.2M) ***
[04/30 17:07:08    341s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.2M) ***
[04/30 17:07:08    341s] *** Starting optimizing excluded clock nets MEM= 1537.2M) ***
[04/30 17:07:08    341s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.2M) ***
[04/30 17:07:08    341s] Info: Done creating the CCOpt slew target map.
[04/30 17:07:09    341s] Begin: GigaOpt DRV Optimization
[04/30 17:07:09    341s] Info: 36 nets with fixed/cover wires excluded.
[04/30 17:07:09    341s] Info: 37 clock nets excluded from IPO operation.
[04/30 17:07:09    341s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 17:07:09    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:42 mem=1545.2M
[04/30 17:07:09    341s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:42 mem=1545.2M
[04/30 17:07:09    341s] 
[04/30 17:07:09    341s] Creating Lib Analyzer ...
[04/30 17:07:09    341s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 17:07:09    341s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 17:07:09    341s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 17:07:09    341s] 
[04/30 17:07:13    345s] Creating Lib Analyzer, finished. 
[04/30 17:07:13    345s] 
[04/30 17:07:13    345s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 17:07:13    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=1545.2M
[04/30 17:07:13    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=1545.2M
[04/30 17:07:15    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:15    347s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/30 17:07:15    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:15    347s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/30 17:07:15    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:15    347s] Info: violation cost 2836.800537 (cap = 1469.041748, tran = 1367.758911, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 17:07:15    347s] |   130|   130|    -4.68|   133|   266|    -0.86|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  73.10|          |         |
[04/30 17:07:15    347s] Info: violation cost 2836.547363 (cap = 1468.788574, tran = 1367.758911, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 17:07:15    347s] |   130|   130|    -4.68|   130|   260|    -0.86|     0|     0|     0|     0|    -0.01|    -0.01|       3|       0|       0|  73.16| 0:00:00.0|  1678.7M|
[04/30 17:07:15    347s] Info: violation cost 2836.547363 (cap = 1468.788574, tran = 1367.758911, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 17:07:15    347s] |   130|   130|    -4.68|   130|   260|    -0.86|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  73.16| 0:00:00.0|  1678.7M|
[04/30 17:07:15    347s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] ###############################################################################
[04/30 17:07:15    347s] #
[04/30 17:07:15    347s] #  Large fanout net report:  
[04/30 17:07:15    347s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/30 17:07:15    347s] #     - current density: 73.16
[04/30 17:07:15    347s] #
[04/30 17:07:15    347s] #  List of high fanout nets:
[04/30 17:07:15    347s] #
[04/30 17:07:15    347s] ###############################################################################
[04/30 17:07:15    347s] **** Begin NDR-Layer Usage Statistics ****
[04/30 17:07:15    347s] Layer 4 has 16 constrained nets 
[04/30 17:07:15    347s] Layer 6 has 21 constrained nets 
[04/30 17:07:15    347s] **** End NDR-Layer Usage Statistics ****
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] =======================================================================
[04/30 17:07:15    347s]                 Reasons for remaining drv violations
[04/30 17:07:15    347s] =======================================================================
[04/30 17:07:15    347s] *info: Total 130 net(s) have violations which can't be fixed by DRV optimization.
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] SingleBuffering failure reasons
[04/30 17:07:15    347s] ------------------------------------------------
[04/30 17:07:15    347s] *info:   130 net(s): Could not be fixed as the violating term's net is not routed.
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] Resizing failure reasons
[04/30 17:07:15    347s] ------------------------------------------------
[04/30 17:07:15    347s] *info:   130 net(s): Could not be fixed because no move is found.
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1678.7M) ***
[04/30 17:07:15    347s] 
[04/30 17:07:15    347s] *** Starting refinePlace (0:05:48 mem=1694.7M) ***
[04/30 17:07:15    347s] Total net bbox length = 2.413e+05 (1.192e+05 1.220e+05) (ext = 2.006e+05)
[04/30 17:07:15    347s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:15    347s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:07:15    347s] Density distribution unevenness ratio = 3.715%
[04/30 17:07:15    347s] RPlace IncrNP Skipped
[04/30 17:07:15    347s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1694.7MB) @(0:05:48 - 0:05:48).
[04/30 17:07:15    347s] Starting refinePlace ...
[04/30 17:07:15    347s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:07:15    347s] Density distribution unevenness ratio = 3.715%
[04/30 17:07:15    347s]   Spread Effort: high, pre-route mode, useDDP on.
[04/30 17:07:15    347s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1694.7MB) @(0:05:48 - 0:05:48).
[04/30 17:07:15    347s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:15    347s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:07:15    347s] Move report: legalization moves 6 insts, mean move: 2.84 um, max move: 5.07 um
[04/30 17:07:15    347s] 	Max move on inst (FE_OFC18_whole_data_20): (-40.71, 44.28) --> (-42.09, 47.97)
[04/30 17:07:15    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1697.8MB) @(0:05:48 - 0:05:48).
[04/30 17:07:15    347s] Move report: Detail placement moves 6 insts, mean move: 2.84 um, max move: 5.07 um
[04/30 17:07:15    347s] 	Max move on inst (FE_OFC18_whole_data_20): (-40.71, 44.28) --> (-42.09, 47.97)
[04/30 17:07:15    347s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.8MB
[04/30 17:07:15    347s] Statistics of distance of Instance movement in refine placement:
[04/30 17:07:15    347s]   maximum (X+Y) =         5.07 um
[04/30 17:07:15    347s]   inst (FE_OFC18_whole_data_20) with max move: (-40.71, 44.28) -> (-42.09, 47.97)
[04/30 17:07:15    347s]   mean    (X+Y) =         2.84 um
[04/30 17:07:15    347s] Summary Report:
[04/30 17:07:15    347s] Instances move: 6 (out of 1790 movable)
[04/30 17:07:15    347s] Instances flipped: 0
[04/30 17:07:15    347s] Mean displacement: 2.84 um
[04/30 17:07:15    347s] Max displacement: 5.07 um (Instance: FE_OFC18_whole_data_20) (-40.71, 44.28) -> (-42.09, 47.97)
[04/30 17:07:15    347s] 	Length: 5 sites, height: 1 rows, site name: TSM13SITE, cell type: BUFX4
[04/30 17:07:15    347s] Total instances moved : 6
[04/30 17:07:15    347s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:07:15    347s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1697.8MB
[04/30 17:07:15    347s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1697.8MB) @(0:05:48 - 0:05:48).
[04/30 17:07:15    347s] *** Finished refinePlace (0:05:48 mem=1697.8M) ***
[04/30 17:07:15    347s] *** maximum move = 5.07 um ***
[04/30 17:07:15    347s] *** Finished re-routing un-routed nets (1697.8M) ***
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1697.8M) ***
[04/30 17:07:16    348s] End: GigaOpt DRV Optimization
[04/30 17:07:16    348s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/30 17:07:16    348s] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1542.8M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  | -0.006  |  2.817  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.159%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1241.0M, totSessionCpu=0:05:48 **
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] Views Dominance Info:
[04/30 17:07:16    348s]  av_scan_mode_max
[04/30 17:07:16    348s]   Dominating WNS: 0.0000ns
[04/30 17:07:16    348s]   Dominating TNS: 0.0000ns
[04/30 17:07:16    348s]   Dominating nodes: 0
[04/30 17:07:16    348s]   Dominating failing nodes: 0
[04/30 17:07:16    348s]  av_func_mode_max
[04/30 17:07:16    348s]   Dominating WNS: -0.1058ns
[04/30 17:07:16    348s]   Dominating TNS: 0.1460ns
[04/30 17:07:16    348s]   Dominating nodes: 264
[04/30 17:07:16    348s]   Dominating failing nodes: 2
[04/30 17:07:16    348s] Deleting Lib Analyzer.
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] Optimization is working on the following views:
[04/30 17:07:16    348s]   Setup views: av_func_mode_max 
[04/30 17:07:16    348s]   Hold  views: av_func_mode_min av_scan_mode_min 
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] Active setup views:
[04/30 17:07:16    348s]  av_func_mode_max
[04/30 17:07:16    348s]   Dominating endpoints: 0
[04/30 17:07:16    348s]   Dominating TNS: -0.000
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] *** Timing NOT met, worst failing slack is -0.006
[04/30 17:07:16    348s] *** Check timing (0:00:00.0)
[04/30 17:07:16    348s] Begin: GigaOpt Optimization in TNS mode
[04/30 17:07:16    348s] Info: 36 nets with fixed/cover wires excluded.
[04/30 17:07:16    348s] Info: 37 clock nets excluded from IPO operation.
[04/30 17:07:16    348s] PhyDesignGrid: maxLocalDensity 0.95
[04/30 17:07:16    348s] ### Creating PhyDesignMc. totSessionCpu=0:05:48 mem=1542.8M
[04/30 17:07:16    348s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:48 mem=1542.8M
[04/30 17:07:16    348s] 
[04/30 17:07:16    348s] Creating Lib Analyzer ...
[04/30 17:07:16    348s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 17:07:16    348s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 17:07:16    348s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 17:07:16    348s] 
[04/30 17:07:19    351s] Creating Lib Analyzer, finished. 
[04/30 17:07:19    351s] 
[04/30 17:07:19    351s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.8500} {8, 0.071, 0.8500} 
[04/30 17:07:19    351s] ### Creating LA Mngr. totSessionCpu=0:05:51 mem=1542.8M
[04/30 17:07:19    351s] ### Creating LA Mngr, finished. totSessionCpu=0:05:51 mem=1542.8M
[04/30 17:07:25    356s] *info: 37 clock nets excluded
[04/30 17:07:25    356s] *info: 2 special nets excluded.
[04/30 17:07:25    356s] *info: 341 no-driver nets excluded.
[04/30 17:07:25    356s] *info: 36 nets with fixed/cover wires excluded.
[04/30 17:07:27    358s] PathGroup :  reg2reg  TargetSlack : 0 
[04/30 17:07:27    358s] ** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.006 Density 73.16
[04/30 17:07:27    358s] Optimizer TNS Opt
[04/30 17:07:27    359s] Active Path Group: reg2reg  
[04/30 17:07:27    359s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+------------------------+
[04/30 17:07:27    359s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|       End Point        |
[04/30 17:07:27    359s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+------------------------+
[04/30 17:07:27    359s] |  -0.006|   -0.006|  -0.006|   -0.006|    73.16%|   0:00:00.0| 1699.3M|av_func_mode_max|  reg2reg| o_data_reg[1]/D        |
[04/30 17:07:27    359s] |   0.000|    0.072|   0.000|    0.000|    73.18%|   0:00:00.0| 1704.8M|av_func_mode_max|       NA| NA                     |
[04/30 17:07:27    359s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+------------------------+
[04/30 17:07:27    359s] 
[04/30 17:07:27    359s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1704.8M) ***
[04/30 17:07:27    359s] 
[04/30 17:07:27    359s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1704.8M) ***
[04/30 17:07:27    359s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.18
[04/30 17:07:27    359s] *** Starting refinePlace (0:05:59 mem=1704.8M) ***
[04/30 17:07:27    359s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:07:27    359s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:27    359s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:07:27    359s] Density distribution unevenness ratio = 3.723%
[04/30 17:07:27    359s] RPlace IncrNP Skipped
[04/30 17:07:27    359s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1704.8MB) @(0:05:59 - 0:05:59).
[04/30 17:07:27    359s] Starting refinePlace ...
[04/30 17:07:27    359s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:07:27    359s] Density distribution unevenness ratio = 3.723%
[04/30 17:07:27    359s]   Spread Effort: high, pre-route mode, useDDP on.
[04/30 17:07:27    359s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1705.8MB) @(0:05:59 - 0:05:59).
[04/30 17:07:27    359s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:27    359s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:07:27    359s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:27    359s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1705.8MB) @(0:05:59 - 0:05:59).
[04/30 17:07:27    359s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:27    359s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.8MB
[04/30 17:07:27    359s] Statistics of distance of Instance movement in refine placement:
[04/30 17:07:27    359s]   maximum (X+Y) =         0.00 um
[04/30 17:07:27    359s]   mean    (X+Y) =         0.00 um
[04/30 17:07:27    359s] Summary Report:
[04/30 17:07:27    359s] Instances move: 0 (out of 1790 movable)
[04/30 17:07:27    359s] Instances flipped: 0
[04/30 17:07:27    359s] Mean displacement: 0.00 um
[04/30 17:07:27    359s] Max displacement: 0.00 um 
[04/30 17:07:27    359s] Total instances moved : 0
[04/30 17:07:27    359s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:07:27    359s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1705.8MB
[04/30 17:07:27    359s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1705.8MB) @(0:05:59 - 0:05:59).
[04/30 17:07:27    359s] *** Finished refinePlace (0:05:59 mem=1705.8M) ***
[04/30 17:07:28    359s] *** maximum move = 0.00 um ***
[04/30 17:07:28    359s] *** Finished re-routing un-routed nets (1705.8M) ***
[04/30 17:07:28    359s] 
[04/30 17:07:28    359s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1705.8M) ***
[04/30 17:07:28    359s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.18
[04/30 17:07:28    359s] **** Begin NDR-Layer Usage Statistics ****
[04/30 17:07:28    359s] Layer 4 has 16 constrained nets 
[04/30 17:07:28    359s] Layer 6 has 21 constrained nets 
[04/30 17:07:28    359s] **** End NDR-Layer Usage Statistics ****
[04/30 17:07:28    359s] 
[04/30 17:07:28    359s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1705.8M) ***
[04/30 17:07:28    359s] 
[04/30 17:07:28    359s] End: GigaOpt Optimization in TNS mode
[04/30 17:07:28    359s] Deleting Lib Analyzer.
[04/30 17:07:28    359s] **INFO: Flow update: Design timing is met.
[04/30 17:07:28    359s] **INFO: Flow update: Design timing is met.
[04/30 17:07:28    359s] Info: 36 nets with fixed/cover wires excluded.
[04/30 17:07:28    359s] Info: 37 clock nets excluded from IPO operation.
[04/30 17:07:28    359s] ### Creating LA Mngr. totSessionCpu=0:06:00 mem=1552.3M
[04/30 17:07:28    359s] ### Creating LA Mngr, finished. totSessionCpu=0:06:00 mem=1552.3M
[04/30 17:07:28    359s] Begin: Area Reclaim Optimization
[04/30 17:07:28    359s] 
[04/30 17:07:28    359s] Creating Lib Analyzer ...
[04/30 17:07:28    359s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/30 17:07:28    359s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/30 17:07:28    359s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/30 17:07:28    359s] 
[04/30 17:07:31    362s] Creating Lib Analyzer, finished. 
[04/30 17:07:31    362s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 17:07:31    362s] ### Creating PhyDesignMc. totSessionCpu=0:06:02 mem=1705.8M
[04/30 17:07:31    362s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:02 mem=1705.8M
[04/30 17:07:31    362s] 
[04/30 17:07:31    362s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/30 17:07:31    362s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=1705.8M
[04/30 17:07:31    362s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=1705.8M
[04/30 17:07:31    362s] Usable buffer cells for single buffer setup transform:
[04/30 17:07:31    362s] CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[04/30 17:07:31    362s] Number of usable buffer cells above: 16
[04/30 17:07:31    362s] Reclaim Optimization WNS Slack 0.070  TNS Slack 0.000 Density 73.18
[04/30 17:07:31    362s] +----------+---------+--------+--------+------------+--------+
[04/30 17:07:31    362s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/30 17:07:31    362s] +----------+---------+--------+--------+------------+--------+
[04/30 17:07:31    362s] |    73.18%|        -|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:31    362s] |    73.18%|        0|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:31    362s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 17:07:31    362s] |    73.18%|        0|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:31    362s] |    73.18%|        0|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:32    363s] |    73.17%|      117|   0.070|   0.000|   0:00:01.0| 1705.8M|
[04/30 17:07:32    363s] |    73.17%|        0|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:32    363s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[04/30 17:07:32    363s] |    73.17%|        0|   0.070|   0.000|   0:00:00.0| 1705.8M|
[04/30 17:07:32    363s] +----------+---------+--------+--------+------------+--------+
[04/30 17:07:32    363s] Reclaim Optimization End WNS Slack 0.070  TNS Slack 0.000 Density 73.17
[04/30 17:07:32    363s] 
[04/30 17:07:32    363s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[04/30 17:07:32    363s] --------------------------------------------------------------
[04/30 17:07:32    363s] |                                   | Total     | Sequential |
[04/30 17:07:32    363s] --------------------------------------------------------------
[04/30 17:07:32    363s] | Num insts resized                 |       3  |       0    |
[04/30 17:07:32    363s] | Num insts undone                  |     114  |     114    |
[04/30 17:07:32    363s] | Num insts Downsized               |       3  |       0    |
[04/30 17:07:32    363s] | Num insts Samesized               |       0  |       0    |
[04/30 17:07:32    363s] | Num insts Upsized                 |       0  |       0    |
[04/30 17:07:32    363s] | Num multiple commits+uncommits    |       0  |       -    |
[04/30 17:07:32    363s] --------------------------------------------------------------
[04/30 17:07:32    363s] **** Begin NDR-Layer Usage Statistics ****
[04/30 17:07:32    363s] Layer 4 has 16 constrained nets 
[04/30 17:07:32    363s] Layer 6 has 21 constrained nets 
[04/30 17:07:32    363s] **** End NDR-Layer Usage Statistics ****
[04/30 17:07:32    363s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[04/30 17:07:32    363s] *** Starting refinePlace (0:06:03 mem=1705.8M) ***
[04/30 17:07:32    363s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:07:32    363s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:32    363s] Starting refinePlace ...
[04/30 17:07:32    363s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:32    363s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1705.8MB) @(0:06:03 - 0:06:03).
[04/30 17:07:32    363s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:07:32    363s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.8MB
[04/30 17:07:32    363s] Statistics of distance of Instance movement in refine placement:
[04/30 17:07:32    363s]   maximum (X+Y) =         0.00 um
[04/30 17:07:32    363s]   mean    (X+Y) =         0.00 um
[04/30 17:07:32    363s] Summary Report:
[04/30 17:07:32    363s] Instances move: 0 (out of 1790 movable)
[04/30 17:07:32    363s] Instances flipped: 0
[04/30 17:07:32    363s] Mean displacement: 0.00 um
[04/30 17:07:32    363s] Max displacement: 0.00 um 
[04/30 17:07:32    363s] Total instances moved : 0
[04/30 17:07:32    363s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:07:32    363s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.8MB
[04/30 17:07:32    363s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1705.8MB) @(0:06:03 - 0:06:03).
[04/30 17:07:32    363s] *** Finished refinePlace (0:06:03 mem=1705.8M) ***
[04/30 17:07:32    363s] *** maximum move = 0.00 um ***
[04/30 17:07:32    363s] *** Finished re-routing un-routed nets (1705.8M) ***
[04/30 17:07:32    363s] 
[04/30 17:07:32    363s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1705.8M) ***
[04/30 17:07:32    363s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1556.29M, totSessionCpu=0:06:04).
[04/30 17:07:32    363s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1556.3M
[04/30 17:07:32    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1556.3M
[04/30 17:07:32    363s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:07:32    363s] [PSP]     Started earlyGlobalRoute kernel
[04/30 17:07:32    363s] [PSP]     Initial Peak syMemory usage = 1556.3 MB
[04/30 17:07:32    363s] (I)       Reading DB...
[04/30 17:07:32    363s] (I)       before initializing RouteDB syMemory usage = 1556.3 MB
[04/30 17:07:32    363s] (I)       congestionReportName   : 
[04/30 17:07:32    363s] (I)       layerRangeFor2DCongestion : 
[04/30 17:07:32    363s] (I)       buildTerm2TermWires    : 1
[04/30 17:07:32    363s] (I)       doTrackAssignment      : 1
[04/30 17:07:32    363s] (I)       dumpBookshelfFiles     : 0
[04/30 17:07:32    363s] (I)       numThreads             : 1
[04/30 17:07:32    363s] (I)       bufferingAwareRouting  : false
[04/30 17:07:32    363s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:07:32    363s] (I)       honorPin               : false
[04/30 17:07:32    363s] (I)       honorPinGuide          : true
[04/30 17:07:32    363s] (I)       honorPartition         : false
[04/30 17:07:32    363s] (I)       allowPartitionCrossover: false
[04/30 17:07:32    363s] (I)       honorSingleEntry       : true
[04/30 17:07:32    363s] (I)       honorSingleEntryStrong : true
[04/30 17:07:32    363s] (I)       handleViaSpacingRule   : false
[04/30 17:07:32    363s] (I)       handleEolSpacingRule   : false
[04/30 17:07:32    363s] (I)       PDConstraint           : none
[04/30 17:07:32    363s] (I)       expBetterNDRHandling   : false
[04/30 17:07:32    363s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:07:32    363s] (I)       routingEffortLevel     : 3
[04/30 17:07:32    363s] (I)       effortLevel            : standard
[04/30 17:07:32    363s] [NR-eGR] minRouteLayer          : 2
[04/30 17:07:32    363s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:07:32    363s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:07:32    363s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:07:32    363s] (I)       numRowsPerGCell        : 1
[04/30 17:07:32    363s] (I)       speedUpLargeDesign     : 0
[04/30 17:07:32    363s] (I)       multiThreadingTA       : 1
[04/30 17:07:32    363s] (I)       blkAwareLayerSwitching : 1
[04/30 17:07:32    363s] (I)       optimizationMode       : false
[04/30 17:07:32    363s] (I)       routeSecondPG          : false
[04/30 17:07:32    363s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:07:32    363s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:07:32    363s] (I)       punchThroughDistance   : 500.00
[04/30 17:07:32    363s] (I)       scenicBound            : 1.15
[04/30 17:07:32    363s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:07:32    363s] (I)       source-to-sink ratio   : 0.00
[04/30 17:07:32    363s] (I)       targetCongestionRatioH : 1.00
[04/30 17:07:32    363s] (I)       targetCongestionRatioV : 1.00
[04/30 17:07:32    363s] (I)       layerCongestionRatio   : 0.70
[04/30 17:07:32    363s] (I)       m1CongestionRatio      : 0.10
[04/30 17:07:32    363s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:07:32    363s] (I)       localRouteEffort       : 1.00
[04/30 17:07:32    363s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:07:32    363s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:07:32    363s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:07:32    363s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:07:32    363s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:07:32    363s] (I)       routeVias              : 
[04/30 17:07:32    363s] (I)       readTROption           : true
[04/30 17:07:32    363s] (I)       extraSpacingFactor     : 1.00
[04/30 17:07:32    363s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:07:32    363s] (I)       routeSelectedNetsOnly  : false
[04/30 17:07:32    363s] (I)       clkNetUseMaxDemand     : false
[04/30 17:07:32    363s] (I)       extraDemandForClocks   : 0
[04/30 17:07:32    363s] (I)       steinerRemoveLayers    : false
[04/30 17:07:32    363s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:07:32    363s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:07:32    363s] (I)       similarTopologyRoutingFast : false
[04/30 17:07:32    363s] (I)       spanningTreeRefinement : false
[04/30 17:07:32    363s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:07:32    363s] (I)       starting read tracks
[04/30 17:07:32    363s] (I)       build grid graph
[04/30 17:07:32    363s] (I)       build grid graph start
[04/30 17:07:32    363s] [NR-eGR] Layer1 has no routable track
[04/30 17:07:32    363s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:07:32    363s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:07:32    363s] (I)       build grid graph end
[04/30 17:07:32    363s] (I)       numViaLayers=8
[04/30 17:07:32    363s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:07:32    363s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:07:32    363s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:07:32    363s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:07:32    363s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:07:32    363s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:07:32    363s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:07:32    363s] (I)       end build via table
[04/30 17:07:32    363s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=825 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:07:32    363s] [NR-eGR] numPreroutedNet = 36  numPreroutedWires = 1544
[04/30 17:07:32    363s] (I)       readDataFromPlaceDB
[04/30 17:07:32    363s] (I)       Read net information..
[04/30 17:07:32    363s] [NR-eGR] Read numTotalNets=2181  numIgnoredNets=36
[04/30 17:07:33    363s] (I)       Read testcase time = 0.000 seconds
[04/30 17:07:33    363s] 
[04/30 17:07:33    363s] (I)       read default dcut vias
[04/30 17:07:33    363s] (I)       Reading via VIA12_2CUT_N for layer: 0 
[04/30 17:07:33    363s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:07:33    363s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:07:33    363s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:07:33    363s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:07:33    363s] (I)       Reading via VIA67_2CUT_N for layer: 5 
[04/30 17:07:33    363s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:07:33    363s] (I)       build grid graph start
[04/30 17:07:33    363s] (I)       build grid graph end
[04/30 17:07:33    363s] (I)       Model blockage into capacity
[04/30 17:07:33    363s] (I)       Read numBlocks=825  numPreroutedWires=1544  numCapScreens=0
[04/30 17:07:33    363s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:07:33    363s] (I)       blocked area on Layer2 : 383300800  (0.11%)
[04/30 17:07:33    363s] (I)       blocked area on Layer3 : 818146800  (0.23%)
[04/30 17:07:33    363s] (I)       blocked area on Layer4 : 828577200  (0.23%)
[04/30 17:07:33    363s] (I)       blocked area on Layer5 : 917678400  (0.26%)
[04/30 17:07:33    363s] (I)       blocked area on Layer6 : 45913572800  (12.98%)
[04/30 17:07:33    363s] (I)       blocked area on Layer7 : 26000383200  (7.35%)
[04/30 17:07:33    363s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:07:33    363s] (I)       Modeling time = 0.000 seconds
[04/30 17:07:33    363s] 
[04/30 17:07:33    363s] (I)       Number of ignored nets = 36
[04/30 17:07:33    363s] (I)       Number of fixed nets = 36.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:07:33    363s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:07:33    363s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:07:33    363s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1556.3 MB
[04/30 17:07:33    363s] (I)       Ndr track 0 does not exist
[04/30 17:07:33    363s] (I)       Ndr track 0 does not exist
[04/30 17:07:33    363s] (I)       Ndr track 0 does not exist
[04/30 17:07:33    363s] (I)       Layer1  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer2  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer3  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer4  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer5  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer6  viaCost=200.00
[04/30 17:07:33    363s] (I)       Layer7  viaCost=200.00
[04/30 17:07:33    363s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:07:33    363s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:07:33    363s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:07:33    363s] (I)       Site Width          :   920  (dbu)
[04/30 17:07:33    363s] (I)       Row Height          :  7380  (dbu)
[04/30 17:07:33    363s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:07:33    363s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:07:33    363s] (I)       grid                :    81    79     8
[04/30 17:07:33    363s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:07:33    363s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:07:33    363s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:07:33    363s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:07:33    363s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:07:33    363s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:07:33    363s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:07:33    363s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:07:33    363s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:07:33    363s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:07:33    363s] (I)       --------------------------------------------------------
[04/30 17:07:33    363s] 
[04/30 17:07:33    363s] [NR-eGR] ============ Routing rule table ============
[04/30 17:07:33    363s] [NR-eGR] Rule id 0. Nets 2145 
[04/30 17:07:33    363s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:07:33    363s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:07:33    363s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:07:33    363s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:07:33    363s] [NR-eGR] Rule id 1. Nets 0 
[04/30 17:07:33    363s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:07:33    363s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:07:33    363s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:07:33    363s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:07:33    363s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:07:33    363s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:07:33    363s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:07:33    363s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:07:33    363s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:07:33    363s] [NR-eGR] ========================================
[04/30 17:07:33    363s] [NR-eGR] 
[04/30 17:07:33    363s] (I)       After initializing earlyGlobalRoute syMemory usage = 1556.3 MB
[04/30 17:07:33    363s] (I)       Loading and dumping file time : 0.03 seconds
[04/30 17:07:33    363s] (I)       ============= Initialization =============
[04/30 17:07:33    363s] (I)       totalPins=6096  totalGlobalPin=5907 (96.90%)
[04/30 17:07:33    363s] (I)       total 2D Cap : 340352 = (170917 H, 169435 V)
[04/30 17:07:33    363s] [NR-eGR] Layer group 1: route 2145 net(s) in layer range [2, 8]
[04/30 17:07:33    363s] (I)       ============  Phase 1a Route ============
[04/30 17:07:33    363s] (I)       Phase 1a runs 0.01 seconds
[04/30 17:07:33    363s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] (I)       ============  Phase 1b Route ============
[04/30 17:07:33    363s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.411026e+04um
[04/30 17:07:33    363s] (I)       ============  Phase 1c Route ============
[04/30 17:07:33    363s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] (I)       ============  Phase 1d Route ============
[04/30 17:07:33    363s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] (I)       ============  Phase 1e Route ============
[04/30 17:07:33    363s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:07:33    363s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.411026e+04um
[04/30 17:07:33    363s] [NR-eGR] 
[04/30 17:07:33    363s] (I)       ============  Phase 1l Route ============
[04/30 17:07:33    363s] (I)       Phase 1l runs 0.01 seconds
[04/30 17:07:33    363s] (I)       
[04/30 17:07:33    363s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:07:33    363s] [NR-eGR]                OverCon            
[04/30 17:07:33    363s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:07:33    363s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:07:33    363s] [NR-eGR] ------------------------------------
[04/30 17:07:33    363s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] ------------------------------------
[04/30 17:07:33    363s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:07:33    363s] [NR-eGR] 
[04/30 17:07:33    363s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:07:33    363s] (I)       total 2D Cap : 340431 = (170956 H, 169475 V)
[04/30 17:07:33    363s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:07:33    363s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:07:33    363s] (I)       ============= track Assignment ============
[04/30 17:07:33    363s] (I)       extract Global 3D Wires
[04/30 17:07:33    363s] (I)       Extract Global WL : time=0.00
[04/30 17:07:33    363s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/30 17:07:33    363s] (I)       Initialization real time=0.00 seconds
[04/30 17:07:33    363s] (I)       Run Multi-thread track assignment
[04/30 17:07:33    363s] (I)       merging nets...
[04/30 17:07:33    363s] (I)       merging nets done
[04/30 17:07:33    363s] (I)       Kernel real time=0.05 seconds
[04/30 17:07:33    363s] (I)       End Greedy Track Assignment
[04/30 17:07:33    363s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:07:33    363s] [NR-eGR] Layer1(METAL1)(F) length: 3.680000e+00um, number of vias: 6432
[04/30 17:07:33    363s] [NR-eGR] Layer2(METAL2)(V) length: 2.256296e+04um, number of vias: 8935
[04/30 17:07:33    363s] [NR-eGR] Layer3(METAL3)(H) length: 2.180400e+04um, number of vias: 571
[04/30 17:07:33    363s] [NR-eGR] Layer4(METAL4)(V) length: 3.239835e+03um, number of vias: 275
[04/30 17:07:33    363s] [NR-eGR] Layer5(METAL5)(H) length: 8.717000e+02um, number of vias: 32
[04/30 17:07:33    363s] [NR-eGR] Layer6(METAL6)(V) length: 3.477860e+02um, number of vias: 24
[04/30 17:07:33    363s] [NR-eGR] Layer7(METAL7)(H) length: 2.244085e+02um, number of vias: 0
[04/30 17:07:33    363s] [NR-eGR] Layer8(METAL8)(V) length: 0.000000e+00um, number of vias: 0
[04/30 17:07:33    363s] [NR-eGR] Total length: 4.905437e+04um, number of vias: 16269
[04/30 17:07:33    363s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:07:34    363s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[04/30 17:07:34    363s] [NR-eGR] --------------------------------------------------------------------------
[04/30 17:07:34    363s] [NR-eGR] End Peak syMemory usage = 1525.8 MB
[04/30 17:07:34    363s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
[04/30 17:07:34    363s] Extraction called for design 'IOTDF' of instances=1826 and nets=2663 using extraction engine 'preRoute' .
[04/30 17:07:34    363s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:07:34    363s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:07:34    363s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:07:34    363s] RC Extraction called in multi-corner(1) mode.
[04/30 17:07:34    363s] RCMode: PreRoute
[04/30 17:07:34    363s]       RC Corner Indexes            0   
[04/30 17:07:34    363s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:07:34    363s] Resistance Scaling Factor    : 1.00000 
[04/30 17:07:34    363s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:07:34    363s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:07:34    363s] Shrink Factor                : 1.00000
[04/30 17:07:34    363s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:07:34    363s] Using capacitance table file ...
[04/30 17:07:34    363s] Updating RC grid for preRoute extraction ...
[04/30 17:07:34    363s] Initializing multi-corner capacitance tables ... 
[04/30 17:07:34    363s] Initializing multi-corner resistance tables ...
[04/30 17:07:34    363s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1525.785M)
[04/30 17:07:34    363s] Compute RC Scale Done ...
[04/30 17:07:34    363s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:34    363s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 17:07:34    363s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:34    363s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 17:07:34    363s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:34    363s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 17:07:34    363s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 17:07:34    363s] #################################################################################
[04/30 17:07:34    363s] # Design Stage: PreRoute
[04/30 17:07:34    363s] # Design Name: IOTDF
[04/30 17:07:34    363s] # Design Mode: 90nm
[04/30 17:07:34    363s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:07:34    363s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:07:34    363s] # Signoff Settings: SI Off 
[04/30 17:07:34    363s] #################################################################################
[04/30 17:07:34    364s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:07:34    364s] Calculate delays in BcWc mode...
[04/30 17:07:34    364s] Topological Sorting (REAL = 0:00:00.0, MEM = 1595.2M, InitMEM = 1595.2M)
[04/30 17:07:34    364s] Start delay calculation (fullDC) (1 T). (MEM=1595.18)
[04/30 17:07:34    364s] End AAE Lib Interpolated Model. (MEM=1595.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:35    364s] Total number of fetched objects 2321
[04/30 17:07:35    364s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:35    364s] End delay calculation. (MEM=1614.25 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 17:07:35    364s] End delay calculation (fullDC). (MEM=1614.25 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:07:35    364s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1614.3M) ***
[04/30 17:07:35    364s] Begin: GigaOpt postEco DRV Optimization
[04/30 17:07:35    364s] Info: 36 nets with fixed/cover wires excluded.
[04/30 17:07:35    364s] Info: 37 clock nets excluded from IPO operation.
[04/30 17:07:35    364s] PhyDesignGrid: maxLocalDensity 0.98
[04/30 17:07:35    364s] ### Creating PhyDesignMc. totSessionCpu=0:06:05 mem=1614.3M
[04/30 17:07:35    364s] Core basic site is TSM13SITE
[04/30 17:07:35    364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:07:35    364s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:05 mem=1614.3M
[04/30 17:07:35    364s] 
[04/30 17:07:35    364s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/30 17:07:35    364s] ### Creating LA Mngr. totSessionCpu=0:06:05 mem=1614.3M
[04/30 17:07:35    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:05 mem=1614.3M
[04/30 17:07:36    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:36    366s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/30 17:07:36    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:36    366s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/30 17:07:36    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:36    366s] Info: violation cost 1418.273682 (cap = 734.394287, tran = 683.879456, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 17:07:36    366s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0|  73.17|          |         |
[04/30 17:07:37    366s] Info: violation cost 1418.273682 (cap = 734.394287, tran = 683.879456, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/30 17:07:37    366s] |   130|   130|    -4.68|   130|   130|    -0.86|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0|  73.17| 0:00:01.0|  1690.6M|
[04/30 17:07:37    366s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] ###############################################################################
[04/30 17:07:37    366s] #
[04/30 17:07:37    366s] #  Large fanout net report:  
[04/30 17:07:37    366s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/30 17:07:37    366s] #     - current density: 73.17
[04/30 17:07:37    366s] #
[04/30 17:07:37    366s] #  List of high fanout nets:
[04/30 17:07:37    366s] #
[04/30 17:07:37    366s] ###############################################################################
[04/30 17:07:37    366s] **** Begin NDR-Layer Usage Statistics ****
[04/30 17:07:37    366s] Layer 4 has 16 constrained nets 
[04/30 17:07:37    366s] Layer 6 has 21 constrained nets 
[04/30 17:07:37    366s] **** End NDR-Layer Usage Statistics ****
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] =======================================================================
[04/30 17:07:37    366s]                 Reasons for remaining drv violations
[04/30 17:07:37    366s] =======================================================================
[04/30 17:07:37    366s] *info: Total 130 net(s) have violations which can't be fixed by DRV optimization.
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] SingleBuffering failure reasons
[04/30 17:07:37    366s] ------------------------------------------------
[04/30 17:07:37    366s] *info:   130 net(s): Could not be fixed as the violating term's net is not routed.
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] Resizing failure reasons
[04/30 17:07:37    366s] ------------------------------------------------
[04/30 17:07:37    366s] *info:   130 net(s): Could not be fixed because no move is found.
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1690.6M) ***
[04/30 17:07:37    366s] 
[04/30 17:07:37    366s] End: GigaOpt postEco DRV Optimization
[04/30 17:07:37    366s] **INFO: Flow update: Design timing is met.
[04/30 17:07:37    366s] **INFO: Flow update: Design timing is met.
[04/30 17:07:37    366s] **INFO: Flow update: Design timing is met.
[04/30 17:07:37    366s] *** Steiner Routed Nets: 6.333%; Threshold: 100; Threshold for Hold: 100
[04/30 17:07:37    366s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=1671.5M
[04/30 17:07:37    366s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=1671.5M
[04/30 17:07:37    366s] Re-routed 139 nets
[04/30 17:07:37    366s] Extraction called for design 'IOTDF' of instances=1826 and nets=2663 using extraction engine 'preRoute' .
[04/30 17:07:37    366s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:07:37    366s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:07:37    366s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:07:37    366s] RC Extraction called in multi-corner(1) mode.
[04/30 17:07:37    366s] RCMode: PreRoute
[04/30 17:07:37    366s]       RC Corner Indexes            0   
[04/30 17:07:37    366s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:07:37    366s] Resistance Scaling Factor    : 1.00000 
[04/30 17:07:37    366s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:07:37    366s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:07:37    366s] Shrink Factor                : 1.00000
[04/30 17:07:37    366s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:07:37    366s] Using capacitance table file ...
[04/30 17:07:37    366s] Initializing multi-corner capacitance tables ... 
[04/30 17:07:37    366s] Initializing multi-corner resistance tables ...
[04/30 17:07:37    366s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1557.020M)
[04/30 17:07:37    366s] #################################################################################
[04/30 17:07:37    366s] # Design Stage: PreRoute
[04/30 17:07:37    366s] # Design Name: IOTDF
[04/30 17:07:37    366s] # Design Mode: 90nm
[04/30 17:07:37    366s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:07:37    366s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:07:37    366s] # Signoff Settings: SI Off 
[04/30 17:07:37    366s] #################################################################################
[04/30 17:07:37    366s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:07:37    366s] Calculate delays in BcWc mode...
[04/30 17:07:37    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 1557.0M, InitMEM = 1557.0M)
[04/30 17:07:37    366s] Start delay calculation (fullDC) (1 T). (MEM=1557.02)
[04/30 17:07:37    367s] End AAE Lib Interpolated Model. (MEM=1557.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:38    367s] Total number of fetched objects 2321
[04/30 17:07:38    367s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:38    367s] End delay calculation. (MEM=1614.25 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 17:07:38    367s] End delay calculation (fullDC). (MEM=1614.25 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:07:38    367s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1614.3M) ***
[04/30 17:07:38    367s] 
[04/30 17:07:38    367s] Active setup views:
[04/30 17:07:38    367s]  av_func_mode_max
[04/30 17:07:38    367s]   Dominating endpoints: 0
[04/30 17:07:38    367s]   Dominating TNS: -0.000
[04/30 17:07:38    367s] 
[04/30 17:07:38    367s] *** Enable all active views. ***
[04/30 17:07:38    367s] Extraction called for design 'IOTDF' of instances=1826 and nets=2663 using extraction engine 'preRoute' .
[04/30 17:07:38    367s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:07:38    367s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:07:38    367s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:07:38    367s] RC Extraction called in multi-corner(1) mode.
[04/30 17:07:38    367s] RCMode: PreRoute
[04/30 17:07:38    367s]       RC Corner Indexes            0   
[04/30 17:07:38    367s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:07:38    367s] Resistance Scaling Factor    : 1.00000 
[04/30 17:07:38    367s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:07:38    367s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:07:38    367s] Shrink Factor                : 1.00000
[04/30 17:07:38    367s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:07:38    367s] Using capacitance table file ...
[04/30 17:07:38    367s] Initializing multi-corner capacitance tables ... 
[04/30 17:07:38    367s] Initializing multi-corner resistance tables ...
[04/30 17:07:38    367s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1528.035M)
[04/30 17:07:38    367s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:07:38    367s] [NR-eGR] Started earlyGlobalRoute kernel
[04/30 17:07:38    367s] [NR-eGR] Initial Peak syMemory usage = 1528.0 MB
[04/30 17:07:38    367s] (I)       Reading DB...
[04/30 17:07:38    367s] (I)       before initializing RouteDB syMemory usage = 1528.0 MB
[04/30 17:07:38    367s] (I)       congestionReportName   : 
[04/30 17:07:38    367s] (I)       layerRangeFor2DCongestion : 
[04/30 17:07:38    367s] (I)       buildTerm2TermWires    : 0
[04/30 17:07:38    367s] (I)       doTrackAssignment      : 1
[04/30 17:07:38    367s] (I)       dumpBookshelfFiles     : 0
[04/30 17:07:38    367s] (I)       numThreads             : 1
[04/30 17:07:38    367s] (I)       bufferingAwareRouting  : false
[04/30 17:07:38    367s] [NR-eGR] honorMsvRouteConstraint: false
[04/30 17:07:38    367s] (I)       honorPin               : false
[04/30 17:07:38    367s] (I)       honorPinGuide          : true
[04/30 17:07:38    367s] (I)       honorPartition         : false
[04/30 17:07:38    367s] (I)       allowPartitionCrossover: false
[04/30 17:07:38    367s] (I)       honorSingleEntry       : true
[04/30 17:07:38    367s] (I)       honorSingleEntryStrong : true
[04/30 17:07:38    367s] (I)       handleViaSpacingRule   : false
[04/30 17:07:38    367s] (I)       handleEolSpacingRule   : false
[04/30 17:07:38    367s] (I)       PDConstraint           : none
[04/30 17:07:38    367s] (I)       expBetterNDRHandling   : false
[04/30 17:07:38    367s] [NR-eGR] honorClockSpecNDR      : 0
[04/30 17:07:38    367s] (I)       routingEffortLevel     : 3
[04/30 17:07:38    367s] (I)       effortLevel            : standard
[04/30 17:07:38    367s] [NR-eGR] minRouteLayer          : 2
[04/30 17:07:38    367s] [NR-eGR] maxRouteLayer          : 127
[04/30 17:07:38    367s] (I)       relaxedTopLayerCeiling : 127
[04/30 17:07:38    367s] (I)       relaxedBottomLayerFloor: 2
[04/30 17:07:38    367s] (I)       numRowsPerGCell        : 1
[04/30 17:07:38    367s] (I)       speedUpLargeDesign     : 0
[04/30 17:07:38    367s] (I)       multiThreadingTA       : 1
[04/30 17:07:38    367s] (I)       blkAwareLayerSwitching : 1
[04/30 17:07:38    367s] (I)       optimizationMode       : false
[04/30 17:07:38    367s] (I)       routeSecondPG          : false
[04/30 17:07:38    367s] (I)       scenicRatioForLayerRelax: 0.00
[04/30 17:07:38    367s] (I)       detourLimitForLayerRelax: 0.00
[04/30 17:07:38    367s] (I)       punchThroughDistance   : 500.00
[04/30 17:07:38    367s] (I)       scenicBound            : 1.15
[04/30 17:07:38    367s] (I)       maxScenicToAvoidBlk    : 100.00
[04/30 17:07:38    367s] (I)       source-to-sink ratio   : 0.00
[04/30 17:07:38    367s] (I)       targetCongestionRatioH : 1.00
[04/30 17:07:38    367s] (I)       targetCongestionRatioV : 1.00
[04/30 17:07:38    367s] (I)       layerCongestionRatio   : 0.70
[04/30 17:07:38    367s] (I)       m1CongestionRatio      : 0.10
[04/30 17:07:38    367s] (I)       m2m3CongestionRatio    : 0.70
[04/30 17:07:38    367s] (I)       localRouteEffort       : 1.00
[04/30 17:07:38    367s] (I)       numSitesBlockedByOneVia: 8.00
[04/30 17:07:38    367s] (I)       supplyScaleFactorH     : 1.00
[04/30 17:07:38    367s] (I)       supplyScaleFactorV     : 1.00
[04/30 17:07:38    367s] (I)       highlight3DOverflowFactor: 0.00
[04/30 17:07:38    367s] (I)       doubleCutViaModelingRatio: 0.00
[04/30 17:07:38    367s] (I)       routeVias              : 
[04/30 17:07:38    367s] (I)       readTROption           : true
[04/30 17:07:38    367s] (I)       extraSpacingFactor     : 1.00
[04/30 17:07:38    367s] [NR-eGR] numTracksPerClockWire  : 0
[04/30 17:07:38    367s] (I)       routeSelectedNetsOnly  : false
[04/30 17:07:38    367s] (I)       clkNetUseMaxDemand     : false
[04/30 17:07:38    367s] (I)       extraDemandForClocks   : 0
[04/30 17:07:38    367s] (I)       steinerRemoveLayers    : false
[04/30 17:07:38    367s] (I)       demoteLayerScenicScale : 1.00
[04/30 17:07:38    367s] (I)       nonpreferLayerCostScale : 100.00
[04/30 17:07:38    367s] (I)       similarTopologyRoutingFast : false
[04/30 17:07:38    367s] (I)       spanningTreeRefinement : false
[04/30 17:07:38    367s] (I)       spanningTreeRefinementAlpha : 0.50
[04/30 17:07:38    367s] (I)       starting read tracks
[04/30 17:07:38    367s] (I)       build grid graph
[04/30 17:07:38    367s] (I)       build grid graph start
[04/30 17:07:38    367s] [NR-eGR] Layer1 has no routable track
[04/30 17:07:38    367s] [NR-eGR] Layer2 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer3 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer4 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer5 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer6 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer7 has single uniform track structure
[04/30 17:07:38    367s] [NR-eGR] Layer8 has single uniform track structure
[04/30 17:07:38    367s] (I)       build grid graph end
[04/30 17:07:38    367s] (I)       numViaLayers=8
[04/30 17:07:38    367s] (I)       Reading via VIA12_XR for layer: 0 
[04/30 17:07:38    367s] (I)       Reading via VIA23_V for layer: 1 
[04/30 17:07:38    367s] (I)       Reading via VIA34_H for layer: 2 
[04/30 17:07:38    367s] (I)       Reading via VIA45_V for layer: 3 
[04/30 17:07:38    367s] (I)       Reading via VIA56_H for layer: 4 
[04/30 17:07:38    367s] (I)       Reading via VIA67_V for layer: 5 
[04/30 17:07:38    367s] (I)       Reading via VIA78_V for layer: 6 
[04/30 17:07:38    367s] (I)       end build via table
[04/30 17:07:38    367s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=825 numBumpBlks=0 numBoundaryFakeBlks=0
[04/30 17:07:38    367s] [NR-eGR] numPreroutedNet = 36  numPreroutedWires = 1544
[04/30 17:07:38    367s] (I)       readDataFromPlaceDB
[04/30 17:07:38    367s] (I)       Read net information..
[04/30 17:07:38    367s] [NR-eGR] Read numTotalNets=2181  numIgnoredNets=36
[04/30 17:07:38    367s] (I)       Read testcase time = 0.000 seconds
[04/30 17:07:38    367s] 
[04/30 17:07:38    367s] (I)       read default dcut vias
[04/30 17:07:38    367s] (I)       Reading via VIA12_2CUT_N for layer: 0 
[04/30 17:07:38    367s] (I)       Reading via VIA23_2CUT_E for layer: 1 
[04/30 17:07:38    367s] (I)       Reading via VIA34_2CUT_E for layer: 2 
[04/30 17:07:38    367s] (I)       Reading via VIA45_2CUT_E for layer: 3 
[04/30 17:07:38    367s] (I)       Reading via VIA56_2CUT_E for layer: 4 
[04/30 17:07:38    367s] (I)       Reading via VIA67_2CUT_N for layer: 5 
[04/30 17:07:38    367s] (I)       Reading via VIA78_2CUT_E for layer: 6 
[04/30 17:07:38    367s] (I)       build grid graph start
[04/30 17:07:38    367s] (I)       build grid graph end
[04/30 17:07:38    367s] (I)       Model blockage into capacity
[04/30 17:07:38    367s] (I)       Read numBlocks=825  numPreroutedWires=1544  numCapScreens=0
[04/30 17:07:38    367s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/30 17:07:38    367s] (I)       blocked area on Layer2 : 383300800  (0.11%)
[04/30 17:07:38    367s] (I)       blocked area on Layer3 : 818146800  (0.23%)
[04/30 17:07:38    367s] (I)       blocked area on Layer4 : 828577200  (0.23%)
[04/30 17:07:38    367s] (I)       blocked area on Layer5 : 917678400  (0.26%)
[04/30 17:07:38    367s] (I)       blocked area on Layer6 : 45913572800  (12.98%)
[04/30 17:07:38    367s] (I)       blocked area on Layer7 : 26000383200  (7.35%)
[04/30 17:07:38    367s] (I)       blocked area on Layer8 : 0  (0.00%)
[04/30 17:07:38    367s] (I)       Modeling time = 0.000 seconds
[04/30 17:07:38    367s] 
[04/30 17:07:38    367s] (I)       Number of ignored nets = 36
[04/30 17:07:38    367s] (I)       Number of fixed nets = 36.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of clock nets = 36.  Ignored: No
[04/30 17:07:38    367s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of special nets = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/30 17:07:38    367s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/30 17:07:38    367s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1528.0 MB
[04/30 17:07:38    367s] (I)       Ndr track 0 does not exist
[04/30 17:07:38    367s] (I)       Ndr track 0 does not exist
[04/30 17:07:38    367s] (I)       Ndr track 0 does not exist
[04/30 17:07:38    367s] (I)       Layer1  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer2  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer3  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer4  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer5  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer6  viaCost=200.00
[04/30 17:07:38    367s] (I)       Layer7  viaCost=200.00
[04/30 17:07:38    367s] (I)       ---------------------Grid Graph Info--------------------
[04/30 17:07:38    367s] (I)       routing area        :  (-300380, -294380) - (300380, 294380)
[04/30 17:07:38    367s] (I)       core area           :  (-220340, -214020) - (220340, 214020)
[04/30 17:07:38    367s] (I)       Site Width          :   920  (dbu)
[04/30 17:07:38    367s] (I)       Row Height          :  7380  (dbu)
[04/30 17:07:38    367s] (I)       GCell Width         :  7380  (dbu)
[04/30 17:07:38    367s] (I)       GCell Height        :  7380  (dbu)
[04/30 17:07:38    367s] (I)       grid                :    81    79     8
[04/30 17:07:38    367s] (I)       vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/30 17:07:39    367s] (I)       horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/30 17:07:39    367s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/30 17:07:39    367s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/30 17:07:39    367s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/30 17:07:39    367s] (I)       First Track Coord   :     0 -299920 -293970 -299920 -293970 -299920 -293970 -298080
[04/30 17:07:39    367s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/30 17:07:39    367s] (I)       Total num of tracks :     0   653   718   653   718   653   718   261
[04/30 17:07:39    367s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/30 17:07:39    367s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/30 17:07:39    367s] (I)       --------------------------------------------------------
[04/30 17:07:39    367s] 
[04/30 17:07:39    367s] [NR-eGR] ============ Routing rule table ============
[04/30 17:07:39    367s] [NR-eGR] Rule id 0. Nets 2145 
[04/30 17:07:39    367s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[04/30 17:07:39    367s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/30 17:07:39    367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:07:39    367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/30 17:07:39    367s] [NR-eGR] Rule id 1. Nets 0 
[04/30 17:07:39    367s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=2  maxHorDemand=7  maxVerDemand=7
[04/30 17:07:39    367s] [NR-eGR] Pitch:  L1=3400  L2=2460  L3=2460  L4=2460  L5=4100  L6=4100  L7=5740  L8=5400
[04/30 17:07:39    367s] (I)       NumUsedTracks:  L1=5  L2=3  L3=3  L4=3  L5=5  L6=5  L7=7  L8=3
[04/30 17:07:39    367s] (I)       NumFullyUsedTracks:  L1=4  L2=2  L3=2  L4=2  L5=4  L6=4  L7=6  L8=2
[04/30 17:07:39    367s] [NR-eGR] Rule id 2. Nets 0 
[04/30 17:07:39    367s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[04/30 17:07:39    367s] [NR-eGR] Pitch:  L1=680  L2=920  L3=820  L4=920  L5=2460  L6=2460  L7=2460  L8=2300
[04/30 17:07:39    367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:07:39    367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=3  L6=3  L7=3  L8=1
[04/30 17:07:39    367s] [NR-eGR] ========================================
[04/30 17:07:39    367s] [NR-eGR] 
[04/30 17:07:39    367s] (I)       After initializing earlyGlobalRoute syMemory usage = 1528.0 MB
[04/30 17:07:39    367s] (I)       Loading and dumping file time : 0.06 seconds
[04/30 17:07:39    367s] (I)       ============= Initialization =============
[04/30 17:07:39    367s] (I)       totalPins=6096  totalGlobalPin=5907 (96.90%)
[04/30 17:07:39    367s] (I)       total 2D Cap : 340352 = (170917 H, 169435 V)
[04/30 17:07:39    367s] [NR-eGR] Layer group 1: route 2145 net(s) in layer range [2, 8]
[04/30 17:07:39    367s] (I)       ============  Phase 1a Route ============
[04/30 17:07:39    367s] (I)       Phase 1a runs 0.01 seconds
[04/30 17:07:39    367s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:39    367s] (I)       
[04/30 17:07:39    367s] (I)       ============  Phase 1b Route ============
[04/30 17:07:39    367s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:39    367s] (I)       
[04/30 17:07:39    367s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.411026e+04um
[04/30 17:07:39    367s] (I)       ============  Phase 1c Route ============
[04/30 17:07:39    367s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:39    367s] (I)       
[04/30 17:07:39    367s] (I)       ============  Phase 1d Route ============
[04/30 17:07:39    367s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:39    367s] (I)       
[04/30 17:07:39    367s] (I)       ============  Phase 1e Route ============
[04/30 17:07:39    367s] (I)       Phase 1e runs 0.00 seconds
[04/30 17:07:40    367s] (I)       Usage: 11954 = (5629 H, 6325 V) = (3.29% H, 3.73% V) = (2.077e+04um H, 2.334e+04um V)
[04/30 17:07:40    367s] (I)       
[04/30 17:07:40    367s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.411026e+04um
[04/30 17:07:40    367s] [NR-eGR] 
[04/30 17:07:40    367s] (I)       ============  Phase 1l Route ============
[04/30 17:07:40    367s] (I)       Phase 1l runs 0.01 seconds
[04/30 17:07:40    367s] (I)       
[04/30 17:07:40    367s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[04/30 17:07:40    367s] [NR-eGR]                OverCon            
[04/30 17:07:40    367s] [NR-eGR]                 #Gcell     %Gcell
[04/30 17:07:40    367s] [NR-eGR] Layer              (0)    OverCon 
[04/30 17:07:40    367s] [NR-eGR] ------------------------------------
[04/30 17:07:40    367s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] ------------------------------------
[04/30 17:07:40    367s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[04/30 17:07:40    367s] [NR-eGR] 
[04/30 17:07:40    367s] (I)       Total Global Routing Runtime: 0.02 seconds
[04/30 17:07:40    367s] (I)       total 2D Cap : 340431 = (170956 H, 169475 V)
[04/30 17:07:40    367s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/30 17:07:40    367s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/30 17:07:40    367s] [NR-eGR] End Peak syMemory usage = 1528.0 MB
[04/30 17:07:40    367s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.09 seconds
[04/30 17:07:40    367s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:40    367s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 17:07:40    367s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:40    367s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 17:07:40    367s] [hotspot] +------------+---------------+---------------+
[04/30 17:07:40    367s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 17:07:40    367s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 17:07:40    367s] #################################################################################
[04/30 17:07:40    367s] # Design Stage: PreRoute
[04/30 17:07:40    367s] # Design Name: IOTDF
[04/30 17:07:40    367s] # Design Mode: 90nm
[04/30 17:07:40    367s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:07:40    367s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:07:40    367s] # Signoff Settings: SI Off 
[04/30 17:07:40    367s] #################################################################################
[04/30 17:07:40    368s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:07:40    368s] Calculate delays in BcWc mode...
[04/30 17:07:40    368s] Topological Sorting (REAL = 0:00:00.0, MEM = 1554.0M, InitMEM = 1554.0M)
[04/30 17:07:40    368s] Start delay calculation (fullDC) (1 T). (MEM=1554)
[04/30 17:07:40    368s] End AAE Lib Interpolated Model. (MEM=1554 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:41    368s] Total number of fetched objects 2321
[04/30 17:07:41    368s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:07:41    368s] End delay calculation. (MEM=1614.24 CPU=0:00:00.5 REAL=0:00:01.0)
[04/30 17:07:41    368s] End delay calculation (fullDC). (MEM=1614.24 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:07:41    368s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1614.2M) ***
[04/30 17:07:41    368s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:06:09 mem=1614.2M)
[04/30 17:07:41    368s] Reported timing to dir ./timingReports
[04/30 17:07:41    368s] **optDesign ... cpu = 0:00:32, real = 0:00:37, mem = 1243.0M, totSessionCpu=0:06:09 **
[04/30 17:07:41    369s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.069  |  0.069  |  2.817  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:37, mem = 1243.2M, totSessionCpu=0:06:09 **
[04/30 17:07:41    369s] *** Finished optDesign ***
[04/30 17:07:41    369s] 
[04/30 17:07:41    369s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:46.5 real=0:00:53.4)
[04/30 17:07:41    369s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:11.1 real=0:00:11.6)
[04/30 17:07:41    369s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:04.0 real=0:00:04.4)
[04/30 17:07:41    369s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:03.8 real=0:00:04.0)
[04/30 17:07:41    369s] Info: pop threads available for lower-level modules during optimization.
[04/30 17:07:41    369s] Deleting Lib Analyzer.
[04/30 17:07:42    369s] Info: Destroy the CCOpt slew target map.
[04/30 17:07:42    369s] Set place::cacheFPlanSiteMark to 0
[04/30 17:07:42    369s] 
[04/30 17:07:42    369s] *** Summary of all messages that are not suppressed in this session:
[04/30 17:07:42    369s] Severity  ID               Count  Summary                                  
[04/30 17:07:42    369s] WARNING   IMPEXT-3530          8  The process node is not set. Use the com...
[04/30 17:07:42    369s] WARNING   IMPEXT-6140       4567  The RC table is not interpolated for wir...
[04/30 17:07:42    369s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/30 17:07:42    369s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/30 17:07:42    369s] WARNING   IMPOPT-665         143  %s : Net has unplaced terms or is connec...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1261        3  The skew target of %s for %s is too smal...
[04/30 17:07:42    369s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[04/30 17:07:42    369s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[04/30 17:07:42    369s] *** Message Summary: 4749 warning(s), 0 error(s)
[04/30 17:07:42    369s] 
[04/30 17:07:42    369s] #% End ccopt_design (date=04/30 17:07:42, total cpu=0:00:58.2, real=0:01:25, peak res=1260.6M, current mem=1243.2M)
[04/30 17:08:14    372s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 17:08:14    372s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/30 17:08:14    372s] Start to check current routing status for nets...
[04/30 17:08:14    372s] All nets are already routed correctly.
[04/30 17:08:14    372s] End to check current routing status for nets (mem=1495.2M)
[04/30 17:08:14    372s] Effort level <high> specified for reg2reg path_group
[04/30 17:08:15    373s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.069  |  0.069  |  2.817  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 17:08:15    373s] Total CPU time: 0.76 sec
[04/30 17:08:15    373s] Total Real time: 1.0 sec
[04/30 17:08:15    373s] Total Memory Usage: 1495.175781 Mbytes
[04/30 17:08:44    376s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 17:08:44    376s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/30 17:08:44    376s] Start to check current routing status for nets...
[04/30 17:08:44    376s] All nets are already routed correctly.
[04/30 17:08:44    376s] End to check current routing status for nets (mem=1472.7M)
[04/30 17:08:44    376s] Effort level <high> specified for reg2reg path_group
[04/30 17:08:45    376s] #################################################################################
[04/30 17:08:45    376s] # Design Stage: PreRoute
[04/30 17:08:45    376s] # Design Name: IOTDF
[04/30 17:08:45    376s] # Design Mode: 90nm
[04/30 17:08:45    376s] # Analysis Mode: MMMC Non-OCV 
[04/30 17:08:45    376s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:08:45    376s] # Signoff Settings: SI Off 
[04/30 17:08:45    376s] #################################################################################
[04/30 17:08:45    376s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:08:45    376s] Calculate delays in BcWc mode...
[04/30 17:08:45    376s] Calculate delays in BcWc mode...
[04/30 17:08:45    376s] Topological Sorting (REAL = 0:00:00.0, MEM = 1492.9M, InitMEM = 1492.9M)
[04/30 17:08:45    376s] Start delay calculation (fullDC) (1 T). (MEM=1492.92)
[04/30 17:08:45    376s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[04/30 17:08:45    376s] End AAE Lib Interpolated Model. (MEM=1492.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:08:45    377s] Total number of fetched objects 2321
[04/30 17:08:45    377s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:08:45    377s] End delay calculation. (MEM=1548.15 CPU=0:00:00.7 REAL=0:00:00.0)
[04/30 17:08:46    377s] End delay calculation (fullDC). (MEM=1548.15 CPU=0:00:00.8 REAL=0:00:01.0)
[04/30 17:08:46    377s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1548.2M) ***
[04/30 17:08:46    377s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:06:18 mem=1548.2M)
[04/30 17:08:46    377s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.147  |  0.147  |  0.757  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 73.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 17:08:46    378s] Total CPU time: 1.51 sec
[04/30 17:08:46    378s] Total Real time: 2.0 sec
[04/30 17:08:46    378s] Total Memory Usage: 1470.730469 Mbytes
[04/30 17:09:51    384s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/30 17:09:51    384s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VSS VDD } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[04/30 17:09:51    384s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/30 17:09:51    384s] *** Begin SPECIAL ROUTE on Tue Apr 30 17:09:51 2024 ***
[04/30 17:09:51    384s] SPECIAL ROUTE ran on directory: /home/raid7_2/userb10/b10163/ICD2024/ICD_HW4/03_APR/layout
[04/30 17:09:51    384s] SPECIAL ROUTE ran on machine: cad33 (Linux 3.10.0-1160.88.1.el7.x86_64 Xeon 1.60Ghz)
[04/30 17:09:51    384s] 
[04/30 17:09:51    384s] Begin option processing ...
[04/30 17:09:51    384s] srouteConnectPowerBump set to false
[04/30 17:09:51    384s] routeSelectNet set to "VSS VDD"
[04/30 17:09:51    384s] routeSpecial set to true
[04/30 17:09:51    384s] srouteBottomLayerLimit set to 1
[04/30 17:09:51    384s] srouteBottomTargetLayerLimit set to 1
[04/30 17:09:51    384s] srouteConnectBlockPin set to false
[04/30 17:09:51    384s] srouteConnectConverterPin set to false
[04/30 17:09:51    384s] srouteConnectPadPin set to false
[04/30 17:09:51    384s] srouteConnectStripe set to false
[04/30 17:09:51    384s] srouteCrossoverViaBottomLayer set to 1
[04/30 17:09:51    384s] srouteCrossoverViaTopLayer set to 8
[04/30 17:09:51    384s] srouteFollowCorePinEnd set to 3
[04/30 17:09:51    384s] srouteFollowPadPin set to false
[04/30 17:09:51    384s] srouteJogControl set to "preferWithChanges differentLayer"
[04/30 17:09:51    384s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/30 17:09:51    384s] sroutePadPinAllPorts set to true
[04/30 17:09:51    384s] sroutePreserveExistingRoutes set to true
[04/30 17:09:51    384s] srouteRoutePowerBarPortOnBothDir set to true
[04/30 17:09:51    384s] srouteStopBlockPin set to "nearestTarget"
[04/30 17:09:51    384s] srouteTopLayerLimit set to 8
[04/30 17:09:51    384s] srouteTopTargetLayerLimit set to 8
[04/30 17:09:51    384s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2429.00 megs.
[04/30 17:09:51    384s] 
[04/30 17:09:51    384s] Reading DB technology information...
[04/30 17:09:51    384s] Finished reading DB technology information.
[04/30 17:09:51    384s] Reading floorplan and netlist information...
[04/30 17:09:51    384s] Finished reading floorplan and netlist information.
[04/30 17:09:52    384s] Read in 16 layers, 8 routing layers, 1 overlap layer
[04/30 17:09:52    384s] Read in 1063 macros, 54 used
[04/30 17:09:52    384s] Read in 1826 components
[04/30 17:09:52    384s]   1826 core components: 0 unplaced, 1790 placed, 36 fixed
[04/30 17:09:52    384s] Read in 144 logical pins
[04/30 17:09:52    384s] Read in 163 nets, 19 routed
[04/30 17:09:52    384s] Read in 2 special nets, 2 routed
[04/30 17:09:52    384s] Read in 3652 terminals
[04/30 17:09:52    384s] 2 nets selected.
[04/30 17:09:52    384s] 
[04/30 17:09:52    384s] Begin power routing ...
[04/30 17:09:52    384s] CPU time for FollowPin 0 seconds
[04/30 17:09:52    384s] CPU time for FollowPin 0 seconds
[04/30 17:09:52    384s]   Number of Core ports routed: 118
[04/30 17:09:52    384s]   Number of Followpin connections: 59
[04/30 17:09:52    384s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2436.00 megs.
[04/30 17:09:52    384s] 
[04/30 17:09:52    384s] 
[04/30 17:09:52    384s] 
[04/30 17:09:52    384s]  Begin updating DB with routing results ...
[04/30 17:09:52    384s]  Updating DB with 0 via definition ...
[04/30 17:09:52    384s] sroute created 177 wires.
[04/30 17:09:52    384s] ViaGen created 590 vias, deleted 0 via to avoid violation.
[04/30 17:09:52    384s] +--------+----------------+----------------+
[04/30 17:09:52    384s] |  Layer |     Created    |     Deleted    |
[04/30 17:09:52    384s] +--------+----------------+----------------+
[04/30 17:09:52    384s] | METAL1 |       177      |       NA       |
[04/30 17:09:52    384s] |  VIA12 |       118      |        0       |
[04/30 17:09:52    384s] |  VIA23 |       118      |        0       |
[04/30 17:09:52    384s] |  VIA34 |       118      |        0       |
[04/30 17:09:52    384s] |  VIA45 |       118      |        0       |
[04/30 17:09:52    384s] |  VIA56 |       118      |        0       |
[04/30 17:09:52    384s] +--------+----------------+----------------+
[04/30 17:10:09    386s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 17:10:11    386s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[04/30 17:10:11    386s] Core basic site is TSM13SITE
[04/30 17:10:11    386s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:10:11    386s] *** Starting refinePlace (0:06:27 mem=1478.0M) ***
[04/30 17:10:11    386s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:10:11    386s] Starting refinePlace ...
[04/30 17:10:11    386s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:10:11    386s] Density distribution unevenness ratio = 3.723%
[04/30 17:10:11    386s]   Spread Effort: high, standalone mode, useDDP on.
[04/30 17:10:11    386s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1478.0MB) @(0:06:27 - 0:06:27).
[04/30 17:10:11    386s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:10:11    386s] wireLenOptFixPriorityInst 264 inst fixed
[04/30 17:10:11    386s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:10:11    386s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1478.0MB) @(0:06:27 - 0:06:27).
[04/30 17:10:11    386s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/30 17:10:11    386s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1478.0MB
[04/30 17:10:11    386s] Statistics of distance of Instance movement in refine placement:
[04/30 17:10:11    386s]   maximum (X+Y) =         0.00 um
[04/30 17:10:11    386s]   mean    (X+Y) =         0.00 um
[04/30 17:10:11    386s] Summary Report:
[04/30 17:10:11    386s] Instances move: 0 (out of 1790 movable)
[04/30 17:10:11    386s] Instances flipped: 0
[04/30 17:10:11    386s] Mean displacement: 0.00 um
[04/30 17:10:11    386s] Max displacement: 0.00 um 
[04/30 17:10:11    386s] Total instances moved : 0
[04/30 17:10:11    386s] Total net bbox length = 2.413e+05 (1.192e+05 1.221e+05) (ext = 2.006e+05)
[04/30 17:10:11    386s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1478.0MB
[04/30 17:10:11    386s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1478.0MB) @(0:06:27 - 0:06:27).
[04/30 17:10:11    386s] *** Finished refinePlace (0:06:27 mem=1478.0M) ***
[04/30 17:10:11    386s] Core basic site is TSM13SITE
[04/30 17:10:11    386s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:10:11    386s] default core: bins with density >  0.75 = 38.9 % ( 14 / 36 )
[04/30 17:10:11    386s] Density distribution unevenness ratio = 3.674%
[04/30 17:10:58    390s] <CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50
[04/30 17:10:58    390s] VERIFY_CONNECTIVITY use new engine.
[04/30 17:10:58    390s] 
[04/30 17:10:58    390s] ******** Start: VERIFY CONNECTIVITY ********
[04/30 17:10:58    390s] Start Time: Tue Apr 30 17:10:58 2024
[04/30 17:10:58    390s] 
[04/30 17:10:58    390s] Design Name: IOTDF
[04/30 17:10:58    390s] Database Units: 2000
[04/30 17:10:58    390s] Design Boundary: (-150.1900, -147.1900) (150.1900, 147.1900)
[04/30 17:10:58    390s] Error Limit = 1000; Warning Limit = 50
[04/30 17:10:58    390s] Check specified nets
[04/30 17:10:58    390s] 
[04/30 17:10:58    390s] Begin Summary 
[04/30 17:10:58    390s]   Found no problems or warnings.
[04/30 17:10:58    390s] End Summary
[04/30 17:10:58    390s] 
[04/30 17:10:58    390s] End Time: Tue Apr 30 17:10:58 2024
[04/30 17:10:58    390s] Time Elapsed: 0:00:00.0
[04/30 17:10:58    390s] 
[04/30 17:10:58    390s] ******** End: VERIFY CONNECTIVITY ********
[04/30 17:10:58    390s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/30 17:10:58    390s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[04/30 17:10:58    390s] 
[04/30 17:11:32    394s] <CMD> selectWire -110.1700 55.1000 110.1700 55.6000 1 VDD
[04/30 17:11:33    394s] <CMD> deselectAll
[04/30 17:11:33    394s] <CMD> selectInst U922
[04/30 17:11:33    394s] Set RLRP Inst: U922
[04/30 17:11:35    394s] <CMD> deselectAll
[04/30 17:11:45    396s] **ERROR: (IMPSYT-6000):	No Object Selected.
[04/30 17:11:51    396s] <CMD> fit
[04/30 17:12:29    401s] <CMD> selectWire -110.1700 66.1700 110.1700 66.6700 1 VSS
[04/30 17:12:30    401s] <CMD> deselectAll
[04/30 17:12:30    401s] <CMD> selectWire -110.1700 58.7900 110.1700 59.2900 1 VSS
[04/30 17:12:32    401s] <CMD> deselectAll
[04/30 17:12:32    401s] <CMD> selectInst U1009
[04/30 17:12:32    401s] Set RLRP Inst: U1009
[04/30 17:12:38    402s] <CMD> deselectAll
[04/30 17:12:39    402s] <CMD> selectInst U1165
[04/30 17:12:39    402s] Set RLRP Inst: U1165
[04/30 17:12:40    402s] <CMD> deselectAll
[04/30 17:12:45    402s] <CMD> selectWire 60.5200 36.9050 108.7600 37.3050 5 CTS_118
[04/30 17:12:48    403s] <CMD> deselectAll
[04/30 17:14:15    412s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:15:25    419s] *** Setting net attribute for specified net group...
[04/30 17:15:25    419s] *** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_140 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_139 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_138 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_137 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_136 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_135 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_134 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_133 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_132 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_131 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_130 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_129 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_128 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_127 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_126 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_125 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_124 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_123 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_122 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_121 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_120 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_119 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_118 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_117 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_116 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_115 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_114 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_113 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_112 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_111 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_110 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_109 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_108 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_107 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_106 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net CTS_105 -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] <CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
[04/30 17:15:25    419s] *** Total 37 nets has been processed.
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[04/30 17:15:27    419s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[04/30 17:15:27    419s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/30 17:15:27    419s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/30 17:15:27    419s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/30 17:15:27    419s] Running Native NanoRoute ...
[04/30 17:15:27    419s] <CMD> routeDesign -globalDetail
[04/30 17:15:27    419s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.44 (MB), peak = 1260.61 (MB)
[04/30 17:15:27    419s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/30 17:15:27    419s] #**INFO: setDesignMode -flowEffort standard
[04/30 17:15:27    419s] #**INFO: mulit-cut via swapping is disabled by user.
[04/30 17:15:27    419s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/30 17:15:27    419s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/30 17:15:27    419s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/30 17:15:27    419s] Core basic site is TSM13SITE
[04/30 17:15:27    419s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/30 17:15:27    419s] Begin checking placement ... (start mem=1484.5M, init mem=1484.5M)
[04/30 17:15:27    419s] *info: Placed = 1826           (Fixed = 36)
[04/30 17:15:27    419s] *info: Unplaced = 0           
[04/30 17:15:27    419s] Placement Density:73.17%(34503/47157)
[04/30 17:15:27    419s] Placement Density (including fixed std cells):73.17%(34503/47157)
[04/30 17:15:27    419s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1484.5M)
[04/30 17:15:27    419s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[04/30 17:15:27    419s] #**INFO: honoring user setting for routeWithSiDriven set to true
[04/30 17:15:27    419s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/30 17:15:27    419s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/30 17:15:27    419s] 
[04/30 17:15:27    419s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/30 17:15:27    419s] *** Changed status on (36) nets in Clock.
[04/30 17:15:27    419s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1484.5M) ***
[04/30 17:15:27    419s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.57 (MB), peak = 1260.61 (MB)
[04/30 17:15:27    419s] 
[04/30 17:15:27    419s] globalDetailRoute
[04/30 17:15:27    419s] 
[04/30 17:15:27    419s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[04/30 17:15:27    419s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[04/30 17:15:27    419s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/30 17:15:27    419s] #setNanoRouteMode -routeInsertAntennaDiode true
[04/30 17:15:27    419s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/30 17:15:27    419s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[04/30 17:15:27    419s] #setNanoRouteMode -routeWithSiDriven true
[04/30 17:15:27    419s] #setNanoRouteMode -routeWithTimingDriven true
[04/30 17:15:27    419s] #Start globalDetailRoute on Tue Apr 30 17:15:27 2024
[04/30 17:15:27    419s] #
[04/30 17:15:27    419s] #Generating timing data, please wait...
[04/30 17:15:27    419s] #2321 total nets, 36 already routed, 36 will ignore in trialRoute
[04/30 17:15:27    419s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[04/30 17:15:27    419s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:15:27    419s] #Reporting timing...
[04/30 17:15:28    420s] End AAE Lib Interpolated Model. (MEM=1520.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:15:28    420s] Total number of fetched objects 2321
[04/30 17:15:28    420s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:15:28    420s] End delay calculation. (MEM=1581.36 CPU=0:00:00.5 REAL=0:00:00.0)
[04/30 17:15:28    420s] #Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
[04/30 17:15:28    420s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1210.86 (MB), peak = 1260.61 (MB)
[04/30 17:15:28    420s] #Library Standard Delay: 35.20ps
[04/30 17:15:28    420s] #Slack threshold: 70.40ps
[04/30 17:15:28    421s] #*** Analyzed 1 timing critical paths
[04/30 17:15:28    421s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.24 (MB), peak = 1260.61 (MB)
[04/30 17:15:32    424s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1217.35 (MB), peak = 1260.61 (MB)
[04/30 17:15:32    424s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/30 17:15:32    424s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1218.58 (MB), peak = 1260.61 (MB)
[04/30 17:15:32    424s] #
[04/30 17:15:32    424s] #*** Enable low timing-driven effort with mode 0.
[04/30 17:15:32    424s] #Dump tif for version 2.1
[04/30 17:15:33    425s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/30 17:15:33    425s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1154.01 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #Done generating timing data.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[7] of net iot_in[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[6] of net iot_in[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[5] of net iot_in[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[4] of net iot_in[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[3] of net iot_in[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[2] of net iot_in[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[1] of net iot_in[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_in[0] of net iot_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[2] of net fn_sel[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[1] of net fn_sel[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fn_sel[0] of net fn_sel[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[127] of net iot_out[127] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[126] of net iot_out[126] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[125] of net iot_out[125] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[124] of net iot_out[124] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[123] of net iot_out[123] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[122] of net iot_out[122] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[121] of net iot_out[121] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[120] of net iot_out[120] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iot_out[119] of net iot_out[119] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/30 17:15:33    425s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[04/30 17:15:33    425s] #To increase the message display limit, refer to the product command reference manual.
[04/30 17:15:33    425s] ### Net info: total nets: 2663
[04/30 17:15:33    425s] ### Net info: dirty nets: 8
[04/30 17:15:33    425s] ### Net info: marked as disconnected nets: 0
[04/30 17:15:33    425s] ### Net info: fully routed nets: 29
[04/30 17:15:33    425s] ### Net info: trivial (single pin) nets: 0
[04/30 17:15:33    425s] ### Net info: unrouted nets: 2627
[04/30 17:15:33    425s] ### Net info: re-extraction nets: 7
[04/30 17:15:33    425s] ### Net info: ignored nets: 0
[04/30 17:15:33    425s] ### Net info: skip routing nets: 0
[04/30 17:15:33    425s] ### import route signature (32) =  236509819
[04/30 17:15:33    425s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/30 17:15:33    425s] #Start reading timing information from file .timing_file_25632.tif.gz ...
[04/30 17:15:33    425s] #Read in timing information for 144 ports, 1826 instances from timing file .timing_file_25632.tif.gz.
[04/30 17:15:33    425s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[04/30 17:15:33    425s] #RTESIG:78da8d93cb4ec330104559f315a3c0a24834f1f811db4b902a7601ca636b85d6948836ae
[04/30 17:15:33    425s] #       1c07c4df6321965526d95939bee3391e5f5cbeaed650a02e11970333cc21346bd44c735c
[04/30 17:15:33    425s] #       7254aa42edf2af97dbe2fce2f2fee1592a96f10216438a5dbfbb8671f011069f525e5dfd
[04/30 17:15:33    425s] #       33da42d18e29642cf9d8b7f1e72457d702dedbfde061f116c2fe24a351418ae324c20d14
[04/30 17:15:33    425s] #       553a1cabaeefc3d738b8e40f47c7552db8dbb45b21dc1b32ac85dbe83bd6dc557ddb8718
[04/30 17:15:33    425s] #       c6e45ddee43e9f1ef97a5595a93be44c17fd31c484e576ba47ad1158c914cb1f2cdef7a1
[04/30 17:15:33    425s] #       4da7399b7d7d74bb0f22ceaa597186194a879961d5d406242cba3ef99d8fa791dce092b3
[04/30 17:15:33    425s] #       7c28461ecad4a0667106b054246719029f916799a664589c81904aad9434529388922054
[04/30 17:15:33    425s] #       c9e9bef20d52595a40b10fdfd353650d92a360ada58a21cbd359dc34cfaba6b999ae8898
[04/30 17:15:33    425s] #       ef64c6bca3d0a4521496662422147f3d1205a5fa7bb0a47c948616222d2d36437c22e8ec
[04/30 17:15:33    425s] #       17f775a882
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #RTESIG:78da8d93cb4ec330104559f315a3c0a24834f1f811db4b902a7601ca636b85d6948836ae
[04/30 17:15:33    425s] #       1c07c4df6321965526d95939bee3391e5f5cbeaed650a02e11970333cc21346bd44c735c
[04/30 17:15:33    425s] #       7254aa42edf2af97dbe2fce2f2fee1592a96f10216438a5dbfbb8671f011069f525e5dfd
[04/30 17:15:33    425s] #       33da42d18e29642cf9d8b7f1e72457d702dedbfde061f116c2fe24a351418ae324c20d14
[04/30 17:15:33    425s] #       553a1cabaeefc3d738b8e40f47c7552db8dbb45b21dc1b32ac85dbe83bd6dc557ddb8718
[04/30 17:15:33    425s] #       c6e45ddee43e9f1ef97a5595a93be44c17fd31c484e576ba47ad1158c914cb1f2cdef7a1
[04/30 17:15:33    425s] #       4da7399b7d7d74bb0f22ceaa597186194a879961d5d406242cba3ef99d8fa791dce092b3
[04/30 17:15:33    425s] #       7c28461ecad4a0667106b054246719029f916799a664589c81904aad9434529388922054
[04/30 17:15:33    425s] #       c9e9bef20d52595a40b10fdfd353650d92a360ada58a21cbd359dc34cfaba6b999ae8898
[04/30 17:15:33    425s] #       ef64c6bca3d0a4521496662422147f3d1205a5fa7bb0a47c948616222d2d36437c22e8ec
[04/30 17:15:33    425s] #       17f775a882
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Start routing data preparation on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Minimum voltage of a net in the design = 0.000.
[04/30 17:15:33    425s] #Maximum voltage of a net in the design = 1.320.
[04/30 17:15:33    425s] #Voltage range [0.000 - 0.000] has 1 net.
[04/30 17:15:33    425s] #Voltage range [1.080 - 1.320] has 1 net.
[04/30 17:15:33    425s] #Voltage range [0.000 - 1.320] has 2661 nets.
[04/30 17:15:33    425s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3650
[04/30 17:15:33    425s] # METAL2       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL4       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL6       V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL7       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4100
[04/30 17:15:33    425s] # METAL8       V   Track-Pitch = 1.1500    Line-2-Via Pitch = 0.9500
[04/30 17:15:33    425s] #Regenerating Ggrids automatically.
[04/30 17:15:33    425s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/30 17:15:33    425s] #Using automatically generated G-grids.
[04/30 17:15:33    425s] #Done routing data preparation.
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.64 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Summary of active signal nets routing constraints set by OPT:
[04/30 17:15:33    425s] #	preferred routing layers      : 0
[04/30 17:15:33    425s] #	preferred routing layer effort: 0
[04/30 17:15:33    425s] #	preferred extra space         : 0
[04/30 17:15:33    425s] #	preferred multi-cut via       : 0
[04/30 17:15:33    425s] #	avoid detour                  : 0
[04/30 17:15:33    425s] #	expansion ratio               : 0
[04/30 17:15:33    425s] #	net priority                  : 0
[04/30 17:15:33    425s] #	s2s control                   : 0
[04/30 17:15:33    425s] #	avoid chaining                : 0
[04/30 17:15:33    425s] #	inst-based stacking via       : 0
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Summary of active signal nets routing constraints set by USER:
[04/30 17:15:33    425s] #	preferred routing layers      : 0
[04/30 17:15:33    425s] #	preferred routing layer effort     : 0
[04/30 17:15:33    425s] #	preferred extra space              : 0
[04/30 17:15:33    425s] #	preferred multi-cut via            : 0
[04/30 17:15:33    425s] #	avoid detour                       : 0
[04/30 17:15:33    425s] #	net weight                         : 0
[04/30 17:15:33    425s] #	avoid chaining                     : 0
[04/30 17:15:33    425s] #	cell-based stacking via (required) : 0
[04/30 17:15:33    425s] #	cell-based stacking via (optional) : 0
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Start timing driven prevention iteration
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #--------------------------------------------------------
[04/30 17:15:33    425s] # Summary of active signal nets routing constraints
[04/30 17:15:33    425s] #  Avoid Detour             : 0
[04/30 17:15:33    425s] #  Max Expansion Ratio      : 0
[04/30 17:15:33    425s] #  Cell-based Stacking Via  : 0
[04/30 17:15:33    425s] #  Inst-based Stacking Via  : 0
[04/30 17:15:33    425s] #  Prefer Extra Space       : 0
[04/30 17:15:33    425s] #  Prefer Multi-cut Via     : 0
[04/30 17:15:33    425s] #  S2s Control              : 0
[04/30 17:15:33    425s] #  Preferred Layer Effort   : 0
[04/30 17:15:33    425s] #  Bottom Preferred Layer
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #--------------------------------------------------------
[04/30 17:15:33    425s] #Done timing-driven prevention
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.51 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #Merging special wires...
[04/30 17:15:33    425s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 6.9750 1.7500 ) on METAL1 for NET CTS_136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/30 17:15:33    425s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 7.8200 1.7900 ) on METAL1 for NET CTS_128. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Connectivity extraction summary:
[04/30 17:15:33    425s] #7 routed nets are extracted.
[04/30 17:15:33    425s] #    2 (0.08%) extracted nets are partially routed.
[04/30 17:15:33    425s] #29 routed net(s) are imported.
[04/30 17:15:33    425s] #2145 (80.55%) nets are without wires.
[04/30 17:15:33    425s] #482 nets are fixed|skipped|trivial (not extracted).
[04/30 17:15:33    425s] #Total number of nets = 2663.
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Finished routing data preparation on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Cpu time = 00:00:00
[04/30 17:15:33    425s] #Elapsed time = 00:00:00
[04/30 17:15:33    425s] #Increased memory = 0.12 (MB)
[04/30 17:15:33    425s] #Total memory = 1172.64 (MB)
[04/30 17:15:33    425s] #Peak memory = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Start global routing on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Number of eco nets is 2
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Start global routing data preparation on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Start routing resource analysis on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Routing resource analysis is done on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #  Resource Analysis:
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/30 17:15:33    425s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/30 17:15:33    425s] #  --------------------------------------------------------------
[04/30 17:15:33    425s] #  METAL1         H         718           0        2352    48.64%
[04/30 17:15:33    425s] #  METAL2         V         653           0        2352     0.00%
[04/30 17:15:33    425s] #  METAL3         H         718           0        2352     0.00%
[04/30 17:15:33    425s] #  METAL4         V         653           0        2352     0.00%
[04/30 17:15:33    425s] #  METAL5         H         718           0        2352     0.00%
[04/30 17:15:33    425s] #  METAL6         V         614          39        2352     3.66%
[04/30 17:15:33    425s] #  METAL7         H         677          41        2352     3.74%
[04/30 17:15:33    425s] #  METAL8         V         261           0        2352     0.00%
[04/30 17:15:33    425s] #  --------------------------------------------------------------
[04/30 17:15:33    425s] #  Total                   5013       1.44%       18816     7.00%
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #  37 nets (1.39%) with 1 preferred extra spacing.
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Global routing data preparation is done on Tue Apr 30 17:15:33 2024
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.05 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.05 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Skip 1/3 round for no nets in the round...
[04/30 17:15:33    425s] #Route nets in 2/3 round...
[04/30 17:15:33    425s] #start global routing iteration 1...
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1175.84 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #start global routing iteration 2...
[04/30 17:15:33    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.02 (MB), peak = 1260.61 (MB)
[04/30 17:15:33    425s] #
[04/30 17:15:33    425s] #Route nets in 3/3 round...
[04/30 17:15:33    425s] #start global routing iteration 3...
[04/30 17:15:34    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.66 (MB), peak = 1260.61 (MB)
[04/30 17:15:34    425s] #
[04/30 17:15:34    425s] #start global routing iteration 4...
[04/30 17:15:34    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.18 (MB), peak = 1260.61 (MB)
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Total number of trivial nets (e.g. < 2 pins) = 482 (skipped).
[04/30 17:15:34    426s] #Total number of routable nets = 2181.
[04/30 17:15:34    426s] #Total number of nets in the design = 2663.
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #2147 routable nets have only global wires.
[04/30 17:15:34    426s] #34 routable nets have only detail routed wires.
[04/30 17:15:34    426s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/30 17:15:34    426s] #34 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Routed nets constraints summary:
[04/30 17:15:34    426s] #-----------------------------------------
[04/30 17:15:34    426s] #        Rules   Shielding   Unconstrained  
[04/30 17:15:34    426s] #-----------------------------------------
[04/30 17:15:34    426s] #      Default           0            2145  
[04/30 17:15:34    426s] #     CTS_2W1S           0               0  
[04/30 17:15:34    426s] #     CTS_2W2S           2               0  
[04/30 17:15:34    426s] #-----------------------------------------
[04/30 17:15:34    426s] #        Total           2            2145  
[04/30 17:15:34    426s] #-----------------------------------------
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Routing constraints summary of the whole design:
[04/30 17:15:34    426s] #------------------------------------------------------------
[04/30 17:15:34    426s] #        Rules   Pref Extra Space   Shielding   Unconstrained  
[04/30 17:15:34    426s] #------------------------------------------------------------
[04/30 17:15:34    426s] #      Default                  0           0            2145  
[04/30 17:15:34    426s] #     CTS_2W1S                 16           0               0  
[04/30 17:15:34    426s] #     CTS_2W2S                  0          20               0  
[04/30 17:15:34    426s] #------------------------------------------------------------
[04/30 17:15:34    426s] #        Total                 16          20            2145  
[04/30 17:15:34    426s] #------------------------------------------------------------
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #                 OverCon          
[04/30 17:15:34    426s] #                  #Gcell    %Gcell
[04/30 17:15:34    426s] #     Layer           (1)   OverCon
[04/30 17:15:34    426s] #  --------------------------------
[04/30 17:15:34    426s] #  METAL1        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL2        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL3        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL4        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL5        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL6        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL7        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  METAL8        0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #  --------------------------------
[04/30 17:15:34    426s] #     Total      0(0.00%)   (0.00%)
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/30 17:15:34    426s] #  Overflow after GR: 0.00% H + 0.00% V
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] [hotspot] +------------+---------------+---------------+
[04/30 17:15:34    426s] [hotspot] |            |   max hotspot | total hotspot |
[04/30 17:15:34    426s] [hotspot] +------------+---------------+---------------+
[04/30 17:15:34    426s] [hotspot] | normalized |          0.00 |          0.00 |
[04/30 17:15:34    426s] [hotspot] +------------+---------------+---------------+
[04/30 17:15:34    426s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/30 17:15:34    426s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/30 17:15:34    426s] #Complete Global Routing.
[04/30 17:15:34    426s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:34    426s] #Total wire length = 45892 um.
[04/30 17:15:34    426s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL1 = 4 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL2 = 21184 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL3 = 20870 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL4 = 2390 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL6 = 348 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL7 = 224 um.
[04/30 17:15:34    426s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:34    426s] #Total number of vias = 10730
[04/30 17:15:34    426s] #Up-Via Summary (total 10730):
[04/30 17:15:34    426s] #           
[04/30 17:15:34    426s] #-----------------------
[04/30 17:15:34    426s] # METAL1           6065
[04/30 17:15:34    426s] # METAL2           3965
[04/30 17:15:34    426s] # METAL3            373
[04/30 17:15:34    426s] # METAL4            274
[04/30 17:15:34    426s] # METAL5             31
[04/30 17:15:34    426s] # METAL6             22
[04/30 17:15:34    426s] #-----------------------
[04/30 17:15:34    426s] #                 10730 
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Total number of involved regular nets 218
[04/30 17:15:34    426s] #Maximum src to sink distance  300.1
[04/30 17:15:34    426s] #Average of max src_to_sink distance  80.1
[04/30 17:15:34    426s] #Average of ave src_to_sink distance  52.1
[04/30 17:15:34    426s] #Total number of involved priority nets 2
[04/30 17:15:34    426s] #Maximum src to sink distance for priority net 69.2
[04/30 17:15:34    426s] #Average of max src_to_sink distance for priority net 43.0
[04/30 17:15:34    426s] #Average of ave src_to_sink distance for priority net 27.8
[04/30 17:15:34    426s] #Max overcon = 0 track.
[04/30 17:15:34    426s] #Total overcon = 0.01%.
[04/30 17:15:34    426s] #Worst layer Gcell overcon rate = 0.00%.
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Global routing statistics:
[04/30 17:15:34    426s] #Cpu time = 00:00:00
[04/30 17:15:34    426s] #Elapsed time = 00:00:01
[04/30 17:15:34    426s] #Increased memory = 9.15 (MB)
[04/30 17:15:34    426s] #Total memory = 1181.79 (MB)
[04/30 17:15:34    426s] #Peak memory = 1260.61 (MB)
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Finished global routing on Tue Apr 30 17:15:34 2024
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] ### route signature (36) = 2023384006
[04/30 17:15:34    426s] ### violation signature (32) = 1905142130
[04/30 17:15:34    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.64 (MB), peak = 1260.61 (MB)
[04/30 17:15:34    426s] #Start Track Assignment.
[04/30 17:15:34    426s] #Done with 2336 horizontal wires in 1 hboxes and 2470 vertical wires in 1 hboxes.
[04/30 17:15:34    426s] #Done with 523 horizontal wires in 1 hboxes and 655 vertical wires in 1 hboxes.
[04/30 17:15:34    426s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/30 17:15:34    426s] #
[04/30 17:15:34    426s] #Track assignment summary:
[04/30 17:15:34    426s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/30 17:15:34    426s] #------------------------------------------------------------------------
[04/30 17:15:34    426s] # METAL1         0.00 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL2     21204.95 	  0.06%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL3     19762.97 	  0.07%  	  0.00% 	  0.01%
[04/30 17:15:34    426s] # METAL4      1129.41 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL5         0.00 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL6         0.00 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/30 17:15:34    426s] #------------------------------------------------------------------------
[04/30 17:15:34    426s] # All       42097.33  	  0.06% 	  0.00% 	  0.00%
[04/30 17:15:34    426s] #Complete Track Assignment.
[04/30 17:15:35    426s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:35    426s] #Total wire length = 49266 um.
[04/30 17:15:35    426s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL1 = 2450 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL2 = 21171 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL3 = 21782 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL4 = 2421 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL6 = 348 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL7 = 224 um.
[04/30 17:15:35    426s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:35    426s] #Total number of vias = 10730
[04/30 17:15:35    426s] #Up-Via Summary (total 10730):
[04/30 17:15:35    426s] #           
[04/30 17:15:35    426s] #-----------------------
[04/30 17:15:35    426s] # METAL1           6065
[04/30 17:15:35    426s] # METAL2           3965
[04/30 17:15:35    426s] # METAL3            373
[04/30 17:15:35    426s] # METAL4            274
[04/30 17:15:35    426s] # METAL5             31
[04/30 17:15:35    426s] # METAL6             22
[04/30 17:15:35    426s] #-----------------------
[04/30 17:15:35    426s] #                 10730 
[04/30 17:15:35    426s] #
[04/30 17:15:35    426s] ### route signature (40) =  588023384
[04/30 17:15:35    426s] ### violation signature (36) = 1905142130
[04/30 17:15:35    426s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1182.11 (MB), peak = 1260.61 (MB)
[04/30 17:15:35    426s] #
[04/30 17:15:35    426s] #number of short segments in preferred routing layers
[04/30 17:15:35    426s] #	
[04/30 17:15:35    426s] #	
[04/30 17:15:35    426s] #
[04/30 17:15:35    426s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/30 17:15:35    426s] #Cpu time = 00:00:01
[04/30 17:15:35    426s] #Elapsed time = 00:00:02
[04/30 17:15:35    426s] #Increased memory = 23.08 (MB)
[04/30 17:15:35    426s] #Total memory = 1178.68 (MB)
[04/30 17:15:35    426s] #Peak memory = 1260.61 (MB)
[04/30 17:15:35    426s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[04/30 17:15:35    426s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:15:36    427s] #
[04/30 17:15:36    427s] #Start Detail Routing..
[04/30 17:15:36    427s] #start initial detail routing ...
[04/30 17:15:47    439s] #   number of violations = 0
[04/30 17:15:47    439s] #126 out of 1826 instances (6.9%) need to be verified(marked ipoed), dirty area=5.4%.
[04/30 17:15:47    439s] #29.4% of the total area is being checked for drcs
[04/30 17:15:48    439s] #29.4% of the total area was checked
[04/30 17:15:48    439s] #   number of violations = 0
[04/30 17:15:48    439s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1268.27 (MB), peak = 1268.27 (MB)
[04/30 17:15:48    439s] #start 1st optimization iteration ...
[04/30 17:15:48    439s] #   number of violations = 0
[04/30 17:15:48    439s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1268.27 (MB), peak = 1268.27 (MB)
[04/30 17:15:48    439s] #Complete Detail Routing.
[04/30 17:15:48    439s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:48    439s] #Total wire length = 49940 um.
[04/30 17:15:48    439s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL1 = 2155 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL2 = 20619 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL3 = 18772 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL4 = 6954 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL6 = 347 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL7 = 222 um.
[04/30 17:15:48    439s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:48    439s] #Total number of vias = 11522
[04/30 17:15:48    439s] #Up-Via Summary (total 11522):
[04/30 17:15:48    439s] #           
[04/30 17:15:48    439s] #-----------------------
[04/30 17:15:48    439s] # METAL1           6277
[04/30 17:15:48    439s] # METAL2           4030
[04/30 17:15:48    439s] # METAL3            890
[04/30 17:15:48    439s] # METAL4            273
[04/30 17:15:48    439s] # METAL5             30
[04/30 17:15:48    439s] # METAL6             22
[04/30 17:15:48    439s] #-----------------------
[04/30 17:15:48    439s] #                 11522 
[04/30 17:15:48    439s] #
[04/30 17:15:48    439s] #Total number of DRC violations = 0
[04/30 17:15:48    439s] ### route signature (47) =  295717719
[04/30 17:15:48    439s] ### violation signature (43) = 1905142130
[04/30 17:15:48    439s] #Cpu time = 00:00:13
[04/30 17:15:48    439s] #Elapsed time = 00:00:13
[04/30 17:15:48    439s] #Increased memory = 4.68 (MB)
[04/30 17:15:48    439s] #Total memory = 1183.36 (MB)
[04/30 17:15:48    439s] #Peak memory = 1268.27 (MB)
[04/30 17:15:48    439s] #
[04/30 17:15:48    439s] #start routing for process antenna violation fix ...
[04/30 17:15:48    439s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:15:49    441s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1209.39 (MB), peak = 1268.27 (MB)
[04/30 17:15:49    441s] #
[04/30 17:15:49    441s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:49    441s] #Total wire length = 49940 um.
[04/30 17:15:49    441s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL1 = 2155 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL2 = 20619 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL3 = 18772 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL4 = 6954 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL6 = 347 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL7 = 222 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:49    441s] #Total number of vias = 11522
[04/30 17:15:49    441s] #Up-Via Summary (total 11522):
[04/30 17:15:49    441s] #           
[04/30 17:15:49    441s] #-----------------------
[04/30 17:15:49    441s] # METAL1           6277
[04/30 17:15:49    441s] # METAL2           4030
[04/30 17:15:49    441s] # METAL3            890
[04/30 17:15:49    441s] # METAL4            273
[04/30 17:15:49    441s] # METAL5             30
[04/30 17:15:49    441s] # METAL6             22
[04/30 17:15:49    441s] #-----------------------
[04/30 17:15:49    441s] #                 11522 
[04/30 17:15:49    441s] #
[04/30 17:15:49    441s] #Total number of DRC violations = 0
[04/30 17:15:49    441s] #Total number of net violated process antenna rule = 0
[04/30 17:15:49    441s] #
[04/30 17:15:49    441s] ### route signature (50) =  295717719
[04/30 17:15:49    441s] ### violation signature (46) = 1905142130
[04/30 17:15:49    441s] #
[04/30 17:15:49    441s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:49    441s] #Total wire length = 49940 um.
[04/30 17:15:49    441s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL1 = 2155 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL2 = 20619 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL3 = 18772 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL4 = 6954 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL6 = 347 um.
[04/30 17:15:49    441s] #Total wire length on LAYER METAL7 = 222 um.
[04/30 17:15:50    441s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:50    441s] #Total number of vias = 11522
[04/30 17:15:50    441s] #Up-Via Summary (total 11522):
[04/30 17:15:50    441s] #           
[04/30 17:15:50    441s] #-----------------------
[04/30 17:15:50    441s] # METAL1           6277
[04/30 17:15:50    441s] # METAL2           4030
[04/30 17:15:50    441s] # METAL3            890
[04/30 17:15:50    441s] # METAL4            273
[04/30 17:15:50    441s] # METAL5             30
[04/30 17:15:50    441s] # METAL6             22
[04/30 17:15:50    441s] #-----------------------
[04/30 17:15:50    441s] #                 11522 
[04/30 17:15:50    441s] #
[04/30 17:15:50    441s] #Total number of DRC violations = 0
[04/30 17:15:50    441s] #Total number of net violated process antenna rule = 0
[04/30 17:15:50    441s] #
[04/30 17:15:50    441s] #Analyzing shielding information. 
[04/30 17:15:50    441s] #  Total shield net = 21 (one-side = 0, hf = 0 ), 20 nets need to be shielded.
[04/30 17:15:50    441s] #  Bottom shield layer is layer 1.
[04/30 17:15:50    441s] #  Bottom routing layer for shield is layer 1.
[04/30 17:15:50    441s] #  Start shielding step 1
[04/30 17:15:50    441s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.81 (MB), peak = 1268.27 (MB)
[04/30 17:15:50    441s] #  Finished shielding step 1
[04/30 17:15:50    441s] #  Start shielding step 2
[04/30 17:15:50    441s] #    Inner loop #1
[04/30 17:15:50    441s] #    Inner loop #2
[04/30 17:15:50    442s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.39 (MB), peak = 1268.27 (MB)
[04/30 17:15:50    442s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1183.39 (MB), peak = 1268.27 (MB)
[04/30 17:15:50    442s] #  Finished shielding step 2 
[04/30 17:15:52    443s] #  Start shielding step 3
[04/30 17:15:52    443s] #      Start loop 1
[04/30 17:15:52    443s] #        cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.79 (MB), peak = 1268.27 (MB)
[04/30 17:15:52    443s] #      Finished loop 1
[04/30 17:15:52    443s] #  Finished shielding step 3
[04/30 17:15:52    443s] #    Start shielding step 4
[04/30 17:15:52    443s] #    Inner loop #1
[04/30 17:15:52    444s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.50 (MB), peak = 1268.27 (MB)
[04/30 17:15:52    444s] #    Finished shielding step 4
[04/30 17:15:52    444s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1208.50 (MB), peak = 1268.27 (MB)
[04/30 17:15:52    444s] ### route signature (67) =  295717719
[04/30 17:15:52    444s] ### violation signature (63) = 1905142130
[04/30 17:15:52    444s] #-----------------------------------------.
[04/30 17:15:52    444s] #
[04/30 17:15:52    444s] #	Shielding Summary
[04/30 17:15:52    444s] #-----------------------------------------.
[04/30 17:15:52    444s] #Primary shielding net(s): VSS 
[04/30 17:15:52    444s] #Opportunistic shielding net(s): VDD
[04/30 17:15:52    444s] #
[04/30 17:15:52    444s] #Number of nets with shield attribute: 21
[04/30 17:15:52    444s] #Number of nets reported: 20
[04/30 17:15:52    444s] #Number of nets without shielding: 0
[04/30 17:15:52    444s] #Average ratio                   : 0.963
[04/30 17:15:52    444s] #
[04/30 17:15:52    444s] # Name         Length    Shield    Ratio
[04/30 17:15:52    444s] #METAL1:         0.2        0.0     0.000
[04/30 17:15:52    444s] #METAL2:         2.4        3.1     0.663
[04/30 17:15:52    444s] #METAL3:         3.5        6.2     0.879
[04/30 17:15:52    444s] #METAL4:         4.0        8.1     1.000
[04/30 17:15:52    444s] #METAL5:         2.4        4.8     0.995
[04/30 17:15:52    444s] #METAL6:        17.4       34.6     0.997
[04/30 17:15:52    444s] #METAL7:        11.1       22.1     0.997
[04/30 17:15:52    444s] #-----------------------------------------
[04/30 17:15:52    444s] #Done Shielding:    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1182.48 (MB), peak = 1268.27 (MB)
[04/30 17:15:52    444s] #Set shielded net as skip routing for Post Route optimization.
[04/30 17:15:53    444s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:15:54    445s] #
[04/30 17:15:54    445s] #Start Post Route wire spreading..
[04/30 17:15:54    445s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:15:54    445s] #
[04/30 17:15:54    445s] #Start DRC checking..
[04/30 17:15:55    446s] #   number of violations = 0
[04/30 17:15:55    446s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1242.98 (MB), peak = 1268.27 (MB)
[04/30 17:15:55    446s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/30 17:15:55    446s] #Total number of DRC violations = 0
[04/30 17:15:55    446s] #Total number of net violated process antenna rule = 0
[04/30 17:15:55    446s] ### route signature (73) = 1246818136
[04/30 17:15:55    446s] ### violation signature (69) = 1905142130
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #Start data preparation for wire spreading...
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #Data preparation is done on Tue Apr 30 17:15:55 2024
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #Start Post Route Wire Spread.
[04/30 17:15:55    446s] #Done with 388 horizontal wires in 1 hboxes and 342 vertical wires in 1 hboxes.
[04/30 17:15:55    446s] #Complete Post Route Wire Spread.
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #Total number of nets with non-default rule or having extra spacing = 16
[04/30 17:15:55    446s] #Total wire length = 49662 um.
[04/30 17:15:55    446s] #Total half perimeter of net bounding box = 43796 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL1 = 2153 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL2 = 20760 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL3 = 18971 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL4 = 6955 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL5 = 823 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL6 = 0 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL7 = 0 um.
[04/30 17:15:55    446s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:55    446s] #Total number of vias = 11278
[04/30 17:15:55    446s] #Up-Via Summary (total 11278):
[04/30 17:15:55    446s] #           
[04/30 17:15:55    446s] #-----------------------
[04/30 17:15:55    446s] # METAL1           6222
[04/30 17:15:55    446s] # METAL2           3974
[04/30 17:15:55    446s] # METAL3            844
[04/30 17:15:55    446s] # METAL4            238
[04/30 17:15:55    446s] #-----------------------
[04/30 17:15:55    446s] #                 11278 
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] ### route signature (76) = 1285947993
[04/30 17:15:55    446s] ### violation signature (72) = 1905142130
[04/30 17:15:55    446s] ### max drc and si pitch = 5880 (  2.9400 um) MT-safe pitch = 5600 (  2.8000 um) patch pitch = 11920 (  5.9600 um)
[04/30 17:15:55    446s] #
[04/30 17:15:55    446s] #Start DRC checking..
[04/30 17:15:57    448s] #   number of violations = 0
[04/30 17:15:57    448s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1243.07 (MB), peak = 1268.27 (MB)
[04/30 17:15:57    448s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/30 17:15:57    448s] #Total number of DRC violations = 0
[04/30 17:15:57    448s] #Total number of net violated process antenna rule = 0
[04/30 17:15:57    448s] ### route signature (81) =  982944140
[04/30 17:15:57    448s] ### violation signature (77) = 1905142130
[04/30 17:15:57    448s] #   number of violations = 0
[04/30 17:15:57    448s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1209.91 (MB), peak = 1268.27 (MB)
[04/30 17:15:57    448s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/30 17:15:57    448s] #Total number of DRC violations = 0
[04/30 17:15:57    448s] #Total number of net violated process antenna rule = 0
[04/30 17:15:57    448s] #Post Route wire spread is done.
[04/30 17:15:57    448s] #-----------------------------------------.
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] #	Shielding Summary
[04/30 17:15:57    448s] #-----------------------------------------.
[04/30 17:15:57    448s] #Primary shielding net(s): VSS 
[04/30 17:15:57    448s] #Opportunistic shielding net(s): VDD
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] #Number of nets with shield attribute: 21
[04/30 17:15:57    448s] #Number of nets reported: 20
[04/30 17:15:57    448s] #Number of nets without shielding: 0
[04/30 17:15:57    448s] #Average ratio                   : 0.963
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] # Name         Length    Shield    Ratio
[04/30 17:15:57    448s] #METAL1:         0.2        0.0     0.000
[04/30 17:15:57    448s] #METAL2:         2.4        3.1     0.663
[04/30 17:15:57    448s] #METAL3:         3.5        6.2     0.879
[04/30 17:15:57    448s] #METAL4:         4.0        8.1     1.000
[04/30 17:15:57    448s] #METAL5:         2.4        4.8     0.995
[04/30 17:15:57    448s] #METAL6:        17.4       34.6     0.997
[04/30 17:15:57    448s] #METAL7:        11.1       22.1     0.997
[04/30 17:15:57    448s] #-----------------------------------------
[04/30 17:15:57    448s] #Total number of nets with non-default rule or having extra spacing = 37
[04/30 17:15:57    448s] #Total wire length = 50482 um.
[04/30 17:15:57    448s] #Total half perimeter of net bounding box = 44654 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL1 = 2157 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL2 = 20807 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL3 = 19042 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL4 = 7035 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL5 = 872 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL6 = 347 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL7 = 222 um.
[04/30 17:15:57    448s] #Total wire length on LAYER METAL8 = 0 um.
[04/30 17:15:57    448s] #Total number of vias = 11522
[04/30 17:15:57    448s] #Up-Via Summary (total 11522):
[04/30 17:15:57    448s] #           
[04/30 17:15:57    448s] #-----------------------
[04/30 17:15:57    448s] # METAL1           6277
[04/30 17:15:57    448s] # METAL2           4030
[04/30 17:15:57    448s] # METAL3            890
[04/30 17:15:57    448s] # METAL4            273
[04/30 17:15:57    448s] # METAL5             30
[04/30 17:15:57    448s] # METAL6             22
[04/30 17:15:57    448s] #-----------------------
[04/30 17:15:57    448s] #                 11522 
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] ### route signature (83) =  982944140
[04/30 17:15:57    448s] ### violation signature (79) = 1905142130
[04/30 17:15:57    448s] #detailRoute Statistics:
[04/30 17:15:57    448s] #Cpu time = 00:00:22
[04/30 17:15:57    448s] #Elapsed time = 00:00:22
[04/30 17:15:57    448s] #Increased memory = 5.22 (MB)
[04/30 17:15:57    448s] #Total memory = 1183.90 (MB)
[04/30 17:15:57    448s] #Peak memory = 1268.27 (MB)
[04/30 17:15:57    448s] ### export route signature (84) =  982944140
[04/30 17:15:57    448s] ### export violation signature (80) = 1905142130
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] #globalDetailRoute statistics:
[04/30 17:15:57    448s] #Cpu time = 00:00:29
[04/30 17:15:57    448s] #Elapsed time = 00:00:30
[04/30 17:15:57    448s] #Increased memory = -14.34 (MB)
[04/30 17:15:57    448s] #Total memory = 1170.23 (MB)
[04/30 17:15:57    448s] #Peak memory = 1268.27 (MB)
[04/30 17:15:57    448s] #Number of warnings = 25
[04/30 17:15:57    448s] #Total number of warnings = 320
[04/30 17:15:57    448s] #Number of fails = 0
[04/30 17:15:57    448s] #Total number of fails = 0
[04/30 17:15:57    448s] #Complete globalDetailRoute on Tue Apr 30 17:15:57 2024
[04/30 17:15:57    448s] #
[04/30 17:15:57    448s] #routeDesign: cpu time = 00:00:29, elapsed time = 00:00:30, memory = 1170.31 (MB), peak = 1268.27 (MB)
[04/30 17:15:57    448s] 
[04/30 17:15:57    448s] *** Summary of all messages that are not suppressed in this session:
[04/30 17:15:57    448s] Severity  ID               Count  Summary                                  
[04/30 17:15:57    448s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/30 17:15:57    448s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/30 17:15:57    448s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/30 17:15:57    448s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/30 17:15:57    448s] *** Message Summary: 4 warning(s), 0 error(s)
[04/30 17:15:57    448s] 
[04/30 17:15:57    448s] ### 
[04/30 17:15:57    448s] ###   Scalability Statistics
[04/30 17:15:57    448s] ### 
[04/30 17:15:57    448s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:15:57    448s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[04/30 17:15:57    448s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:15:58    448s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[04/30 17:15:58    448s] ###   Global Routing        |        00:00:00|        00:00:01|             1.0|
[04/30 17:15:58    448s] ###   Track Assignment      |        00:00:00|        00:00:01|             1.0|
[04/30 17:15:58    448s] ###   Detail Routing        |        00:00:13|        00:00:13|             1.0|
[04/30 17:15:58    448s] ###   Antenna Fixing        |        00:00:01|        00:00:02|             0.9|
[04/30 17:15:58    448s] ###   Shielding             |        00:00:03|        00:00:03|             1.0|
[04/30 17:15:59    448s] ###   Total                 |        00:00:29|        00:00:30|             1.0|
[04/30 17:15:59    448s] ### ------------------------+----------------+----------------+----------------+
[04/30 17:15:59    448s] ### 
[04/30 17:16:33    452s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/30 17:16:47    453s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 17:16:47    453s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/30 17:16:48    454s] Start to check current routing status for nets...
[04/30 17:16:48    454s] All nets are already routed correctly.
[04/30 17:16:48    454s] End to check current routing status for nets (mem=1511.3M)
[04/30 17:16:48    454s] Extraction called for design 'IOTDF' of instances=1826 and nets=2663 using extraction engine 'preRoute' .
[04/30 17:16:48    454s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/30 17:16:48    454s] Type 'man IMPEXT-3530' for more detail.
[04/30 17:16:48    454s] PreRoute RC Extraction called for design IOTDF.
[04/30 17:16:48    454s] RC Extraction called in multi-corner(1) mode.
[04/30 17:16:48    454s] RCMode: PreRoute
[04/30 17:16:48    454s]       RC Corner Indexes            0   
[04/30 17:16:48    454s] Capacitance Scaling Factor   : 1.00000 
[04/30 17:16:48    454s] Resistance Scaling Factor    : 1.00000 
[04/30 17:16:48    454s] Clock Cap. Scaling Factor    : 1.00000 
[04/30 17:16:48    454s] Clock Res. Scaling Factor    : 1.00000 
[04/30 17:16:48    454s] Shrink Factor                : 1.00000
[04/30 17:16:48    454s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/30 17:16:48    454s] Using capacitance table file ...
[04/30 17:16:48    454s] Updating RC grid for preRoute extraction ...
[04/30 17:16:48    454s] Initializing multi-corner capacitance tables ... 
[04/30 17:16:48    454s] Initializing multi-corner resistance tables ...
[04/30 17:16:48    454s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1511.254M)
[04/30 17:16:48    454s] Effort level <high> specified for reg2reg path_group
[04/30 17:16:48    454s] #################################################################################
[04/30 17:16:48    454s] # Design Stage: PostRoute
[04/30 17:16:48    454s] # Design Name: IOTDF
[04/30 17:16:48    454s] # Design Mode: 90nm
[04/30 17:16:48    454s] # Analysis Mode: MMMC OCV 
[04/30 17:16:48    454s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:16:48    454s] # Signoff Settings: SI Off 
[04/30 17:16:48    454s] #################################################################################
[04/30 17:16:48    454s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:16:48    454s] Calculate early delays in OCV mode...
[04/30 17:16:48    454s] Calculate late delays in OCV mode...
[04/30 17:16:48    454s] Topological Sorting (REAL = 0:00:00.0, MEM = 1537.5M, InitMEM = 1537.5M)
[04/30 17:16:48    454s] Start delay calculation (fullDC) (1 T). (MEM=1537.54)
[04/30 17:16:48    454s] End AAE Lib Interpolated Model. (MEM=1537.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:16:49    454s] Total number of fetched objects 2321
[04/30 17:16:49    454s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:16:49    454s] End delay calculation. (MEM=1597.78 CPU=0:00:00.6 REAL=0:00:01.0)
[04/30 17:16:49    454s] End delay calculation (fullDC). (MEM=1597.78 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:16:49    454s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1597.8M) ***
[04/30 17:16:49    455s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:07:35 mem=1597.8M)
[04/30 17:16:49    455s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.041  |  0.041  |  2.807  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.829   |    130 (130)     |
|   max_tran     |    114 (114)     |   -4.378   |    114 (114)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 17:16:49    455s] Total CPU time: 1.73 sec
[04/30 17:16:49    455s] Total Real time: 2.0 sec
[04/30 17:16:49    455s] Total Memory Usage: 1542.535156 Mbytes
[04/30 17:17:06    457s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/30 17:17:06    457s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/30 17:17:06    457s] Start to check current routing status for nets...
[04/30 17:17:06    457s] All nets are already routed correctly.
[04/30 17:17:06    457s] End to check current routing status for nets (mem=1499.2M)
[04/30 17:17:06    457s] Effort level <high> specified for reg2reg path_group
[04/30 17:17:07    457s] #################################################################################
[04/30 17:17:07    457s] # Design Stage: PostRoute
[04/30 17:17:07    457s] # Design Name: IOTDF
[04/30 17:17:07    457s] # Design Mode: 90nm
[04/30 17:17:07    457s] # Analysis Mode: MMMC OCV 
[04/30 17:17:07    457s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:17:07    457s] # Signoff Settings: SI Off 
[04/30 17:17:07    457s] #################################################################################
[04/30 17:17:07    457s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:17:07    457s] Calculate late delays in OCV mode...
[04/30 17:17:07    457s] Calculate early delays in OCV mode...
[04/30 17:17:07    457s] Calculate late delays in OCV mode...
[04/30 17:17:07    457s] Calculate early delays in OCV mode...
[04/30 17:17:07    457s] Topological Sorting (REAL = 0:00:00.0, MEM = 1540.8M, InitMEM = 1540.8M)
[04/30 17:17:07    457s] Start delay calculation (fullDC) (1 T). (MEM=1540.78)
[04/30 17:17:07    457s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[04/30 17:17:07    457s] End AAE Lib Interpolated Model. (MEM=1540.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:17:08    458s] Total number of fetched objects 2321
[04/30 17:17:08    458s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:17:08    458s] End delay calculation. (MEM=1599.02 CPU=0:00:00.7 REAL=0:00:01.0)
[04/30 17:17:08    458s] End delay calculation (fullDC). (MEM=1599.02 CPU=0:00:00.9 REAL=0:00:01.0)
[04/30 17:17:08    458s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1599.0M) ***
[04/30 17:17:08    458s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:07:39 mem=1599.0M)
[04/30 17:17:08    458s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.412  |  0.412  |  0.757  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   394   |   264   |   394   |
+--------------------+---------+---------+---------+

Density: 73.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/30 17:17:08    458s] Total CPU time: 1.56 sec
[04/30 17:17:08    458s] Total Real time: 2.0 sec
[04/30 17:17:08    458s] Total Memory Usage: 1503.175781 Mbytes
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -quiet -area
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -check_implant -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -check_only -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/30 17:17:23    460s] <CMD> get_verify_drc_mode -limit -quiet
[04/30 17:17:44    462s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report IOTDF.drc.rpt -limit 1000
[04/30 17:17:44    462s] <CMD> verify_drc
[04/30 17:17:44    462s] #-report IOTDF.drc.rpt                   # string, default="", user setting
[04/30 17:17:44    462s]  *** Starting Verify DRC (MEM: 1503.2) ***
[04/30 17:17:44    462s] 
[04/30 17:17:44    462s]   VERIFY DRC ...... Starting Verification
[04/30 17:17:44    462s]   VERIFY DRC ...... Initializing
[04/30 17:17:44    462s]   VERIFY DRC ...... Deleting Existing Violations
[04/30 17:17:44    462s]   VERIFY DRC ...... Creating Sub-Areas
[04/30 17:17:44    462s]   VERIFY DRC ...... Using new threading
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area: {-150.190 -147.190 2.130 2.410} 1 of 4
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area: {2.130 -147.190 150.190 2.410} 2 of 4
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area: {-150.190 2.410 2.130 147.190} 3 of 4
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/30 17:17:44    462s]   VERIFY DRC ...... Sub-Area: {2.130 2.410 150.190 147.190} 4 of 4
[04/30 17:17:44    463s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/30 17:17:44    463s] 
[04/30 17:17:44    463s]   Verification Complete : 0 Viols.
[04/30 17:17:44    463s] 
[04/30 17:17:44    463s]  *** End Verify DRC (CPU: 0:00:00.7  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[04/30 17:17:44    463s] 
[04/30 17:17:44    463s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/30 17:19:26    474s] <CMD> saveNetlist IOTDF_apr.v
[04/30 17:19:26    474s] Writing Netlist "IOTDF_apr.v" ...
[04/30 17:19:46    476s] <CMD> all_hold_analysis_views 
[04/30 17:19:46    476s] <CMD> all_setup_analysis_views 
[04/30 17:20:00    478s] <CMD> write_sdf IOTDF_apr.sdf
[04/30 17:20:00    478s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[04/30 17:20:00    478s] #################################################################################
[04/30 17:20:00    478s] # Design Stage: PostRoute
[04/30 17:20:00    478s] # Design Name: IOTDF
[04/30 17:20:00    478s] # Design Mode: 90nm
[04/30 17:20:00    478s] # Analysis Mode: MMMC OCV 
[04/30 17:20:00    478s] # Parasitics Mode: No SPEF/RCDB
[04/30 17:20:00    478s] # Signoff Settings: SI Off 
[04/30 17:20:00    478s] #################################################################################
[04/30 17:20:00    478s] AAE_INFO: 1 threads acquired from CTE.
[04/30 17:20:00    478s] Calculate early delays in OCV mode...
[04/30 17:20:00    478s] Calculate late delays in OCV mode...
[04/30 17:20:00    478s] Calculate early delays in OCV mode...
[04/30 17:20:00    478s] Calculate late delays in OCV mode...
[04/30 17:20:00    478s] Calculate late delays in OCV mode...
[04/30 17:20:00    478s] Calculate early delays in OCV mode...
[04/30 17:20:00    478s] Calculate late delays in OCV mode...
[04/30 17:20:00    478s] Calculate early delays in OCV mode...
[04/30 17:20:00    478s] Topological Sorting (REAL = 0:00:00.0, MEM = 1540.9M, InitMEM = 1540.9M)
[04/30 17:20:00    478s] Start delay calculation (fullDC) (1 T). (MEM=1540.9)
[04/30 17:20:00    478s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[04/30 17:20:00    478s] End AAE Lib Interpolated Model. (MEM=1540.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:20:01    479s] Total number of fetched objects 2321
[04/30 17:20:02    479s] Total number of fetched objects 2321
[04/30 17:20:02    479s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:20:02    479s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/30 17:20:02    479s] End delay calculation. (MEM=1604.16 CPU=0:00:01.5 REAL=0:00:02.0)
[04/30 17:20:02    479s] End delay calculation (fullDC). (MEM=1604.16 CPU=0:00:01.6 REAL=0:00:02.0)
[04/30 17:20:02    479s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1604.2M) ***
[04/30 17:21:24    488s] <CMD> summaryReport -noHtml -outfile summaryReport.rpt
[04/30 17:21:24    488s] Creating directory summaryReport.
[04/30 17:21:24    488s] Start to collect the design information.
[04/30 17:21:24    488s] Build netlist information for Cell IOTDF.
[04/30 17:21:24    488s] Finished collecting the design information.
[04/30 17:21:24    488s] Generating standard cells used in the design report.
[04/30 17:21:24    488s] Analyze library ... 
[04/30 17:21:24    488s] Analyze netlist ... 
[04/30 17:21:24    488s] Generate no-driven nets information report.
[04/30 17:21:24    488s] Analyze timing ... 
[04/30 17:21:24    488s] Analyze floorplan/placement ... 
[04/30 17:21:24    488s] Analysis Routing ...
[04/30 17:21:24    488s] Report saved in file summaryReport.rpt.
[04/30 17:22:52    498s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:22:52    498s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:22:52    498s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:22:52    498s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[04/30 17:24:13    507s] <CMD> setEndCapMode -reset
[04/30 17:24:13    507s] <CMD> setEndCapMode -boundary_tap false
[04/30 17:24:13    507s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule CTS_2W1S
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] <CMD> setNanoRouteMode -quiet -timingEngine CTE
[04/30 17:24:13    507s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:13    507s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[04/30 17:24:13    507s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/30 17:24:14    507s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[04/30 17:24:14    507s] <CMD> setTieHiLoMode -reset
[04/30 17:24:14    507s] <CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
[04/30 17:26:27    524s] <CMD> streamOut IOTDF_apr.gds -mapFile ../library/streamOut.map -libName DesignLib -merge { ../library/gds/tpz013g3_v1.1.gds ../library/gds/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
[04/30 17:26:27    524s] Finding the highest version number among the merge files
[04/30 17:26:27    524s] Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5
[04/30 17:26:27    524s] Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5
[04/30 17:26:27    524s] 
[04/30 17:26:27    524s] Parse map file...
[04/30 17:26:27    524s] **WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
[04/30 17:26:27    524s] Writing GDSII file ...
[04/30 17:26:27    524s] 	****** db unit per micron = 2000 ******
[04/30 17:26:27    524s] 	****** output gds2 file unit per micron = 1000 ******
[04/30 17:26:27    524s] 	****** unit scaling factor = 0.5 ******
[04/30 17:26:27    524s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[04/30 17:26:27    524s] Output for instance
[04/30 17:26:27    524s] Output for bump
[04/30 17:26:27    524s] Output for physical terminals
[04/30 17:26:27    524s] Output for logical terminals
[04/30 17:26:27    524s] Output for regular nets
[04/30 17:26:29    524s] Output for special nets and metal fills
[04/30 17:26:29    524s] Output for via structure generation
[04/30 17:26:29    524s] Statistics for GDS generated (version 5)
[04/30 17:26:29    524s] ----------------------------------------
[04/30 17:26:29    524s] Stream Out Layer Mapping Information:
[04/30 17:26:29    524s] GDS Layer Number          GDS Layer Name
[04/30 17:26:29    524s] ----------------------------------------
[04/30 17:26:29    524s]     31                            METAL1
[04/30 17:26:29    524s]     131                           METAL1
[04/30 17:26:29    524s]     51                             VIA12
[04/30 17:26:29    524s]     32                            METAL2
[04/30 17:26:29    524s]     132                           METAL2
[04/30 17:26:29    524s]     52                             VIA23
[04/30 17:26:29    524s]     33                            METAL3
[04/30 17:26:29    524s]     133                           METAL3
[04/30 17:26:29    524s]     53                             VIA34
[04/30 17:26:29    524s]     34                            METAL4
[04/30 17:26:29    524s]     134                           METAL4
[04/30 17:26:29    524s]     54                             VIA45
[04/30 17:26:29    524s]     35                            METAL5
[04/30 17:26:29    524s]     135                           METAL5
[04/30 17:26:29    524s]     55                             VIA56
[04/30 17:26:29    524s]     36                            METAL6
[04/30 17:26:29    524s]     136                           METAL6
[04/30 17:26:29    524s]     56                             VIA67
[04/30 17:26:29    524s]     37                            METAL7
[04/30 17:26:29    524s]     137                           METAL7
[04/30 17:26:29    524s]     57                             VIA78
[04/30 17:26:29    524s]     38                            METAL8
[04/30 17:26:29    524s]     138                           METAL8
[04/30 17:26:29    524s]     131                           METAL1
[04/30 17:26:29    524s]     132                           METAL2
[04/30 17:26:29    524s]     133                           METAL3
[04/30 17:26:29    524s]     134                           METAL4
[04/30 17:26:29    524s]     135                           METAL5
[04/30 17:26:29    524s]     136                           METAL6
[04/30 17:26:29    524s]     137                           METAL7
[04/30 17:26:29    524s]     138                           METAL8
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Stream Out Information Processed for GDS version 5:
[04/30 17:26:29    524s] Units: 1000 DBU
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Object                             Count
[04/30 17:26:29    524s] ----------------------------------------
[04/30 17:26:29    524s] Instances                           1826
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Ports/Pins                             0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Nets                               17412
[04/30 17:26:29    524s]     metal layer METAL1              1611
[04/30 17:26:29    524s]     metal layer METAL2             10091
[04/30 17:26:29    524s]     metal layer METAL3              4401
[04/30 17:26:29    524s]     metal layer METAL4              1079
[04/30 17:26:29    524s]     metal layer METAL5               191
[04/30 17:26:29    524s]     metal layer METAL6                27
[04/30 17:26:29    524s]     metal layer METAL7                12
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s]     Via Instances                  11522
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Special Nets                         573
[04/30 17:26:29    524s]     metal layer METAL1               177
[04/30 17:26:29    524s]     metal layer METAL2                66
[04/30 17:26:29    524s]     metal layer METAL3                65
[04/30 17:26:29    524s]     metal layer METAL4                66
[04/30 17:26:29    524s]     metal layer METAL5                55
[04/30 17:26:29    524s]     metal layer METAL6                84
[04/30 17:26:29    524s]     metal layer METAL7                60
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s]     Via Instances                    912
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Metal Fills                            0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s]     Via Instances                      0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Metal FillOPCs                         0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s]     Via Instances                      0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Text                                 145
[04/30 17:26:29    524s]     metal layer METAL1               144
[04/30 17:26:29    524s]     metal layer METAL6                 1
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Blockages                              0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Custom Text                            0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Custom Box                             0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Trim Metal                             0
[04/30 17:26:29    524s] 
[04/30 17:26:29    524s] Merging with GDS libraries
[04/30 17:26:29    524s] Scanning GDS file ../library/gds/tpz013g3_v1.1.gds to register cell name ......
[04/30 17:26:29    524s] Scanning GDS file ../library/gds/tsmc13gfsg_fram.gds to register cell name ......
[04/30 17:26:30    524s] Merging GDS file ../library/gds/tpz013g3_v1.1.gds ......
[04/30 17:26:30    524s] 	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has version number: 5.
[04/30 17:26:30    524s] 	****** Merge file: ../library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.
[04/30 17:26:30    524s] 	****** unit scaling factor = 1 ******
[04/30 17:26:30    524s] Merging GDS file ../library/gds/tsmc13gfsg_fram.gds ......
[04/30 17:26:30    524s] 	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has version number: 5.
[04/30 17:26:30    524s] 	****** Merge file: ../library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.
[04/30 17:26:30    524s] 	****** unit scaling factor = 1 ******
[04/30 17:26:30    524s] Output for cells
[04/30 17:26:30    524s] ######Streamout is finished!
[04/30 17:26:45    526s] <CMD> selectInst {o_data_reg[35]}
[04/30 17:26:45    526s] Set RLRP Inst: o_data_reg[35]
[04/30 17:27:11    529s] 
[04/30 17:27:11    529s] *** Memory Usage v#1 (Current mem = 1488.938M, initial mem = 179.691M) ***
[04/30 17:27:11    529s] 
[04/30 17:27:11    529s] *** Summary of all messages that are not suppressed in this session:
[04/30 17:27:11    529s] Severity  ID               Count  Summary                                  
[04/30 17:27:11    529s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[04/30 17:27:11    529s] WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/30 17:27:11    529s] WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/30 17:27:11    529s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[04/30 17:27:11    529s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[04/30 17:27:11    529s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[04/30 17:27:11    529s] WARNING   IMPOGDS-407          1  Duplicate entry found in line %d, the sa...
[04/30 17:27:11    529s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/30 17:27:11    529s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[04/30 17:27:11    529s] WARNING   IMPEXT-3530         16  The process node is not set. Use the com...
[04/30 17:27:11    529s] WARNING   IMPEXT-6140       4567  The RC table is not interpolated for wir...
[04/30 17:27:11    529s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[04/30 17:27:11    529s] WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
[04/30 17:27:11    529s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/30 17:27:11    529s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[04/30 17:27:11    529s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[04/30 17:27:11    529s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[04/30 17:27:11    529s] WARNING   IMPPP-4051           4  Fail to add rings. Gaps among IO cells m...
[04/30 17:27:11    529s] WARNING   IMPPP-220            4  The power planner does not create core r...
[04/30 17:27:11    529s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[04/30 17:27:11    529s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[04/30 17:27:11    529s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[04/30 17:27:11    529s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[04/30 17:27:11    529s] WARNING   IMPOPT-665         286  %s : Net has unplaced terms or is connec...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1261        3  The skew target of %s for %s is too smal...
[04/30 17:27:11    529s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[04/30 17:27:11    529s] WARNING   IMPTCM-77           61  Option "%s" for command %s is obsolete a...
[04/30 17:27:11    529s] WARNING   IMPTCM-125           9  Option "%s" for command %s is obsolete a...
[04/30 17:27:11    529s] WARNING   SDF-808              1  The software is currently operating in a...
[04/30 17:27:11    529s] WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
[04/30 17:27:11    529s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/30 17:27:11    529s] WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
[04/30 17:27:11    529s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[04/30 17:27:11    529s] *** Message Summary: 6706 warning(s), 2 error(s)
[04/30 17:27:11    529s] 
[04/30 17:27:11    529s] --- Ending "Innovus" (totcpu=0:08:49, real=0:55:04, mem=1488.9M) ---
