c-prodtype protocompiler_s -certifyest -part XCVU19P-FSVA3824-1-e -haps_target HAPS-100 -haps_target_detail HAPS-100 -prepare_readback 0 -enable_prepacking -use_vivado -overilog top.vm -maxfan 10000 -m1 -pipe -infer_seqShift -verification_mode 0 -no_sequential_opt_bram_mapping both -fixgatedclocks 1 -fixgeneratedclocks 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -amptest 0 -pc_port_direction_check -compact_interface_model 0 -auto_constrain_tb -split_generated_modules 1 -resolveMultipleDriver -merge_inferred_clocks 0 -RWCheckOnRam 1 -synthesis_strategy advanced -continue_on_error -protoware_mode -reporting_ctd 0 -preserve_slash_names -incremental_debug 0 -debug_visibility 0 -verdi_integration 0 -optimize_ngc -new_timebudgeting 1 -optimized_path_dpo -enable_gcc_in_premap -threshold_bufg_insertion 0 -enable_parallel_area_est -enable_clock_tree_extraction 1 -enable_zcei_ccm_conversion -dynamic_force_global_driver 0 -hstdm_exclude_placement 1 -hold_time_fixup 0 -new_dsp_inference_beta 1 -opposite_phase_latch_optimization opaque_latches -vcf_match 0 -remove_clock_from_data -allow_mixededges -inferbufgmux -enable_insert_oddr -uram_min_efficiency 5 -validate_mif_files -latch_rdb_wrb_mode none -map -omest /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/top.est -osyn /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/top_area_est.srm -licensetype ProtoCompiler100 -freq 1.000 /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/synwork/top_od_c.srs -jobname estimate_area_job 
t1649478687
