Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Feb 14 13:28:30 2024
| Host         : ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                          Violations  
---------  ----------------  -----------------------------------------------------------------------------------  ----------  
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks  5           
TIMING-9   Warning           Unknown CDC Logic                                                                    1           
TIMING-18  Warning           Missing input or output delay                                                        34          
ULMTCS-1   Warning           Control Sets use limits recommend reduction                                          1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                          4           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name                               2           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source                               2           
RTGT-1     Advisory          RAM retargeting possibility                                                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.439        0.000                      0                50461        0.011        0.000                      0                50392        0.264        0.000                       0                 23964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
rx_clk      {0.000 8.135}        16.270          61.463          
spi0_clk    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.439        0.000                      0                20107        0.029        0.000                      0                20107        3.750        0.000                       0                  8478  
clk_fpga_1          3.586        0.000                      0                    4        0.122        0.000                      0                    4        0.264        0.000                       0                     7  
rx_clk              3.312        0.000                      0                26452        0.011        0.000                      0                26452        6.885        0.000                       0                 15479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rx_clk        clk_fpga_0          6.518        0.000                      0                   60                                                                        
clk_fpga_0    rx_clk              7.990        0.000                      0                  129                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.438        0.000                      0                 2062        1.733        0.000                      0                 2062  
**async_default**  rx_clk             rx_clk                   3.060        0.000                      0                 1767        0.472        0.000                      0                 1767  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        rx_clk        clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_1    
(none)                      rx_clk        
(none)        clk_fpga_0    rx_clk        
(none)        rx_clk        rx_clk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  
(none)        rx_clk                      
(none)        spi0_clk                    
(none)                      clk_fpga_0    
(none)                      rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 0.518ns (5.607%)  route 8.721ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.721    12.210    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X4Y92          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.540    12.732    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X4Y92          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_2_reg[12]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)       -0.045    12.649    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_on_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 0.518ns (5.682%)  route 8.598ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.598    12.087    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X4Y84          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_on_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.535    12.727    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X4Y84          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_on_2_reg[12]/C
                         clock pessimism              0.116    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)       -0.054    12.635    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_on_2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 0.518ns (5.675%)  route 8.610ns (94.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.610    12.099    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X4Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.540    12.732    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X4Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[12]/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)       -0.028    12.666    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 0.456ns (5.143%)  route 8.410ns (94.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.670     2.978    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X13Y31         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/Q
                         net (fo=65, routed)          8.410    11.844    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[18]
    SLICE_X22Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.486    12.678    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X22Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_1_reg[18]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X22Y99         FDCE (Setup_fdce_C_D)       -0.093    12.547    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_on_1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 0.518ns (5.901%)  route 8.261ns (94.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.261    11.750    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X9Y85          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.492    12.684    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X9Y85          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[12]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)       -0.093    12.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_off_1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 0.456ns (5.174%)  route 8.358ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.670     2.978    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X13Y31         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/Q
                         net (fo=65, routed)          8.358    11.792    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[18]
    SLICE_X3Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.541    12.733    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X3Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_1_reg[18]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)       -0.071    12.624    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_off_1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 0.456ns (5.229%)  route 8.265ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.670     2.978    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X13Y31         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[18]/Q
                         net (fo=65, routed)          8.265    11.699    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[18]
    SLICE_X23Y98         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_off_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.486    12.678    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X23Y98         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_off_1_reg[18]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X23Y98         FDCE (Setup_fdce_C_D)       -0.092    12.548    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_vco_rx_off_1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.456ns (5.221%)  route 8.278ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.657     2.965    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X18Y27         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[14]/Q
                         net (fo=72, routed)          8.278    11.699    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[14]
    SLICE_X9Y99          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.498    12.690    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X9Y99          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[14]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X9Y99          FDCE (Setup_fdce_C_D)       -0.095    12.557    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_off_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 0.518ns (5.926%)  route 8.224ns (94.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.224    11.713    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X13Y84         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_off_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.491    12.683    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X13Y84         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_off_1_reg[12]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X13Y84         FDCE (Setup_fdce_C_D)       -0.067    12.578    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_off_1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 0.518ns (5.951%)  route 8.187ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.663     2.971    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X8Y26          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     3.489 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[12]/Q
                         net (fo=72, routed)          8.187    11.676    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/Q[12]
    SLICE_X9Y75          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.480    12.672    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X9Y75          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[12]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X9Y75          FDCE (Setup_fdce_C_D)       -0.093    12.541    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_tx_dp_on_1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.175%)  route 0.208ns (49.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.560     0.901    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/s_axi_aclk
    SLICE_X24Y46         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[22]/Q
                         net (fo=1, routed)           0.208     1.272    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_reg[31][22]
    SLICE_X16Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.317 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.317    i_system_wrapper/system_i/axi_ad9361/inst/i_rx_n_777
    SLICE_X16Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.831     1.201    i_system_wrapper/system_i/axi_ad9361/inst/s_axi_aclk
    SLICE_X16Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[22]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y44         FDCE (Hold_fdce_C_D)         0.121     1.288    i_system_wrapper/system_i/axi_ad9361/inst/up_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.105%)  route 0.226ns (54.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X18Y52         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_rdata_int_reg[31]/Q
                         net (fo=1, routed)           0.226     1.270    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[31]_5[31]
    SLICE_X24Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.315 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int[31]_i_1__3/O
                         net (fo=1, routed)           0.000     1.315    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0_n_229
    SLICE_X24Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.198    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/s_axi_aclk
    SLICE_X24Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[31]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y50         FDCE (Hold_fdce_C_D)         0.121     1.285    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.566%)  route 0.225ns (61.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.551     0.892    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X19Y77         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[14]/Q
                         net (fo=1, routed)           0.225     1.257    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/D[74]
    SLICE_X22Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.815     1.185    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X22Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y78         FDRE (Hold_fdre_C_D)         0.076     1.227    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.938%)  route 0.202ns (52.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.561     0.902    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X23Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[3]/Q
                         net (fo=1, routed)           0.202     1.244    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_s[0]_3[3]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.289 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.289    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0_n_257
    SLICE_X21Y46         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.830     1.200    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/s_axi_aclk
    SLICE_X21Y46         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[3]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDCE (Hold_fdce_C_D)         0.091     1.257    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.100%)  route 0.209ns (52.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.561     0.902    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X23Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[24]/Q
                         net (fo=1, routed)           0.209     1.251    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_s[0]_3[24]
    SLICE_X19Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.296 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int[24]_i_1__3/O
                         net (fo=1, routed)           0.000     1.296    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0_n_236
    SLICE_X19Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/s_axi_aclk
    SLICE_X19Y47         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[24]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.092     1.260    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/up_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.694%)  route 0.203ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.589     0.930    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X36Y52         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.128     1.058 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[9]/Q
                         net (fo=1, routed)           0.203     1.260    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/D[149]
    SLICE_X37Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.860     1.230    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X37Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[166]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.019     1.220    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[166]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.448%)  route 0.214ns (53.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.559     0.900    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X25Y41         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[14]/Q
                         net (fo=1, routed)           0.214     1.255    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_s[0]_0[14]
    SLICE_X21Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.300 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int[14]_i_1/O
                         net (fo=1, routed)           0.000     1.300    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int[14]_i_1_n_0
    SLICE_X21Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.198    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
    SLICE_X21Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[14]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y39         FDCE (Hold_fdce_C_D)         0.092     1.256    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.586%)  route 0.230ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.230     1.317    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.362    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X0Y49          FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.852     1.222    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.104%)  route 0.217ns (53.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.561     0.901    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/up_rdata_int_reg[7]/Q
                         net (fo=1, routed)           0.217     1.260    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_s[3]_3[7]
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.305 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.305    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int[7]_i_1_n_0
    SLICE_X25Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.826     1.196    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
    SLICE_X25Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[7]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X25Y39         FDCE (Hold_fdce_C_D)         0.092     1.254    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.594%)  route 0.231ns (55.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X26Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_2_reg[6]/Q
                         net (fo=2, routed)           0.231     1.275    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_dac_iq_mode_reg[1][24]
    SLICE_X26Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.320 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[22]_i_1/O
                         net (fo=1, routed)           0.000     1.320    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[31]_1[22]
    SLICE_X26Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X26Y48         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[22]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X26Y48         FDCE (Hold_fdce_C_D)         0.092     1.265    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_rdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y29  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y1   i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y2   i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y30  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y35  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y36  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y33  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X0Y34  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.080%)  route 0.808ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.744     3.052    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.808     4.316    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.568     7.760    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.291     8.052    
                         clock uncertainty           -0.083     7.969    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)       -0.067     7.902    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.000%)  route 0.533ns (56.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 7.760 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.745     3.053    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.419     3.472 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.533     4.005    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.568     7.760    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism              0.267     8.028    
                         clock uncertainty           -0.083     7.945    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)       -0.253     7.692    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.745     3.053    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.419     3.472 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.382     3.854    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.569     7.761    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.291     8.053    
                         clock uncertainty           -0.083     7.970    
    SLICE_X39Y15         FDPE (Setup_fdpe_C_D)       -0.237     7.733    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.745     3.053    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.456     3.509 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.190     3.699    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.569     7.761    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.291     8.053    
                         clock uncertainty           -0.083     7.970    
    SLICE_X39Y15         FDPE (Setup_fdpe_C_D)       -0.047     7.923    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          7.923    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.586     0.927    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.056     1.123    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.853     1.223    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.296     0.927    
    SLICE_X39Y15         FDPE (Hold_fdpe_C_D)         0.075     1.002    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.586     0.927    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.128     1.055 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.119     1.174    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.853     1.223    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.296     0.927    
    SLICE_X39Y15         FDPE (Hold_fdpe_C_D)         0.017     0.944    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.644%)  route 0.165ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.586     0.927    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDPE (Prop_fdpe_C_Q)         0.128     1.055 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.165     1.220    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.852     1.222    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.282     0.940    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.013     0.953    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.361%)  route 0.394ns (73.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.585     0.926    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.394     1.460    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.852     1.222    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X36Y16         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.296     0.926    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.070     0.996    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y16     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y15     i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_off_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_off_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_off_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_off_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_rx_on_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_off_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_dp_on_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_on_2_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_on_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_on_2_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_on_2_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/tdd_rf_overlap_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 0.779ns (6.318%)  route 11.550ns (93.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.887    17.553    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/rst
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/tdd_rf_overlap_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/clk
    SLICE_X11Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/tdd_rf_overlap_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y96         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd_if/tdd_rf_overlap_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.553    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.253ns  (logic 0.779ns (6.358%)  route 11.474ns (93.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 20.959 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       10.811    17.477    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X11Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.497    20.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X11Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_1_reg/C
                         clock pessimism              0.371    21.330    
                         clock uncertainty           -0.035    21.294    
    SLICE_X11Y94         FDRE (Setup_fdre_C_R)       -0.429    20.865    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_tx_off_1_reg
  -------------------------------------------------------------------
                         required time                         20.865    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.715ns (7.509%)  route 8.807ns (92.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 20.953 - 16.270 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.739     5.302    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X36Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=281, routed)         4.501    10.222    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/SR[0]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.296    10.518 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_m[1][15]_i_1/O
                         net (fo=104, routed)         4.306    14.824    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][15]_0[0]
    SLICE_X6Y63          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.491    20.953    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/clk
    SLICE_X6Y63          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][11]/C
                         clock pessimism              0.371    21.323    
                         clock uncertainty           -0.035    21.288    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    20.764    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][11]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 0.715ns (7.509%)  route 8.807ns (92.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 20.953 - 16.270 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.739     5.302    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
    SLICE_X36Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.419     5.721 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_data_sync_reg/Q
                         net (fo=281, routed)         4.501    10.222    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/SR[0]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.296    10.518 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].dac_dds_phase_0_m[1][15]_i_1/O
                         net (fo=104, routed)         4.306    14.824    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_0_m_reg[1][15]_0[0]
    SLICE_X6Y63          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.491    20.953    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/clk
    SLICE_X6Y63          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][12]/C
                         clock pessimism              0.371    21.323    
                         clock uncertainty           -0.035    21.288    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    20.764    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].dac_dds_phase_1_m_reg[1][12]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.096%)  route 0.163ns (49.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.550     1.868    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X24Y69         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y69         FDCE (Prop_fdce_C_Q)         0.164     2.032 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[126]/Q
                         net (fo=1, routed)           0.163     2.196    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[15]_0[17]
    SLICE_X20Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.818     2.602    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X20Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]/C
                         clock pessimism             -0.471     2.132    
    SLICE_X20Y70         FDRE (Hold_fdre_C_D)         0.053     2.185    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/dds_scale_0_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.443%)  route 0.208ns (59.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.558     1.876    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/clk
    SLICE_X21Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     2.017 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/dds_data_out_reg[11]/Q
                         net (fo=1, routed)           0.208     2.225    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_data_s_0[11]
    SLICE_X22Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.827     2.611    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/clk
    SLICE_X22Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[11]/C
                         clock pessimism             -0.471     2.141    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.071     2.212    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_dds_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.625%)  route 0.206ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.555     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X23Y62         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDCE (Prop_fdce_C_Q)         0.141     2.014 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[100]/Q
                         net (fo=1, routed)           0.206     2.220    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_scale_0_d_reg[15][55]
    SLICE_X20Y64         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.824     2.609    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/clk
    SLICE_X20Y64         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_0_reg[7]/C
                         clock pessimism             -0.471     2.138    
    SLICE_X20Y64         FDRE (Hold_fdre_C_D)         0.064     2.202    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.515%)  route 0.207ns (59.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.559     1.877    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/aclk
    SLICE_X21Y7          FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y7          FDRE (Prop_fdre_C_Q)         0.141     2.018 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/Q
                         net (fo=2, routed)           0.207     2.225    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]_1
    SLICE_X24Y5          FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.828     2.612    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/aclk
    SLICE_X24Y5          FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]/C
                         clock pessimism             -0.471     2.142    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.063     2.205    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_reg.d_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_data_out_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.941%)  route 0.237ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.564     1.882    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/clk
    SLICE_X16Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_data_out_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     2.046 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/dac_data_out_int_reg[11]/Q
                         net (fo=5, routed)           0.237     2.283    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/Q[11]
    SLICE_X12Y50         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.834     2.618    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/clk
    SLICE_X12Y50         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3/CLK
                         clock pessimism             -0.466     2.153    
    SLICE_X12Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.261    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.219%)  route 0.203ns (57.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.554     1.872    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X24Y17         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148     2.020 r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[5]/Q
                         net (fo=1, routed)           0.203     2.223    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/rd_data[5]
    SLICE_X20Y17         SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.822     2.606    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/aclk
    SLICE_X20Y17         SRL16E                                       r  i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1/CLK
                         clock pessimism             -0.471     2.136    
    SLICE_X20Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     2.197    i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_data_in/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_1_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.904%)  route 0.228ns (55.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.558     1.876    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X25Y93         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_fdre_C_Q)         0.141     2.017 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_1_reg/Q
                         net (fo=1, routed)           0.228     2.245    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/counter_at_tdd_vco_rx_off_1
    SLICE_X20Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.290 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_i_1/O
                         net (fo=1, routed)           0.000     2.290    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_i_1_n_0
    SLICE_X20Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.829     2.613    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X20Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_reg/C
                         clock pessimism             -0.471     2.143    
    SLICE_X20Y96         FDRE (Hold_fdre_C_D)         0.120     2.263    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_rx_vco_en_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/sine_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.558     1.876    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/clk
    SLICE_X22Y94         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_fdre_C_Q)         0.141     2.017 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[5]/Q
                         net (fo=1, routed)           0.217     2.235    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y_s[12]_223[5]
    SLICE_X20Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/sine_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.829     2.613    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/clk
    SLICE_X20Y96         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/sine_reg[5]/C
                         clock pessimism             -0.471     2.143    
    SLICE_X20Y96         FDRE (Hold_fdre_C_D)         0.064     2.207    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/sine_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[138]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_d2_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.133%)  route 0.187ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.559     1.877    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X20Y98         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDCE (Prop_fdce_C_Q)         0.148     2.025 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[138]/Q
                         net (fo=1, routed)           0.187     2.213    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]_0[18]
    SLICE_X24Y95         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_d2_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.827     2.611    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/clk
    SLICE_X24Y95         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_d2_reg[18]_srl3/CLK
                         clock pessimism             -0.471     2.141    
    SLICE_X24Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     2.181    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_d2_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.601%)  route 0.215ns (60.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.555     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X23Y62         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDCE (Prop_fdce_C_Q)         0.141     2.014 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[45]/Q
                         net (fo=1, routed)           0.215     2.229    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_scale_0_d_reg[15][0]
    SLICE_X20Y65         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.823     2.607    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/clk
    SLICE_X20Y65         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_1_reg[0]/C
                         clock pessimism             -0.471     2.137    
    SLICE_X20Y65         FDRE (Hold_fdre_C_D)         0.060     2.197    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_dds_incr_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 8.135 }
Period(ns):         16.270
Sources:            { rx_clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.270      13.694     RAMB36_X0Y3    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.270      13.694     RAMB36_X0Y4    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.270      14.115     BUFGCTRL_X0Y0  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y23    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y26    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y27    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y22    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y24    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X1Y25    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         16.270      14.116     DSP48_X0Y23    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_dcfilter/i_dsp48e1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X8Y7     i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X8Y7     i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X10Y4    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X8Y7     i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.135       6.885      SLICE_X8Y7     i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.518ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.958ns  (logic 1.433ns (48.443%)  route 1.525ns (51.557%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.996     2.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.429 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.529     2.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X6Y3           FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524     9.476    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.958ns  (logic 1.433ns (48.443%)  route 1.525ns (51.557%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.996     2.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.429 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.529     2.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X6Y3           FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524     9.476    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.958ns  (logic 1.433ns (48.443%)  route 1.525ns (51.557%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.996     2.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.429 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.529     2.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X6Y3           FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524     9.476    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.958ns  (logic 1.433ns (48.443%)  route 1.525ns (51.557%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           0.996     2.305    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     2.429 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.529     2.958    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X6Y3           FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.524     9.476    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.416ns  (logic 1.557ns (45.578%)  route 1.859ns (54.422%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.293     2.602    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X9Y1           LUT3 (Prop_lut3_I1_O)        0.124     2.726 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2/O
                         net (fo=1, routed)           0.566     3.292    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.416 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1/O
                         net (fo=1, routed)           0.000     3.416    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1_n_0
    SLICE_X7Y4           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.029    10.029    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             7.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/bl_ready_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.870ns  (logic 1.433ns (49.925%)  route 1.437ns (50.075%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.437     2.746    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/dest_address_eot
    SLICE_X7Y0           LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/zerodeep.i_waddr_sync/bl_ready_i_1/O
                         net (fo=1, routed)           0.000     2.870    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/bl_ready_reg_0
    SLICE_X7Y0           FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/bl_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y0           FDSE (Setup_fdse_C_D)        0.029    10.029    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/bl_ready_reg
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  7.159    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.812ns  (logic 1.716ns (61.022%)  route 1.096ns (38.978%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/Q
                         net (fo=1, routed)           1.096     1.614    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[9]
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.124     1.738 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3/O
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.136 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.364 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.364    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.478 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.478    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.812 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.812    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2_n_6
    SLICE_X14Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)        0.062    10.062    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[24]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.717ns  (logic 1.621ns (59.659%)  route 1.096ns (40.341%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/Q
                         net (fo=1, routed)           1.096     1.614    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[9]
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.124     1.738 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3/O
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.136 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.364 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.364    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.478 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.478    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.717 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.717    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2_n_5
    SLICE_X14Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)        0.062    10.062    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.701ns  (logic 1.605ns (59.420%)  route 1.096ns (40.580%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/Q
                         net (fo=1, routed)           1.096     1.614    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[9]
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.124     1.738 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3/O
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.136 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.364 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.364    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.478 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.478    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.701 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.701    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[25]_i_2_n_7
    SLICE_X14Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y9          FDRE (Setup_fdre_C_D)        0.062    10.062    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[23]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.698ns  (logic 1.602ns (59.375%)  route 1.096ns (40.625%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[10]/Q
                         net (fo=1, routed)           1.096     1.614    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/out[9]
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.124     1.738 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3/O
                         net (fo=1, routed)           0.000     1.738    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[10]_i_3_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.136 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.136    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[10]_i_1_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.250 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.250    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[14]_i_1_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.364 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.364    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[18]_i_1_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.698 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.698    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[22]_i_1_n_6
    SLICE_X14Y8          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y8          FDRE (Setup_fdre_C_D)        0.062    10.062    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[20]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.364    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.917ns  (logic 0.518ns (27.025%)  route 1.399ns (72.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[1]/Q
                         net (fo=17, routed)          1.399     1.917    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[1]
    SLICE_X15Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.093     9.907    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.938ns  (logic 0.518ns (26.726%)  route 1.420ns (73.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/C
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[2]/Q
                         net (fo=16, routed)          1.420     1.938    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[2]
    SLICE_X16Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.047     9.953    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.184ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.721ns  (logic 0.518ns (30.106%)  route 1.203ns (69.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[0]/Q
                         net (fo=17, routed)          1.203     1.721    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[0]
    SLICE_X15Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.095     9.905    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  8.184    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.579ns  (logic 0.419ns (26.534%)  route 1.160ns (73.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/Q
                         net (fo=10, routed)          1.160     1.579    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]_0[3]
    SLICE_X24Y3          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y3          FDRE (Setup_fdre_C_D)       -0.233     9.767    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -1.579    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.506ns  (logic 0.518ns (34.387%)  route 0.988ns (65.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/C
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_id_reg[3]/Q
                         net (fo=16, routed)          0.988     1.506    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/Q[3]
    SLICE_X17Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y2          FDRE (Setup_fdre_C_D)       -0.095     9.905    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.370ns  (logic 0.456ns (33.281%)  route 0.914ns (66.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[2]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[2]/Q
                         net (fo=10, routed)          0.914     1.370    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[3]_0[2]
    SLICE_X9Y3           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.095     9.905    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.147ns  (logic 0.478ns (41.689%)  route 0.669ns (58.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/C
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.s_axis_waddr_reg/Q
                         net (fo=4, routed)           0.669     1.147    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/zerodeep.s_axis_waddr
    SLICE_X13Y12         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)       -0.258     9.742    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  8.595    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.230ns  (logic 0.518ns (42.129%)  route 0.712ns (57.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.712     1.230    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]_0[3]
    SLICE_X0Y11          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.045     9.955    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.435%)  route 0.464ns (52.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2                                        0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.m_axis_raddr_reg/Q
                         net (fo=5, routed)           0.464     0.883    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]_1
    SLICE_X5Y5           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.270     9.730    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.620%)  route 0.570ns (52.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.570     1.088    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]_0[1]
    SLICE_X0Y11          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.043     9.957    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[22]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.361    12.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[23]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.361    12.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[23]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[8]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.361    12.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[9]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.361    12.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[10]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.319    12.522    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[11]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.319    12.522    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[13]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.319    12.522    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.642ns (9.145%)  route 6.378ns (90.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.437    10.041    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X0Y96          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.537    12.729    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X0Y96          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[19]/C
                         clock pessimism              0.266    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.319    12.522    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_on_2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 0.642ns (9.362%)  route 6.215ns (90.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.274     9.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X3Y95          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.541    12.733    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X3Y95          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[10]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.405    12.404    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 0.642ns (9.362%)  route 6.215ns (90.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.713     3.021    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.518     3.539 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          2.941     6.480    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.124     6.604 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        3.274     9.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/p_0_in
    SLICE_X3Y95          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.541    12.733    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/s_axi_aclk
    SLICE_X3Y95          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[11]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y95          FDCE (Recov_fdce_C_CLR)     -0.405    12.404    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/up_tdd_rx_off_2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  2.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.209ns (11.101%)  route 1.674ns (88.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.380     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/p_0_in
    SLICE_X26Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.193    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
    SLICE_X26Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[0]/C
                         clock pessimism             -0.029     1.164    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_ext_sync_manual_req_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.209ns (11.101%)  route 1.674ns (88.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.380     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X26Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_ext_sync_manual_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.193    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X26Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_ext_sync_manual_req_reg/C
                         clock pessimism             -0.029     1.164    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_ext_sync_manual_req_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sync_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.209ns (11.101%)  route 1.674ns (88.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.380     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X26Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.193    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X26Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sync_reg/C
                         clock pessimism             -0.029     1.164    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_resetn_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.209ns (11.101%)  route 1.674ns (88.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.380     2.805    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X26Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_resetn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.193    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X26Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_resetn_reg/C
                         clock pessimism             -0.029     1.164    
    SLICE_X26Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_resetn_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[1]/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[2]/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[3]/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[4]/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_num_lanes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_par_type_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_par_type_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_par_type_reg/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_par_type_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sdr_ddr_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.209ns (11.067%)  route 1.680ns (88.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=98, routed)          1.293     2.380    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.425 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4713, routed)        0.386     2.811    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sdr_ddr_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.825     1.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sdr_ddr_n_reg/C
                         clock pessimism             -0.029     1.166    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_sdr_ddr_n_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  1.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[53]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[53]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[53]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[54]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[54]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[54]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[70]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[70]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[70]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[71]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[71]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[71]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[75]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[75]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[75]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[77]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[77]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[77]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[90]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[90]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[90]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[95]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 0.779ns (6.180%)  route 11.825ns (93.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 20.958 - 16.270 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)       11.162    17.828    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/rst
    SLICE_X9Y91          FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.496    20.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X9Y91          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[95]/C
                         clock pessimism              0.371    21.329    
                         clock uncertainty           -0.035    21.293    
    SLICE_X9Y91          FDCE (Recov_fdce_C_CLR)     -0.405    20.888    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[95]
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -17.828    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[137]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 0.580ns (4.698%)  route 11.766ns (95.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 20.957 - 16.270 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.749     5.312    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X40Y35         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.782     6.550    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)        10.984    17.657    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.495    20.957    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[137]/C
                         clock pessimism              0.371    21.327    
                         clock uncertainty           -0.035    21.292    
    SLICE_X10Y89         FDCE (Recov_fdce_C_CLR)     -0.319    20.973    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[137]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -17.657    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[140]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.270ns  (rx_clk rise@16.270ns - rx_clk rise@0.000ns)
  Data Path Delay:        12.346ns  (logic 0.580ns (4.698%)  route 11.766ns (95.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 20.957 - 16.270 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.749     5.312    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X40Y35         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=1, routed)           0.782     6.550    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[0]
    SLICE_X43Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.674 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int[173]_i_2/O
                         net (fo=660, routed)        10.984    17.657    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X10Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)    16.270    16.270 r  
    V20                                               0.000    16.270 r  rx_clk_in (IN)
                         net (fo=0)                   0.000    16.270    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287    17.557 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    19.371    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.462 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.495    20.957    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[140]/C
                         clock pessimism              0.371    21.327    
                         clock uncertainty           -0.035    21.292    
    SLICE_X10Y89         FDCE (Recov_fdce_C_CLR)     -0.319    20.973    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[140]
  -------------------------------------------------------------------
                         required time                         20.973    
                         arrival time                         -17.657    
  -------------------------------------------------------------------
                         slack                                  3.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.208%)  route 0.271ns (65.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.271     2.319    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X39Y36         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854     2.638    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X39Y36         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]/C
                         clock pessimism             -0.699     1.939    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.847    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.278     2.326    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X42Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.855     2.639    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X42Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.719     1.920    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.853    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.589     1.907    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X43Y37         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     2.048 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=42, routed)          0.278     2.326    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/AR[0]
    SLICE_X42Y34         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.855     2.639    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X42Y34         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.719     1.920    
    SLICE_X42Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.853    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.473    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.067ns  (logic 0.124ns (4.043%)  route 2.943ns (95.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.648     2.648    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.124     2.772 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     3.067    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y98          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.538     2.730    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y98          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.045ns (3.652%)  route 1.187ns (96.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.080     1.080    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y97          LUT1 (Prop_lut1_I0_O)        0.045     1.125 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.107     1.232    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y98          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.851     1.221    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y98          FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.485%)  route 3.214ns (79.515%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.651     2.959    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X25Y23         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDCE (Prop_fdce_C_Q)         0.456     3.415 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[0]/Q
                         net (fo=2, routed)           1.355     4.770    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_dac_gpio_out[0]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.894 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_rdata_int[0]_i_9/O
                         net (fo=1, routed)           1.133     6.027    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[0]_7
    SLICE_X25Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[0]_i_2__3/O
                         net (fo=1, routed)           0.726     6.877    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[0]_i_2__3_n_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.001 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[0]_i_1__4/O
                         net (fo=1, routed)           0.000     7.001    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_rdata_int_reg[31]_1[0]
    SLICE_X25Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.483     2.675    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X25Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_rdata_int_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 0.934ns (27.268%)  route 2.491ns (72.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.723     3.031    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/m_src_axi_aclk
    SLICE_X1Y5           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     3.487 f  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/Q
                         net (fo=81, routed)          1.886     5.373    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.152     5.525 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/up_rdata[9]_i_3/O
                         net (fo=1, routed)           0.605     6.130    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[9]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.326     6.456 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     6.456    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[9]
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.550     2.742    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[9]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.328ns  (logic 1.072ns (32.207%)  route 2.256ns (67.793%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.682     2.990    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X9Y1           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.419     3.409 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[1]/Q
                         net (fo=3, routed)           1.676     5.085    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/m_dest_axi_awaddr[1]
    SLICE_X13Y6          LUT5 (Prop_lut5_I0_O)        0.326     5.411 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_3/O
                         net (fo=1, routed)           0.580     5.991    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_3_n_0
    SLICE_X17Y6          LUT5 (Prop_lut5_I2_O)        0.327     6.318 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     6.318    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[4]
    SLICE_X17Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.500     2.692    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X17Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[4]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.704ns (21.840%)  route 2.519ns (78.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.723     3.031    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/m_src_axi_aclk
    SLICE_X1Y5           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     3.487 f  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]/Q
                         net (fo=81, routed)          1.886     5.373    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_1[0]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.124     5.497 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/up_rdata[10]_i_4/O
                         net (fo=1, routed)           0.633     6.130    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[10]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     6.254    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[10]
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.550     2.742    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[10]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.247ns  (logic 0.704ns (21.679%)  route 2.543ns (78.321%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.675     2.983    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/m_dest_axi_aclk
    SLICE_X18Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.456     3.439 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/Q
                         net (fo=39, routed)          2.139     5.578    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata_reg[8][0]
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.702 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_3/O
                         net (fo=1, routed)           0.404     6.106    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_3_n_0
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.230 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     6.230    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[8]
    SLICE_X15Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.501     2.693    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X15Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[8]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 0.897ns (29.653%)  route 2.128ns (70.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.718     3.026    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/m_src_axi_aclk
    SLICE_X0Y14          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.478     3.504 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[3]/Q
                         net (fo=7, routed)           1.442     4.946    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[3]_1[2]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.295     5.241 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/up_rdata[19]_i_3/O
                         net (fo=1, routed)           0.686     5.927    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[19]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.124     6.051 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     6.051    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[19]
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.543     2.735    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[19]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 0.839ns (27.559%)  route 2.205ns (72.441%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.682     2.990    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_dest_axi_aclk
    SLICE_X13Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[1]/Q
                         net (fo=2, routed)           1.068     4.477    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/data8[1]
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.296     4.773 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_6/O
                         net (fo=1, routed)           1.137     5.910    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_6_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.034 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     6.034    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.686    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.766ns (25.862%)  route 2.196ns (74.138%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.681     2.989    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/m_dest_axi_aclk
    SLICE_X12Y4          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     3.507 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/Q
                         net (fo=16, routed)          1.347     4.854    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/dbg_ids0[8]
    SLICE_X12Y2          LUT5 (Prop_lut5_I2_O)        0.124     4.978 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_3/O
                         net (fo=1, routed)           0.849     5.827    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.951 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     5.951    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[26]
    SLICE_X13Y8          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.506     2.698    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.704ns (24.594%)  route 2.158ns (75.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.676     2.984    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/m_dest_axi_aclk
    SLICE_X14Y4          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address_reg[4]/Q
                         net (fo=3, routed)           1.335     4.775    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/m_dest_axi_awaddr[4]
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.899 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[7]_i_4/O
                         net (fo=1, routed)           0.824     5.722    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[7]_i_4_n_0
    SLICE_X17Y6          LUT6 (Prop_lut6_I5_O)        0.124     5.846 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     5.846    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[7]
    SLICE_X17Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.500     2.692    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X17Y6          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[7]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.704ns (24.751%)  route 2.140ns (75.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.677     2.985    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/s_axi_aclk
    SLICE_X11Y12         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     3.441 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[1]/Q
                         net (fo=10, routed)          1.554     4.995    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]_0[1]
    SLICE_X6Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.119 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/up_rdata[1]_i_5/O
                         net (fo=1, routed)           0.586     5.705    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[1]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.829 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     5.829    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X7Y7           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.505     2.697    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X7Y7           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.578     0.919    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X3Y66          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.121     1.181    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y66          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.845     1.215    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y66          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.958%)  route 0.124ns (40.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.584     0.925    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/m_src_axi_aclk
    SLICE_X2Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[3]/Q
                         net (fo=3, routed)           0.124     1.190    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/m_src_axi_araddr[3]
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.045     1.235 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.235    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[6]
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.852     1.222    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[6]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.564%)  route 0.215ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.560     0.901    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X7Y64          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.215     1.257    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X7Y64          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.198    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X7Y64          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X8Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.290 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.290    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.290 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.290    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X8Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.292 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.292    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X8Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.294 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.294    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.294 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     1.294    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.563     0.904    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X8Y57          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.298 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     1.298    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X8Y57          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.578     0.919    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X0Y62          RAMD32                                       r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.305 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     1.305    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X0Y62          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.846     1.216    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X0Y62          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  clk_fpga_0

Max Delay           134 Endpoints
Min Delay           194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.576ns  (logic 0.903ns (25.253%)  route 2.673ns (74.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.675     5.238    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X16Y1          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.478     5.716 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[1]/Q
                         net (fo=2, routed)           1.536     7.252    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[1]
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.301     7.553 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_6/O
                         net (fo=1, routed)           1.137     8.690    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_6_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.814 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.814    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[1]
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.686    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[1]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 0.704ns (22.478%)  route 2.428ns (77.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.679     5.242    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/m_axis_aclk
    SLICE_X13Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]/Q
                         net (fo=9, routed)           1.835     7.532    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/dbg_ids0[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.656 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[25]_i_2/O
                         net (fo=1, routed)           0.593     8.250    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[25]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     8.374    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[25]
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.543     2.735    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[25]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.126ns  (logic 0.932ns (29.818%)  route 2.194ns (70.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.679     5.242    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/m_axis_aclk
    SLICE_X13Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]/Q
                         net (fo=9, routed)           1.779     7.477    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id[0]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.150     7.627 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/up_rdata[26]_i_3/O
                         net (fo=1, routed)           0.414     8.041    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[26]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.326     8.367 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.367    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[26]
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.543     2.735    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[26]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.079ns  (logic 0.704ns (22.865%)  route 2.375ns (77.135%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.681     5.244    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X13Y5          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.700 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]/Q
                         net (fo=15, routed)          1.526     7.226    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/dbg_ids1[2]
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.124     7.350 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_3/O
                         net (fo=1, routed)           0.849     8.199    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.323 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.323    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[26]
    SLICE_X13Y8          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.506     2.698    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[26]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 0.842ns (27.516%)  route 2.218ns (72.484%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.679     5.242    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/m_axis_aclk
    SLICE_X13Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.419     5.661 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]/Q
                         net (fo=9, routed)           2.056     7.717    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/dbg_ids0[2]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.299     8.016 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[27]_i_2/O
                         net (fo=1, routed)           0.162     8.178    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[27]_i_2_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.302 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.302    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[27]
    SLICE_X2Y14          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.546     2.738    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X2Y14          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[27]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.988ns  (logic 0.842ns (28.181%)  route 2.146ns (71.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.723     5.286    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X3Y13          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.419     5.705 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/Q
                         net (fo=8, routed)           1.574     7.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/g[1]
    SLICE_X3Y12          LUT4 (Prop_lut4_I2_O)        0.299     7.578 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/up_rdata[17]_i_4/O
                         net (fo=1, routed)           0.572     8.150    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[17]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     8.274    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[17]
    SLICE_X3Y11          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.548     2.740    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X3Y11          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[17]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.898ns  (logic 0.766ns (26.431%)  route 2.132ns (73.569%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.723     5.286    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/m_axis_aclk
    SLICE_X0Y3           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.518     5.804 f  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]/Q
                         net (fo=28, routed)          1.479     7.283    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/Q[0]
    SLICE_X1Y9           LUT4 (Prop_lut4_I0_O)        0.124     7.407 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/up_rdata[8]_i_3/O
                         net (fo=1, routed)           0.653     8.060    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata_reg[8]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.184 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     8.184    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[8]
    SLICE_X0Y9           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.545     2.737    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X0Y9           FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[8]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.840ns (29.125%)  route 2.044ns (70.875%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.677     5.240    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/fifo_wr_clk
    SLICE_X15Y0          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.419     5.659 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           1.101     6.760    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/src_request_id[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I0_O)        0.297     7.057 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[0]_i_4/O
                         net (fo=1, routed)           0.943     8.000    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[0]_i_4_n_0
    SLICE_X22Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.124 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_up_axi/up_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.124    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_0[0]
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.494     2.686    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/s_axi_aclk
    SLICE_X22Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/up_rdata_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.898ns (31.908%)  route 1.916ns (68.092%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.720     5.283    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_aclk
    SLICE_X0Y11          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.478     5.761 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg[2]/Q
                         net (fo=2, routed)           1.229     6.990    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/data8[0]
    SLICE_X10Y10         LUT6 (Prop_lut6_I3_O)        0.296     7.286 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2/O
                         net (fo=1, routed)           0.687     7.973    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_2_n_0
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.124     8.097 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.097    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[2]
    SLICE_X5Y10          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.549     2.741    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X5Y10          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[2]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.799ns  (logic 0.839ns (29.973%)  route 1.960ns (70.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.679     5.242    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/m_axis_aclk
    SLICE_X13Y9          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.419     5.661 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]/Q
                         net (fo=8, routed)           1.660     7.321    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/dbg_ids0[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.296     7.617 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[24]_i_2/O
                         net (fo=1, routed)           0.300     7.917    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[24]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.124     8.041 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/i_up_axi/up_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.041    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_0[24]
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.543     2.735    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_regmap/up_rdata_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.553     1.871    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X28Y21         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.164     2.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           0.051     2.086    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X29Y21         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.819     1.189    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X29Y21         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.618%)  route 0.141ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.557     1.875    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X29Y17         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDCE (Prop_fdce_C_Q)         0.128     2.003 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/Q
                         net (fo=6, routed)           0.141     2.144    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle
    SLICE_X27Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.823     1.193    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/s_axi_aclk
    SLICE_X27Y17         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.567     1.885    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/fifo_wr_clk
    SLICE_X11Y2          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     2.026 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/cdc_sync_stage2_reg[0]/Q
                         net (fo=2, routed)           0.124     2.150    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/src_enable
    SLICE_X11Y3          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.834     1.204    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/s_axi_aclk
    SLICE_X11Y3          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.560     1.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X24Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     2.042 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[25]/Q
                         net (fo=2, routed)           0.110     2.152    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[25]
    SLICE_X22Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.827     1.197    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[25]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.560     1.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X24Y44         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     2.042 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[28]/Q
                         net (fo=2, routed)           0.112     2.154    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[28]
    SLICE_X22Y44         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.198    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.803%)  route 0.115ns (41.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.560     1.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X24Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     2.042 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[26]/Q
                         net (fo=2, routed)           0.115     2.157    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[26]
    SLICE_X22Y44         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.828     1.198    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X22Y44         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[26]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.529%)  route 0.116ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.560     1.878    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X24Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     2.042 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg[24]/Q
                         net (fo=2, routed)           0.116     2.158    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[24]
    SLICE_X22Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.827     1.197    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.392%)  route 0.129ns (46.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.566     1.884    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/m_axis_aclk
    SLICE_X6Y4           FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDPE (Prop_fdpe_C_Q)         0.148     2.032 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg[0]/Q
                         net (fo=2, routed)           0.129     2.161    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[0].reset_async_reg_n_0_[0]
    SLICE_X6Y5           FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.834     1.204    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/m_src_axi_aclk
    SLICE_X6Y5           FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg[3]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.553     1.871    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X32Y27         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164     2.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[6]/Q
                         net (fo=2, routed)           0.126     2.161    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg_n_0_[6]
    SLICE_X33Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.815     1.185    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X33Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[6]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.553     1.871    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X32Y27         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164     2.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg[7]/Q
                         net (fo=2, routed)           0.126     2.161    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reg_n_0_[7]
    SLICE_X32Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.815     1.185    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.419ns (37.848%)  route 0.688ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.746     3.054    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.419     3.473 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.688     4.161    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.569     2.761    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.419ns (37.848%)  route 0.688ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.746     3.054    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.419     3.473 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.688     4.161    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.569     2.761    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.419ns (37.848%)  route 0.688ns (62.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.746     3.054    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.419     3.473 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.688     4.161    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.569     2.761    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.151%)  route 0.226ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.587     0.928    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.128     1.056 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.226     1.282    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.853     1.223    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.151%)  route 0.226ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.587     0.928    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.128     1.056 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.226     1.282    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.853     1.223    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.151%)  route 0.226ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.587     0.928    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X43Y16         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDSE (Prop_fdse_C_Q)         0.128     1.056 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.226     1.282    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X39Y15         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.853     1.223    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X39Y15         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_gpio1
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.399ns  (logic 1.459ns (22.810%)  route 4.939ns (77.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  pl_gpio1 (IN)
                         net (fo=0)                   0.000     0.000    pl_gpio1
    E19                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  pl_gpio1_IBUF_inst/O
                         net (fo=2, routed)           2.927     4.262    i_system_wrapper/pl_gpio1_IBUF
    SLICE_X21Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.386 r  i_system_wrapper/system_i_i_2/O
                         net (fo=1, routed)           2.012     6.399    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/sync_in
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.487     4.680    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[14]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.045ns (2.651%)  route 1.652ns (97.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[14]
                         net (fo=5, routed)           0.816     0.816    i_system_wrapper/gpio_o[14]
    SLICE_X21Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.861 r  i_system_wrapper/system_i_i_2/O
                         net (fo=1, routed)           0.836     1.697    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/sync_in
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.818     2.602    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  rx_clk

Max Delay          1945 Endpoints
Min Delay          2074 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 0.456ns (14.748%)  route 2.636ns (85.252%))
  Logic Levels:           0  
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.650     2.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X33Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[123]/Q
                         net (fo=1, routed)           2.636     6.050    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg_n_0_[123]
    SLICE_X36Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.564     4.757    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X36Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[123]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.456ns (15.248%)  route 2.534ns (84.752%))
  Logic Levels:           0  
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.650     2.958    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/s_axi_aclk
    SLICE_X33Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg[100]/Q
                         net (fo=1, routed)           2.534     5.948    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/up_xfer_data_reg_n_0_[100]
    SLICE_X36Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.564     4.757    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/clk
    SLICE_X36Y30         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_2/d_data_cntrl_int_reg[100]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.848%)  route 2.099ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.752     3.060    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X43Y40         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     3.516 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg/Q
                         net (fo=3, routed)           2.099     5.615    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle
    SLICE_X33Y76         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.475     4.667    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X33Y76         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.419ns (17.794%)  route 1.936ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.734     3.042    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X43Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.419     3.461 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[96]/Q
                         net (fo=1, routed)           1.936     5.397    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[96]
    SLICE_X40Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.575     4.768    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X40Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[96]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/up_tdd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/i_tdd_control_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.380ns  (logic 0.456ns (19.161%)  route 1.924ns (80.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.666     2.974    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/s_axi_aclk
    SLICE_X19Y16         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/up_tdd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/up_tdd_enable_reg/Q
                         net (fo=15, routed)          1.924     5.354    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/i_tdd_control_sync/data1[0]
    SLICE_X1Y23          FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/i_tdd_control_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.532     4.725    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/i_tdd_control_sync/clk
    SLICE_X1Y23          FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/i_tdd_control_sync/cdc_sync_stage1_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.097%)  route 1.932ns (80.903%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.657     2.965    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/s_axi_aclk
    SLICE_X7Y79          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.456     3.421 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[33]/Q
                         net (fo=1, routed)           1.932     5.353    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg_n_0_[33]
    SLICE_X35Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.479     4.671    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X35Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[33]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.314ns  (logic 0.478ns (20.657%)  route 1.836ns (79.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.729     3.037    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X42Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.478     3.515 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[83]/Q
                         net (fo=1, routed)           1.836     5.351    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[83]
    SLICE_X10Y72         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.483     4.675    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X10Y72         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[83]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.300ns  (logic 0.419ns (18.217%)  route 1.881ns (81.783%))
  Logic Levels:           0  
  Clock Path Skew:        1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.734     3.042    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X43Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.419     3.461 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[97]/Q
                         net (fo=1, routed)           1.881     5.342    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[97]
    SLICE_X40Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.575     4.768    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X40Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[97]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.241ns  (logic 0.456ns (20.351%)  route 1.785ns (79.649%))
  Logic Levels:           0  
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.669     2.977    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X33Y36         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[13]/Q
                         net (fo=1, routed)           1.785     5.218    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[13]
    SLICE_X27Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.490     4.682    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X27Y50         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_on_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.155ns  (logic 0.456ns (21.164%)  route 1.699ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.669     2.977    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/s_axi_aclk
    SLICE_X17Y14         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_on_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_on_reg[2][7]/Q
                         net (fo=2, routed)           1.699     5.132    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_high_reg[31]_1[7]
    SLICE_X4Y16          FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.544     4.737    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/clk
    SLICE_X4Y16          FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_high_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.548     0.889    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X23Y26         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[75]/Q
                         net (fo=1, routed)           0.058     1.088    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]
    SLICE_X22Y26         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.813     2.597    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X22Y26         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[143]/Q
                         net (fo=1, routed)           0.059     1.090    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg_n_0_[143]
    SLICE_X26Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.831     2.615    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X26Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[143]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X19Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[3]/Q
                         net (fo=1, routed)           0.062     1.093    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[3]
    SLICE_X18Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.830     2.614    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X18Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/s_axi_aclk
    SLICE_X27Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg[31]/Q
                         net (fo=1, routed)           0.062     1.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/up_xfer_data_reg_n_0_[31]
    SLICE_X26Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.831     2.615    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/clk
    SLICE_X26Y99         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_1/d_data_cntrl_int_reg[31]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X19Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data_reg[4]/Q
                         net (fo=1, routed)           0.065     1.095    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[4]
    SLICE_X18Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.830     2.614    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X18Y42         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X17Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg[53]/Q
                         net (fo=1, routed)           0.054     1.098    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address[18]
    SLICE_X16Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.830     2.614    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X16Y7          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[18]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.565     0.906    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/s_axi_aclk
    SLICE_X9Y97          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg[64]/Q
                         net (fo=1, routed)           0.054     1.101    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/up_xfer_data_reg_n_0_[64]
    SLICE_X8Y97          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.834     2.618    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/clk
    SLICE_X8Y97          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_tx_1/d_data_cntrl_int_reg[64]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_off_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.639%)  route 0.071ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.553     0.894    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/s_axi_aclk
    SLICE_X19Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_off_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[2].up_tdd_channel_off_reg[2][1]/Q
                         net (fo=2, routed)           0.071     1.105    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_low_reg[31]_0[1]
    SLICE_X18Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_low_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.819     2.603    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/clk
    SLICE_X18Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[2].i_channel/t_low_reg[1]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.580     0.921    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/s_axi_aclk
    SLICE_X1Y92          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg[73]/Q
                         net (fo=1, routed)           0.059     1.108    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/up_xfer_data_reg_n_0_[73]
    SLICE_X0Y92          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.849     2.633    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/clk
    SLICE_X0Y92          FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values_rx_2/d_data_cntrl_int_reg[73]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[0].up_tdd_channel_off_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[0].i_channel/t_low_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.639%)  route 0.071ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.559     0.900    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/s_axi_aclk
    SLICE_X15Y14         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[0].up_tdd_channel_off_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_regmap/genblk2[0].up_tdd_channel_off_reg[0][4]/Q
                         net (fo=2, routed)           0.071     1.111    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[0].i_channel/t_low_reg[31]_0[4]
    SLICE_X14Y14         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[0].i_channel/t_low_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.826     2.610    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[0].i_channel/clk
    SLICE_X14Y14         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/genblk1[0].i_channel/t_low_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  rx_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 0.779ns (12.652%)  route 5.378ns (87.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)        4.715    11.381    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X26Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.484     4.676    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X26Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 0.779ns (28.254%)  route 1.978ns (71.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.661     5.224    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.478     5.702 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.663     6.365    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.301     6.666 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)        1.315     7.981    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/SR[0]
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.487     4.680    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.657     5.220    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/out_clk
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.568     6.244    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.484     4.677    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/out_clk
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112     3.462    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.563 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.651     5.214    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/out_clk
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.456     5.670 r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.190     5.860    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     1.287 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814     3.101    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.192 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.480     4.673    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/out_clk
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.548     1.866    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/out_clk
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.056     2.063    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage1
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.813     2.597    i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/out_clk
    SLICE_X23Y23         FDRE                                         r  i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.552     1.870    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/out_clk
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141     2.011 r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, routed)           0.176     2.188    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage1
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.818     2.602    i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/out_clk
    SLICE_X25Y19         FDRE                                         r  i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/cdc_sync_stage2_reg[0]/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.247ns (22.700%)  route 0.841ns (77.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.554     1.872    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.148     2.020 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.237     2.257    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.099     2.356 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)        0.604     2.960    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/SR[0]
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.818     2.602    i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_tdd_0/tdd_core/inst/i_sync_gen/tdd_sync_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.667ns  (logic 0.247ns (9.261%)  route 2.420ns (90.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.554     1.872    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
    SLICE_X30Y20         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.148     2.020 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=38, routed)          0.237     2.257    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
    SLICE_X31Y21         LUT1 (Prop_lut1_I0_O)        0.099     2.356 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1445, routed)        2.183     4.539    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/rst
    SLICE_X26Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.825     2.609    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/clk
    SLICE_X26Y86         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 3.611ns (40.875%)  route 5.224ns (59.125%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.682     2.990    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=25, routed)          1.689     5.197    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X16Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.321 f  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           3.534     8.856    i_system_wrapper/iic_main_sda_iobuf/T
    L19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.969    11.825 r  i_system_wrapper/iic_main_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.825    pl_gpio3
    L19                                                               r  pl_gpio3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 3.716ns (42.533%)  route 5.021ns (57.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.716     3.024    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y58          FDSE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDSE (Prop_fdse_C_Q)         0.456     3.480 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           1.572     5.052    i_system_wrapper/pl_spi_mosi
    SLICE_X21Y59         LUT3 (Prop_lut3_I1_O)        0.152     5.204 r  i_system_wrapper/pl_gpio0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.450     8.653    pl_gpio0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.108    11.762 r  pl_gpio0_OBUF_inst/O
                         net (fo=0)                   0.000    11.762    pl_gpio0
    E18                                                               r  pl_gpio0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 3.560ns (44.936%)  route 4.363ns (55.064%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.729     3.037    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X4Y49          FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.518     3.555 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.346     4.901    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X9Y50          LUT4 (Prop_lut4_I2_O)        0.124     5.025 f  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           3.017     8.042    i_system_wrapper/iic_main_scl_iobuf/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.918    10.960 r  i_system_wrapper/iic_main_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    10.960    pl_gpio4
    K16                                                               r  pl_gpio4 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 3.392ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.763     3.071    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y91         FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.472     3.543 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     3.544    pl_gpio2_IOBUF_inst/I
    D20                  OBUFT (Prop_obuft_I_O)       2.920     6.464 r  pl_gpio2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.464    pl_gpio2
    D20                                                               r  pl_gpio2 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.362ns  (logic 1.361ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.580     0.921    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y91         FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.177     1.098 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.099    pl_gpio2_IOBUF_inst/I
    D20                  OBUFT (Prop_obuft_I_O)       1.184     2.282 r  pl_gpio2_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.282    pl_gpio2
    D20                                                               r  pl_gpio2 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.033ns (43.562%)  route 1.338ns (56.438%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.565     0.906    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X8Y50          FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.093     1.163    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.208 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           1.245     2.453    i_system_wrapper/iic_main_scl_iobuf/T
    K16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.277 r  i_system_wrapper/iic_main_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.277    pl_gpio4
    K16                                                               r  pl_gpio4 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.010ns (35.810%)  route 1.810ns (64.190%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.562     0.903    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=6, routed)           0.284     1.328    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X16Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.373 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           1.526     2.899    i_system_wrapper/iic_main_sda_iobuf/T
    L19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.723 r  i_system_wrapper/iic_main_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.723    pl_gpio3
    L19                                                               r  pl_gpio3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_gpio0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.274ns  (logic 1.417ns (43.297%)  route 1.856ns (56.703%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.582     0.923    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y58          FDSE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDSE (Prop_fdse_C_Q)         0.141     1.064 r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.659     1.722    i_system_wrapper/pl_spi_mosi
    SLICE_X21Y59         LUT3 (Prop_lut3_I1_O)        0.044     1.766 r  i_system_wrapper/pl_gpio0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     2.964    pl_gpio0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.232     4.196 r  pl_gpio0_OBUF_inst/O
                         net (fo=0)                   0.000     4.196    pl_gpio0
    E18                                                               r  pl_gpio0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.745ns  (logic 0.101ns (3.679%)  route 2.644ns (96.321%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     3.707    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.808 f  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.437     5.245    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.026ns (3.127%)  route 0.805ns (96.873%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.491     0.832    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/delay_clk
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.760    13.458    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/clk
    OLOGIC_X0Y28         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.472    13.930 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.931    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/tx_data_oddr_s
    U14                  OBUF (Prop_obuf_I_O)         3.006    16.937 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[5].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.937    tx_data_out[5]
    U14                                                               r  tx_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.760    13.458    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/clk
    OLOGIC_X0Y27         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.472    13.930 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.931    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/tx_data_oddr_s
    U15                  OBUF (Prop_obuf_I_O)         3.002    16.933 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[4].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.933    tx_data_out[4]
    U15                                                               r  tx_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.437ns  (logic 3.436ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.774    13.472    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/clk
    OLOGIC_X0Y44         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y44         ODDR (Prop_oddr_C_Q)         0.472    13.944 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.945    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/tx_data_oddr_s
    U13                  OBUF (Prop_obuf_I_O)         2.964    16.910 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[9].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.910    tx_data_out[9]
    U13                                                               r  tx_data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.437ns  (logic 3.436ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.774    13.472    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/clk
    OLOGIC_X0Y43         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y43         ODDR (Prop_oddr_C_Q)         0.472    13.944 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.945    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/tx_data_oddr_s
    V13                  OBUF (Prop_obuf_I_O)         2.964    16.909 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[8].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.909    tx_data_out[8]
    V13                                                               r  tx_data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.435ns  (logic 3.434ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.773    13.471    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/clk
    OLOGIC_X0Y38         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y38         ODDR (Prop_oddr_C_Q)         0.472    13.943 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.944    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/tx_data_oddr_s
    P14                  OBUF (Prop_obuf_I_O)         2.962    16.906 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[7].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.906    tx_data_out[7]
    P14                                                               r  tx_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.430ns  (logic 3.429ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.773    13.471    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/clk
    OLOGIC_X0Y37         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         ODDR (Prop_oddr_C_Q)         0.472    13.943 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.944    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/tx_data_oddr_s
    R14                  OBUF (Prop_obuf_I_O)         2.957    16.901 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[6].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.901    tx_data_out[6]
    R14                                                               r  tx_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.429ns  (logic 3.428ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.773    13.471    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/clk
    OLOGIC_X0Y39         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         ODDR (Prop_oddr_C_Q)         0.472    13.943 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.944    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/tx_data_oddr_s
    T15                  OBUF (Prop_obuf_I_O)         2.956    16.900 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.900    tx_data_out[2]
    T15                                                               r  tx_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.426ns  (logic 3.425ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.773    13.471    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/clk
    OLOGIC_X0Y40         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         ODDR (Prop_oddr_C_Q)         0.472    13.943 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.944    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/tx_data_oddr_s
    T14                  OBUF (Prop_obuf_I_O)         2.953    16.897 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.897    tx_data_out[3]
    T14                                                               r  tx_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 3.412ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.776    13.474    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/clk
    OLOGIC_X0Y4          ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          ODDR (Prop_oddr_C_Q)         0.472    13.946 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.947    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/tx_data_oddr_s
    N17                  OBUF (Prop_obuf_I_O)         2.940    16.888 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.888    tx_clk_out
    N17                                                               r  tx_clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
                            (falling edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_frame_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 3.415ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.350     9.485 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.112    11.597    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.698 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.769    13.467    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/clk
    OLOGIC_X0Y16         ODDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.472    13.939 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001    13.940    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/tx_data_oddr_s
    Y18                  OBUF (Prop_obuf_I_O)         2.943    16.883 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_obuf/O
                         net (fo=0)                   0.000    16.883    tx_frame_out
    Y18                                                               r  tx_frame_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 1.333ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.582     1.900    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/clk
    OLOGIC_X0Y11         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         ODDR (Prop_oddr_C_Q)         0.177     2.077 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.078    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/tx_data_oddr_s
    R17                  OBUF (Prop_obuf_I_O)         1.156     3.234 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.234    tx_data_out[0]
    R17                                                               r  tx_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.338ns  (logic 1.337ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.582     1.900    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/clk
    OLOGIC_X0Y12         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         ODDR (Prop_oddr_C_Q)         0.177     2.077 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.078    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/tx_data_oddr_s
    R16                  OBUF (Prop_obuf_I_O)         1.160     3.238 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.238    tx_data_out[1]
    R16                                                               r  tx_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.358ns  (logic 1.357ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.580     1.898    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/clk
    OLOGIC_X0Y14         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         ODDR (Prop_oddr_C_Q)         0.177     2.075 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.076    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/tx_data_oddr_s
    V16                  OBUF (Prop_obuf_I_O)         1.180     3.256 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[11].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.256    tx_data_out[11]
    V16                                                               r  tx_data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.363ns  (logic 1.362ns (99.927%)  route 0.001ns (0.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.580     1.898    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/clk
    OLOGIC_X0Y13         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.177     2.075 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.076    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/tx_data_oddr_s
    W16                  OBUF (Prop_obuf_I_O)         1.185     3.261 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[10].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.261    tx_data_out[10]
    W16                                                               r  tx_data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 1.380ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.575     1.893    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y22         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         ODDR (Prop_oddr_C_Q)         0.177     2.070 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.071    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/tx_data_oddr_s
    N20                  OBUF (Prop_obuf_I_O)         1.203     3.274 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_enable/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.274    enable
    N20                                                               r  enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            txnrx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 1.380ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.575     1.893    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y21         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         ODDR (Prop_oddr_C_Q)         0.177     2.070 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.071    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/tx_data_oddr_s
    P20                  OBUF (Prop_obuf_I_O)         1.203     3.274 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_txnrx/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.274    txnrx
    P20                                                               r  txnrx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_frame_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.580     1.898    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/clk
    OLOGIC_X0Y16         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.177     2.075 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.076    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/tx_data_oddr_s
    Y18                  OBUF (Prop_obuf_I_O)         1.207     3.283 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_frame/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.283    tx_frame_out
    Y18                                                               r  tx_frame_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 1.381ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.583     1.901    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/clk
    OLOGIC_X0Y4          ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          ODDR (Prop_oddr_C_Q)         0.177     2.078 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.079    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/tx_data_oddr_s
    N17                  OBUF (Prop_obuf_I_O)         1.204     3.283 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_tx_clk/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.283    tx_clk_out
    N17                                                               r  tx_clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 1.394ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.582     1.900    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/clk
    OLOGIC_X0Y40         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y40         ODDR (Prop_oddr_C_Q)         0.177     2.077 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.078    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/tx_data_oddr_s
    T14                  OBUF (Prop_obuf_I_O)         1.217     3.295 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[3].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.295    tx_data_out[3]
    T14                                                               r  tx_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
                            (rising edge-triggered cell ODDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Destination:            tx_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 1.397ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.866     1.293    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.319 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.582     1.900    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/clk
    OLOGIC_X0Y39         ODDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y39         ODDR (Prop_oddr_C_Q)         0.177     2.077 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_oddr/Q
                         net (fo=1, routed)           0.001     2.078    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/tx_data_oddr_s
    T15                  OBUF (Prop_obuf_I_O)         1.220     3.298 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_tx_data[2].i_tx_data/i_tx_data_obuf/O
                         net (fo=0)                   0.000     3.298    tx_data_out[2]
    T15                                                               r  tx_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi0_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSPI0SCLKO
                            (clock source 'spi0_clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 2.922ns (40.287%)  route 4.330ns (59.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi0_clk fall edge)
                                                     20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           4.330    24.330    spi_clk_OBUF
    N15                  OBUF (Prop_obuf_I_O)         2.922    27.252 f  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    27.252    spi_clk
    N15                                                               f  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSPI0SCLKO
                            (clock source 'spi0_clk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.185ns (42.446%)  route 1.607ns (57.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi0_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           1.607     1.607    spi_clk_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.185     2.793 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.793    spi_clk
    N15                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_gpio1
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.459ns (28.580%)  route 3.647ns (71.420%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  pl_gpio1 (IN)
                         net (fo=0)                   0.000     0.000    pl_gpio1
    E19                  IBUF (Prop_ibuf_I_O)         1.335     1.335 r  pl_gpio1_IBUF_inst/O
                         net (fo=2, routed)           2.929     4.264    i_system_wrapper/pl_gpio1_IBUF
    SLICE_X21Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.388 r  i_system_wrapper/system_i_i_1/O
                         net (fo=1, routed)           0.719     5.107    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X8Y59          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.495     2.687    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X8Y59          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 pl_gpio3
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.369ns (33.564%)  route 2.710ns (66.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  pl_gpio3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_system_wrapper/iic_main_sda_iobuf/IO
    L19                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  i_system_wrapper/iic_main_sda_iobuf/IBUF/O
                         net (fo=1, routed)           2.710     4.080    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.491     2.683    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pl_gpio4
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 1.318ns (39.212%)  route 2.043ns (60.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pl_gpio4 (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_system_wrapper/iic_main_scl_iobuf/IO
    K16                  IBUF (Prop_ibuf_I_O)         1.318     1.318 r  i_system_wrapper/iic_main_scl_iobuf/IBUF/O
                         net (fo=1, routed)           2.043     3.362    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.491     2.683    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[15]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.484ns  (logic 0.000ns (0.000%)  route 1.484ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[15]
                         net (fo=2, routed)           1.484     1.484    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.538     2.730    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/s_axi_aclk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[16]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.190ns  (logic 0.000ns (0.000%)  route 1.190ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[16]
                         net (fo=2, routed)           1.190     1.190    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx
    SLICE_X18Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.476     2.668    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/s_axi_aclk
    SLICE_X18Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.000ns (0.000%)  route 0.991ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.991     0.991    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/delay_locked
    SLICE_X38Y28         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        1.563     2.755    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X38Y28         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.000ns (0.000%)  route 0.420ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.420     0.420    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/delay_locked
    SLICE_X38Y28         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.847     1.217    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X38Y28         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/up_dlocked_m1_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[16]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.000ns (0.000%)  route 0.513ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[16]
                         net (fo=2, routed)           0.513     0.513    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx
    SLICE_X18Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.817     1.187    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/s_axi_aclk
    SLICE_X18Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_txnrx_int_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[15]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.000ns (0.000%)  route 0.580ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[15]
                         net (fo=2, routed)           0.580     0.580    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.851     1.221    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/s_axi_aclk
    SLICE_X0Y97          FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/up_enable_int_reg/C

Slack:                    inf
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[14]
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.045ns (3.950%)  route 1.094ns (96.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOGPIOO[14]
                         net (fo=5, routed)           0.815     0.815    i_system_wrapper/gpio_o[14]
    SLICE_X21Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.860 r  i_system_wrapper/system_i_i_1/O
                         net (fo=1, routed)           0.280     1.139    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X8Y59          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.832     1.202    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X8Y59          FDRE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 pl_gpio4
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.395ns (30.084%)  route 0.918ns (69.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pl_gpio4 (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_system_wrapper/iic_main_scl_iobuf/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  i_system_wrapper/iic_main_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.918     1.314    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.830     1.200    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pl_gpio3
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.446ns (26.363%)  route 1.245ns (73.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  pl_gpio3 (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_system_wrapper/iic_main_sda_iobuf/IO
    L19                  IBUF (Prop_ibuf_I_O)         0.446     0.446 r  i_system_wrapper/iic_main_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.245     1.691    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8480, routed)        0.830     1.200    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X14Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rx_clk

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_data_in[4]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.260ns  (logic 2.260ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.877 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  rx_data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_in[0]
    Y14                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.445    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.260 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.260    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y33         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.550    12.877    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/clk
    ILOGIC_X0Y33         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[5]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 2.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 12.877 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rx_data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_in[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.443     1.443 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.443    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.258 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.258    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y34         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.550    12.877    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/clk
    ILOGIC_X0Y34         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[1]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 2.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.873 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  rx_data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_in[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.244 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.244    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y30         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.546    12.873    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/clk
    ILOGIC_X0Y30         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[3]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 2.242ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.878 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rx_data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_in[0]
    Y16                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.427    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.242 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.242    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y36         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.551    12.878    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/clk
    ILOGIC_X0Y36         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[0]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.238ns  (logic 2.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 12.873 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  rx_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.423    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.238 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.238    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y29         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.546    12.873    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X0Y29         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[2]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 2.235ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.878 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  rx_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.420     1.420 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.420    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.235 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.235    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y35         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.551    12.878    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X0Y35         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 2.205ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 12.870 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rx_frame_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in
    U18                  IBUF (Prop_ibuf_I_O)         1.390     1.390 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.390    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.205 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.205    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X0Y26         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.543    12.870    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X0Y26         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[9]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.203ns  (logic 2.203ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.876 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rx_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_in[0]
    T16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.388    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.203 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.203    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y32         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.549    12.876    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/clk
    ILOGIC_X0Y32         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[8]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.200ns  (logic 2.200ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.876 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rx_data_in[8] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_in[0]
    U17                  IBUF (Prop_ibuf_I_O)         1.385     1.385 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.385    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y31         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.200 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.200    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y31         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.549    12.876    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/clk
    ILOGIC_X0Y31         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[7]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.747ns = ( 12.882 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rx_data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_in[0]
    W18                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     1.333    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     2.148 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.148    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y6          IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         1.287     9.422 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.814    11.236    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.327 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       1.555    12.882    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/clk
    ILOGIC_X0Y6          IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                            (internal pin)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.000ns (0.000%)  route 0.348ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/RDY
                         net (fo=2, routed)           0.348     0.348    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/delay_locked
    SLICE_X40Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    V20                                               0.000     0.000 r  rx_clk_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     0.755 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     1.755    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.784 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.850     2.634    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/clk
    SLICE_X40Y20         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/rx_locked_m1_reg/C

Slack:                    inf
  Source:                 rx_data_in[11]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.631ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 10.775 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rx_data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_in[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.388    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y2          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.631 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.631    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y2          IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.856    10.776    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/clk
    ILOGIC_X0Y2          IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[10]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 10.775 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rx_data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_in[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.391    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y1          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.634 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.634    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y1          IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.856    10.776    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/clk
    ILOGIC_X0Y1          IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[6]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 10.773 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rx_data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_in[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.408    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y5          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.651 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.651    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y5          IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854    10.774    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/clk
    ILOGIC_X0Y5          IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[7]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 10.773 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  rx_data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_in[0]
    W18                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.410    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.653 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.653    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y6          IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.854    10.774    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/clk
    ILOGIC_X0Y6          IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[8]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 10.769 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  rx_data_in[8] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_in[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.461     0.461 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.461    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y31         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.704 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.704    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y31         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.850    10.770    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/clk
    ILOGIC_X0Y31         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[9]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.708ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 10.769 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  rx_data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_in[0]
    T16                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.465    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.708 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.708    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y32         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.850    10.770    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/clk
    ILOGIC_X0Y32         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_frame_in
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.709ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 10.765 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rx_frame_in (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_frame_in
    U18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.466    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_ibuf_s
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.709 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.709    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/rx_data_idelay_s
    ILOGIC_X0Y26         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.846    10.766    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X0Y26         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[2]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.739ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 10.771 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  rx_data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_in[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.496    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.739 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.739    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y35         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.852    10.772    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/clk
    ILOGIC_X0Y35         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C

Slack:                    inf
  Source:                 rx_data_in[0]
                            (input port)
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
                            (rising edge-triggered cell IDDR clocked by rx_clk  {rise@0.000ns fall@8.135ns period=16.270ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.742ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 10.767 - 8.135 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  rx_data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_in[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.499     0.499 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_ibuf/O
                         net (fo=1, routed)           0.000     0.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_ibuf_s
    IDELAY_X0Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.742 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.742    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/rx_data_idelay_s
    ILOGIC_X0Y29         IDDR                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk fall edge)     8.135     8.135 f  
    V20                                               0.000     8.135 f  rx_clk_in (IN)
                         net (fo=0)                   0.000     8.135    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in
    V20                  IBUF (Prop_ibuf_I_O)         0.755     8.890 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.001     9.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.920 f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=15478, routed)       0.848    10.767    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/clk
    ILOGIC_X0Y29         IDDR                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C





