# CMOS 2-Input XNOR Gate Design using Cadence Virtuoso

This repository demonstrates the full custom IC design flow of a **2-input CMOS XNOR Gate** using **Cadence Virtuoso**. The project includes schematic design, symbol creation, testbench simulation, full-custom layout, DRC/LVS verification, parasitic extraction using **Assura RCX**, and final transient simulation using the extracted view.

---

## ğŸ“ Table of Contents
- [ğŸ§© Schematic](#-schematic)
- [ğŸ›ï¸ Symbol View](#-symbol-view)
- [ğŸ§ª Testbench](#-testbench)
- [ğŸ“ˆ Transient Simulation](#-transient-simulation)
- [ğŸ§± Layout](#-layout)
- [âœ… DRC and LVS Checks](#-drc-and-lvs-checks)
- [ğŸ” Schematic vs Layout Matching](#-schematic-vs-layout-matching)
- [ğŸ§  Parasitic Extraction (RCX)](#-parasitic-extraction-rcx)
- [ğŸ§¾ AV Extracted View](#-av-extracted-view)
- [ğŸ› ï¸ Tools Used](#-tools-used)
- [ğŸ‘¤ Author](#-author)

---

## ğŸ§© Schematic

The CMOS XNOR gate is implemented using complementary logic. It includes parallel and series combinations of PMOS and NMOS transistors for correct logic levels.

![Schematic](./XNOR_Schematic.png)

---

## ğŸ›ï¸ Symbol View

A custom symbol view was created for modular and hierarchical design purposes, easing the process of testbench integration.

![Symbol](./XNOR_Symbol.png)

---

## ğŸ§ª Testbench

A dedicated testbench was designed to apply all possible input combinations and observe the output waveform for functional verification.

![Testbench](./XNOR_TB.png)

---

## ğŸ“ˆ Transient Simulation

Transient simulation verifies correct functionality of the XNOR gate. Output goes high when both inputs are the same.

![Waveform](./Transient_Waveform_XNOR.png)

---

## ğŸ§± Layout

The layout was manually drawn in Virtuoso, ensuring matching geometry, connectivity, and layer usage as per the technology design rules.

![Layout](./Layout_XNOR.png)

---

## âœ… DRC and LVS Checks

### âœ”ï¸ DRC (Design Rule Check)

The layout is **DRC clean**, verified using **Assura DRC**.

![DRC](./No_DRC_Errors.png)

### âœ”ï¸ LVS (Layout vs Schematic)

The layout was validated against the schematic using **Assura LVS**, with a successful netlist match.

![LVS](./LVS_Run.png)

---

## ğŸ” Schematic vs Layout Matching

Graphical layout-vs-schematic comparison showing connectivity and device matching.

![Match](./Layout_and_schematic_match_XNOR.png)

---

## ğŸ§  Parasitic Extraction (RCX)

Resistor-Capacitor parasitic extraction was performed using **Assura RCX** to create a more accurate post-layout netlist.

![RCX](./RCX_run.png)

---

## ğŸ§¾ AV Extracted View

The Annotated View includes extracted parasitics and is used for back-annotated simulations to verify real-world behavior.

![Extracted](./AV_Extracted_view_XNOR.png)

---

## ğŸ› ï¸ Tools Used

- **Cadence Virtuoso** â€“ Schematic, Symbol, Layout
- **Assura** â€“ DRC, LVS, RCX
- **Spectre** â€“ Transient Simulation
- **ADE-L** â€“ Analog Design Environment for testbench simulation
- **Technology** â€“ GPDK 90nm

---

## ğŸ‘¤ Author

**Ram Tripathi**  

