#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e108fe969f0 .scope module, "SoC_tb" "SoC_tb" 2 1;
 .timescale 0 0;
v0x5e108feeeda0_0 .var "HCLK", 0 0;
v0x5e108feeee60_0 .var "HRESETn", 0 0;
v0x5e108feeef20_0 .net "register_0", 31 0, L_0x5e108fea9140;  1 drivers
v0x5e108feef010_0 .net "register_1", 31 0, L_0x5e108fea96c0;  1 drivers
v0x5e108feef100_0 .net "register_2", 31 0, L_0x5e108fea5bc0;  1 drivers
S_0x5e108fe96d10 .scope module, "MUV" "SoC" 2 29, 3 1 0, S_0x5e108fe969f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "register_0";
    .port_info 3 /OUTPUT 32 "register_1";
    .port_info 4 /OUTPUT 32 "register_2";
v0x5e108feedb70_0 .net "HADDR", 31 0, v0x5e108fea5d10_0;  1 drivers
v0x5e108feedc50_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  1 drivers
v0x5e108feedd10_0 .net "HRDATA", 31 0, L_0x5e108ff02440;  1 drivers
v0x5e108feeddb0_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  1 drivers
v0x5e108feede50_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  1 drivers
v0x5e108feedef0_0 .net "HSIZE", 2 0, v0x5e108fee7510_0;  1 drivers
v0x5e108feedf90_0 .net "HTRANS", 1 0, v0x5e108fee75f0_0;  1 drivers
v0x5e108feee050_0 .net "HWDATA", 31 0, v0x5e108fee76d0_0;  1 drivers
v0x5e108feee110_0 .net "HWRITE", 0 0, v0x5e108fee77b0_0;  1 drivers
v0x5e108feee2d0_0 .net "P0_HRDATA", 31 0, v0x5e108fee8040_0;  1 drivers
L_0x7bd3464d0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e108feee390_0 .net "P0_HREADYOUT", 0 0, L_0x7bd3464d0018;  1 drivers
v0x5e108feee430_0 .net "P0_HSEL", 0 0, L_0x5e108fef15a0;  1 drivers
v0x5e108feee4d0_0 .net "S0_HRDATA", 31 0, v0x5e108feeb500_0;  1 drivers
L_0x7bd3464d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e108feee590_0 .net "S0_HREADYOUT", 0 0, L_0x7bd3464d0060;  1 drivers
v0x5e108feee630_0 .net "S0_HSEL", 0 0, L_0x5e108fef13e0;  1 drivers
v0x5e108feee720_0 .net "S1_HRDATA", 31 0, v0x5e108feecaf0_0;  1 drivers
L_0x7bd3464d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e108feee830_0 .net "S1_HREADYOUT", 0 0, L_0x7bd3464d00a8;  1 drivers
v0x5e108feeea30_0 .net "S1_HSEL", 0 0, L_0x5e108fef14b0;  1 drivers
v0x5e108feeeb20_0 .net "register_0", 31 0, L_0x5e108fea9140;  alias, 1 drivers
v0x5e108feeebe0_0 .net "register_1", 31 0, L_0x5e108fea96c0;  alias, 1 drivers
v0x5e108feeec80_0 .net "register_2", 31 0, L_0x5e108fea5bc0;  alias, 1 drivers
S_0x5e108fea0f70 .scope module, "M" "ahbl_master" 3 21, 4 1 0, S_0x5e108fe96d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x5e108fea5d10_0 .var "HADDR", 31 0;
v0x5e108fea6040_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  alias, 1 drivers
v0x5e108fee7280_0 .net "HRDATA", 31 0, L_0x5e108ff02440;  alias, 1 drivers
v0x5e108fee7340_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  alias, 1 drivers
v0x5e108fee7400_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  alias, 1 drivers
v0x5e108fee7510_0 .var "HSIZE", 2 0;
v0x5e108fee75f0_0 .var "HTRANS", 1 0;
v0x5e108fee76d0_0 .var "HWDATA", 31 0;
v0x5e108fee77b0_0 .var "HWRITE", 0 0;
E_0x5e108fe6e9e0 .event posedge, v0x5e108fee7400_0;
S_0x5e108fea11a0 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x5e108fea0f70;
 .timescale 0 0;
v0x5e108feb1370_0 .var "addr", 31 0;
v0x5e108fea8920_0 .var "size", 2 0;
E_0x5e108fe6ee40 .event negedge, v0x5e108fea6040_0;
E_0x5e108fe6f2b0 .event edge, v0x5e108fee7340_0;
E_0x5e108fe59ab0 .event posedge, v0x5e108fea6040_0;
TD_SoC_tb.MUV.M.ahbl_read ;
T_0.0 ;
    %load/vec4 v0x5e108fee7340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x5e108fe6f2b0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5e108fe59ab0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e108fee75f0_0, 0, 2;
    %load/vec4 v0x5e108feb1370_0;
    %store/vec4 v0x5e108fea5d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108fee77b0_0, 0, 1;
    %load/vec4 v0x5e108fea8920_0;
    %store/vec4 v0x5e108fee7510_0, 0, 3;
    %wait E_0x5e108fe59ab0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e108fee75f0_0, 0, 2;
    %delay 2, 0;
T_0.2 ;
    %load/vec4 v0x5e108fee7340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x5e108fe6f2b0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x5e108fe6ee40;
    %load/vec4 v0x5e108fea8920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v0x5e108fee7280_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5e108feb1370_0 {1 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5e108fea8920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %delay 1, 0;
    %load/vec4 v0x5e108fee7280_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5e108feb1370_0 {1 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5e108fea8920_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x5e108fee7280_0, v0x5e108feb1370_0 {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_0x5e108fee6f60 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x5e108fea0f70;
 .timescale 0 0;
v0x5e108fea8cb0_0 .var "addr", 31 0;
v0x5e108fea92a0_0 .var "data", 31 0;
v0x5e108fea9840_0 .var "size", 2 0;
TD_SoC_tb.MUV.M.ahbl_w_write ;
T_1.10 ;
    %load/vec4 v0x5e108fee7340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_0x5e108fe6f2b0;
    %jmp T_1.10;
T_1.11 ;
    %wait E_0x5e108fe59ab0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e108fee75f0_0, 0, 2;
    %load/vec4 v0x5e108fea8cb0_0;
    %store/vec4 v0x5e108fea5d10_0, 0, 32;
    %load/vec4 v0x5e108fea9840_0;
    %store/vec4 v0x5e108fee7510_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e108fee77b0_0, 0, 1;
    %wait E_0x5e108fe59ab0;
    %load/vec4 v0x5e108fea92a0_0;
    %store/vec4 v0x5e108fee76d0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e108fee75f0_0, 0, 2;
    %delay 2, 0;
T_1.12 ;
    %load/vec4 v0x5e108fee7340_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.13, 6;
    %wait E_0x5e108fe6f2b0;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_0x5e108fee7990 .scope module, "P0" "ahbl_peripheral" 3 34, 5 1 0, S_0x5e108fe96d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 1 "HWRITE";
    .port_info 6 /INPUT 1 "HSEL";
    .port_info 7 /INPUT 32 "HWDATA";
    .port_info 8 /OUTPUT 1 "HREADYOUT";
    .port_info 9 /OUTPUT 32 "HRDATA";
    .port_info 10 /OUTPUT 32 "register_0";
    .port_info 11 /OUTPUT 32 "register_1";
    .port_info 12 /OUTPUT 32 "register_2";
P_0x5e108fee7b40 .param/l "ID" 0 5 1, C4<10101011110011011110111100000000>;
L_0x5e108fea87d0 .functor AND 1, L_0x5e108fef0ef0, v0x5e108fee83e0_0, C4<1>, C4<1>;
v0x5e108fee8cd0_0 .array/port v0x5e108fee8cd0, 0;
L_0x5e108fea9140 .functor BUFZ 32, v0x5e108fee8cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e108fee8cd0_1 .array/port v0x5e108fee8cd0, 1;
L_0x5e108fea96c0 .functor BUFZ 32, v0x5e108fee8cd0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e108fee8cd0_2 .array/port v0x5e108fee8cd0, 2;
L_0x5e108fea5bc0 .functor BUFZ 32, v0x5e108fee8cd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e108fee7dd0_0 .net "HADDR", 31 0, v0x5e108fea5d10_0;  alias, 1 drivers
v0x5e108fee7eb0_0 .var "HADDR_d", 31 0;
v0x5e108fee7f70_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  alias, 1 drivers
v0x5e108fee8040_0 .var "HRDATA", 31 0;
v0x5e108fee80e0_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  alias, 1 drivers
v0x5e108fee81d0_0 .net "HREADYOUT", 0 0, L_0x7bd3464d0018;  alias, 1 drivers
v0x5e108fee8270_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  alias, 1 drivers
v0x5e108fee8340_0 .net "HSEL", 0 0, L_0x5e108fef15a0;  alias, 1 drivers
v0x5e108fee83e0_0 .var "HSEL_d", 0 0;
v0x5e108fee84a0_0 .net "HTRANS", 1 0, v0x5e108fee75f0_0;  alias, 1 drivers
v0x5e108fee8590_0 .var "HTRANS_d", 1 0;
v0x5e108fee8650_0 .net "HWDATA", 31 0, v0x5e108fee76d0_0;  alias, 1 drivers
v0x5e108fee8740_0 .net "HWRITE", 0 0, v0x5e108fee77b0_0;  alias, 1 drivers
v0x5e108fee8810_0 .var "HWRITE_d", 0 0;
v0x5e108fee88b0_0 .net *"_ivl_1", 0 0, L_0x5e108fef0ef0;  1 drivers
v0x5e108fee8970_0 .net "ahbl_we", 0 0, L_0x5e108fea87d0;  1 drivers
v0x5e108fee8a30_0 .net "register_0", 31 0, L_0x5e108fea9140;  alias, 1 drivers
v0x5e108fee8b10_0 .net "register_1", 31 0, L_0x5e108fea96c0;  alias, 1 drivers
v0x5e108fee8bf0_0 .net "register_2", 31 0, L_0x5e108fea5bc0;  alias, 1 drivers
v0x5e108fee8cd0 .array "registers_d", 0 2, 31 0;
E_0x5e108fecdd00/0 .event negedge, v0x5e108fee7400_0;
E_0x5e108fecdd00/1 .event posedge, v0x5e108fea6040_0;
E_0x5e108fecdd00 .event/or E_0x5e108fecdd00/0, E_0x5e108fecdd00/1;
L_0x5e108fef0ef0 .part v0x5e108fee8590_0, 1, 1;
S_0x5e108fee8fb0 .scope module, "S" "ahbl_splitter_3" 3 82, 6 1 0, S_0x5e108fe96d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 1 "HREADY";
    .port_info 5 /OUTPUT 32 "HRDATA";
    .port_info 6 /OUTPUT 1 "P0_HSEL";
    .port_info 7 /INPUT 32 "P0_HRDATA";
    .port_info 8 /INPUT 1 "P0_HREADYOUT";
    .port_info 9 /OUTPUT 1 "S0_HSEL";
    .port_info 10 /INPUT 32 "S0_HRDATA";
    .port_info 11 /INPUT 1 "S0_HREADYOUT";
    .port_info 12 /OUTPUT 1 "S1_HSEL";
    .port_info 13 /INPUT 32 "S1_HRDATA";
    .port_info 14 /INPUT 1 "S1_HREADYOUT";
P_0x5e108fe37620 .param/l "P0" 0 6 3, C4<0100>;
P_0x5e108fe37660 .param/l "S0" 0 6 1, C4<0000>;
P_0x5e108fe376a0 .param/l "S1" 0 6 2, C4<0010>;
v0x5e108fee9450_0 .net "HADDR", 31 0, v0x5e108fea5d10_0;  alias, 1 drivers
v0x5e108fee9580_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  alias, 1 drivers
v0x5e108fee9690_0 .net "HRDATA", 31 0, L_0x5e108ff02440;  alias, 1 drivers
v0x5e108fee9730_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  alias, 1 drivers
v0x5e108fee9820_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  alias, 1 drivers
v0x5e108fee9960_0 .net "HTRANS", 1 0, v0x5e108fee75f0_0;  alias, 1 drivers
v0x5e108fee9a50_0 .net "P0_HRDATA", 31 0, v0x5e108fee8040_0;  alias, 1 drivers
v0x5e108fee9af0_0 .net "P0_HREADYOUT", 0 0, L_0x7bd3464d0018;  alias, 1 drivers
v0x5e108fee9b90_0 .net "P0_HSEL", 0 0, L_0x5e108fef15a0;  alias, 1 drivers
v0x5e108fee9c30_0 .net "S0_HRDATA", 31 0, v0x5e108feeb500_0;  alias, 1 drivers
v0x5e108fee9cd0_0 .net "S0_HREADYOUT", 0 0, L_0x7bd3464d0060;  alias, 1 drivers
v0x5e108fee9d70_0 .net "S0_HSEL", 0 0, L_0x5e108fef13e0;  alias, 1 drivers
v0x5e108fee9e30_0 .net "S1_HRDATA", 31 0, v0x5e108feecaf0_0;  alias, 1 drivers
v0x5e108fee9f10_0 .net "S1_HREADYOUT", 0 0, L_0x7bd3464d00a8;  alias, 1 drivers
v0x5e108fee9fd0_0 .net "S1_HSEL", 0 0, L_0x5e108fef14b0;  alias, 1 drivers
v0x5e108feea090_0 .net *"_ivl_11", 0 0, L_0x5e108fef1860;  1 drivers
L_0x7bd3464d00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5e108feea170_0 .net/2u *"_ivl_12", 0 0, L_0x7bd3464d00f0;  1 drivers
v0x5e108feea250_0 .net *"_ivl_14", 0 0, L_0x5e108fef1940;  1 drivers
v0x5e108feea330_0 .net *"_ivl_16", 0 0, L_0x5e108fef1b40;  1 drivers
v0x5e108feea410_0 .net *"_ivl_21", 0 0, L_0x5e108fef1e90;  1 drivers
v0x5e108feea4f0_0 .net *"_ivl_23", 0 0, L_0x5e108fef2020;  1 drivers
v0x5e108feea5d0_0 .net *"_ivl_25", 0 0, L_0x5e108fef20c0;  1 drivers
L_0x7bd3464d0138 .functor BUFT 1, C4<10111010110111011011111011101111>, C4<0>, C4<0>, C4<0>;
v0x5e108feea6b0_0 .net/2u *"_ivl_26", 31 0, L_0x7bd3464d0138;  1 drivers
v0x5e108feea790_0 .net *"_ivl_28", 31 0, L_0x5e108ff021e0;  1 drivers
v0x5e108feea870_0 .net *"_ivl_30", 31 0, L_0x5e108ff02280;  1 drivers
v0x5e108feea950_0 .net *"_ivl_7", 0 0, L_0x5e108fef1640;  1 drivers
v0x5e108feeaa30_0 .net *"_ivl_9", 0 0, L_0x5e108fef1740;  1 drivers
v0x5e108feeab10_0 .var "sel", 2 0;
v0x5e108feeabf0_0 .var "sel_d", 2 0;
E_0x5e108fecde20 .event edge, v0x5e108fea5d10_0;
L_0x5e108fef13e0 .part v0x5e108feeab10_0, 0, 1;
L_0x5e108fef14b0 .part v0x5e108feeab10_0, 1, 1;
L_0x5e108fef15a0 .part v0x5e108feeab10_0, 2, 1;
L_0x5e108fef1640 .part v0x5e108feeabf0_0, 0, 1;
L_0x5e108fef1740 .part v0x5e108feeabf0_0, 1, 1;
L_0x5e108fef1860 .part v0x5e108feeabf0_0, 2, 1;
L_0x5e108fef1940 .functor MUXZ 1, L_0x7bd3464d00f0, L_0x7bd3464d0018, L_0x5e108fef1860, C4<>;
L_0x5e108fef1b40 .functor MUXZ 1, L_0x5e108fef1940, L_0x7bd3464d00a8, L_0x5e108fef1740, C4<>;
L_0x5e108fef1d10 .functor MUXZ 1, L_0x5e108fef1b40, L_0x7bd3464d0060, L_0x5e108fef1640, C4<>;
L_0x5e108fef1e90 .part v0x5e108feeabf0_0, 0, 1;
L_0x5e108fef2020 .part v0x5e108feeabf0_0, 1, 1;
L_0x5e108fef20c0 .part v0x5e108feeabf0_0, 2, 1;
L_0x5e108ff021e0 .functor MUXZ 32, L_0x7bd3464d0138, v0x5e108fee8040_0, L_0x5e108fef20c0, C4<>;
L_0x5e108ff02280 .functor MUXZ 32, L_0x5e108ff021e0, v0x5e108feecaf0_0, L_0x5e108fef2020, C4<>;
L_0x5e108ff02440 .functor MUXZ 32, L_0x5e108ff02280, v0x5e108feeb500_0, L_0x5e108fef1e90, C4<>;
S_0x5e108feeaf30 .scope module, "S0" "ahbl_slave" 3 52, 7 1 0, S_0x5e108fe96d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x5e108feeb0c0 .param/l "ID" 0 7 1, C4<10101011110011011110111100000001>;
L_0x5e108fea5ec0 .functor AND 1, L_0x5e108fef10b0, v0x5e108feeb8d0_0, C4<1>, C4<1>;
v0x5e108feeb270_0 .net "HADDR", 31 0, v0x5e108fea5d10_0;  alias, 1 drivers
v0x5e108feeb350_0 .var "HADDR_d", 31 0;
v0x5e108feeb430_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  alias, 1 drivers
v0x5e108feeb500_0 .var "HRDATA", 31 0;
v0x5e108feeb5d0_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  alias, 1 drivers
v0x5e108feeb6c0_0 .net "HREADYOUT", 0 0, L_0x7bd3464d0060;  alias, 1 drivers
v0x5e108feeb760_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  alias, 1 drivers
v0x5e108feeb800_0 .net "HSEL", 0 0, L_0x5e108fef13e0;  alias, 1 drivers
v0x5e108feeb8d0_0 .var "HSEL_d", 0 0;
v0x5e108feeb970_0 .net "HSIZE", 2 0, v0x5e108fee7510_0;  alias, 1 drivers
v0x5e108feeba40_0 .var "HSIZE_d", 2 0;
v0x5e108feebae0_0 .net "HTRANS", 1 0, v0x5e108fee75f0_0;  alias, 1 drivers
v0x5e108feebba0_0 .var "HTRANS_d", 1 0;
v0x5e108feebc80_0 .net "HWDATA", 31 0, v0x5e108fee76d0_0;  alias, 1 drivers
v0x5e108feebd40_0 .net "HWRITE", 0 0, v0x5e108fee77b0_0;  alias, 1 drivers
v0x5e108feebe30_0 .var "HWRITE_d", 0 0;
v0x5e108feebef0_0 .net *"_ivl_1", 0 0, L_0x5e108fef10b0;  1 drivers
v0x5e108feec0e0_0 .net "ahbl_we", 0 0, L_0x5e108fea5ec0;  1 drivers
v0x5e108feec1a0 .array "memory", 0 8191, 7 0;
L_0x5e108fef10b0 .part v0x5e108feebba0_0, 1, 1;
S_0x5e108feec420 .scope module, "S1" "ahbl_slave" 3 67, 7 1 0, S_0x5e108fe96d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_0x5e108feec650 .param/l "ID" 0 7 1, C4<10101011110011011110111100000010>;
L_0x5e108fe90940 .functor AND 1, L_0x5e108fef1230, v0x5e108feecf60_0, C4<1>, C4<1>;
v0x5e108feec800_0 .net "HADDR", 31 0, v0x5e108fea5d10_0;  alias, 1 drivers
v0x5e108feec8e0_0 .var "HADDR_d", 31 0;
v0x5e108feec9c0_0 .net "HCLK", 0 0, v0x5e108feeeda0_0;  alias, 1 drivers
v0x5e108feecaf0_0 .var "HRDATA", 31 0;
v0x5e108feecb90_0 .net "HREADY", 0 0, L_0x5e108fef1d10;  alias, 1 drivers
v0x5e108feeccc0_0 .net "HREADYOUT", 0 0, L_0x7bd3464d00a8;  alias, 1 drivers
v0x5e108feecd60_0 .net "HRESETn", 0 0, v0x5e108feeee60_0;  alias, 1 drivers
v0x5e108feece90_0 .net "HSEL", 0 0, L_0x5e108fef14b0;  alias, 1 drivers
v0x5e108feecf60_0 .var "HSEL_d", 0 0;
v0x5e108feed090_0 .net "HSIZE", 2 0, v0x5e108fee7510_0;  alias, 1 drivers
v0x5e108feed130_0 .var "HSIZE_d", 2 0;
v0x5e108feed1f0_0 .net "HTRANS", 1 0, v0x5e108fee75f0_0;  alias, 1 drivers
v0x5e108feed340_0 .var "HTRANS_d", 1 0;
v0x5e108feed420_0 .net "HWDATA", 31 0, v0x5e108fee76d0_0;  alias, 1 drivers
v0x5e108feed4e0_0 .net "HWRITE", 0 0, v0x5e108fee77b0_0;  alias, 1 drivers
v0x5e108feed580_0 .var "HWRITE_d", 0 0;
v0x5e108feed640_0 .net *"_ivl_1", 0 0, L_0x5e108fef1230;  1 drivers
v0x5e108feed830_0 .net "ahbl_we", 0 0, L_0x5e108fe90940;  1 drivers
v0x5e108feed8f0 .array "memory", 0 8191, 7 0;
L_0x5e108fef1230 .part v0x5e108feed340_0, 1, 1;
S_0x5e108fe96b80 .scope module, "ahbl_master_tb" "ahbl_master_tb" 8 1;
 .timescale 0 0;
v0x5e108fef0880_0 .net "HADDR", 31 0, v0x5e108feeffb0_0;  1 drivers
v0x5e108fef0960_0 .var "HCLK", 0 0;
v0x5e108fef0a00_0 .var "HRDATA", 31 0;
v0x5e108fef0aa0_0 .var "HREADY", 0 0;
v0x5e108fef0b40_0 .var "HRESETn", 0 0;
v0x5e108fef0be0_0 .net "HSIZE", 2 0, v0x5e108fef0400_0;  1 drivers
v0x5e108fef0c80_0 .net "HTRANS", 1 0, v0x5e108fef04e0_0;  1 drivers
v0x5e108fef0d20_0 .net "HWDATA", 31 0, v0x5e108fef05c0_0;  1 drivers
v0x5e108fef0dc0_0 .net "HWRITE", 0 0, v0x5e108fef06a0_0;  1 drivers
S_0x5e108feef260 .scope module, "MASTER" "ahbl_master" 8 38, 4 1 0, S_0x5e108fe96b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v0x5e108feeffb0_0 .var "HADDR", 31 0;
v0x5e108fef00b0_0 .net "HCLK", 0 0, v0x5e108fef0960_0;  1 drivers
v0x5e108fef0170_0 .net "HRDATA", 31 0, v0x5e108fef0a00_0;  1 drivers
v0x5e108fef0230_0 .net "HREADY", 0 0, v0x5e108fef0aa0_0;  1 drivers
v0x5e108fef02f0_0 .net "HRESETn", 0 0, v0x5e108fef0b40_0;  1 drivers
v0x5e108fef0400_0 .var "HSIZE", 2 0;
v0x5e108fef04e0_0 .var "HTRANS", 1 0;
v0x5e108fef05c0_0 .var "HWDATA", 31 0;
v0x5e108fef06a0_0 .var "HWRITE", 0 0;
E_0x5e108feef590 .event posedge, v0x5e108fef02f0_0;
S_0x5e108feef610 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_0x5e108feef260;
 .timescale 0 0;
v0x5e108feef950_0 .var "addr", 31 0;
v0x5e108feefa50_0 .var "size", 2 0;
E_0x5e108feef810 .event negedge, v0x5e108fef00b0_0;
E_0x5e108feef890 .event edge, v0x5e108fef0230_0;
E_0x5e108feef8f0 .event posedge, v0x5e108fef00b0_0;
TD_ahbl_master_tb.MASTER.ahbl_read ;
T_2.14 ;
    %load/vec4 v0x5e108fef0230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.15, 6;
    %wait E_0x5e108feef890;
    %jmp T_2.14;
T_2.15 ;
    %wait E_0x5e108feef8f0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e108fef04e0_0, 0, 2;
    %load/vec4 v0x5e108feef950_0;
    %store/vec4 v0x5e108feeffb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108fef06a0_0, 0, 1;
    %load/vec4 v0x5e108feefa50_0;
    %store/vec4 v0x5e108fef0400_0, 0, 3;
    %wait E_0x5e108feef8f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e108fef04e0_0, 0, 2;
    %delay 2, 0;
T_2.16 ;
    %load/vec4 v0x5e108fef0230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_0x5e108feef890;
    %jmp T_2.16;
T_2.17 ;
    %wait E_0x5e108feef810;
    %load/vec4 v0x5e108feefa50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %delay 1, 0;
    %load/vec4 v0x5e108fef0170_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5e108feef950_0 {1 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x5e108feefa50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %delay 1, 0;
    %load/vec4 v0x5e108fef0170_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v0x5e108feef950_0 {1 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5e108feefa50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v0x5e108fef0170_0, v0x5e108feef950_0 {0 0 0};
T_2.22 ;
T_2.21 ;
T_2.19 ;
    %end;
S_0x5e108feefb30 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_0x5e108feef260;
 .timescale 0 0;
v0x5e108feefd30_0 .var "addr", 31 0;
v0x5e108feefe10_0 .var "data", 31 0;
v0x5e108feefef0_0 .var "size", 2 0;
TD_ahbl_master_tb.MASTER.ahbl_w_write ;
T_3.24 ;
    %load/vec4 v0x5e108fef0230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.25, 6;
    %wait E_0x5e108feef890;
    %jmp T_3.24;
T_3.25 ;
    %wait E_0x5e108feef8f0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e108fef04e0_0, 0, 2;
    %load/vec4 v0x5e108feefd30_0;
    %store/vec4 v0x5e108feeffb0_0, 0, 32;
    %load/vec4 v0x5e108feefef0_0;
    %store/vec4 v0x5e108fef0400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e108fef06a0_0, 0, 1;
    %wait E_0x5e108feef8f0;
    %load/vec4 v0x5e108feefe10_0;
    %store/vec4 v0x5e108fef05c0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e108fef04e0_0, 0, 2;
    %delay 2, 0;
T_3.26 ;
    %load/vec4 v0x5e108fef0230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.27, 6;
    %wait E_0x5e108feef890;
    %jmp T_3.26;
T_3.27 ;
    %end;
    .scope S_0x5e108fea0f70;
T_4 ;
    %wait E_0x5e108fe6e9e0;
    %delay 100, 0;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x5e108fea8cb0_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x5e108fea92a0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e108fea9840_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5e108fee6f60;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x5e108fea8cb0_0, 0, 32;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x5e108fea92a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea9840_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5e108fee6f60;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5e108fea8cb0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5e108fea92a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea9840_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5e108fee6f60;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x5e108fea8cb0_0, 0, 32;
    %pushi/vec4 305419892, 0, 32;
    %store/vec4 v0x5e108fea92a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea9840_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5e108fee6f60;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x5e108fea8cb0_0, 0, 32;
    %pushi/vec4 305419897, 0, 32;
    %store/vec4 v0x5e108fea92a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea9840_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_w_write, S_0x5e108fee6f60;
    %join;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x5e108feb1370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea8920_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5e108fea11a0;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5e108feb1370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea8920_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5e108fea11a0;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x5e108feb1370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea8920_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5e108fea11a0;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x5e108feb1370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108fea8920_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5e108fea11a0;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x5e108feb1370_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e108fea8920_0, 0, 3;
    %fork TD_SoC_tb.MUV.M.ahbl_read, S_0x5e108fea11a0;
    %join;
    %delay 100, 0;
    %vpi_call 4 81 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5e108fee7990;
T_5 ;
    %wait E_0x5e108fecdd00;
    %load/vec4 v0x5e108fee8270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e108fee7eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e108fee8590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108fee8810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108fee83e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5e108fee80e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5e108fee7dd0_0;
    %assign/vec4 v0x5e108fee7eb0_0, 0;
    %load/vec4 v0x5e108fee84a0_0;
    %assign/vec4 v0x5e108fee8590_0, 0;
    %load/vec4 v0x5e108fee8740_0;
    %assign/vec4 v0x5e108fee8810_0, 0;
    %load/vec4 v0x5e108fee8340_0;
    %assign/vec4 v0x5e108fee83e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e108fee7990;
T_6 ;
    %wait E_0x5e108fe59ab0;
    %load/vec4 v0x5e108fee8270_0;
    %load/vec4 v0x5e108fee8970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5e108fee8810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 5 41 "$display", "Peripheral %h: WRITE 0x%8x to 0x%32b to register 0b%2b", P_0x5e108fee7b40, v0x5e108fee8650_0, v0x5e108fee7eb0_0, &PV<v0x5e108fee7eb0_0, 24, 2> {0 0 0};
    %load/vec4 v0x5e108fee8650_0;
    %load/vec4 v0x5e108fee7eb0_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108fee8cd0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5e108fee7eb0_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e108fee8cd0, 4;
    %vpi_call 5 44 "$display", "Peripheral %h: READ 0x%8x from 0x%32b from register 0b%2b", P_0x5e108fee7b40, S<0,vec4,u32>, v0x5e108fee7eb0_0, &PV<v0x5e108fee7eb0_0, 24, 2> {1 0 0};
    %load/vec4 v0x5e108fee7eb0_0;
    %parti/s 2, 24, 6;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5e108fee8cd0, 4;
    %assign/vec4 v0x5e108fee8040_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e108feeaf30;
T_7 ;
    %wait E_0x5e108fecdd00;
    %load/vec4 v0x5e108feeb760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e108feeb350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e108feebba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e108feeba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108feebe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108feeb8d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5e108feeb5d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5e108feeb270_0;
    %assign/vec4 v0x5e108feeb350_0, 0;
    %load/vec4 v0x5e108feebae0_0;
    %assign/vec4 v0x5e108feebba0_0, 0;
    %load/vec4 v0x5e108feeb970_0;
    %assign/vec4 v0x5e108feeba40_0, 0;
    %load/vec4 v0x5e108feebd40_0;
    %assign/vec4 v0x5e108feebe30_0, 0;
    %load/vec4 v0x5e108feeb800_0;
    %assign/vec4 v0x5e108feeb8d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e108feeaf30;
T_8 ;
    %wait E_0x5e108fe59ab0;
    %load/vec4 v0x5e108feeb760_0;
    %load/vec4 v0x5e108feec0e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e108feebe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5e108feeba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %load/vec4 v0x5e108feebc80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feec1a0, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %vpi_call 7 59 "$display", "Slave %h: WRITE 0x%8x to 0x%13b", P_0x5e108feeb0c0, v0x5e108feebc80_0, &PV<v0x5e108feeb350_0, 14, 14> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5e108feeba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %pad/u 32;
    %assign/vec4 v0x5e108feeb500_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5e108feeb500_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e108feeb350_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feec1a0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e108feeb500_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %vpi_call 7 66 "$display", "Slave %h: READ 0x%8x from 0x%13b", P_0x5e108feeb0c0, v0x5e108feeb500_0, &PV<v0x5e108feeb350_0, 14, 14> {0 0 0};
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e108feec420;
T_9 ;
    %wait E_0x5e108fecdd00;
    %load/vec4 v0x5e108feecd60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e108feec8e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e108feed340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e108feed130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108feed580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e108feecf60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5e108feecb90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5e108feec800_0;
    %assign/vec4 v0x5e108feec8e0_0, 0;
    %load/vec4 v0x5e108feed1f0_0;
    %assign/vec4 v0x5e108feed340_0, 0;
    %load/vec4 v0x5e108feed090_0;
    %assign/vec4 v0x5e108feed130_0, 0;
    %load/vec4 v0x5e108feed4e0_0;
    %assign/vec4 v0x5e108feed580_0, 0;
    %load/vec4 v0x5e108feece90_0;
    %assign/vec4 v0x5e108feecf60_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e108feec420;
T_10 ;
    %wait E_0x5e108fe59ab0;
    %load/vec4 v0x5e108feecd60_0;
    %load/vec4 v0x5e108feed830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5e108feed580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5e108feed130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %load/vec4 v0x5e108feed420_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e108feed8f0, 0, 4;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 7 59 "$display", "Slave %h: WRITE 0x%8x to 0x%13b", P_0x5e108feec650, v0x5e108feed420_0, &PV<v0x5e108feec8e0_0, 14, 14> {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5e108feed130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %pad/u 32;
    %assign/vec4 v0x5e108feecaf0_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x5e108feecaf0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e108feec8e0_0;
    %parti/s 14, 14, 5;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5e108feed8f0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5e108feecaf0_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %vpi_call 7 66 "$display", "Slave %h: READ 0x%8x from 0x%13b", P_0x5e108feec650, v0x5e108feecaf0_0, &PV<v0x5e108feec8e0_0, 14, 14> {0 0 0};
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e108fee8fb0;
T_11 ;
    %wait E_0x5e108fecde20;
    %load/vec4 v0x5e108fee9450_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e108feeab10_0, 0, 3;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e108feeab10_0, 0, 3;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feeab10_0, 0, 3;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5e108feeab10_0, 0, 3;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e108fee8fb0;
T_12 ;
    %wait E_0x5e108fecdd00;
    %load/vec4 v0x5e108fee9820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e108feeabf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5e108fee9960_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5e108fee9730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5e108feeab10_0;
    %assign/vec4 v0x5e108feeabf0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e108fe969f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108feeeda0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5e108fe969f0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x5e108feeeda0_0;
    %inv;
    %store/vec4 v0x5e108feeeda0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e108fe969f0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108feeee60_0, 0, 1;
    %delay 47, 0;
    %wait E_0x5e108fe59ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e108feeee60_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5e108fe969f0;
T_16 ;
    %vpi_call 2 23 "$dumpfile", "SoC_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e108fe969f0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5e108feef260;
T_17 ;
    %wait E_0x5e108feef590;
    %delay 100, 0;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x5e108feefd30_0, 0, 32;
    %pushi/vec4 2290649224, 0, 32;
    %store/vec4 v0x5e108feefe10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5e108feefef0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5e108feefb30;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x5e108feefd30_0, 0, 32;
    %pushi/vec4 2576980377, 0, 32;
    %store/vec4 v0x5e108feefe10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefef0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5e108feefb30;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5e108feefd30_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5e108feefe10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefef0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5e108feefb30;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x5e108feefd30_0, 0, 32;
    %pushi/vec4 305419892, 0, 32;
    %store/vec4 v0x5e108feefe10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefef0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5e108feefb30;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x5e108feefd30_0, 0, 32;
    %pushi/vec4 305419897, 0, 32;
    %store/vec4 v0x5e108feefe10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefef0_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_w_write, S_0x5e108feefb30;
    %join;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x5e108feef950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefa50_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5e108feef610;
    %join;
    %pushi/vec4 1090519040, 0, 32;
    %store/vec4 v0x5e108feef950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefa50_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5e108feef610;
    %join;
    %pushi/vec4 1107296256, 0, 32;
    %store/vec4 v0x5e108feef950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefa50_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5e108feef610;
    %join;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x5e108feef950_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5e108feefa50_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5e108feef610;
    %join;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x5e108feef950_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e108feefa50_0, 0, 3;
    %fork TD_ahbl_master_tb.MASTER.ahbl_read, S_0x5e108feef610;
    %join;
    %delay 100, 0;
    %vpi_call 4 81 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5e108fe96b80;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108fef0960_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5e108fe96b80;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x5e108fef0960_0;
    %inv;
    %store/vec4 v0x5e108fef0960_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e108fe96b80;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e108fef0b40_0, 0, 1;
    %delay 100, 0;
    %wait E_0x5e108feef8f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e108fef0b40_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5e108fe96b80;
T_21 ;
    %vpi_call 8 26 "$dumpfile", "ahbl_master_tb.vcd" {0 0 0};
    %vpi_call 8 27 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 10000, 0;
    %vpi_call 8 29 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5e108fe96b80;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e108fef0aa0_0, 0, 1;
    %pushi/vec4 3135094511, 0, 32;
    %store/vec4 v0x5e108fef0a00_0, 0, 32;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SoC_tb.v";
    "SoC.v";
    "ahbl_master.v";
    "ahbl_peripheral.v";
    "ahbl_splitter_3.v";
    "ahbl_slave.v";
    "ahbl_master_tb.v";
