# vsim -coverage -do {coverage save -onexit tcr_wr_rd_test.ucdb; log -r /*;run -all; exit} -l tcr_wr_rd_test.log -voptargs=+acc work.tcr_wr_rd_test 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tcr_wr_rd_test(fast)
# Loading work.test_bench(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.clock_select(fast)
# Loading work.register(fast)
# Loading work.ctr_logic(fast)
# Loading work.system_signal(fast)
# Loading work.cpu_model(fast)
# coverage save -onexit tcr_wr_rd_test.ucdb 
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Admin  Hostname: DESKTOP-8521CKI  ProcessID: 2136
# 
#           Attempting to use alternate WLF file "./wlftmmhfcq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmmhfcq
# 
# run -all 
# =========================================
# ==========TEST WRITE READ TDR============
# =========================================
# 
# Test No.   1
# At 121 start writing wdata= 24 to address= 1
# At 181 write trafer has been finish
# At 221 start reading rdata at address= 1
# At 280 rdata= 20
# At 281 read trafer has been finish
# At time  281, wdata = 8'h20, rdata = 8'h20, -- PASS -- 
# 
# Test No.   2
# At 321 start writing wdata= 81 to address= 1
# At 381 write trafer has been finish
# At 421 start reading rdata at address= 1
# At 480 rdata= 81
# At 481 read trafer has been finish
# At time  481, wdata = 8'h81, rdata = 8'h81, -- PASS -- 
# 
# Test No.   3
# At 521 start writing wdata= 9 to address= 1
# At 581 write trafer has been finish
# At 621 start reading rdata at address= 1
# At 680 rdata= 1
# At 681 read trafer has been finish
# At time  681, wdata = 8'h01, rdata = 8'h01, -- PASS -- 
# 
# Test No.   4
# At 721 start writing wdata= 63 to address= 1
# At 781 write trafer has been finish
# At 821 start reading rdata at address= 1
# At 880 rdata= 23
# At 881 read trafer has been finish
# At time  881, wdata = 8'h23, rdata = 8'h23, -- PASS -- 
# 
# Test No.   5
# At 921 start writing wdata= d to address= 1
# At 981 write trafer has been finish
# At 1021 start reading rdata at address= 1
# At 1080 rdata= 1
# At 1081 read trafer has been finish
# At time 1081, wdata = 8'h01, rdata = 8'h01, -- PASS -- 
# 
# Test No.   6
# At 1121 start writing wdata= 8d to address= 1
# At 1181 write trafer has been finish
# At 1221 start reading rdata at address= 1
# At 1280 rdata= 81
# At 1281 read trafer has been finish
# At time 1281, wdata = 8'h81, rdata = 8'h81, -- PASS -- 
# 
# Test No.   7
# At 1321 start writing wdata= 65 to address= 1
# At 1381 write trafer has been finish
# At 1421 start reading rdata at address= 1
# At 1480 rdata= 21
# At 1481 read trafer has been finish
# At time 1481, wdata = 8'h21, rdata = 8'h21, -- PASS -- 
# 
# Test No.   8
# At 1521 start writing wdata= 12 to address= 1
# At 1581 write trafer has been finish
# At 1621 start reading rdata at address= 1
# At 1680 rdata= 12
# At 1681 read trafer has been finish
# At time 1681, wdata = 8'h12, rdata = 8'h12, -- PASS -- 
# 
# Test No.   9
# At 1721 start writing wdata= 1 to address= 1
# At 1781 write trafer has been finish
# At 1821 start reading rdata at address= 1
# At 1880 rdata= 1
# At 1881 read trafer has been finish
# At time 1881, wdata = 8'h01, rdata = 8'h01, -- PASS -- 
# 
# Test No.  10
# At 1921 start writing wdata= d to address= 1
# At 1981 write trafer has been finish
# At 2021 start reading rdata at address= 1
# At 2080 rdata= 1
# At 2081 read trafer has been finish
# At time 2081, wdata = 8'h01, rdata = 8'h01, -- PASS -- 
# =============================
# =========TEST PASS===========
# =============================
