Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 11:50:16 2020
| Host         : Kouzui running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 161
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 128        |
| TIMING-18 | Warning  | Missing input or output delay                             | 33         |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_0_127_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#33 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#34 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#35 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#36 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#37 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#38 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#39 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#40 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#41 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#42 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#43 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#44 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#45 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#46 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#47 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#48 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#49 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#50 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#51 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#52 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#53 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#54 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#55 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#56 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#57 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#58 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#59 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#60 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#61 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#62 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#63 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#64 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_128_255_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#65 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#66 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#67 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#68 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#69 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#70 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#71 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#72 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#73 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#74 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#75 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#76 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#77 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#78 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#79 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#80 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#81 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#82 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#83 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#84 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#85 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#86 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#87 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#88 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#89 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#90 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#91 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#92 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#93 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#94 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#95 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#96 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_256_383_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#97 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#98 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#99 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#100 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#101 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#102 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#103 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#104 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#105 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#106 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#107 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#108 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#109 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#110 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#111 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#112 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#113 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#114 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#115 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#116 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#117 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#118 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#119 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#120 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#121 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#122 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#123 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#124 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#125 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#126 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#127 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#128 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DATAMEM/memory_reg_384_511_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on nrst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on con_out[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on con_out[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on con_out[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on con_out[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on con_out[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on con_out[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on con_out[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on con_out[16] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on con_out[17] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on con_out[18] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on con_out[19] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on con_out[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on con_out[20] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on con_out[21] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on con_out[22] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on con_out[23] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on con_out[24] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on con_out[25] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on con_out[26] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on con_out[27] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on con_out[28] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on con_out[29] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on con_out[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on con_out[30] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on con_out[31] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on con_out[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on con_out[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on con_out[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on con_out[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on con_out[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on con_out[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on con_out[9] relative to clock(s) sys_clk_pin
Related violations: <none>


