// Seed: 1404843317
module module_0 (
    input logic id_0,
    output logic id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7
);
  always begin
    id_1 <= 1'b0;
    begin : id_9
      id_6 = 1;
      if (1 + 1) assign id_3 = id_0;
    end
  end
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    inout wand id_2,
    input supply0 id_3,
    output logic id_4,
    input wor id_5
);
  assign id_2 = 1;
  initial begin
    if (1'b0) begin
      $display(id_2, 1, 1);
      if (id_2) begin
        fork
          #1;
        join
      end else begin
        id_4 = #id_7 id_1.sum;
      end
    end else id_4 <= 1'd0;
  end
  wire id_8;
  module_0(
      id_1, id_4, id_5, id_2, id_5, id_0, id_2, id_0
  );
  wire id_9;
  wire id_10;
endmodule
