

================================================================
== Vitis HLS Report for 'pip_kernel'
================================================================
* Date:           Tue May 31 13:30:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     1042|  1115137|  5.210 us|  5.576 ms|  1043|  1115138|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102  |pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |     1040|     1040|   5.200 us|   5.200 us|  1040|  1040|       no|
        |grp_pip_edges_fu_108                                |pip_edges                                |       14|       14|  70.000 ns|  70.000 ns|    15|    15|      yes|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- LOOP_STREAM  |     1070|  1114094|        17|         17|        256|  63 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 20 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 3 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, i18 %div_table_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln154 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [pip_kernel.cpp:154]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln154 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [pip_kernel.cpp:154]   --->   Operation 23 'specinterface' 'specinterface_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%strm_len_read = read i16 @_ssdm_op_Read.ap_none.i16, i16 %strm_len"   --->   Operation 24 'read' 'strm_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_10, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %points, void @empty_10, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %points"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %edges, void @empty_3, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i18 %edges"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_len"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_len, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_len, void @empty_6, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE, i18 %div_table_V"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (1.10ns)   --->   "%icmp_ln164_1 = icmp_eq  i16 %strm_len_read, i16 0" [pip_kernel.cpp:164]   --->   Operation 36 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164_1, void %for.inc.preheader, void %for.end" [pip_kernel.cpp:164]   --->   Operation 37 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%br_ln161 = br void %for.inc" [pip_kernel.cpp:161]   --->   Operation 38 'br' 'br_ln161' <Predicate = (!icmp_ln164_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_12 = phi i16 %i, void %for.inc, i16 0, void %for.inc.preheader"   --->   Operation 39 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%points_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %points" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'points_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = trunc i24 %points_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%i = add i16 %i_12, i16 1" [pip_kernel.cpp:164]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.10ns)   --->   "%icmp_ln164 = icmp_eq  i16 %i, i16 %strm_len_read" [pip_kernel.cpp:164]   --->   Operation 43 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.39>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%points_read_1 = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %points" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'points_read_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i24 %points_read_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [15/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 46 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 47 [14/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 47 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 48 [13/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 48 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 49 [12/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 49 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 50 [11/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 50 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 51 [10/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 51 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 52 [9/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 52 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 53 [8/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 53 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 54 [7/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 54 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 55 [6/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 55 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 56 [5/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 56 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.39>
ST_15 : Operation 57 [4/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 57 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.39>
ST_16 : Operation 58 [3/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 58 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.39>
ST_17 : Operation 59 [2/15] (3.39ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 59 'call' 'wdata_V' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.78>
ST_18 : Operation 60 [1/15] (0.78ns)   --->   "%wdata_V = call i6 @pip_edges, i18 %tmp, i18 %tmp_3, i18 %edges, i18 %div_table_V" [pip_kernel.cpp:173]   --->   Operation 60 'call' 'wdata_V' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %wdata_V" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 61 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 256, i32 0, i32 0, i32 0, void @empty" [pip_kernel.cpp:168]   --->   Operation 63 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 65535, i64 4095" [pip_kernel.cpp:166]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_r, i8 %zext_ln0" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc, void %for.end.loopexit" [pip_kernel.cpp:164]   --->   Operation 67 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln164_1)> <Delay = 0.00>
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln175 = ret" [pip_kernel.cpp:175]   --->   Operation 69 'ret' 'ret_ln175' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ edges]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ strm_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln154     (spectopmodule    ) [ 000000000000000000000]
specinterface_ln154     (specinterface    ) [ 000000000000000000000]
strm_len_read           (read             ) [ 000111111111111111110]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000]
icmp_ln164_1            (icmp             ) [ 001111111111111111111]
br_ln164                (br               ) [ 000000000000000000000]
br_ln161                (br               ) [ 001111111111111111110]
i_12                    (phi              ) [ 000100000000000000000]
points_read             (read             ) [ 000000000000000000000]
tmp                     (trunc            ) [ 000011110000000000000]
i                       (add              ) [ 001111111111111111110]
icmp_ln164              (icmp             ) [ 000011111111111111110]
points_read_1           (read             ) [ 000000000000000000000]
tmp_3                   (trunc            ) [ 000001110000000000000]
wdata_V                 (call             ) [ 000000000000000000000]
zext_ln0                (zext             ) [ 000000000000000000010]
specpipeline_ln168      (specpipeline     ) [ 000000000000000000000]
speclooptripcount_ln166 (speclooptripcount) [ 000000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000000]
write_ln174             (write            ) [ 000000000000000000000]
br_ln164                (br               ) [ 001111111111111111110]
br_ln0                  (br               ) [ 000000000000000000000]
ret_ln175               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="points"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edges">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edges"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="div_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_table_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pip_edges"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="strm_len_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="strm_len_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="points_read/3 points_read_1/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/18 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_12_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="1"/>
<pin id="93" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_12 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_12_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_12/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="18" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_pip_edges_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="1"/>
<pin id="111" dir="0" index="2" bw="18" slack="0"/>
<pin id="112" dir="0" index="3" bw="18" slack="0"/>
<pin id="113" dir="0" index="4" bw="18" slack="0"/>
<pin id="114" dir="1" index="5" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="wdata_V/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln164_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln164_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="0"/>
<pin id="141" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/18 "/>
</bind>
</comp>

<comp id="149" class="1005" name="strm_len_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="strm_len_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln164_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln164_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="18" slack="1"/>
<pin id="160" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="icmp_ln164_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="16"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_3_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="18" slack="1"/>
<pin id="174" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="zext_ln0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="122"><net_src comp="72" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="95" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="147"><net_src comp="108" pin="5"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="152"><net_src comp="72" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="157"><net_src comp="118" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="124" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="166"><net_src comp="128" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="171"><net_src comp="134" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="139" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="180"><net_src comp="144" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {19 }
	Port: div_table_V | {1 2 }
 - Input state : 
	Port: pip_kernel : points | {3 4 }
	Port: pip_kernel : edges | {4 5 6 }
	Port: pip_kernel : strm_len | {2 }
	Port: pip_kernel : div_table_V | {8 9 }
  - Chain level:
	State 1
	State 2
		br_ln164 : 1
	State 3
		i : 1
		icmp_ln164 : 2
	State 4
		wdata_V : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		zext_ln0 : 1
		write_ln174 : 2
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102 |    0    |  0.427  |   900   |   750   |
|          |                grp_pip_edges_fu_108                |    2    |  3.185  |   367   |   651   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln164_1_fu_118                |    0    |    0    |    0    |    13   |
|          |                  icmp_ln164_fu_134                 |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|    add   |                      i_fu_128                      |    0    |    0    |    0    |    23   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   read   |              strm_len_read_read_fu_72              |    0    |    0    |    0    |    0    |
|          |                   grp_read_fu_78                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_84                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     tmp_fu_124                     |    0    |    0    |    0    |    0    |
|          |                    tmp_3_fu_139                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln0_fu_144                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    2    |  3.612  |   1267  |   1450  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|div_table_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_12_reg_91     |   16   |
|      i_reg_163      |   16   |
| icmp_ln164_1_reg_154|    1   |
|  icmp_ln164_reg_168 |    1   |
|strm_len_read_reg_149|   16   |
|    tmp_3_reg_172    |   18   |
|     tmp_reg_158     |   18   |
|   zext_ln0_reg_177  |    8   |
+---------------------+--------+
|        Total        |   94   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_84   |  p2  |   2  |   6  |   12   ||    9    |
| grp_pip_edges_fu_108 |  p2  |   2  |  18  |   36   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   48   ||  0.854  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    3   |  1267  |  1450  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   94   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |    4   |  1361  |  1468  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
