read -sv run_verilog_mid/adder_32b_20_72_2b17314cc66d7f462049bb77d076f930.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_72_2b17314cc66d7f462049bb77d076f930_yosys.v
