\doxysubsubsection{Nested Vectored Interrupt Controller (NVIC) }
\hypertarget{group___c_m_s_i_s___n_v_i_c}{}\label{group___c_m_s_i_s___n_v_i_c}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}


Type definitions for the NVIC Registers.  


Collaboration diagram for Nested Vectored Interrupt Controller (NVIC)\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_s_i_s___n_v_i_c}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___s_c_b}{System Control Block (\+SCB)}}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control Block Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}}~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Type definitions for the NVIC Registers. 



\label{doc-define-members}
\Hypertarget{group___c_m_s_i_s___n_v_i_c_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [1/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source_l00496}{496}} of file \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [2/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__armv8mml_8h_source_l00489}{489}} of file \mbox{\hyperlink{_core_2_include_2core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [3/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm3_8h_source_l00364}{364}} of file \mbox{\hyperlink{_core_2_include_2core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [4/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm33_8h_source_l00489}{489}} of file \mbox{\hyperlink{_core_2_include_2core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [5/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm35p_8h_source_l00489}{489}} of file \mbox{\hyperlink{_core_2_include_2core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [6/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm4_8h_source_l00430}{430}} of file \mbox{\hyperlink{_core_2_include_2core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [7/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l00498}{498}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [8/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm7_8h_source_l00445}{445}} of file \mbox{\hyperlink{_core_2_include_2core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [9/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l00515}{515}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [10/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__sc300_8h_source_l00364}{364}} of file \mbox{\hyperlink{_core_2_include_2core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [11/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_core_2_include_2core__starmc1_8h_source_l00495}{495}} of file \mbox{\hyperlink{_core_2_include_2core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [12/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__armv81mml_8h_source_l00496}{496}} of file \mbox{\hyperlink{_include_2core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [13/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__armv8mml_8h_source_l00489}{489}} of file \mbox{\hyperlink{_include_2core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [14/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm3_8h_source_l00364}{364}} of file \mbox{\hyperlink{_include_2core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [15/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm33_8h_source_l00489}{489}} of file \mbox{\hyperlink{_include_2core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [16/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm35p_8h_source_l00489}{489}} of file \mbox{\hyperlink{_include_2core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [17/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm4_8h_source_l00430}{430}} of file \mbox{\hyperlink{_include_2core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [18/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l00498}{498}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [19/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm7_8h_source_l00445}{445}} of file \mbox{\hyperlink{_include_2core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [20/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l00515}{515}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [21/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__sc300_8h_source_l00364}{364}} of file \mbox{\hyperlink{_include_2core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Msk}{NVIC\_STIR\_INTID\_Msk}\hspace{0.1cm}{\footnotesize\ttfamily [22/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /\texorpdfstring{$\ast$}{*}$<$$<$ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}{NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}}\texorpdfstring{$\ast$}{*}/)}

STIR\+: INTLINESNUM Mask 

Definition at line \mbox{\hyperlink{_include_2core__starmc1_8h_source_l00495}{495}} of file \mbox{\hyperlink{_include_2core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [1/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source_l00495}{495}} of file \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [2/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__armv8mml_8h_source_l00488}{488}} of file \mbox{\hyperlink{_core_2_include_2core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [3/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm3_8h_source_l00363}{363}} of file \mbox{\hyperlink{_core_2_include_2core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [4/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm33_8h_source_l00488}{488}} of file \mbox{\hyperlink{_core_2_include_2core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [5/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm35p_8h_source_l00488}{488}} of file \mbox{\hyperlink{_core_2_include_2core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [6/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm4_8h_source_l00429}{429}} of file \mbox{\hyperlink{_core_2_include_2core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [7/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source_l00497}{497}} of file \mbox{\hyperlink{_core_2_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [8/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm7_8h_source_l00444}{444}} of file \mbox{\hyperlink{_core_2_include_2core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [9/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source_l00514}{514}} of file \mbox{\hyperlink{_core_2_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [10/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__sc300_8h_source_l00363}{363}} of file \mbox{\hyperlink{_core_2_include_2core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [11/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_core_2_include_2core__starmc1_8h_source_l00494}{494}} of file \mbox{\hyperlink{_core_2_include_2core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [12/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__armv81mml_8h_source_l00495}{495}} of file \mbox{\hyperlink{_include_2core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [13/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__armv8mml_8h_source_l00488}{488}} of file \mbox{\hyperlink{_include_2core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [14/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm3_8h_source_l00363}{363}} of file \mbox{\hyperlink{_include_2core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [15/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm33_8h_source_l00488}{488}} of file \mbox{\hyperlink{_include_2core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [16/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm35p_8h_source_l00488}{488}} of file \mbox{\hyperlink{_include_2core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [17/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm4_8h_source_l00429}{429}} of file \mbox{\hyperlink{_include_2core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [18/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm55_8h_source_l00497}{497}} of file \mbox{\hyperlink{_include_2core__cm55_8h_source}{core\+\_\+cm55.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [19/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm7_8h_source_l00444}{444}} of file \mbox{\hyperlink{_include_2core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [20/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__cm85_8h_source_l00514}{514}} of file \mbox{\hyperlink{_include_2core__cm85_8h_source}{core\+\_\+cm85.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [21/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__sc300_8h_source_l00363}{363}} of file \mbox{\hyperlink{_include_2core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{\texorpdfstring{NVIC\_STIR\_INTID\_Pos}{NVIC\_STIR\_INTID\_Pos}\hspace{0.1cm}{\footnotesize\ttfamily [22/22]}}
{\footnotesize\ttfamily \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position 

Definition at line \mbox{\hyperlink{_include_2core__starmc1_8h_source_l00494}{494}} of file \mbox{\hyperlink{_include_2core__starmc1_8h_source}{core\+\_\+starmc1.\+h}}.

\input{group___c_m_s_i_s___s_c_b}
