

================================================================
== Vivado HLS Report for 'my_prj'
================================================================
* Date:           Wed Apr 28 21:31:06 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_prj_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|     7.229|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   30|   30|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                               |                     |  Latency  |  Interval | Pipeline |
        |            Instance           |        Module       | min | max | min | max |   Type   |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_decision_function_1_fu_75  |decision_function_1  |   30|   30|   25|   25| function |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      1|    4439|   23130|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     139|    -|
|Register         |        -|      -|      27|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|    4466|   23273|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |grp_decision_function_1_fu_75  |decision_function_1  |        0|      1|  4439|  23130|    0|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |Total                          |                     |        0|      1|  4439|  23130|    0|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  139|         30|    3|         30|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  27|   0|   27|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     my_prj    | return value |
|x_0_V                   |  in |   18|   ap_none  |     x_0_V     |    pointer   |
|x_1_V                   |  in |   18|   ap_none  |     x_1_V     |    pointer   |
|x_2_V                   |  in |   18|   ap_none  |     x_2_V     |    pointer   |
|x_3_V                   |  in |   18|   ap_none  |     x_3_V     |    pointer   |
|x_4_V                   |  in |   18|   ap_none  |     x_4_V     |    pointer   |
|score_0_V               | out |   18|   ap_vld   |   score_0_V   |    pointer   |
|score_0_V_ap_vld        | out |    1|   ap_vld   |   score_0_V   |    pointer   |
|score_1_V               |  in |   18|   ap_none  |   score_1_V   |    pointer   |
|tree_scores_V_address0  | out |    6|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d0        | out |   18|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_address1  | out |    6|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d1        | out |   18|  ap_memory | tree_scores_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

