Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 20:23:06 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_164_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 Delay1No35_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.876ns (24.739%)  route 2.665ns (75.261%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 6.523 - 4.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.937ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.853ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=75495, routed)       1.949     2.984    Delay1No35_instance/clk_IBUF_BUFG
    SLICE_X152Y317       FDCE                                         r  Delay1No35_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y317       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.063 r  Delay1No35_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.894     3.957    Delay1No34_instance/Y_reg[33]_0[8]
    SLICE_X154Y379       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     4.048 r  Delay1No34_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.014     4.062    Sum10_6_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X154Y379       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.218 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.244    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X154Y380       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.259 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.285    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y381       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.337 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.373     4.710    Delay1No35_instance/CO[0]
    SLICE_X155Y380       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.776 r  Delay1No35_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.133     4.909    Delay1No34_instance/Y_reg[23]_0[0]
    SLICE_X155Y381       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.059 r  Delay1No34_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.100     5.159    Delay1No34_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X155Y380       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.249 r  Delay1No34_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.236     5.485    Delay1No35_instance/shiftVal__5[0]
    SLICE_X156Y377       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.573 r  Delay1No35_instance/shiftedFracY_d1[18]_i_2/O
                         net (fo=5, routed)           0.413     5.986    Delay1No35_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X153Y382       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     6.075 r  Delay1No35_instance/shiftedFracY_d1[6]_i_1/O
                         net (fo=2, routed)           0.450     6.525    Sum10_6_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X155Y377       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=75495, routed)       1.782     6.523    Sum10_6_impl_instance/FPAddSubOp_instance/clk
    SLICE_X155Y377       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.378     6.901    
                         clock uncertainty           -0.035     6.866    
    SLICE_X155Y377       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.891    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  0.366    




