C:/Users/peter/Desktop/vhdl/partial_full_adder.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/peter/Desktop/vhdl/partial_full_adder.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Partial_Full_Adder
-- Compiling architecture Behavioral of Partial_Full_Adder

} {} {}} C:/Users/peter/Desktop/vhdl/carry_look_ahead_32.vhdl {1 {vcom -work work -2002 -explicit -stats=none C:/Users/peter/Desktop/vhdl/carry_look_ahead_32.vhdl
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Carry_Look_Ahead_32
-- Compiling architecture Behavioral of Carry_Look_Ahead_32

} {} {}}
