{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1390, "design__instance__area": 38448.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020416997373104095, "power__switching__total": 0.01020766794681549, "power__leakage__total": 5.206804871704662e-07, "power__total": 0.03062518686056137, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2898161515028146, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.28964206852762997, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6557266026874725, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9430377856645558, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.655727, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.943038, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.3170700181044074, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3168950469507779, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3307393341703675, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.774600405742118, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -180.25476377284437, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.774600405742118, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.452021, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.774601, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 62, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2771476737662841, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27697409039147464, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3034060311091162, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.883923181890397, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.303406, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.883923, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.27440314686063894, "clock__skew__worst_setup": 0.2742715854285, "timing__hold__ws": 0.3010556888995125, "timing__setup__ws": -5.044390825605163, "timing__hold__tns": 0, "timing__setup__tns": -188.50916738932935, "timing__hold__wns": 0, "timing__setup__wns": -5.044390825605163, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.301056, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 186, "timing__setup_r2r__ws": -5.044391, "timing__setup_r2r_vio__count": 186, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2043, "design__instance__area__stdcell": 41315.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.529111, "design__instance__utilization__stdcell": 0.529111, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1462, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1325.9, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9597.41, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18422.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 245, "design__instance__area__class:timing_repair_buffer": 6148.76, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 50432.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 1022.96, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 460.992, "design__instance__count__setup_buffer": 123, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1443, "route__net__special": 2, "route__drc_errors__iter:0": 259, "route__wirelength__iter:0": 54851, "route__drc_errors__iter:1": 29, "route__wirelength__iter:1": 54113, "route__drc_errors__iter:2": 22, "route__wirelength__iter:2": 53901, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 53870, "route__drc_errors": 0, "route__wirelength": 53870, "route__vias": 8504, "route__vias__singlecut": 8504, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 581.68, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2857889283893916, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2856570338903359, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6542562232720738, "timing__setup__ws__corner:min_tt_025C_5v00": 1.9967512652934614, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.654256, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.996751, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.31026901370781307, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.31013656409722934, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3224244296145784, "timing__setup__ws__corner:min_ss_125C_4v50": -4.642483862075213, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -173.44729521352863, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.642483862075213, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.449968, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.642484, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.27440314686063894, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2742715854285, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3010556888995125, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.929627512393142, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.301056, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.929627, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.29459355233519324, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2943702309674739, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6575959962692064, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8786386311660261, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.657596, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.878639, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.32515721591140595, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3249327288094778, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3400336775061814, "timing__setup__ws__corner:max_ss_125C_4v50": -5.044390825605163, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -188.50916738932935, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.044390825605163, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.455948, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.044391, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2803961309170587, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2801735311943258, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3062230555803197, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.829734526793513, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.306223, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.829734, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99881, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99964, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00118956, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118575, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000355421, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118575, "design_powergrid__voltage__worst": 0.00118575, "design_powergrid__voltage__worst__net:VDD": 4.99881, "design_powergrid__drop__worst": 0.00118956, "design_powergrid__drop__worst__net:VDD": 0.00118956, "design_powergrid__voltage__worst__net:VSS": 0.00118575, "design_powergrid__drop__worst__net:VSS": 0.00118575, "ir__voltage__worst": 5, "ir__drop__avg": 0.000357, "ir__drop__worst": 0.00119, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}