// Seed: 3775865061
module module_0;
  tri0 id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_4)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1
    , id_17,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wand id_11,
    input wire id_12,
    input uwire id_13,
    output uwire id_14,
    input tri0 id_15
);
  wire id_18;
  nand (id_1, id_10, id_12, id_13, id_15, id_17, id_18, id_2, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0();
endmodule
