|Eano
vga_out_hs <= inst9.DB_MAX_OUTPUT_PORT_TYPE
clk => PLL:inst0.inclk0
clk => keycheck:inst17.clk
clk => keycheck:inst24.clk
clk => delay:inst66.clk_sys
clk => piano_keyboard:inst80.clk
clk => ps2_keyboard_driver:inst70.clk
clk => click2scroll:inst35.clk
clk => key2click:inst44.clk
clk => key2click:inst45.clk
clk => key2click:inst49.clk
clk => key2click:inst46.clk
clk => key2click:inst51.clk
clk => key2click:inst48.clk
clk => key2click:inst50.clk
clk => key2click:inst47.clk
clk => clock_fix:inst52.clk_sys
clk => keycheck:inst58.clk
clk => key2click:inst28.clk
clk => click2vol:inst30.clk
clk => key2click:inst29.clk
clk => keycheck:inst19.clk
clk => key2click:inst41.clk
clk => keycheck:inst20.clk
clk => key2sound:inst57.clk_sys
clk => clock_fix:inst60.clk_sys
clk => SEGclkf:inst34.clk_sys
clk => clock_music:inst21.clk_sys
clk => SEG:inst15.clk
rst_n => keycheck:inst17.sw
key2 => keycheck:inst24.sw
PS2_clk => ps2_keyboard_driver:inst70.ps2_clk
Din => ps2_keyboard_driver:inst70.Din
key4 => keycheck:inst19.sw
key3 => keycheck:inst20.sw
vga_out_vs <= inst8.DB_MAX_OUTPUT_PORT_TYPE
buzzer_unit[20] <= key2sound:inst57.sound_unit[20]
buzzer_unit[19] <= key2sound:inst57.sound_unit[19]
buzzer_unit[18] <= key2sound:inst57.sound_unit[18]
buzzer_unit[17] <= key2sound:inst57.sound_unit[17]
buzzer_unit[16] <= key2sound:inst57.sound_unit[16]
buzzer_unit[15] <= key2sound:inst57.sound_unit[15]
buzzer_unit[14] <= key2sound:inst57.sound_unit[14]
buzzer_unit[13] <= key2sound:inst57.sound_unit[13]
buzzer_unit[12] <= key2sound:inst57.sound_unit[12]
buzzer_unit[11] <= key2sound:inst57.sound_unit[11]
buzzer_unit[10] <= key2sound:inst57.sound_unit[10]
buzzer_unit[9] <= key2sound:inst57.sound_unit[9]
buzzer_unit[8] <= key2sound:inst57.sound_unit[8]
buzzer_unit[7] <= key2sound:inst57.sound_unit[7]
buzzer_unit[6] <= key2sound:inst57.sound_unit[6]
buzzer_unit[5] <= key2sound:inst57.sound_unit[5]
buzzer_unit[4] <= key2sound:inst57.sound_unit[4]
buzzer_unit[3] <= key2sound:inst57.sound_unit[3]
buzzer_unit[2] <= key2sound:inst57.sound_unit[2]
buzzer_unit[1] <= key2sound:inst57.sound_unit[1]
buzzer_unit[0] <= key2sound:inst57.sound_unit[0]
g[21] <= <GND>
g[20] <= <GND>
g[19] <= <GND>
g[18] <= <GND>
g[17] <= <GND>
g[16] <= <GND>
g[15] <= <GND>
g[14] <= <GND>
g[13] <= <GND>
g[12] <= <GND>
g[11] <= <GND>
g[10] <= <GND>
g[9] <= <GND>
g[8] <= <GND>
g[7] <= <GND>
g[6] <= <GND>
g[5] <= <GND>
g[4] <= <GND>
g[3] <= <GND>
g[2] <= <GND>
g[1] <= <GND>
g[0] <= <GND>
LED[3] <= LEDmode:inst59.LED[3]
LED[2] <= LEDmode:inst59.LED[2]
LED[1] <= LEDmode:inst59.LED[1]
LED[0] <= LEDmode:inst59.LED[0]
light[2] <= springdri:inst202.ligh[2]
light[1] <= springdri:inst202.ligh[1]
light[0] <= springdri:inst202.ligh[0]
pumb[1] <= springdri:inst202.spri[1]
pumb[0] <= springdri:inst202.spri[0]
seg_data[7] <= SEG:inst15.seg[0]
seg_data[6] <= SEG:inst15.seg[1]
seg_data[5] <= SEG:inst15.seg[2]
seg_data[4] <= SEG:inst15.seg[3]
seg_data[3] <= SEG:inst15.seg[4]
seg_data[2] <= SEG:inst15.seg[5]
seg_data[1] <= SEG:inst15.seg[6]
seg_data[0] <= SEG:inst15.seg[7]
seg_sel[5] <= SEG:inst15.cs[5]
seg_sel[4] <= SEG:inst15.cs[4]
seg_sel[3] <= SEG:inst15.cs[3]
seg_sel[2] <= SEG:inst15.cs[2]
seg_sel[1] <= SEG:inst15.cs[1]
seg_sel[0] <= SEG:inst15.cs[0]
v[16] <= <VCC>
v[15] <= <VCC>
v[14] <= <VCC>
v[13] <= <VCC>
v[12] <= <VCC>
v[11] <= <VCC>
v[10] <= <VCC>
v[9] <= <VCC>
v[8] <= <VCC>
v[7] <= <VCC>
v[6] <= <VCC>
v[5] <= <VCC>
v[4] <= <VCC>
v[3] <= <VCC>
v[2] <= <VCC>
v[1] <= <VCC>
v[0] <= <VCC>
vga_out_b[0] <= vga_color_out:inst14.blue[0]
vga_out_b[1] <= vga_color_out:inst14.blue[1]
vga_out_b[2] <= vga_color_out:inst14.blue[2]
vga_out_b[3] <= vga_color_out:inst14.blue[3]
vga_out_b[4] <= vga_color_out:inst14.blue[4]
vga_out_g[0] <= vga_color_out:inst14.green[0]
vga_out_g[1] <= vga_color_out:inst14.green[1]
vga_out_g[2] <= vga_color_out:inst14.green[2]
vga_out_g[3] <= vga_color_out:inst14.green[3]
vga_out_g[4] <= vga_color_out:inst14.green[4]
vga_out_g[5] <= vga_color_out:inst14.green[5]
vga_out_r[0] <= vga_color_out:inst14.red[0]
vga_out_r[1] <= vga_color_out:inst14.red[1]
vga_out_r[2] <= vga_color_out:inst14.red[2]
vga_out_r[3] <= vga_color_out:inst14.red[3]
vga_out_r[4] <= vga_color_out:inst14.red[4]


|Eano|VGA_1280x720:inst54
vga_clk => y[0]~reg0.CLK
vga_clk => y[1]~reg0.CLK
vga_clk => y[2]~reg0.CLK
vga_clk => y[3]~reg0.CLK
vga_clk => y[4]~reg0.CLK
vga_clk => y[5]~reg0.CLK
vga_clk => y[6]~reg0.CLK
vga_clk => y[7]~reg0.CLK
vga_clk => x[0]~reg0.CLK
vga_clk => x[1]~reg0.CLK
vga_clk => x[2]~reg0.CLK
vga_clk => x[3]~reg0.CLK
vga_clk => x[4]~reg0.CLK
vga_clk => x[5]~reg0.CLK
vga_clk => x[6]~reg0.CLK
vga_clk => x[7]~reg0.CLK
vga_clk => \xych:cntv[0].CLK
vga_clk => \xych:cntv[1].CLK
vga_clk => \xych:cntv[2].CLK
vga_clk => \xych:cntv[3].CLK
vga_clk => \xych:cnth[0].CLK
vga_clk => \xych:cnth[1].CLK
vga_clk => \xych:cnth[2].CLK
vga_clk => \xych:cnth[3].CLK
vga_clk => vga_out_vs~reg0.CLK
vga_clk => vga_out_hs~reg0.CLK
vga_clk => v[0].CLK
vga_clk => v[1].CLK
vga_clk => v[2].CLK
vga_clk => v[3].CLK
vga_clk => v[4].CLK
vga_clk => v[5].CLK
vga_clk => v[6].CLK
vga_clk => v[7].CLK
vga_clk => v[8].CLK
vga_clk => v[9].CLK
vga_clk => v[10].CLK
vga_clk => v[11].CLK
vga_clk => h[0].CLK
vga_clk => h[1].CLK
vga_clk => h[2].CLK
vga_clk => h[3].CLK
vga_clk => h[4].CLK
vga_clk => h[5].CLK
vga_clk => h[6].CLK
vga_clk => h[7].CLK
vga_clk => h[8].CLK
vga_clk => h[9].CLK
vga_clk => h[10].CLK
vga_clk => h[11].CLK
en => y[0]~reg0.ACLR
en => y[1]~reg0.ACLR
en => y[2]~reg0.ACLR
en => y[3]~reg0.ACLR
en => y[4]~reg0.ACLR
en => y[5]~reg0.ACLR
en => y[6]~reg0.ACLR
en => y[7]~reg0.ACLR
en => x[0]~reg0.ACLR
en => x[1]~reg0.ACLR
en => x[2]~reg0.ACLR
en => x[3]~reg0.ACLR
en => x[4]~reg0.ACLR
en => x[5]~reg0.ACLR
en => x[6]~reg0.ACLR
en => x[7]~reg0.ACLR
en => \xych:cntv[0].ACLR
en => \xych:cntv[1].ACLR
en => \xych:cntv[2].ACLR
en => \xych:cntv[3].ACLR
en => \xych:cnth[0].ACLR
en => \xych:cnth[1].ACLR
en => \xych:cnth[2].ACLR
en => \xych:cnth[3].ACLR
en => vga_out_hs~reg0.PRESET
en => vga_out_vs~reg0.PRESET
en => v[0].ACLR
en => v[1].ACLR
en => v[2].ACLR
en => v[3].ACLR
en => v[4].ACLR
en => v[5].ACLR
en => v[6].ACLR
en => v[7].ACLR
en => v[8].ACLR
en => v[9].ACLR
en => v[10].ACLR
en => v[11].ACLR
en => h[0].ACLR
en => h[1].ACLR
en => h[2].ACLR
en => h[3].ACLR
en => h[4].ACLR
en => h[5].ACLR
en => h[6].ACLR
en => h[7].ACLR
en => h[8].ACLR
en => h[9].ACLR
en => h[10].ACLR
en => h[11].ACLR
vga_out_hs <= vga_out_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out_vs <= vga_out_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|PLL:inst0
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|Eano|PLL:inst0|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Eano|PLL:inst0|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Eano|vga_mode:inst68
mode => vga_clk.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => vga_clk.OUTPUTSELECT
mode => cho1.DATAIN
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => x.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => y.OUTPUTSELECT
mode => cho0.DATAIN
clk0 => vga_clk.DATAA
clk1 => vga_clk.DATAB
x0[0] => x.DATAB
x0[1] => x.DATAB
x0[2] => x.DATAB
x0[3] => x.DATAB
x0[4] => x.DATAB
x0[5] => x.DATAB
x0[6] => x.DATAB
x0[7] => x.DATAB
y0[0] => y.DATAB
y0[1] => y.DATAB
y0[2] => y.DATAB
y0[3] => y.DATAB
y0[4] => y.DATAB
y0[5] => y.DATAB
y0[6] => y.DATAB
y0[7] => y.DATAB
x1[0] => x.DATAB
x1[1] => x.DATAB
x1[2] => x.DATAB
x1[3] => x.DATAB
x1[4] => x.DATAB
x1[5] => x.DATAB
x1[6] => x.DATAB
x1[7] => x.DATAB
y1[0] => Add0.IN16
y1[1] => Add0.IN15
y1[2] => Add0.IN14
y1[3] => Add0.IN13
y1[4] => Add0.IN12
y1[5] => Add0.IN11
y1[6] => Add0.IN10
y1[7] => Add0.IN9
key[20] => vga_out_tmp.DATAA
key[19] => vga_out_tmp.DATAB
key[18] => vga_out_tmp.DATAB
key[17] => vga_out_tmp.DATAB
key[16] => vga_out_tmp.DATAB
key[15] => vga_out_tmp.DATAB
key[14] => vga_out_tmp.DATAB
key[13] => vga_out_tmp.DATAB
key[12] => vga_out_tmp.DATAB
key[11] => vga_out_tmp.DATAB
key[10] => vga_out_tmp.DATAB
key[9] => vga_out_tmp.DATAB
key[8] => vga_out_tmp.DATAB
key[7] => vga_out_tmp.DATAB
key[6] => vga_out_tmp.DATAB
key[5] => vga_out_tmp.DATAB
key[4] => vga_out_tmp.DATAB
key[3] => vga_out_tmp.DATAB
key[2] => vga_out_tmp.DATAB
key[1] => vga_out_tmp.DATAB
key[0] => vga_out_tmp.DATAB
vga_out_ram[0] => vga_out_tmp.DATAA
vga_out_ram[0] => vga_out_tmp.DATAA
vga_out_ram[1] => vga_out_tmp.DATAA
vga_out_ram[1] => vga_out_tmp.DATAA
vga_out_ram[2] => vga_out_tmp.DATAA
vga_out_ram[2] => vga_out_tmp.DATAA
vga_out_ram[3] => vga_out_tmp.DATAA
vga_out_ram[3] => vga_out_tmp.DATAA
vga_out_ram[4] => vga_out_tmp.DATAA
vga_out_ram[4] => vga_out_tmp.DATAA
vga_out_ram[5] => vga_out_tmp.DATAA
vga_out_ram[5] => vga_out_tmp.DATAA
vga_out_ram[6] => vga_out_tmp.DATAA
vga_out_ram[6] => vga_out_tmp.DATAA
vga_out_ram[7] => vga_out_tmp.DATAA
vga_out_ram[7] => vga_out_tmp.DATAA
vga_out_ram[8] => vga_out_tmp.DATAA
vga_out_ram[8] => vga_out_tmp.DATAA
vga_out_ram[9] => vga_out_tmp.DATAA
vga_out_ram[9] => vga_out_tmp.DATAA
vga_out_ram[10] => vga_out_tmp.DATAA
vga_out_ram[10] => vga_out_tmp.DATAA
vga_out_ram[11] => vga_out_tmp.DATAA
vga_out_ram[11] => vga_out_tmp.DATAA
vga_out_ram[12] => vga_out_tmp.DATAA
vga_out_ram[12] => vga_out_tmp.DATAA
vga_out_ram[13] => vga_out_tmp.DATAA
vga_out_ram[13] => vga_out_tmp.DATAA
vga_out_ram[14] => vga_out_tmp.DATAA
vga_out_ram[14] => vga_out_tmp.DATAA
vga_out_ram[15] => vga_out_tmp.DATAA
vga_out_ram[15] => vga_out_tmp.DATAA
load => vga_out_tmp[0].OUTPUTSELECT
load => vga_out_tmp[1].OUTPUTSELECT
load => vga_out_tmp[2].OUTPUTSELECT
load => vga_out_tmp[3].OUTPUTSELECT
load => vga_out_tmp[4].OUTPUTSELECT
load => vga_out_tmp[5].OUTPUTSELECT
load => vga_out_tmp[6].OUTPUTSELECT
load => vga_out_tmp[7].OUTPUTSELECT
load => vga_out_tmp[8].OUTPUTSELECT
load => vga_out_tmp[9].OUTPUTSELECT
load => vga_out_tmp[10].OUTPUTSELECT
load => vga_out_tmp[11].OUTPUTSELECT
load => vga_out_tmp[12].OUTPUTSELECT
load => vga_out_tmp[13].OUTPUTSELECT
load => vga_out_tmp[14].OUTPUTSELECT
load => vga_out_tmp[15].OUTPUTSELECT
load => vga_out_tmp[14].IN1
cho0 <= mode.DB_MAX_OUTPUT_PORT_TYPE
cho1 <= mode.DB_MAX_OUTPUT_PORT_TYPE
vga_clk <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
vga_out[0] <= vga_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[1] <= vga_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[2] <= vga_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[3] <= vga_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[4] <= vga_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[5] <= vga_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[6] <= vga_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[7] <= vga_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[8] <= vga_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[9] <= vga_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[10] <= vga_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[11] <= vga_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[12] <= vga_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[13] <= vga_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[14] <= vga_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out[15] <= vga_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2swich:inst27
rst => swich_state~reg0.ACLR
button => swich_state~reg0.CLK
swich_state <= swich_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|keycheck:inst17
clk => clk_5ms.CLK
clk => ctrl~reg0.CLK
clk => \clock:timer[0].CLK
clk => \clock:timer[1].CLK
clk => \clock:timer[2].CLK
clk => \clock:timer[3].CLK
clk => \clock:timer[4].CLK
clk => \clock:timer[5].CLK
clk => \clock:timer[6].CLK
clk => \clock:timer[7].CLK
clk => \clock:timer[8].CLK
clk => \clock:timer[9].CLK
clk => \clock:timer[10].CLK
clk => \clock:timer[11].CLK
clk => \clock:timer[12].CLK
clk => \clock:timer[13].CLK
clk => \clock:timer[14].CLK
clk => \clock:timer[15].CLK
clk => \clock:timer[16].CLK
reset => ctrl~reg0.ACLR
reset => \clock:timer[0].ACLR
reset => \clock:timer[1].ACLR
reset => \clock:timer[2].ACLR
reset => \clock:timer[3].ACLR
reset => \clock:timer[4].ACLR
reset => \clock:timer[5].ACLR
reset => \clock:timer[6].ACLR
reset => \clock:timer[7].ACLR
reset => \clock:timer[8].ACLR
reset => \clock:timer[9].ACLR
reset => \clock:timer[10].ACLR
reset => \clock:timer[11].ACLR
reset => \clock:timer[12].ACLR
reset => \clock:timer[13].ACLR
reset => \clock:timer[14].ACLR
reset => \clock:timer[15].ACLR
reset => \clock:timer[16].ACLR
reset => pre_key~3.DATAIN
reset => clk_5ms.ENA
sw => nxt_key.k0.IN0
sw => nxt_key.k1.DATAB
sw => Selector0.IN1
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|keycheck:inst24
clk => clk_5ms.CLK
clk => ctrl~reg0.CLK
clk => \clock:timer[0].CLK
clk => \clock:timer[1].CLK
clk => \clock:timer[2].CLK
clk => \clock:timer[3].CLK
clk => \clock:timer[4].CLK
clk => \clock:timer[5].CLK
clk => \clock:timer[6].CLK
clk => \clock:timer[7].CLK
clk => \clock:timer[8].CLK
clk => \clock:timer[9].CLK
clk => \clock:timer[10].CLK
clk => \clock:timer[11].CLK
clk => \clock:timer[12].CLK
clk => \clock:timer[13].CLK
clk => \clock:timer[14].CLK
clk => \clock:timer[15].CLK
clk => \clock:timer[16].CLK
reset => ctrl~reg0.ACLR
reset => \clock:timer[0].ACLR
reset => \clock:timer[1].ACLR
reset => \clock:timer[2].ACLR
reset => \clock:timer[3].ACLR
reset => \clock:timer[4].ACLR
reset => \clock:timer[5].ACLR
reset => \clock:timer[6].ACLR
reset => \clock:timer[7].ACLR
reset => \clock:timer[8].ACLR
reset => \clock:timer[9].ACLR
reset => \clock:timer[10].ACLR
reset => \clock:timer[11].ACLR
reset => \clock:timer[12].ACLR
reset => \clock:timer[13].ACLR
reset => \clock:timer[14].ACLR
reset => \clock:timer[15].ACLR
reset => \clock:timer[16].ACLR
reset => pre_key~3.DATAIN
reset => clk_5ms.ENA
sw => nxt_key.k0.IN0
sw => nxt_key.k1.DATAB
sw => Selector0.IN1
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|click2scroll:inst35
rst => choose[0]~reg0.PRESET
rst => choose[1]~reg0.ACLR
rst => choose[2]~reg0.ACLR
clk => choose[0]~reg0.CLK
clk => choose[1]~reg0.CLK
clk => choose[2]~reg0.CLK
click_up => Equal0.IN2
click_up => Equal1.IN2
click_down => Equal0.IN3
click_down => Equal1.IN3
choose[0] <= choose[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
choose[1] <= choose[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
choose[2] <= choose[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2swich:inst222
rst => swich_state~reg0.ACLR
button => swich_state~reg0.CLK
swich_state <= swich_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|delay:inst66
clk_sys => de_out~reg0.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
clk_sys => cnt[3].CLK
clk_sys => cnt[4].CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
clk_sys => cnt[16].CLK
clk_sys => cnt[17].CLK
clk_sys => cnt[18].CLK
clk_sys => cnt[19].CLK
clk_sys => cnt[20].CLK
clk_sys => cnt[21].CLK
clk_sys => cnt[22].CLK
clk_sys => cnt[23].CLK
clk_sys => cnt[24].CLK
clk_sys => cnt[25].CLK
clk_sys => cnt[26].CLK
clk_sys => cnt[27].CLK
rst => de_out~reg0.PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
rst => cnt[16].ACLR
rst => cnt[17].ACLR
rst => cnt[18].ACLR
rst => cnt[19].ACLR
rst => cnt[20].ACLR
rst => cnt[21].ACLR
rst => cnt[22].ACLR
rst => cnt[23].ACLR
rst => cnt[24].ACLR
rst => cnt[25].ACLR
rst => cnt[26].ACLR
rst => cnt[27].ACLR
de_out <= de_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|piano_keyboard:inst80
clk => num_tmp[7].CLK
clk => num_tmp[6].CLK
clk => num_tmp[5].CLK
clk => num_tmp[4].CLK
clk => num_tmp[3].CLK
clk => num_tmp[2].CLK
clk => num_tmp[1].CLK
clk => num_tmp[0].CLK
clk => lever.CLK
clk => kb[27].CLK
clk => kb[26].CLK
clk => kb[25].CLK
clk => kb[24].CLK
clk => kb[23].CLK
clk => kb[22].CLK
clk => kb[21].CLK
clk => kb[20].CLK
clk => kb[19].CLK
clk => kb[18].CLK
clk => kb[17].CLK
clk => kb[16].CLK
clk => kb[15].CLK
clk => kb[14].CLK
clk => kb[13].CLK
clk => kb[12].CLK
clk => kb[11].CLK
clk => kb[10].CLK
clk => kb[9].CLK
clk => kb[8].CLK
clk => kb[7].CLK
clk => kb[6].CLK
clk => kb[5].CLK
clk => kb[4].CLK
clk => kb[3].CLK
clk => kb[2].CLK
clk => kb[1].CLK
clk => kb[0].CLK
flag_in => lever.DATAA
EN_in => flag_out$latch.LATCH_ENABLE
EN_in => kb[27].ACLR
EN_in => kb[26].ACLR
EN_in => kb[25].ACLR
EN_in => kb[24].ACLR
EN_in => kb[23].ACLR
EN_in => kb[22].ACLR
EN_in => kb[21].ACLR
EN_in => kb[20].ACLR
EN_in => kb[19].ACLR
EN_in => kb[18].ACLR
EN_in => kb[17].ACLR
EN_in => kb[16].ACLR
EN_in => kb[15].ACLR
EN_in => kb[14].ACLR
EN_in => kb[13].ACLR
EN_in => kb[12].ACLR
EN_in => kb[11].ACLR
EN_in => kb[10].ACLR
EN_in => kb[9].ACLR
EN_in => kb[8].ACLR
EN_in => kb[7].ACLR
EN_in => kb[6].ACLR
EN_in => kb[5].ACLR
EN_in => kb[4].ACLR
EN_in => kb[3].ACLR
EN_in => kb[2].ACLR
EN_in => kb[1].ACLR
EN_in => kb[0].ACLR
EN_in => num_tmp[7].ENA
EN_in => lever.ENA
EN_in => num_tmp[0].ENA
EN_in => num_tmp[1].ENA
EN_in => num_tmp[2].ENA
EN_in => num_tmp[3].ENA
EN_in => num_tmp[4].ENA
EN_in => num_tmp[5].ENA
EN_in => num_tmp[6].ENA
flag_out <= flag_out$latch.DB_MAX_OUTPUT_PORT_TYPE
esc <= kb[21].DB_MAX_OUTPUT_PORT_TYPE
keyboard[0] => Equal0.IN15
keyboard[0] => Mux0.IN7
keyboard[0] => Mux1.IN7
keyboard[0] => Mux2.IN7
keyboard[0] => Mux3.IN7
keyboard[0] => Mux4.IN7
keyboard[0] => Mux5.IN7
keyboard[0] => Mux6.IN7
keyboard[0] => Mux7.IN7
keyboard[0] => Mux8.IN7
keyboard[0] => Mux9.IN7
keyboard[0] => Mux10.IN7
keyboard[0] => Mux11.IN7
keyboard[0] => Mux12.IN7
keyboard[0] => Mux13.IN7
keyboard[0] => Mux14.IN7
keyboard[0] => Mux15.IN7
keyboard[0] => Mux16.IN7
keyboard[0] => Mux17.IN7
keyboard[0] => Mux18.IN7
keyboard[0] => Mux19.IN7
keyboard[0] => Mux20.IN7
keyboard[0] => Mux21.IN7
keyboard[0] => Mux22.IN7
keyboard[0] => Mux23.IN7
keyboard[0] => Mux24.IN7
keyboard[0] => Mux25.IN7
keyboard[0] => Mux26.IN7
keyboard[0] => Mux27.IN7
keyboard[0] => Mux28.IN7
keyboard[0] => Mux29.IN7
keyboard[0] => Mux30.IN7
keyboard[0] => Mux31.IN7
keyboard[0] => Mux32.IN7
keyboard[0] => Mux33.IN7
keyboard[0] => Mux34.IN7
keyboard[0] => Mux35.IN7
keyboard[1] => Equal0.IN14
keyboard[1] => Mux0.IN6
keyboard[1] => Mux1.IN6
keyboard[1] => Mux2.IN6
keyboard[1] => Mux3.IN6
keyboard[1] => Mux4.IN6
keyboard[1] => Mux5.IN6
keyboard[1] => Mux6.IN6
keyboard[1] => Mux7.IN6
keyboard[1] => Mux8.IN6
keyboard[1] => Mux9.IN6
keyboard[1] => Mux10.IN6
keyboard[1] => Mux11.IN6
keyboard[1] => Mux12.IN6
keyboard[1] => Mux13.IN6
keyboard[1] => Mux14.IN6
keyboard[1] => Mux15.IN6
keyboard[1] => Mux16.IN6
keyboard[1] => Mux17.IN6
keyboard[1] => Mux18.IN6
keyboard[1] => Mux19.IN6
keyboard[1] => Mux20.IN6
keyboard[1] => Mux21.IN6
keyboard[1] => Mux22.IN6
keyboard[1] => Mux23.IN6
keyboard[1] => Mux24.IN6
keyboard[1] => Mux25.IN6
keyboard[1] => Mux26.IN6
keyboard[1] => Mux27.IN6
keyboard[1] => Mux28.IN6
keyboard[1] => Mux29.IN6
keyboard[1] => Mux30.IN6
keyboard[1] => Mux31.IN6
keyboard[1] => Mux32.IN6
keyboard[1] => Mux33.IN6
keyboard[1] => Mux34.IN6
keyboard[1] => Mux35.IN6
keyboard[2] => Equal0.IN13
keyboard[2] => Mux0.IN5
keyboard[2] => Mux1.IN5
keyboard[2] => Mux2.IN5
keyboard[2] => Mux3.IN5
keyboard[2] => Mux4.IN5
keyboard[2] => Mux5.IN5
keyboard[2] => Mux6.IN5
keyboard[2] => Mux7.IN5
keyboard[2] => Mux8.IN5
keyboard[2] => Mux9.IN5
keyboard[2] => Mux10.IN5
keyboard[2] => Mux11.IN5
keyboard[2] => Mux12.IN5
keyboard[2] => Mux13.IN5
keyboard[2] => Mux14.IN5
keyboard[2] => Mux15.IN5
keyboard[2] => Mux16.IN5
keyboard[2] => Mux17.IN5
keyboard[2] => Mux18.IN5
keyboard[2] => Mux19.IN5
keyboard[2] => Mux20.IN5
keyboard[2] => Mux21.IN5
keyboard[2] => Mux22.IN5
keyboard[2] => Mux23.IN5
keyboard[2] => Mux24.IN5
keyboard[2] => Mux25.IN5
keyboard[2] => Mux26.IN5
keyboard[2] => Mux27.IN5
keyboard[2] => Mux28.IN5
keyboard[2] => Mux29.IN5
keyboard[2] => Mux30.IN5
keyboard[2] => Mux31.IN5
keyboard[2] => Mux32.IN5
keyboard[2] => Mux33.IN5
keyboard[2] => Mux34.IN5
keyboard[2] => Mux35.IN5
keyboard[3] => Equal0.IN12
keyboard[3] => Mux0.IN4
keyboard[3] => Mux1.IN4
keyboard[3] => Mux2.IN4
keyboard[3] => Mux3.IN4
keyboard[3] => Mux4.IN4
keyboard[3] => Mux5.IN4
keyboard[3] => Mux6.IN4
keyboard[3] => Mux7.IN4
keyboard[3] => Mux8.IN4
keyboard[3] => Mux9.IN4
keyboard[3] => Mux10.IN4
keyboard[3] => Mux11.IN4
keyboard[3] => Mux12.IN4
keyboard[3] => Mux13.IN4
keyboard[3] => Mux14.IN4
keyboard[3] => Mux15.IN4
keyboard[3] => Mux16.IN4
keyboard[3] => Mux17.IN4
keyboard[3] => Mux18.IN4
keyboard[3] => Mux19.IN4
keyboard[3] => Mux20.IN4
keyboard[3] => Mux21.IN4
keyboard[3] => Mux22.IN4
keyboard[3] => Mux23.IN4
keyboard[3] => Mux24.IN4
keyboard[3] => Mux25.IN4
keyboard[3] => Mux26.IN4
keyboard[3] => Mux27.IN4
keyboard[3] => Mux28.IN4
keyboard[3] => Mux29.IN4
keyboard[3] => Mux30.IN4
keyboard[3] => Mux31.IN4
keyboard[3] => Mux32.IN4
keyboard[3] => Mux33.IN4
keyboard[3] => Mux34.IN4
keyboard[3] => Mux35.IN4
keyboard[4] => Equal0.IN11
keyboard[4] => Mux0.IN3
keyboard[4] => Mux1.IN3
keyboard[4] => Mux2.IN3
keyboard[4] => Mux3.IN3
keyboard[4] => Mux4.IN3
keyboard[4] => Mux5.IN3
keyboard[4] => Mux6.IN3
keyboard[4] => Mux7.IN3
keyboard[4] => Mux8.IN3
keyboard[4] => Mux9.IN3
keyboard[4] => Mux10.IN3
keyboard[4] => Mux11.IN3
keyboard[4] => Mux12.IN3
keyboard[4] => Mux13.IN3
keyboard[4] => Mux14.IN3
keyboard[4] => Mux15.IN3
keyboard[4] => Mux16.IN3
keyboard[4] => Mux17.IN3
keyboard[4] => Mux18.IN3
keyboard[4] => Mux19.IN3
keyboard[4] => Mux20.IN3
keyboard[4] => Mux21.IN3
keyboard[4] => Mux22.IN3
keyboard[4] => Mux23.IN3
keyboard[4] => Mux24.IN3
keyboard[4] => Mux25.IN3
keyboard[4] => Mux26.IN3
keyboard[4] => Mux27.IN3
keyboard[4] => Mux28.IN3
keyboard[4] => Mux29.IN3
keyboard[4] => Mux30.IN3
keyboard[4] => Mux31.IN3
keyboard[4] => Mux32.IN3
keyboard[4] => Mux33.IN3
keyboard[4] => Mux34.IN3
keyboard[4] => Mux35.IN3
keyboard[5] => Equal0.IN10
keyboard[5] => Mux0.IN2
keyboard[5] => Mux1.IN2
keyboard[5] => Mux2.IN2
keyboard[5] => Mux3.IN2
keyboard[5] => Mux4.IN2
keyboard[5] => Mux5.IN2
keyboard[5] => Mux6.IN2
keyboard[5] => Mux7.IN2
keyboard[5] => Mux8.IN2
keyboard[5] => Mux9.IN2
keyboard[5] => Mux10.IN2
keyboard[5] => Mux11.IN2
keyboard[5] => Mux12.IN2
keyboard[5] => Mux13.IN2
keyboard[5] => Mux14.IN2
keyboard[5] => Mux15.IN2
keyboard[5] => Mux16.IN2
keyboard[5] => Mux17.IN2
keyboard[5] => Mux18.IN2
keyboard[5] => Mux19.IN2
keyboard[5] => Mux20.IN2
keyboard[5] => Mux21.IN2
keyboard[5] => Mux22.IN2
keyboard[5] => Mux23.IN2
keyboard[5] => Mux24.IN2
keyboard[5] => Mux25.IN2
keyboard[5] => Mux26.IN2
keyboard[5] => Mux27.IN2
keyboard[5] => Mux28.IN2
keyboard[5] => Mux29.IN2
keyboard[5] => Mux30.IN2
keyboard[5] => Mux31.IN2
keyboard[5] => Mux32.IN2
keyboard[5] => Mux33.IN2
keyboard[5] => Mux34.IN2
keyboard[5] => Mux35.IN2
keyboard[6] => Equal0.IN9
keyboard[6] => Mux0.IN1
keyboard[6] => Mux1.IN1
keyboard[6] => Mux2.IN1
keyboard[6] => Mux3.IN1
keyboard[6] => Mux4.IN1
keyboard[6] => Mux5.IN1
keyboard[6] => Mux6.IN1
keyboard[6] => Mux7.IN1
keyboard[6] => Mux8.IN1
keyboard[6] => Mux9.IN1
keyboard[6] => Mux10.IN1
keyboard[6] => Mux11.IN1
keyboard[6] => Mux12.IN1
keyboard[6] => Mux13.IN1
keyboard[6] => Mux14.IN1
keyboard[6] => Mux15.IN1
keyboard[6] => Mux16.IN1
keyboard[6] => Mux17.IN1
keyboard[6] => Mux18.IN1
keyboard[6] => Mux19.IN1
keyboard[6] => Mux20.IN1
keyboard[6] => Mux21.IN1
keyboard[6] => Mux22.IN1
keyboard[6] => Mux23.IN1
keyboard[6] => Mux24.IN1
keyboard[6] => Mux25.IN1
keyboard[6] => Mux26.IN1
keyboard[6] => Mux27.IN1
keyboard[6] => Mux28.IN1
keyboard[6] => Mux29.IN1
keyboard[6] => Mux30.IN1
keyboard[6] => Mux31.IN1
keyboard[6] => Mux32.IN1
keyboard[6] => Mux33.IN1
keyboard[6] => Mux34.IN1
keyboard[6] => Mux35.IN1
keyboard[7] => Equal0.IN8
keyboard[7] => Mux0.IN0
keyboard[7] => Mux1.IN0
keyboard[7] => Mux2.IN0
keyboard[7] => Mux3.IN0
keyboard[7] => Mux4.IN0
keyboard[7] => Mux5.IN0
keyboard[7] => Mux6.IN0
keyboard[7] => Mux7.IN0
keyboard[7] => Mux8.IN0
keyboard[7] => Mux9.IN0
keyboard[7] => Mux10.IN0
keyboard[7] => Mux11.IN0
keyboard[7] => Mux12.IN0
keyboard[7] => Mux13.IN0
keyboard[7] => Mux14.IN0
keyboard[7] => Mux15.IN0
keyboard[7] => Mux16.IN0
keyboard[7] => Mux17.IN0
keyboard[7] => Mux18.IN0
keyboard[7] => Mux19.IN0
keyboard[7] => Mux20.IN0
keyboard[7] => Mux21.IN0
keyboard[7] => Mux22.IN0
keyboard[7] => Mux23.IN0
keyboard[7] => Mux24.IN0
keyboard[7] => Mux25.IN0
keyboard[7] => Mux26.IN0
keyboard[7] => Mux27.IN0
keyboard[7] => Mux28.IN0
keyboard[7] => Mux29.IN0
keyboard[7] => Mux30.IN0
keyboard[7] => Mux31.IN0
keyboard[7] => Mux32.IN0
keyboard[7] => Mux33.IN0
keyboard[7] => Mux34.IN0
keyboard[7] => Mux35.IN0
music[0] <= kb[20].DB_MAX_OUTPUT_PORT_TYPE
music[1] <= kb[19].DB_MAX_OUTPUT_PORT_TYPE
music[2] <= kb[18].DB_MAX_OUTPUT_PORT_TYPE
music[3] <= kb[17].DB_MAX_OUTPUT_PORT_TYPE
music[4] <= kb[16].DB_MAX_OUTPUT_PORT_TYPE
music[5] <= kb[15].DB_MAX_OUTPUT_PORT_TYPE
music[6] <= kb[14].DB_MAX_OUTPUT_PORT_TYPE
music[7] <= kb[13].DB_MAX_OUTPUT_PORT_TYPE
music[8] <= kb[12].DB_MAX_OUTPUT_PORT_TYPE
music[9] <= kb[11].DB_MAX_OUTPUT_PORT_TYPE
music[10] <= kb[10].DB_MAX_OUTPUT_PORT_TYPE
music[11] <= kb[9].DB_MAX_OUTPUT_PORT_TYPE
music[12] <= kb[8].DB_MAX_OUTPUT_PORT_TYPE
music[13] <= kb[7].DB_MAX_OUTPUT_PORT_TYPE
music[14] <= kb[6].DB_MAX_OUTPUT_PORT_TYPE
music[15] <= kb[5].DB_MAX_OUTPUT_PORT_TYPE
music[16] <= kb[4].DB_MAX_OUTPUT_PORT_TYPE
music[17] <= kb[3].DB_MAX_OUTPUT_PORT_TYPE
music[18] <= kb[2].DB_MAX_OUTPUT_PORT_TYPE
music[19] <= kb[1].DB_MAX_OUTPUT_PORT_TYPE
music[20] <= kb[0].DB_MAX_OUTPUT_PORT_TYPE
key_up <= kb[24].DB_MAX_OUTPUT_PORT_TYPE
w <= kb[15].DB_MAX_OUTPUT_PORT_TYPE
key_down <= kb[25].DB_MAX_OUTPUT_PORT_TYPE
s <= kb[8].DB_MAX_OUTPUT_PORT_TYPE
key_left <= kb[26].DB_MAX_OUTPUT_PORT_TYPE
a <= kb[7].DB_MAX_OUTPUT_PORT_TYPE
key_right <= kb[27].DB_MAX_OUTPUT_PORT_TYPE
d <= kb[9].DB_MAX_OUTPUT_PORT_TYPE
space <= kb[22].DB_MAX_OUTPUT_PORT_TYPE
enter <= kb[23].DB_MAX_OUTPUT_PORT_TYPE
num[7] <= num_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
num[6] <= num_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= num_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= num_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= num_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= num_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= num_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
num[0] <= num_tmp[0].DB_MAX_OUTPUT_PORT_TYPE


|Eano|ps2_keyboard_driver:inst70
clk => negedge.CLK
clk => temp_1.CLK
clk => temp_0.CLK
ps2_clk => temp_0.DATAIN
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
Din => reg.DATAB
EN => load~reg0.ACLR
EN => reg[1].ACLR
EN => reg[2].ACLR
EN => reg[3].ACLR
EN => reg[4].ACLR
EN => reg[5].ACLR
EN => reg[6].ACLR
EN => reg[7].ACLR
EN => reg[8].ACLR
EN => cnt[0].ACLR
EN => cnt[1].ACLR
EN => cnt[2].ACLR
EN => cnt[3].ACLR
EN => negedge.ACLR
EN => temp_1.PRESET
EN => temp_0.PRESET
Dout[0] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_tmp.DB_MAX_OUTPUT_PORT_TYPE
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst44
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst45
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst49
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst46
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst51
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst48
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst50
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst47
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|ROM:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|Eano|ROM:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6et3:auto_generated.address_a[0]
address_a[1] => altsyncram_6et3:auto_generated.address_a[1]
address_a[2] => altsyncram_6et3:auto_generated.address_a[2]
address_a[3] => altsyncram_6et3:auto_generated.address_a[3]
address_a[4] => altsyncram_6et3:auto_generated.address_a[4]
address_a[5] => altsyncram_6et3:auto_generated.address_a[5]
address_a[6] => altsyncram_6et3:auto_generated.address_a[6]
address_a[7] => altsyncram_6et3:auto_generated.address_a[7]
address_a[8] => altsyncram_6et3:auto_generated.address_a[8]
address_a[9] => altsyncram_6et3:auto_generated.address_a[9]
address_a[10] => altsyncram_6et3:auto_generated.address_a[10]
address_a[11] => altsyncram_6et3:auto_generated.address_a[11]
address_a[12] => altsyncram_6et3:auto_generated.address_a[12]
address_a[13] => altsyncram_6et3:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6et3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6et3:auto_generated.q_a[0]
q_a[1] <= altsyncram_6et3:auto_generated.q_a[1]
q_a[2] <= altsyncram_6et3:auto_generated.q_a[2]
q_a[3] <= altsyncram_6et3:auto_generated.q_a[3]
q_a[4] <= altsyncram_6et3:auto_generated.q_a[4]
q_a[5] <= altsyncram_6et3:auto_generated.q_a[5]
q_a[6] <= altsyncram_6et3:auto_generated.q_a[6]
q_a[7] <= altsyncram_6et3:auto_generated.q_a[7]
q_a[8] <= altsyncram_6et3:auto_generated.q_a[8]
q_a[9] <= altsyncram_6et3:auto_generated.q_a[9]
q_a[10] <= altsyncram_6et3:auto_generated.q_a[10]
q_a[11] <= altsyncram_6et3:auto_generated.q_a[11]
q_a[12] <= altsyncram_6et3:auto_generated.q_a[12]
q_a[13] <= altsyncram_6et3:auto_generated.q_a[13]
q_a[14] <= altsyncram_6et3:auto_generated.q_a[14]
q_a[15] <= altsyncram_6et3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Eano|ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_iob:mux2.result[0]
q_a[1] <= mux_iob:mux2.result[1]
q_a[2] <= mux_iob:mux2.result[2]
q_a[3] <= mux_iob:mux2.result[3]
q_a[4] <= mux_iob:mux2.result[4]
q_a[5] <= mux_iob:mux2.result[5]
q_a[6] <= mux_iob:mux2.result[6]
q_a[7] <= mux_iob:mux2.result[7]
q_a[8] <= mux_iob:mux2.result[8]
q_a[9] <= mux_iob:mux2.result[9]
q_a[10] <= mux_iob:mux2.result[10]
q_a[11] <= mux_iob:mux2.result[11]
q_a[12] <= mux_iob:mux2.result[12]
q_a[13] <= mux_iob:mux2.result[13]
q_a[14] <= mux_iob:mux2.result[14]
q_a[15] <= mux_iob:mux2.result[15]


|Eano|ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Eano|ROM:inst5|altsyncram:altsyncram_component|altsyncram_6et3:auto_generated|mux_iob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Eano|vga_address:inst2
volume[0] => offset.DATAB
volume[0] => offset.DATAB
volume[1] => vol[0].DATAIN
volume[2] => vol[1].DATAIN
volume[3] => vol[2].DATAIN
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
vga_mode => offset.DATAB
mode => offset.DATAB
x[0] => Add2.IN18
x[0] => LessThan2.IN16
x[0] => LessThan3.IN16
x[0] => LessThan4.IN16
x[0] => LessThan5.IN16
x[0] => LessThan7.IN16
x[0] => LessThan9.IN16
x[0] => LessThan10.IN16
x[0] => LessThan12.IN16
x[0] => LessThan16.IN16
x[0] => LessThan17.IN16
x[0] => LessThan18.IN16
x[0] => LessThan19.IN16
x[0] => LessThan20.IN16
x[0] => LessThan21.IN16
x[0] => LessThan22.IN16
x[0] => LessThan23.IN16
x[0] => LessThan24.IN16
x[0] => LessThan25.IN16
x[0] => LessThan26.IN16
x[0] => LessThan27.IN16
x[0] => LessThan28.IN16
x[0] => LessThan29.IN16
x[0] => LessThan30.IN16
x[0] => LessThan31.IN16
x[0] => LessThan32.IN16
x[0] => LessThan33.IN16
x[0] => LessThan38.IN16
x[0] => LessThan39.IN16
x[0] => LessThan40.IN16
x[0] => LessThan41.IN16
x[0] => LessThan42.IN16
x[1] => Add2.IN17
x[1] => LessThan2.IN15
x[1] => LessThan3.IN15
x[1] => LessThan4.IN15
x[1] => LessThan5.IN15
x[1] => LessThan7.IN15
x[1] => LessThan9.IN15
x[1] => LessThan10.IN15
x[1] => LessThan12.IN15
x[1] => LessThan16.IN15
x[1] => LessThan17.IN15
x[1] => LessThan18.IN15
x[1] => LessThan19.IN15
x[1] => LessThan20.IN15
x[1] => LessThan21.IN15
x[1] => LessThan22.IN15
x[1] => LessThan23.IN15
x[1] => LessThan24.IN15
x[1] => LessThan25.IN15
x[1] => LessThan26.IN15
x[1] => LessThan27.IN15
x[1] => LessThan28.IN15
x[1] => LessThan29.IN15
x[1] => LessThan30.IN15
x[1] => LessThan31.IN15
x[1] => LessThan32.IN15
x[1] => LessThan33.IN15
x[1] => LessThan38.IN15
x[1] => LessThan39.IN15
x[1] => LessThan40.IN15
x[1] => LessThan41.IN15
x[1] => LessThan42.IN15
x[2] => Add2.IN16
x[2] => LessThan2.IN14
x[2] => LessThan3.IN14
x[2] => LessThan4.IN14
x[2] => LessThan5.IN14
x[2] => LessThan7.IN14
x[2] => LessThan9.IN14
x[2] => LessThan10.IN14
x[2] => LessThan12.IN14
x[2] => LessThan16.IN14
x[2] => LessThan17.IN14
x[2] => LessThan18.IN14
x[2] => LessThan19.IN14
x[2] => LessThan20.IN14
x[2] => LessThan21.IN14
x[2] => LessThan22.IN14
x[2] => LessThan23.IN14
x[2] => LessThan24.IN14
x[2] => LessThan25.IN14
x[2] => LessThan26.IN14
x[2] => LessThan27.IN14
x[2] => LessThan28.IN14
x[2] => LessThan29.IN14
x[2] => LessThan30.IN14
x[2] => LessThan31.IN14
x[2] => LessThan32.IN14
x[2] => LessThan33.IN14
x[2] => LessThan38.IN14
x[2] => LessThan39.IN14
x[2] => LessThan40.IN14
x[2] => LessThan41.IN14
x[2] => LessThan42.IN14
x[3] => Add2.IN15
x[3] => LessThan2.IN13
x[3] => LessThan3.IN13
x[3] => LessThan4.IN13
x[3] => LessThan5.IN13
x[3] => LessThan7.IN13
x[3] => LessThan9.IN13
x[3] => LessThan10.IN13
x[3] => LessThan12.IN13
x[3] => LessThan16.IN13
x[3] => LessThan17.IN13
x[3] => LessThan18.IN13
x[3] => LessThan19.IN13
x[3] => LessThan20.IN13
x[3] => LessThan21.IN13
x[3] => LessThan22.IN13
x[3] => LessThan23.IN13
x[3] => LessThan24.IN13
x[3] => LessThan25.IN13
x[3] => LessThan26.IN13
x[3] => LessThan27.IN13
x[3] => LessThan28.IN13
x[3] => LessThan29.IN13
x[3] => LessThan30.IN13
x[3] => LessThan31.IN13
x[3] => LessThan32.IN13
x[3] => LessThan33.IN13
x[3] => LessThan38.IN13
x[3] => LessThan39.IN13
x[3] => LessThan40.IN13
x[3] => LessThan41.IN13
x[3] => LessThan42.IN13
x[4] => Add2.IN14
x[4] => LessThan2.IN12
x[4] => LessThan3.IN12
x[4] => LessThan4.IN12
x[4] => LessThan5.IN12
x[4] => LessThan7.IN12
x[4] => LessThan9.IN12
x[4] => LessThan10.IN12
x[4] => LessThan12.IN12
x[4] => LessThan16.IN12
x[4] => LessThan17.IN12
x[4] => LessThan18.IN12
x[4] => LessThan19.IN12
x[4] => LessThan20.IN12
x[4] => LessThan21.IN12
x[4] => LessThan22.IN12
x[4] => LessThan23.IN12
x[4] => LessThan24.IN12
x[4] => LessThan25.IN12
x[4] => LessThan26.IN12
x[4] => LessThan27.IN12
x[4] => LessThan28.IN12
x[4] => LessThan29.IN12
x[4] => LessThan30.IN12
x[4] => LessThan31.IN12
x[4] => LessThan32.IN12
x[4] => LessThan33.IN12
x[4] => LessThan38.IN12
x[4] => LessThan39.IN12
x[4] => LessThan40.IN12
x[4] => LessThan41.IN12
x[4] => LessThan42.IN12
x[5] => Add1.IN20
x[5] => LessThan2.IN11
x[5] => LessThan3.IN11
x[5] => LessThan4.IN11
x[5] => LessThan5.IN11
x[5] => LessThan7.IN11
x[5] => LessThan9.IN11
x[5] => LessThan10.IN11
x[5] => LessThan12.IN11
x[5] => LessThan16.IN11
x[5] => LessThan17.IN11
x[5] => LessThan18.IN11
x[5] => LessThan19.IN11
x[5] => LessThan20.IN11
x[5] => LessThan21.IN11
x[5] => LessThan22.IN11
x[5] => LessThan23.IN11
x[5] => LessThan24.IN11
x[5] => LessThan25.IN11
x[5] => LessThan26.IN11
x[5] => LessThan27.IN11
x[5] => LessThan28.IN11
x[5] => LessThan29.IN11
x[5] => LessThan30.IN11
x[5] => LessThan31.IN11
x[5] => LessThan32.IN11
x[5] => LessThan33.IN11
x[5] => LessThan38.IN11
x[5] => LessThan39.IN11
x[5] => LessThan40.IN11
x[5] => LessThan41.IN11
x[5] => LessThan42.IN11
x[6] => Add1.IN19
x[6] => LessThan2.IN10
x[6] => LessThan3.IN10
x[6] => LessThan4.IN10
x[6] => LessThan5.IN10
x[6] => LessThan7.IN10
x[6] => LessThan9.IN10
x[6] => LessThan10.IN10
x[6] => LessThan12.IN10
x[6] => LessThan16.IN10
x[6] => LessThan17.IN10
x[6] => LessThan18.IN10
x[6] => LessThan19.IN10
x[6] => LessThan20.IN10
x[6] => LessThan21.IN10
x[6] => LessThan22.IN10
x[6] => LessThan23.IN10
x[6] => LessThan24.IN10
x[6] => LessThan25.IN10
x[6] => LessThan26.IN10
x[6] => LessThan27.IN10
x[6] => LessThan28.IN10
x[6] => LessThan29.IN10
x[6] => LessThan30.IN10
x[6] => LessThan31.IN10
x[6] => LessThan32.IN10
x[6] => LessThan33.IN10
x[6] => LessThan38.IN10
x[6] => LessThan39.IN10
x[6] => LessThan40.IN10
x[6] => LessThan41.IN10
x[6] => LessThan42.IN10
x[7] => Add1.IN18
x[7] => LessThan2.IN9
x[7] => LessThan3.IN9
x[7] => LessThan4.IN9
x[7] => LessThan5.IN9
x[7] => LessThan7.IN9
x[7] => LessThan9.IN9
x[7] => LessThan10.IN9
x[7] => LessThan12.IN9
x[7] => LessThan16.IN9
x[7] => LessThan17.IN9
x[7] => LessThan18.IN9
x[7] => LessThan19.IN9
x[7] => LessThan20.IN9
x[7] => LessThan21.IN9
x[7] => LessThan22.IN9
x[7] => LessThan23.IN9
x[7] => LessThan24.IN9
x[7] => LessThan25.IN9
x[7] => LessThan26.IN9
x[7] => LessThan27.IN9
x[7] => LessThan28.IN9
x[7] => LessThan29.IN9
x[7] => LessThan30.IN9
x[7] => LessThan31.IN9
x[7] => LessThan32.IN9
x[7] => LessThan33.IN9
x[7] => LessThan38.IN9
x[7] => LessThan39.IN9
x[7] => LessThan40.IN9
x[7] => LessThan41.IN9
x[7] => LessThan42.IN9
y[0] => Add0.IN16
y[0] => Add1.IN22
y[0] => LessThan0.IN16
y[0] => LessThan1.IN16
y[0] => LessThan14.IN16
y[0] => LessThan15.IN16
y[0] => LessThan34.IN16
y[0] => LessThan35.IN16
y[0] => LessThan36.IN16
y[0] => LessThan37.IN16
y[1] => Add0.IN15
y[1] => Add1.IN21
y[1] => LessThan0.IN15
y[1] => LessThan1.IN15
y[1] => LessThan14.IN15
y[1] => LessThan15.IN15
y[1] => LessThan34.IN15
y[1] => LessThan35.IN15
y[1] => LessThan36.IN15
y[1] => LessThan37.IN15
y[2] => Add0.IN13
y[2] => Add0.IN14
y[2] => LessThan0.IN14
y[2] => LessThan1.IN14
y[2] => LessThan14.IN14
y[2] => LessThan15.IN14
y[2] => LessThan34.IN14
y[2] => LessThan35.IN14
y[2] => LessThan36.IN14
y[2] => LessThan37.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[3] => LessThan0.IN13
y[3] => LessThan1.IN13
y[3] => LessThan14.IN13
y[3] => LessThan15.IN13
y[3] => LessThan34.IN13
y[3] => LessThan35.IN13
y[3] => LessThan36.IN13
y[3] => LessThan37.IN13
y[4] => Add0.IN9
y[4] => Add0.IN10
y[4] => LessThan0.IN12
y[4] => LessThan1.IN12
y[4] => LessThan14.IN12
y[4] => LessThan15.IN12
y[4] => LessThan34.IN12
y[4] => LessThan35.IN12
y[4] => LessThan36.IN12
y[4] => LessThan37.IN12
y[5] => Add0.IN7
y[5] => Add0.IN8
y[5] => LessThan0.IN11
y[5] => LessThan1.IN11
y[5] => LessThan14.IN11
y[5] => LessThan15.IN11
y[5] => LessThan34.IN11
y[5] => LessThan35.IN11
y[5] => LessThan36.IN11
y[5] => LessThan37.IN11
y[6] => Add0.IN5
y[6] => Add0.IN6
y[6] => LessThan0.IN10
y[6] => LessThan1.IN10
y[6] => LessThan14.IN10
y[6] => LessThan15.IN10
y[6] => LessThan34.IN10
y[6] => LessThan35.IN10
y[6] => LessThan36.IN10
y[6] => LessThan37.IN10
y[7] => Add0.IN3
y[7] => Add0.IN4
y[7] => LessThan0.IN9
y[7] => LessThan1.IN9
y[7] => LessThan14.IN9
y[7] => LessThan15.IN9
y[7] => LessThan34.IN9
y[7] => LessThan35.IN9
y[7] => LessThan36.IN9
y[7] => LessThan37.IN9
chose[0] => offset.DATAB
chose[0] => offset.DATAB
chose[1] => offset.DATAB
chose[2] => offset.DATAB
secone[0] => LessThan13.IN8
secone[0] => Add9.IN8
secone[0] => offset.DATAA
secone[1] => LessThan13.IN7
secone[1] => Add9.IN7
secone[1] => Add10.IN6
secone[2] => LessThan13.IN6
secone[2] => Add9.IN6
secone[2] => Add10.IN5
secone[3] => LessThan13.IN5
secone[3] => Add9.IN5
secone[3] => Add10.IN4
minone[0] => LessThan8.IN8
minone[0] => Add6.IN8
minone[0] => offset.DATAB
minone[1] => LessThan8.IN7
minone[1] => Add6.IN7
minone[1] => offset.DATAB
minone[2] => LessThan8.IN6
minone[2] => Add5.IN4
minone[2] => Add6.IN6
minone[3] => LessThan8.IN5
minone[3] => Add5.IN3
minone[3] => Add6.IN5
minten[0] => LessThan6.IN8
minten[0] => Add3.IN8
minten[0] => offset.DATAA
minten[1] => LessThan6.IN7
minten[1] => Add3.IN7
minten[1] => Add4.IN6
minten[2] => LessThan6.IN6
minten[2] => Add3.IN6
minten[2] => Add4.IN5
minten[3] => LessThan6.IN5
minten[3] => Add3.IN5
minten[3] => Add4.IN4
secten[0] => LessThan11.IN6
secten[0] => Add8.IN6
secten[0] => offset.DATAB
secten[1] => LessThan11.IN5
secten[1] => Add7.IN4
secten[1] => Add8.IN5
secten[2] => LessThan11.IN4
secten[2] => Add7.IN3
secten[2] => Add8.IN4
address[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2swich:inst36
rst => swich_state~reg0.ACLR
button => swich_state~reg0.CLK
swich_state <= swich_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|timer:inst31
clk_fix => pluse_secone.CLK
clk_fix => sec_one[0]~reg0.CLK
clk_fix => sec_one[1]~reg0.CLK
clk_fix => sec_one[2]~reg0.CLK
clk_fix => sec_one[3]~reg0.CLK
rst => min_ten[0]~reg0.ACLR
rst => min_ten[1]~reg0.ACLR
rst => min_ten[2]~reg0.ACLR
rst => min_ten[3]~reg0.ACLR
rst => min_one[0]~reg0.ACLR
rst => min_one[1]~reg0.ACLR
rst => min_one[2]~reg0.ACLR
rst => min_one[3]~reg0.ACLR
rst => sec_ten[0]~reg0.ACLR
rst => sec_ten[1]~reg0.ACLR
rst => sec_ten[2]~reg0.ACLR
rst => pluse_secone.IN0
rst => sec_one[0]~reg0.ACLR
rst => sec_one[1]~reg0.ACLR
rst => sec_one[2]~reg0.ACLR
rst => sec_one[3]~reg0.ACLR
stop => pluse_secone.IN1
stop => sec_one[3]~reg0.ENA
stop => sec_one[2]~reg0.ENA
stop => sec_one[1]~reg0.ENA
stop => sec_one[0]~reg0.ENA
stop => sec_ten[2]~reg0.ENA
stop => sec_ten[1]~reg0.ENA
stop => sec_ten[0]~reg0.ENA
stop => min_ten[0]~reg0.ENA
stop => min_one[3]~reg0.ENA
stop => min_one[2]~reg0.ENA
stop => min_one[1]~reg0.ENA
stop => min_one[0]~reg0.ENA
stop => min_ten[3]~reg0.ENA
stop => min_ten[2]~reg0.ENA
stop => min_ten[1]~reg0.ENA
min_ten[0] <= min_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_ten[1] <= min_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_ten[2] <= min_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_ten[3] <= min_ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_one[0] <= min_one[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_one[1] <= min_one[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_one[2] <= min_one[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_one[3] <= min_one[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_one[0] <= sec_one[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_one[1] <= sec_one[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_one[2] <= sec_one[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_one[3] <= sec_one[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_ten[0] <= sec_ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_ten[1] <= sec_ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec_ten[2] <= sec_ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|clock_fix:inst52
clk_sys => clk_fix~reg0.CLK
clk_sys => \clkf:cnt[0].CLK
clk_sys => \clkf:cnt[1].CLK
clk_sys => \clkf:cnt[2].CLK
clk_sys => \clkf:cnt[3].CLK
clk_sys => \clkf:cnt[4].CLK
clk_sys => \clkf:cnt[5].CLK
clk_sys => \clkf:cnt[6].CLK
clk_sys => \clkf:cnt[7].CLK
clk_sys => \clkf:cnt[8].CLK
clk_sys => \clkf:cnt[9].CLK
clk_sys => \clkf:cnt[10].CLK
clk_sys => \clkf:cnt[11].CLK
clk_sys => \clkf:cnt[12].CLK
clk_sys => \clkf:cnt[13].CLK
clk_sys => \clkf:cnt[14].CLK
clk_sys => \clkf:cnt[15].CLK
clk_sys => \clkf:cnt[16].CLK
clk_sys => \clkf:cnt[17].CLK
clk_sys => \clkf:cnt[18].CLK
clk_sys => \clkf:cnt[19].CLK
clk_sys => \clkf:cnt[20].CLK
clk_sys => \clkf:cnt[21].CLK
clk_sys => \clkf:cnt[22].CLK
clk_sys => \clkf:cnt[23].CLK
clk_sys => \clkf:cnt[24].CLK
clk_fix <= clk_fix~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|keycheck:inst58
clk => clk_5ms.CLK
clk => ctrl~reg0.CLK
clk => \clock:timer[0].CLK
clk => \clock:timer[1].CLK
clk => \clock:timer[2].CLK
clk => \clock:timer[3].CLK
clk => \clock:timer[4].CLK
clk => \clock:timer[5].CLK
clk => \clock:timer[6].CLK
clk => \clock:timer[7].CLK
clk => \clock:timer[8].CLK
clk => \clock:timer[9].CLK
clk => \clock:timer[10].CLK
clk => \clock:timer[11].CLK
clk => \clock:timer[12].CLK
clk => \clock:timer[13].CLK
clk => \clock:timer[14].CLK
clk => \clock:timer[15].CLK
clk => \clock:timer[16].CLK
reset => ctrl~reg0.ACLR
reset => \clock:timer[0].ACLR
reset => \clock:timer[1].ACLR
reset => \clock:timer[2].ACLR
reset => \clock:timer[3].ACLR
reset => \clock:timer[4].ACLR
reset => \clock:timer[5].ACLR
reset => \clock:timer[6].ACLR
reset => \clock:timer[7].ACLR
reset => \clock:timer[8].ACLR
reset => \clock:timer[9].ACLR
reset => \clock:timer[10].ACLR
reset => \clock:timer[11].ACLR
reset => \clock:timer[12].ACLR
reset => \clock:timer[13].ACLR
reset => \clock:timer[14].ACLR
reset => \clock:timer[15].ACLR
reset => \clock:timer[16].ACLR
reset => pre_key~3.DATAIN
reset => clk_5ms.ENA
sw => nxt_key.k0.IN0
sw => nxt_key.k1.DATAB
sw => Selector0.IN1
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2swich:inst56
rst => swich_state~reg0.ACLR
button => swich_state~reg0.CLK
swich_state <= swich_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|or_sp:inst67
sw_st => set_or.LATCH_ENABLE
sw_st => music_or.OUTPUTSELECT
sw_st => or_out.OUTPUTSELECT
sw_st => set_and.LATCH_ENABLE
set => set_or.DATAIN
set => set_and.DATAIN
music[20] => Equal0.IN20
music[19] => Equal0.IN19
music[18] => Equal0.IN18
music[17] => Equal0.IN17
music[16] => Equal0.IN16
music[15] => Equal0.IN15
music[14] => Equal0.IN14
music[13] => Equal0.IN13
music[12] => Equal0.IN12
music[11] => Equal0.IN11
music[10] => Equal0.IN10
music[9] => Equal0.IN9
music[8] => Equal0.IN8
music[7] => Equal0.IN7
music[6] => Equal0.IN6
music[5] => Equal0.IN5
music[4] => Equal0.IN4
music[3] => Equal0.IN3
music[2] => Equal0.IN2
music[1] => Equal0.IN1
music[0] => Equal0.IN0
space => or_out.IN1
or_out <= or_out.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst28
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|click2vol:inst30
rst => volume[0]~reg0.ACLR
rst => volume[1]~reg0.ACLR
rst => volume[2]~reg0.ACLR
rst => volume[3]~reg0.PRESET
clk => volume[0]~reg0.CLK
clk => volume[1]~reg0.CLK
clk => volume[2]~reg0.CLK
clk => volume[3]~reg0.CLK
click_up => Equal0.IN2
click_up => Equal2.IN2
click_down => Equal0.IN3
click_down => Equal2.IN3
volume[0] <= volume[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volume[1] <= volume[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volume[2] <= volume[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volume[3] <= volume[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst29
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|keycheck:inst19
clk => clk_5ms.CLK
clk => ctrl~reg0.CLK
clk => \clock:timer[0].CLK
clk => \clock:timer[1].CLK
clk => \clock:timer[2].CLK
clk => \clock:timer[3].CLK
clk => \clock:timer[4].CLK
clk => \clock:timer[5].CLK
clk => \clock:timer[6].CLK
clk => \clock:timer[7].CLK
clk => \clock:timer[8].CLK
clk => \clock:timer[9].CLK
clk => \clock:timer[10].CLK
clk => \clock:timer[11].CLK
clk => \clock:timer[12].CLK
clk => \clock:timer[13].CLK
clk => \clock:timer[14].CLK
clk => \clock:timer[15].CLK
clk => \clock:timer[16].CLK
reset => ctrl~reg0.ACLR
reset => \clock:timer[0].ACLR
reset => \clock:timer[1].ACLR
reset => \clock:timer[2].ACLR
reset => \clock:timer[3].ACLR
reset => \clock:timer[4].ACLR
reset => \clock:timer[5].ACLR
reset => \clock:timer[6].ACLR
reset => \clock:timer[7].ACLR
reset => \clock:timer[8].ACLR
reset => \clock:timer[9].ACLR
reset => \clock:timer[10].ACLR
reset => \clock:timer[11].ACLR
reset => \clock:timer[12].ACLR
reset => \clock:timer[13].ACLR
reset => \clock:timer[14].ACLR
reset => \clock:timer[15].ACLR
reset => \clock:timer[16].ACLR
reset => pre_key~3.DATAIN
reset => clk_5ms.ENA
sw => nxt_key.k0.IN0
sw => nxt_key.k1.DATAB
sw => Selector0.IN1
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst41
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|keycheck:inst20
clk => clk_5ms.CLK
clk => ctrl~reg0.CLK
clk => \clock:timer[0].CLK
clk => \clock:timer[1].CLK
clk => \clock:timer[2].CLK
clk => \clock:timer[3].CLK
clk => \clock:timer[4].CLK
clk => \clock:timer[5].CLK
clk => \clock:timer[6].CLK
clk => \clock:timer[7].CLK
clk => \clock:timer[8].CLK
clk => \clock:timer[9].CLK
clk => \clock:timer[10].CLK
clk => \clock:timer[11].CLK
clk => \clock:timer[12].CLK
clk => \clock:timer[13].CLK
clk => \clock:timer[14].CLK
clk => \clock:timer[15].CLK
clk => \clock:timer[16].CLK
reset => ctrl~reg0.ACLR
reset => \clock:timer[0].ACLR
reset => \clock:timer[1].ACLR
reset => \clock:timer[2].ACLR
reset => \clock:timer[3].ACLR
reset => \clock:timer[4].ACLR
reset => \clock:timer[5].ACLR
reset => \clock:timer[6].ACLR
reset => \clock:timer[7].ACLR
reset => \clock:timer[8].ACLR
reset => \clock:timer[9].ACLR
reset => \clock:timer[10].ACLR
reset => \clock:timer[11].ACLR
reset => \clock:timer[12].ACLR
reset => \clock:timer[13].ACLR
reset => \clock:timer[14].ACLR
reset => \clock:timer[15].ACLR
reset => \clock:timer[16].ACLR
reset => pre_key~3.DATAIN
reset => clk_5ms.ENA
sw => nxt_key.k0.IN0
sw => nxt_key.k1.DATAB
sw => Selector0.IN1
ctrl <= ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|VGA_1920x1080:inst1
vga_clk => y[0]~reg0.CLK
vga_clk => y[1]~reg0.CLK
vga_clk => y[2]~reg0.CLK
vga_clk => y[3]~reg0.CLK
vga_clk => y[4]~reg0.CLK
vga_clk => y[5]~reg0.CLK
vga_clk => y[6]~reg0.CLK
vga_clk => y[7]~reg0.CLK
vga_clk => x[0]~reg0.CLK
vga_clk => x[1]~reg0.CLK
vga_clk => x[2]~reg0.CLK
vga_clk => x[3]~reg0.CLK
vga_clk => x[4]~reg0.CLK
vga_clk => x[5]~reg0.CLK
vga_clk => x[6]~reg0.CLK
vga_clk => x[7]~reg0.CLK
vga_clk => \xych:cntv[0].CLK
vga_clk => \xych:cntv[1].CLK
vga_clk => \xych:cntv[2].CLK
vga_clk => \xych:cntv[3].CLK
vga_clk => \xych:cnth[0].CLK
vga_clk => \xych:cnth[1].CLK
vga_clk => \xych:cnth[2].CLK
vga_clk => \xych:cnth[3].CLK
vga_clk => vga_out_vs~reg0.CLK
vga_clk => vga_out_hs~reg0.CLK
vga_clk => v[0].CLK
vga_clk => v[1].CLK
vga_clk => v[2].CLK
vga_clk => v[3].CLK
vga_clk => v[4].CLK
vga_clk => v[5].CLK
vga_clk => v[6].CLK
vga_clk => v[7].CLK
vga_clk => v[8].CLK
vga_clk => v[9].CLK
vga_clk => v[10].CLK
vga_clk => v[11].CLK
vga_clk => h[0].CLK
vga_clk => h[1].CLK
vga_clk => h[2].CLK
vga_clk => h[3].CLK
vga_clk => h[4].CLK
vga_clk => h[5].CLK
vga_clk => h[6].CLK
vga_clk => h[7].CLK
vga_clk => h[8].CLK
vga_clk => h[9].CLK
vga_clk => h[10].CLK
vga_clk => h[11].CLK
en => y[0]~reg0.ACLR
en => y[1]~reg0.ACLR
en => y[2]~reg0.ACLR
en => y[3]~reg0.ACLR
en => y[4]~reg0.ACLR
en => y[5]~reg0.ACLR
en => y[6]~reg0.ACLR
en => y[7]~reg0.ACLR
en => x[0]~reg0.ACLR
en => x[1]~reg0.ACLR
en => x[2]~reg0.ACLR
en => x[3]~reg0.ACLR
en => x[4]~reg0.ACLR
en => x[5]~reg0.ACLR
en => x[6]~reg0.ACLR
en => x[7]~reg0.ACLR
en => \xych:cntv[0].ACLR
en => \xych:cntv[1].ACLR
en => \xych:cntv[2].ACLR
en => \xych:cntv[3].ACLR
en => \xych:cnth[0].ACLR
en => \xych:cnth[1].ACLR
en => \xych:cnth[2].ACLR
en => \xych:cnth[3].ACLR
en => vga_out_hs~reg0.PRESET
en => vga_out_vs~reg0.PRESET
en => v[0].ACLR
en => v[1].ACLR
en => v[2].ACLR
en => v[3].ACLR
en => v[4].ACLR
en => v[5].ACLR
en => v[6].ACLR
en => v[7].ACLR
en => v[8].ACLR
en => v[9].ACLR
en => v[10].ACLR
en => v[11].ACLR
en => h[0].ACLR
en => h[1].ACLR
en => h[2].ACLR
en => h[3].ACLR
en => h[4].ACLR
en => h[5].ACLR
en => h[6].ACLR
en => h[7].ACLR
en => h[8].ACLR
en => h[9].ACLR
en => h[10].ACLR
en => h[11].ACLR
vga_out_hs <= vga_out_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_out_vs <= vga_out_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2sound:inst57
clk_sys => notehsi.CLK
clk_sys => notehla.CLK
clk_sys => notehso.CLK
clk_sys => notehfa.CLK
clk_sys => notehmi.CLK
clk_sys => notehre.CLK
clk_sys => notehdo.CLK
clk_sys => notemsi.CLK
clk_sys => notemla.CLK
clk_sys => notemso.CLK
clk_sys => notemfa.CLK
clk_sys => notemmi.CLK
clk_sys => notemre.CLK
clk_sys => notemdo.CLK
clk_sys => notelsi.CLK
clk_sys => notella.CLK
clk_sys => notelso.CLK
clk_sys => notelfa.CLK
clk_sys => notelmi.CLK
clk_sys => notelre.CLK
clk_sys => noteldo.CLK
clk_sys => \buzz:cnthsi[0].CLK
clk_sys => \buzz:cnthsi[1].CLK
clk_sys => \buzz:cnthsi[2].CLK
clk_sys => \buzz:cnthsi[3].CLK
clk_sys => \buzz:cnthsi[4].CLK
clk_sys => \buzz:cnthsi[5].CLK
clk_sys => \buzz:cnthsi[6].CLK
clk_sys => \buzz:cnthsi[7].CLK
clk_sys => \buzz:cnthsi[8].CLK
clk_sys => \buzz:cnthsi[9].CLK
clk_sys => \buzz:cnthsi[10].CLK
clk_sys => \buzz:cnthsi[11].CLK
clk_sys => \buzz:cnthsi[12].CLK
clk_sys => \buzz:cnthsi[13].CLK
clk_sys => \buzz:cnthsi[14].CLK
clk_sys => \buzz:cnthla[0].CLK
clk_sys => \buzz:cnthla[1].CLK
clk_sys => \buzz:cnthla[2].CLK
clk_sys => \buzz:cnthla[3].CLK
clk_sys => \buzz:cnthla[4].CLK
clk_sys => \buzz:cnthla[5].CLK
clk_sys => \buzz:cnthla[6].CLK
clk_sys => \buzz:cnthla[7].CLK
clk_sys => \buzz:cnthla[8].CLK
clk_sys => \buzz:cnthla[9].CLK
clk_sys => \buzz:cnthla[10].CLK
clk_sys => \buzz:cnthla[11].CLK
clk_sys => \buzz:cnthla[12].CLK
clk_sys => \buzz:cnthla[13].CLK
clk_sys => \buzz:cnthla[14].CLK
clk_sys => \buzz:cnthso[0].CLK
clk_sys => \buzz:cnthso[1].CLK
clk_sys => \buzz:cnthso[2].CLK
clk_sys => \buzz:cnthso[3].CLK
clk_sys => \buzz:cnthso[4].CLK
clk_sys => \buzz:cnthso[5].CLK
clk_sys => \buzz:cnthso[6].CLK
clk_sys => \buzz:cnthso[7].CLK
clk_sys => \buzz:cnthso[8].CLK
clk_sys => \buzz:cnthso[9].CLK
clk_sys => \buzz:cnthso[10].CLK
clk_sys => \buzz:cnthso[11].CLK
clk_sys => \buzz:cnthso[12].CLK
clk_sys => \buzz:cnthso[13].CLK
clk_sys => \buzz:cnthso[14].CLK
clk_sys => \buzz:cnthfa[0].CLK
clk_sys => \buzz:cnthfa[1].CLK
clk_sys => \buzz:cnthfa[2].CLK
clk_sys => \buzz:cnthfa[3].CLK
clk_sys => \buzz:cnthfa[4].CLK
clk_sys => \buzz:cnthfa[5].CLK
clk_sys => \buzz:cnthfa[6].CLK
clk_sys => \buzz:cnthfa[7].CLK
clk_sys => \buzz:cnthfa[8].CLK
clk_sys => \buzz:cnthfa[9].CLK
clk_sys => \buzz:cnthfa[10].CLK
clk_sys => \buzz:cnthfa[11].CLK
clk_sys => \buzz:cnthfa[12].CLK
clk_sys => \buzz:cnthfa[13].CLK
clk_sys => \buzz:cnthfa[14].CLK
clk_sys => \buzz:cnthfa[15].CLK
clk_sys => \buzz:cnthmi[0].CLK
clk_sys => \buzz:cnthmi[1].CLK
clk_sys => \buzz:cnthmi[2].CLK
clk_sys => \buzz:cnthmi[3].CLK
clk_sys => \buzz:cnthmi[4].CLK
clk_sys => \buzz:cnthmi[5].CLK
clk_sys => \buzz:cnthmi[6].CLK
clk_sys => \buzz:cnthmi[7].CLK
clk_sys => \buzz:cnthmi[8].CLK
clk_sys => \buzz:cnthmi[9].CLK
clk_sys => \buzz:cnthmi[10].CLK
clk_sys => \buzz:cnthmi[11].CLK
clk_sys => \buzz:cnthmi[12].CLK
clk_sys => \buzz:cnthmi[13].CLK
clk_sys => \buzz:cnthmi[14].CLK
clk_sys => \buzz:cnthmi[15].CLK
clk_sys => \buzz:cnthre[0].CLK
clk_sys => \buzz:cnthre[1].CLK
clk_sys => \buzz:cnthre[2].CLK
clk_sys => \buzz:cnthre[3].CLK
clk_sys => \buzz:cnthre[4].CLK
clk_sys => \buzz:cnthre[5].CLK
clk_sys => \buzz:cnthre[6].CLK
clk_sys => \buzz:cnthre[7].CLK
clk_sys => \buzz:cnthre[8].CLK
clk_sys => \buzz:cnthre[9].CLK
clk_sys => \buzz:cnthre[10].CLK
clk_sys => \buzz:cnthre[11].CLK
clk_sys => \buzz:cnthre[12].CLK
clk_sys => \buzz:cnthre[13].CLK
clk_sys => \buzz:cnthre[14].CLK
clk_sys => \buzz:cnthre[15].CLK
clk_sys => \buzz:cnthdo[0].CLK
clk_sys => \buzz:cnthdo[1].CLK
clk_sys => \buzz:cnthdo[2].CLK
clk_sys => \buzz:cnthdo[3].CLK
clk_sys => \buzz:cnthdo[4].CLK
clk_sys => \buzz:cnthdo[5].CLK
clk_sys => \buzz:cnthdo[6].CLK
clk_sys => \buzz:cnthdo[7].CLK
clk_sys => \buzz:cnthdo[8].CLK
clk_sys => \buzz:cnthdo[9].CLK
clk_sys => \buzz:cnthdo[10].CLK
clk_sys => \buzz:cnthdo[11].CLK
clk_sys => \buzz:cnthdo[12].CLK
clk_sys => \buzz:cnthdo[13].CLK
clk_sys => \buzz:cnthdo[14].CLK
clk_sys => \buzz:cnthdo[15].CLK
clk_sys => \buzz:cntmsi[0].CLK
clk_sys => \buzz:cntmsi[1].CLK
clk_sys => \buzz:cntmsi[2].CLK
clk_sys => \buzz:cntmsi[3].CLK
clk_sys => \buzz:cntmsi[4].CLK
clk_sys => \buzz:cntmsi[5].CLK
clk_sys => \buzz:cntmsi[6].CLK
clk_sys => \buzz:cntmsi[7].CLK
clk_sys => \buzz:cntmsi[8].CLK
clk_sys => \buzz:cntmsi[9].CLK
clk_sys => \buzz:cntmsi[10].CLK
clk_sys => \buzz:cntmsi[11].CLK
clk_sys => \buzz:cntmsi[12].CLK
clk_sys => \buzz:cntmsi[13].CLK
clk_sys => \buzz:cntmsi[14].CLK
clk_sys => \buzz:cntmsi[15].CLK
clk_sys => \buzz:cntmla[0].CLK
clk_sys => \buzz:cntmla[1].CLK
clk_sys => \buzz:cntmla[2].CLK
clk_sys => \buzz:cntmla[3].CLK
clk_sys => \buzz:cntmla[4].CLK
clk_sys => \buzz:cntmla[5].CLK
clk_sys => \buzz:cntmla[6].CLK
clk_sys => \buzz:cntmla[7].CLK
clk_sys => \buzz:cntmla[8].CLK
clk_sys => \buzz:cntmla[9].CLK
clk_sys => \buzz:cntmla[10].CLK
clk_sys => \buzz:cntmla[11].CLK
clk_sys => \buzz:cntmla[12].CLK
clk_sys => \buzz:cntmla[13].CLK
clk_sys => \buzz:cntmla[14].CLK
clk_sys => \buzz:cntmla[15].CLK
clk_sys => \buzz:cntmso[0].CLK
clk_sys => \buzz:cntmso[1].CLK
clk_sys => \buzz:cntmso[2].CLK
clk_sys => \buzz:cntmso[3].CLK
clk_sys => \buzz:cntmso[4].CLK
clk_sys => \buzz:cntmso[5].CLK
clk_sys => \buzz:cntmso[6].CLK
clk_sys => \buzz:cntmso[7].CLK
clk_sys => \buzz:cntmso[8].CLK
clk_sys => \buzz:cntmso[9].CLK
clk_sys => \buzz:cntmso[10].CLK
clk_sys => \buzz:cntmso[11].CLK
clk_sys => \buzz:cntmso[12].CLK
clk_sys => \buzz:cntmso[13].CLK
clk_sys => \buzz:cntmso[14].CLK
clk_sys => \buzz:cntmso[15].CLK
clk_sys => \buzz:cntmfa[0].CLK
clk_sys => \buzz:cntmfa[1].CLK
clk_sys => \buzz:cntmfa[2].CLK
clk_sys => \buzz:cntmfa[3].CLK
clk_sys => \buzz:cntmfa[4].CLK
clk_sys => \buzz:cntmfa[5].CLK
clk_sys => \buzz:cntmfa[6].CLK
clk_sys => \buzz:cntmfa[7].CLK
clk_sys => \buzz:cntmfa[8].CLK
clk_sys => \buzz:cntmfa[9].CLK
clk_sys => \buzz:cntmfa[10].CLK
clk_sys => \buzz:cntmfa[11].CLK
clk_sys => \buzz:cntmfa[12].CLK
clk_sys => \buzz:cntmfa[13].CLK
clk_sys => \buzz:cntmfa[14].CLK
clk_sys => \buzz:cntmfa[15].CLK
clk_sys => \buzz:cntmfa[16].CLK
clk_sys => \buzz:cntmmi[0].CLK
clk_sys => \buzz:cntmmi[1].CLK
clk_sys => \buzz:cntmmi[2].CLK
clk_sys => \buzz:cntmmi[3].CLK
clk_sys => \buzz:cntmmi[4].CLK
clk_sys => \buzz:cntmmi[5].CLK
clk_sys => \buzz:cntmmi[6].CLK
clk_sys => \buzz:cntmmi[7].CLK
clk_sys => \buzz:cntmmi[8].CLK
clk_sys => \buzz:cntmmi[9].CLK
clk_sys => \buzz:cntmmi[10].CLK
clk_sys => \buzz:cntmmi[11].CLK
clk_sys => \buzz:cntmmi[12].CLK
clk_sys => \buzz:cntmmi[13].CLK
clk_sys => \buzz:cntmmi[14].CLK
clk_sys => \buzz:cntmmi[15].CLK
clk_sys => \buzz:cntmmi[16].CLK
clk_sys => \buzz:cntmre[0].CLK
clk_sys => \buzz:cntmre[1].CLK
clk_sys => \buzz:cntmre[2].CLK
clk_sys => \buzz:cntmre[3].CLK
clk_sys => \buzz:cntmre[4].CLK
clk_sys => \buzz:cntmre[5].CLK
clk_sys => \buzz:cntmre[6].CLK
clk_sys => \buzz:cntmre[7].CLK
clk_sys => \buzz:cntmre[8].CLK
clk_sys => \buzz:cntmre[9].CLK
clk_sys => \buzz:cntmre[10].CLK
clk_sys => \buzz:cntmre[11].CLK
clk_sys => \buzz:cntmre[12].CLK
clk_sys => \buzz:cntmre[13].CLK
clk_sys => \buzz:cntmre[14].CLK
clk_sys => \buzz:cntmre[15].CLK
clk_sys => \buzz:cntmre[16].CLK
clk_sys => \buzz:cntmdo[0].CLK
clk_sys => \buzz:cntmdo[1].CLK
clk_sys => \buzz:cntmdo[2].CLK
clk_sys => \buzz:cntmdo[3].CLK
clk_sys => \buzz:cntmdo[4].CLK
clk_sys => \buzz:cntmdo[5].CLK
clk_sys => \buzz:cntmdo[6].CLK
clk_sys => \buzz:cntmdo[7].CLK
clk_sys => \buzz:cntmdo[8].CLK
clk_sys => \buzz:cntmdo[9].CLK
clk_sys => \buzz:cntmdo[10].CLK
clk_sys => \buzz:cntmdo[11].CLK
clk_sys => \buzz:cntmdo[12].CLK
clk_sys => \buzz:cntmdo[13].CLK
clk_sys => \buzz:cntmdo[14].CLK
clk_sys => \buzz:cntmdo[15].CLK
clk_sys => \buzz:cntmdo[16].CLK
clk_sys => \buzz:cntlsi[0].CLK
clk_sys => \buzz:cntlsi[1].CLK
clk_sys => \buzz:cntlsi[2].CLK
clk_sys => \buzz:cntlsi[3].CLK
clk_sys => \buzz:cntlsi[4].CLK
clk_sys => \buzz:cntlsi[5].CLK
clk_sys => \buzz:cntlsi[6].CLK
clk_sys => \buzz:cntlsi[7].CLK
clk_sys => \buzz:cntlsi[8].CLK
clk_sys => \buzz:cntlsi[9].CLK
clk_sys => \buzz:cntlsi[10].CLK
clk_sys => \buzz:cntlsi[11].CLK
clk_sys => \buzz:cntlsi[12].CLK
clk_sys => \buzz:cntlsi[13].CLK
clk_sys => \buzz:cntlsi[14].CLK
clk_sys => \buzz:cntlsi[15].CLK
clk_sys => \buzz:cntlsi[16].CLK
clk_sys => \buzz:cntlla[0].CLK
clk_sys => \buzz:cntlla[1].CLK
clk_sys => \buzz:cntlla[2].CLK
clk_sys => \buzz:cntlla[3].CLK
clk_sys => \buzz:cntlla[4].CLK
clk_sys => \buzz:cntlla[5].CLK
clk_sys => \buzz:cntlla[6].CLK
clk_sys => \buzz:cntlla[7].CLK
clk_sys => \buzz:cntlla[8].CLK
clk_sys => \buzz:cntlla[9].CLK
clk_sys => \buzz:cntlla[10].CLK
clk_sys => \buzz:cntlla[11].CLK
clk_sys => \buzz:cntlla[12].CLK
clk_sys => \buzz:cntlla[13].CLK
clk_sys => \buzz:cntlla[14].CLK
clk_sys => \buzz:cntlla[15].CLK
clk_sys => \buzz:cntlla[16].CLK
clk_sys => \buzz:cntlso[0].CLK
clk_sys => \buzz:cntlso[1].CLK
clk_sys => \buzz:cntlso[2].CLK
clk_sys => \buzz:cntlso[3].CLK
clk_sys => \buzz:cntlso[4].CLK
clk_sys => \buzz:cntlso[5].CLK
clk_sys => \buzz:cntlso[6].CLK
clk_sys => \buzz:cntlso[7].CLK
clk_sys => \buzz:cntlso[8].CLK
clk_sys => \buzz:cntlso[9].CLK
clk_sys => \buzz:cntlso[10].CLK
clk_sys => \buzz:cntlso[11].CLK
clk_sys => \buzz:cntlso[12].CLK
clk_sys => \buzz:cntlso[13].CLK
clk_sys => \buzz:cntlso[14].CLK
clk_sys => \buzz:cntlso[15].CLK
clk_sys => \buzz:cntlso[16].CLK
clk_sys => \buzz:cntlfa[0].CLK
clk_sys => \buzz:cntlfa[1].CLK
clk_sys => \buzz:cntlfa[2].CLK
clk_sys => \buzz:cntlfa[3].CLK
clk_sys => \buzz:cntlfa[4].CLK
clk_sys => \buzz:cntlfa[5].CLK
clk_sys => \buzz:cntlfa[6].CLK
clk_sys => \buzz:cntlfa[7].CLK
clk_sys => \buzz:cntlfa[8].CLK
clk_sys => \buzz:cntlfa[9].CLK
clk_sys => \buzz:cntlfa[10].CLK
clk_sys => \buzz:cntlfa[11].CLK
clk_sys => \buzz:cntlfa[12].CLK
clk_sys => \buzz:cntlfa[13].CLK
clk_sys => \buzz:cntlfa[14].CLK
clk_sys => \buzz:cntlfa[15].CLK
clk_sys => \buzz:cntlfa[16].CLK
clk_sys => \buzz:cntlfa[17].CLK
clk_sys => \buzz:cntlmi[0].CLK
clk_sys => \buzz:cntlmi[1].CLK
clk_sys => \buzz:cntlmi[2].CLK
clk_sys => \buzz:cntlmi[3].CLK
clk_sys => \buzz:cntlmi[4].CLK
clk_sys => \buzz:cntlmi[5].CLK
clk_sys => \buzz:cntlmi[6].CLK
clk_sys => \buzz:cntlmi[7].CLK
clk_sys => \buzz:cntlmi[8].CLK
clk_sys => \buzz:cntlmi[9].CLK
clk_sys => \buzz:cntlmi[10].CLK
clk_sys => \buzz:cntlmi[11].CLK
clk_sys => \buzz:cntlmi[12].CLK
clk_sys => \buzz:cntlmi[13].CLK
clk_sys => \buzz:cntlmi[14].CLK
clk_sys => \buzz:cntlmi[15].CLK
clk_sys => \buzz:cntlmi[16].CLK
clk_sys => \buzz:cntlmi[17].CLK
clk_sys => \buzz:cntlre[0].CLK
clk_sys => \buzz:cntlre[1].CLK
clk_sys => \buzz:cntlre[2].CLK
clk_sys => \buzz:cntlre[3].CLK
clk_sys => \buzz:cntlre[4].CLK
clk_sys => \buzz:cntlre[5].CLK
clk_sys => \buzz:cntlre[6].CLK
clk_sys => \buzz:cntlre[7].CLK
clk_sys => \buzz:cntlre[8].CLK
clk_sys => \buzz:cntlre[9].CLK
clk_sys => \buzz:cntlre[10].CLK
clk_sys => \buzz:cntlre[11].CLK
clk_sys => \buzz:cntlre[12].CLK
clk_sys => \buzz:cntlre[13].CLK
clk_sys => \buzz:cntlre[14].CLK
clk_sys => \buzz:cntlre[15].CLK
clk_sys => \buzz:cntlre[16].CLK
clk_sys => \buzz:cntlre[17].CLK
clk_sys => \buzz:cntldo[0].CLK
clk_sys => \buzz:cntldo[1].CLK
clk_sys => \buzz:cntldo[2].CLK
clk_sys => \buzz:cntldo[3].CLK
clk_sys => \buzz:cntldo[4].CLK
clk_sys => \buzz:cntldo[5].CLK
clk_sys => \buzz:cntldo[6].CLK
clk_sys => \buzz:cntldo[7].CLK
clk_sys => \buzz:cntldo[8].CLK
clk_sys => \buzz:cntldo[9].CLK
clk_sys => \buzz:cntldo[10].CLK
clk_sys => \buzz:cntldo[11].CLK
clk_sys => \buzz:cntldo[12].CLK
clk_sys => \buzz:cntldo[13].CLK
clk_sys => \buzz:cntldo[14].CLK
clk_sys => \buzz:cntldo[15].CLK
clk_sys => \buzz:cntldo[16].CLK
clk_sys => \buzz:cntldo[17].CLK
en => \buzz:cntldo[17].ENA
en => \buzz:cntldo[16].ENA
en => \buzz:cntldo[15].ENA
en => \buzz:cntldo[14].ENA
en => \buzz:cntldo[13].ENA
en => \buzz:cntldo[12].ENA
en => \buzz:cntldo[11].ENA
en => \buzz:cntldo[10].ENA
en => \buzz:cntldo[9].ENA
en => \buzz:cntldo[8].ENA
en => \buzz:cntldo[7].ENA
en => \buzz:cntldo[6].ENA
en => \buzz:cntldo[5].ENA
en => \buzz:cntldo[4].ENA
en => \buzz:cntldo[3].ENA
en => \buzz:cntldo[2].ENA
en => \buzz:cntldo[1].ENA
en => \buzz:cntldo[0].ENA
en => \buzz:cntlre[17].ENA
en => \buzz:cntlre[16].ENA
en => \buzz:cntlre[15].ENA
en => \buzz:cntlre[14].ENA
en => \buzz:cntlre[13].ENA
en => \buzz:cntlre[12].ENA
en => \buzz:cntlre[11].ENA
en => \buzz:cntlre[10].ENA
en => \buzz:cntlre[9].ENA
en => \buzz:cntlre[8].ENA
en => \buzz:cntlre[7].ENA
en => \buzz:cntlre[6].ENA
en => \buzz:cntlre[5].ENA
en => \buzz:cntlre[4].ENA
en => \buzz:cntlre[3].ENA
en => \buzz:cntlre[2].ENA
en => \buzz:cntlre[1].ENA
en => \buzz:cntlre[0].ENA
en => \buzz:cntlmi[17].ENA
en => \buzz:cntlmi[16].ENA
en => \buzz:cntlmi[15].ENA
en => \buzz:cntlmi[14].ENA
en => \buzz:cntlmi[13].ENA
en => \buzz:cntlmi[12].ENA
en => \buzz:cntlmi[11].ENA
en => \buzz:cntlmi[10].ENA
en => \buzz:cntlmi[9].ENA
en => \buzz:cntlmi[8].ENA
en => \buzz:cntlmi[7].ENA
en => \buzz:cntlmi[6].ENA
en => \buzz:cntlmi[5].ENA
en => \buzz:cntlmi[4].ENA
en => \buzz:cntlmi[3].ENA
en => \buzz:cntlmi[2].ENA
en => \buzz:cntlmi[1].ENA
en => \buzz:cntlmi[0].ENA
en => \buzz:cntlfa[17].ENA
en => \buzz:cntlfa[16].ENA
en => \buzz:cntlfa[15].ENA
en => \buzz:cntlfa[14].ENA
en => \buzz:cntlfa[13].ENA
en => \buzz:cntlfa[12].ENA
en => \buzz:cntlfa[11].ENA
en => \buzz:cntlfa[10].ENA
en => \buzz:cntlfa[9].ENA
en => \buzz:cntlfa[8].ENA
en => \buzz:cntlfa[7].ENA
en => \buzz:cntlfa[6].ENA
en => \buzz:cntlfa[5].ENA
en => \buzz:cntlfa[4].ENA
en => \buzz:cntlfa[3].ENA
en => \buzz:cntlfa[2].ENA
en => \buzz:cntlfa[1].ENA
en => \buzz:cntlfa[0].ENA
en => \buzz:cntlso[16].ENA
en => \buzz:cntlso[15].ENA
en => \buzz:cntlso[14].ENA
en => \buzz:cntlso[13].ENA
en => \buzz:cntlso[12].ENA
en => \buzz:cntlso[11].ENA
en => \buzz:cntlso[10].ENA
en => \buzz:cntlso[9].ENA
en => \buzz:cntlso[8].ENA
en => \buzz:cntlso[7].ENA
en => \buzz:cntlso[6].ENA
en => \buzz:cntlso[5].ENA
en => \buzz:cntlso[4].ENA
en => \buzz:cntlso[3].ENA
en => \buzz:cntlso[2].ENA
en => \buzz:cntlso[1].ENA
en => \buzz:cntlso[0].ENA
en => \buzz:cntlla[16].ENA
en => \buzz:cntlla[15].ENA
en => \buzz:cntlla[14].ENA
en => \buzz:cntlla[13].ENA
en => \buzz:cntlla[12].ENA
en => \buzz:cntlla[11].ENA
en => \buzz:cntlla[10].ENA
en => \buzz:cntlla[9].ENA
en => \buzz:cntlla[8].ENA
en => \buzz:cntlla[7].ENA
en => \buzz:cntlla[6].ENA
en => \buzz:cntlla[5].ENA
en => \buzz:cntlla[4].ENA
en => \buzz:cntlla[3].ENA
en => \buzz:cntlla[2].ENA
en => \buzz:cntlla[1].ENA
en => \buzz:cntlla[0].ENA
en => \buzz:cntlsi[16].ENA
en => \buzz:cntlsi[15].ENA
en => \buzz:cntlsi[14].ENA
en => \buzz:cntlsi[13].ENA
en => \buzz:cntlsi[12].ENA
en => \buzz:cntlsi[11].ENA
en => \buzz:cntlsi[10].ENA
en => \buzz:cntlsi[9].ENA
en => \buzz:cntlsi[8].ENA
en => \buzz:cntlsi[7].ENA
en => \buzz:cntlsi[6].ENA
en => \buzz:cntlsi[5].ENA
en => \buzz:cntlsi[4].ENA
en => \buzz:cntlsi[3].ENA
en => \buzz:cntlsi[2].ENA
en => \buzz:cntlsi[1].ENA
en => \buzz:cntlsi[0].ENA
en => \buzz:cntmdo[16].ENA
en => \buzz:cntmdo[15].ENA
en => \buzz:cntmdo[14].ENA
en => \buzz:cntmdo[13].ENA
en => \buzz:cntmdo[12].ENA
en => \buzz:cntmdo[11].ENA
en => \buzz:cntmdo[10].ENA
en => \buzz:cntmdo[9].ENA
en => \buzz:cntmdo[8].ENA
en => \buzz:cntmdo[7].ENA
en => \buzz:cntmdo[6].ENA
en => \buzz:cntmdo[5].ENA
en => \buzz:cntmdo[4].ENA
en => \buzz:cntmdo[3].ENA
en => \buzz:cntmdo[2].ENA
en => \buzz:cntmdo[1].ENA
en => \buzz:cntmdo[0].ENA
en => \buzz:cntmre[16].ENA
en => \buzz:cntmre[15].ENA
en => \buzz:cntmre[14].ENA
en => \buzz:cntmre[13].ENA
en => \buzz:cntmre[12].ENA
en => \buzz:cntmre[11].ENA
en => \buzz:cntmre[10].ENA
en => \buzz:cntmre[9].ENA
en => \buzz:cntmre[8].ENA
en => \buzz:cntmre[7].ENA
en => \buzz:cntmre[6].ENA
en => \buzz:cntmre[5].ENA
en => \buzz:cntmre[4].ENA
en => \buzz:cntmre[3].ENA
en => \buzz:cntmre[2].ENA
en => \buzz:cntmre[1].ENA
en => \buzz:cntmre[0].ENA
en => \buzz:cntmmi[16].ENA
en => \buzz:cntmmi[15].ENA
en => \buzz:cntmmi[14].ENA
en => \buzz:cntmmi[13].ENA
en => \buzz:cntmmi[12].ENA
en => \buzz:cntmmi[11].ENA
en => \buzz:cntmmi[10].ENA
en => \buzz:cntmmi[9].ENA
en => \buzz:cntmmi[8].ENA
en => \buzz:cntmmi[7].ENA
en => \buzz:cntmmi[6].ENA
en => \buzz:cntmmi[5].ENA
en => \buzz:cntmmi[4].ENA
en => \buzz:cntmmi[3].ENA
en => \buzz:cntmmi[2].ENA
en => \buzz:cntmmi[1].ENA
en => \buzz:cntmmi[0].ENA
en => \buzz:cntmfa[16].ENA
en => \buzz:cntmfa[15].ENA
en => \buzz:cntmfa[14].ENA
en => \buzz:cntmfa[13].ENA
en => \buzz:cntmfa[12].ENA
en => \buzz:cntmfa[11].ENA
en => \buzz:cntmfa[10].ENA
en => \buzz:cntmfa[9].ENA
en => \buzz:cntmfa[8].ENA
en => \buzz:cntmfa[7].ENA
en => \buzz:cntmfa[6].ENA
en => \buzz:cntmfa[5].ENA
en => \buzz:cntmfa[4].ENA
en => \buzz:cntmfa[3].ENA
en => \buzz:cntmfa[2].ENA
en => \buzz:cntmfa[1].ENA
en => \buzz:cntmfa[0].ENA
en => \buzz:cntmso[15].ENA
en => \buzz:cntmso[14].ENA
en => \buzz:cntmso[13].ENA
en => \buzz:cntmso[12].ENA
en => \buzz:cntmso[11].ENA
en => \buzz:cntmso[10].ENA
en => \buzz:cntmso[9].ENA
en => \buzz:cntmso[8].ENA
en => \buzz:cntmso[7].ENA
en => \buzz:cntmso[6].ENA
en => \buzz:cntmso[5].ENA
en => \buzz:cntmso[4].ENA
en => \buzz:cntmso[3].ENA
en => \buzz:cntmso[2].ENA
en => \buzz:cntmso[1].ENA
en => \buzz:cntmso[0].ENA
en => \buzz:cntmla[15].ENA
en => \buzz:cntmla[14].ENA
en => \buzz:cntmla[13].ENA
en => \buzz:cntmla[12].ENA
en => \buzz:cntmla[11].ENA
en => \buzz:cntmla[10].ENA
en => \buzz:cntmla[9].ENA
en => \buzz:cntmla[8].ENA
en => \buzz:cntmla[7].ENA
en => \buzz:cntmla[6].ENA
en => \buzz:cntmla[5].ENA
en => \buzz:cntmla[4].ENA
en => \buzz:cntmla[3].ENA
en => \buzz:cntmla[2].ENA
en => \buzz:cntmla[1].ENA
en => \buzz:cntmla[0].ENA
en => \buzz:cntmsi[15].ENA
en => \buzz:cntmsi[14].ENA
en => \buzz:cntmsi[13].ENA
en => \buzz:cntmsi[12].ENA
en => \buzz:cntmsi[11].ENA
en => \buzz:cntmsi[10].ENA
en => \buzz:cntmsi[9].ENA
en => \buzz:cntmsi[8].ENA
en => \buzz:cntmsi[7].ENA
en => \buzz:cntmsi[6].ENA
en => \buzz:cntmsi[5].ENA
en => \buzz:cntmsi[4].ENA
en => \buzz:cntmsi[3].ENA
en => \buzz:cntmsi[2].ENA
en => \buzz:cntmsi[1].ENA
en => \buzz:cntmsi[0].ENA
en => \buzz:cnthdo[15].ENA
en => \buzz:cnthdo[14].ENA
en => \buzz:cnthdo[13].ENA
en => \buzz:cnthdo[12].ENA
en => \buzz:cnthdo[11].ENA
en => \buzz:cnthdo[10].ENA
en => \buzz:cnthdo[9].ENA
en => \buzz:cnthdo[8].ENA
en => \buzz:cnthdo[7].ENA
en => \buzz:cnthdo[6].ENA
en => \buzz:cnthdo[5].ENA
en => \buzz:cnthdo[4].ENA
en => \buzz:cnthdo[3].ENA
en => \buzz:cnthdo[2].ENA
en => \buzz:cnthdo[1].ENA
en => \buzz:cnthdo[0].ENA
en => \buzz:cnthre[15].ENA
en => \buzz:cnthre[14].ENA
en => \buzz:cnthre[13].ENA
en => \buzz:cnthre[12].ENA
en => \buzz:cnthre[11].ENA
en => \buzz:cnthre[10].ENA
en => \buzz:cnthre[9].ENA
en => \buzz:cnthre[8].ENA
en => \buzz:cnthre[7].ENA
en => \buzz:cnthre[6].ENA
en => \buzz:cnthre[5].ENA
en => \buzz:cnthre[4].ENA
en => \buzz:cnthre[3].ENA
en => \buzz:cnthre[2].ENA
en => \buzz:cnthre[1].ENA
en => \buzz:cnthre[0].ENA
en => \buzz:cnthmi[15].ENA
en => \buzz:cnthmi[14].ENA
en => \buzz:cnthmi[13].ENA
en => \buzz:cnthmi[12].ENA
en => \buzz:cnthmi[11].ENA
en => \buzz:cnthmi[10].ENA
en => \buzz:cnthmi[9].ENA
en => \buzz:cnthmi[8].ENA
en => \buzz:cnthmi[7].ENA
en => \buzz:cnthmi[6].ENA
en => \buzz:cnthmi[5].ENA
en => \buzz:cnthmi[4].ENA
en => \buzz:cnthmi[3].ENA
en => \buzz:cnthmi[2].ENA
en => \buzz:cnthmi[1].ENA
en => \buzz:cnthmi[0].ENA
en => \buzz:cnthfa[15].ENA
en => \buzz:cnthfa[14].ENA
en => \buzz:cnthfa[13].ENA
en => \buzz:cnthfa[12].ENA
en => \buzz:cnthfa[11].ENA
en => \buzz:cnthfa[10].ENA
en => \buzz:cnthfa[9].ENA
en => \buzz:cnthfa[8].ENA
en => \buzz:cnthfa[7].ENA
en => \buzz:cnthfa[6].ENA
en => \buzz:cnthfa[5].ENA
en => \buzz:cnthfa[4].ENA
en => \buzz:cnthfa[3].ENA
en => \buzz:cnthfa[2].ENA
en => \buzz:cnthfa[1].ENA
en => \buzz:cnthfa[0].ENA
en => \buzz:cnthso[14].ENA
en => \buzz:cnthso[13].ENA
en => \buzz:cnthso[12].ENA
en => \buzz:cnthso[11].ENA
en => \buzz:cnthso[10].ENA
en => \buzz:cnthso[9].ENA
en => \buzz:cnthso[8].ENA
en => \buzz:cnthso[7].ENA
en => \buzz:cnthso[6].ENA
en => \buzz:cnthso[5].ENA
en => \buzz:cnthso[4].ENA
en => \buzz:cnthso[3].ENA
en => \buzz:cnthso[2].ENA
en => \buzz:cnthso[1].ENA
en => \buzz:cnthso[0].ENA
en => \buzz:cnthla[14].ENA
en => \buzz:cnthla[13].ENA
en => \buzz:cnthla[12].ENA
en => \buzz:cnthla[11].ENA
en => \buzz:cnthla[10].ENA
en => \buzz:cnthla[9].ENA
en => \buzz:cnthla[8].ENA
en => \buzz:cnthla[7].ENA
en => \buzz:cnthla[6].ENA
en => \buzz:cnthla[5].ENA
en => \buzz:cnthla[4].ENA
en => \buzz:cnthla[3].ENA
en => \buzz:cnthla[2].ENA
en => \buzz:cnthla[1].ENA
en => \buzz:cnthla[0].ENA
en => \buzz:cnthsi[14].ENA
en => \buzz:cnthsi[13].ENA
en => \buzz:cnthsi[12].ENA
en => \buzz:cnthsi[11].ENA
en => \buzz:cnthsi[10].ENA
en => \buzz:cnthsi[9].ENA
en => \buzz:cnthsi[8].ENA
en => \buzz:cnthsi[7].ENA
en => \buzz:cnthsi[6].ENA
en => \buzz:cnthsi[5].ENA
en => \buzz:cnthsi[4].ENA
en => \buzz:cnthsi[3].ENA
en => \buzz:cnthsi[2].ENA
en => \buzz:cnthsi[1].ENA
en => notehsi.ENA
en => \buzz:cnthsi[0].ENA
en => noteldo.ENA
en => notelre.ENA
en => notelmi.ENA
en => notelfa.ENA
en => notelso.ENA
en => notella.ENA
en => notelsi.ENA
en => notemdo.ENA
en => notemre.ENA
en => notemmi.ENA
en => notemfa.ENA
en => notemso.ENA
en => notemla.ENA
en => notemsi.ENA
en => notehdo.ENA
en => notehre.ENA
en => notehmi.ENA
en => notehfa.ENA
en => notehso.ENA
en => notehla.ENA
vol[0] => Mult0.IN16
vol[0] => Mult1.IN16
vol[0] => Mult2.IN15
vol[0] => Mult3.IN15
vol[0] => Mult4.IN15
vol[0] => Mult5.IN15
vol[0] => Mult6.IN15
vol[0] => Mult7.IN15
vol[0] => Mult8.IN15
vol[0] => Mult9.IN14
vol[0] => Mult10.IN14
vol[0] => Mult11.IN14
vol[0] => Mult12.IN14
vol[0] => Mult13.IN14
vol[0] => Mult14.IN14
vol[0] => Mult15.IN14
vol[0] => Mult16.IN13
vol[0] => Mult17.IN13
vol[0] => Mult18.IN13
vol[0] => Mult19.IN13
vol[0] => Mult20.IN13
vol[1] => Mult0.IN15
vol[1] => Mult1.IN15
vol[1] => Mult2.IN14
vol[1] => Mult3.IN14
vol[1] => Mult4.IN14
vol[1] => Mult5.IN14
vol[1] => Mult6.IN14
vol[1] => Mult7.IN14
vol[1] => Mult8.IN14
vol[1] => Mult9.IN13
vol[1] => Mult10.IN13
vol[1] => Mult11.IN13
vol[1] => Mult12.IN13
vol[1] => Mult13.IN13
vol[1] => Mult14.IN13
vol[1] => Mult15.IN13
vol[1] => Mult16.IN12
vol[1] => Mult17.IN12
vol[1] => Mult18.IN12
vol[1] => Mult19.IN12
vol[1] => Mult20.IN12
vol[2] => Mult0.IN14
vol[2] => Mult1.IN14
vol[2] => Mult2.IN13
vol[2] => Mult3.IN13
vol[2] => Mult4.IN13
vol[2] => Mult5.IN13
vol[2] => Mult6.IN13
vol[2] => Mult7.IN13
vol[2] => Mult8.IN13
vol[2] => Mult9.IN12
vol[2] => Mult10.IN12
vol[2] => Mult11.IN12
vol[2] => Mult12.IN12
vol[2] => Mult13.IN12
vol[2] => Mult14.IN12
vol[2] => Mult15.IN12
vol[2] => Mult16.IN11
vol[2] => Mult17.IN11
vol[2] => Mult18.IN11
vol[2] => Mult19.IN11
vol[2] => Mult20.IN11
vol[3] => Mult0.IN13
vol[3] => Mult1.IN13
vol[3] => Mult2.IN12
vol[3] => Mult3.IN12
vol[3] => Mult4.IN12
vol[3] => Mult5.IN12
vol[3] => Mult6.IN12
vol[3] => Mult7.IN12
vol[3] => Mult8.IN12
vol[3] => Mult9.IN11
vol[3] => Mult10.IN11
vol[3] => Mult11.IN11
vol[3] => Mult12.IN11
vol[3] => Mult13.IN11
vol[3] => Mult14.IN11
vol[3] => Mult15.IN11
vol[3] => Mult16.IN10
vol[3] => Mult17.IN10
vol[3] => Mult18.IN10
vol[3] => Mult19.IN10
vol[3] => Mult20.IN10
key[20] => notehsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[20] => cnthsi.OUTPUTSELECT
key[19] => notehla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[19] => cnthla.OUTPUTSELECT
key[18] => notehso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[18] => cnthso.OUTPUTSELECT
key[17] => notehfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[17] => cnthfa.OUTPUTSELECT
key[16] => notehmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[16] => cnthmi.OUTPUTSELECT
key[15] => notehre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[15] => cnthre.OUTPUTSELECT
key[14] => notehdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[14] => cnthdo.OUTPUTSELECT
key[13] => notemsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[13] => cntmsi.OUTPUTSELECT
key[12] => notemla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[12] => cntmla.OUTPUTSELECT
key[11] => notemso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[11] => cntmso.OUTPUTSELECT
key[10] => notemfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[10] => cntmfa.OUTPUTSELECT
key[9] => notemmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[9] => cntmmi.OUTPUTSELECT
key[8] => notemre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[8] => cntmre.OUTPUTSELECT
key[7] => notemdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[7] => cntmdo.OUTPUTSELECT
key[6] => notelsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[6] => cntlsi.OUTPUTSELECT
key[5] => notella.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[5] => cntlla.OUTPUTSELECT
key[4] => notelso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[4] => cntlso.OUTPUTSELECT
key[3] => notelfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[3] => cntlfa.OUTPUTSELECT
key[2] => notelmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[2] => cntlmi.OUTPUTSELECT
key[1] => notelre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[1] => cntlre.OUTPUTSELECT
key[0] => noteldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
key[0] => cntldo.OUTPUTSELECT
sound_unit[20] <= notehsi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[19] <= notehla.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[18] <= notehso.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[17] <= notehfa.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[16] <= notehmi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[15] <= notehre.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[14] <= notehdo.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[13] <= notemsi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[12] <= notemla.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[11] <= notemso.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[10] <= notemfa.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[9] <= notemmi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[8] <= notemre.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[7] <= notemdo.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[6] <= notelsi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[5] <= notella.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[4] <= notelso.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[3] <= notelfa.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[2] <= notelmi.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[1] <= notelre.DB_MAX_OUTPUT_PORT_TYPE
sound_unit[0] <= noteldo.DB_MAX_OUTPUT_PORT_TYPE


|Eano|LEDmode:inst59
clk_fix => LED[3]~reg0.CLK
clk_fix => LED[2]~reg0.CLK
clk_fix => LED[1]~reg0.CLK
clk_fix => LED[0]~reg0.CLK
clk_fix => \ledl:cnt[0].CLK
clk_fix => \ledl:cnt[1].CLK
clk_fix => \ledl:cnt[2].CLK
en => LED[3]~reg0.ACLR
en => LED[2]~reg0.ACLR
en => LED[1]~reg0.ACLR
en => LED[0]~reg0.ACLR
en => \ledl:cnt[0].ACLR
en => \ledl:cnt[1].ACLR
en => \ledl:cnt[2].ACLR
mode[0] => Equal0.IN7
mode[0] => Equal1.IN7
mode[0] => Equal2.IN7
mode[0] => Equal3.IN7
mode[0] => Equal4.IN7
mode[0] => Equal5.IN7
mode[0] => Equal6.IN7
mode[0] => Equal7.IN7
mode[0] => Equal8.IN7
mode[0] => Equal9.IN7
mode[0] => Equal10.IN7
mode[0] => Equal11.IN7
mode[0] => Equal12.IN7
mode[0] => Equal13.IN7
mode[0] => Equal14.IN7
mode[1] => Equal0.IN6
mode[1] => Equal1.IN6
mode[1] => Equal2.IN6
mode[1] => Equal3.IN6
mode[1] => Equal4.IN6
mode[1] => Equal5.IN6
mode[1] => Equal6.IN6
mode[1] => Equal7.IN6
mode[1] => Equal8.IN6
mode[1] => Equal9.IN6
mode[1] => Equal10.IN6
mode[1] => Equal11.IN6
mode[1] => Equal12.IN6
mode[1] => Equal13.IN6
mode[1] => Equal14.IN6
mode[2] => Equal0.IN5
mode[2] => Equal1.IN5
mode[2] => Equal2.IN5
mode[2] => Equal3.IN5
mode[2] => Equal4.IN5
mode[2] => Equal5.IN5
mode[2] => Equal6.IN5
mode[2] => Equal7.IN5
mode[2] => Equal8.IN5
mode[2] => Equal9.IN5
mode[2] => Equal10.IN5
mode[2] => Equal11.IN5
mode[2] => Equal12.IN5
mode[2] => Equal13.IN5
mode[2] => Equal14.IN5
mode[3] => Equal0.IN4
mode[3] => Equal1.IN4
mode[3] => Equal2.IN4
mode[3] => Equal3.IN4
mode[3] => Equal4.IN4
mode[3] => Equal5.IN4
mode[3] => Equal6.IN4
mode[3] => Equal7.IN4
mode[3] => Equal8.IN4
mode[3] => Equal9.IN4
mode[3] => Equal10.IN4
mode[3] => Equal11.IN4
mode[3] => Equal12.IN4
mode[3] => Equal13.IN4
mode[3] => Equal14.IN4
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|clock_fix:inst60
clk_sys => clk_fix~reg0.CLK
clk_sys => \clkf:cnt[0].CLK
clk_sys => \clkf:cnt[1].CLK
clk_sys => \clkf:cnt[2].CLK
clk_sys => \clkf:cnt[3].CLK
clk_sys => \clkf:cnt[4].CLK
clk_sys => \clkf:cnt[5].CLK
clk_sys => \clkf:cnt[6].CLK
clk_sys => \clkf:cnt[7].CLK
clk_sys => \clkf:cnt[8].CLK
clk_sys => \clkf:cnt[9].CLK
clk_sys => \clkf:cnt[10].CLK
clk_sys => \clkf:cnt[11].CLK
clk_sys => \clkf:cnt[12].CLK
clk_sys => \clkf:cnt[13].CLK
clk_sys => \clkf:cnt[14].CLK
clk_sys => \clkf:cnt[15].CLK
clk_sys => \clkf:cnt[16].CLK
clk_sys => \clkf:cnt[17].CLK
clk_sys => \clkf:cnt[18].CLK
clk_sys => \clkf:cnt[19].CLK
clk_sys => \clkf:cnt[20].CLK
clk_sys => \clkf:cnt[21].CLK
clk_fix <= clk_fix~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2click:inst78
clk => button_neg.CLK
clk => button_pos.CLK
rst => button_neg.ACLR
rst => button_pos.ACLR
button => button_pos.DATAIN
click <= click.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEGclkf:inst34
clk_sys => clk_fixp~reg0.CLK
clk_sys => clk_fix~reg0.CLK
clk_sys => \clkf:cnt[0].CLK
clk_sys => \clkf:cnt[1].CLK
clk_sys => \clkf:cnt[2].CLK
clk_sys => \clkf:cnt[3].CLK
clk_sys => \clkf:cnt[4].CLK
clk_sys => \clkf:cnt[5].CLK
clk_sys => \clkf:cnt[6].CLK
clk_sys => \clkf:cnt[7].CLK
clk_sys => \clkf:cnt[8].CLK
clk_sys => \clkf:cnt[9].CLK
clk_sys => \clkf:cnt[10].CLK
clk_sys => \clkf:cnt[11].CLK
clk_sys => \clkf:cnt[12].CLK
clk_sys => \clkf:cnt[13].CLK
clk_sys => \clkf:cnt[14].CLK
clk_sys => \clkf:cnt[15].CLK
clk_sys => \clkf:cnt[16].CLK
clk_sys => \clkf:cnt[17].CLK
clk_sys => \clkf:cnt[18].CLK
clk_sys => \clkf:cnt[19].CLK
clk_sys => \clkf:cnt[20].CLK
clk_sys => \clkf:cnt[21].CLK
clk_sys => \clkf:cnt[22].CLK
clk_sys => \clkf:cnt[23].CLK
clk_fix <= clk_fix~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_fixp <= clk_fixp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|LED_modectrl:inst61
space => LED_mode.OUTPUTSELECT
space => LED_mode.DATAA
space => LED_mode.DATAA
enter => LED_mode.OUTPUTSELECT
enter => LED_mode.OUTPUTSELECT
enter => LED_mode.OUTPUTSELECT
esc => LED_mode.OUTPUTSELECT
esc => LED_mode.OUTPUTSELECT
esc => LED_mode.OUTPUTSELECT
esc => LED_mode.DATAA
load => LED_mode.OUTPUTSELECT
load => LED_mode.OUTPUTSELECT
load => LED_mode.OUTPUTSELECT
load => LED_mode.OUTPUTSELECT
music[20] => Equal0.IN20
music[19] => Equal0.IN19
music[18] => Equal0.IN18
music[17] => Equal0.IN17
music[16] => Equal0.IN16
music[15] => Equal0.IN15
music[14] => Equal0.IN14
music[13] => Equal0.IN13
music[12] => Equal0.IN12
music[11] => Equal0.IN11
music[10] => Equal0.IN10
music[9] => Equal0.IN9
music[8] => Equal0.IN8
music[7] => Equal0.IN7
music[6] => Equal0.IN6
music[5] => Equal0.IN5
music[4] => Equal0.IN4
music[3] => Equal0.IN3
music[2] => Equal0.IN2
music[1] => Equal0.IN1
music[0] => Equal0.IN0
LED_mode[0] <= LED_mode.DB_MAX_OUTPUT_PORT_TYPE
LED_mode[1] <= LED_mode.DB_MAX_OUTPUT_PORT_TYPE
LED_mode[2] <= LED_mode.DB_MAX_OUTPUT_PORT_TYPE
LED_mode[3] <= LED_mode.DB_MAX_OUTPUT_PORT_TYPE


|Eano|springdri:inst202
con => \beha:cnt[0].CLK
con => \beha:cnt[1].CLK
con => \beha:cnt[2].CLK
con => \beha:cnt[3].CLK
con => \beha:cnt[4].CLK
con => \beha:cnt[5].CLK
con => \beha:cnt[6].CLK
con => \beha:cnt[7].CLK
con => \beha:driver[4].CLK
con => \beha:driver[3].CLK
con => \beha:driver[2].CLK
con => \beha:driver[1].CLK
con => \beha:driver[0].CLK
en => \beha:driver[4].ACLR
en => \beha:driver[3].ACLR
en => \beha:driver[2].ACLR
en => \beha:driver[1].ACLR
en => \beha:driver[0].ACLR
en => \beha:cnt[0].ENA
en => \beha:cnt[7].ENA
en => \beha:cnt[6].ENA
en => \beha:cnt[5].ENA
en => \beha:cnt[4].ENA
en => \beha:cnt[3].ENA
en => \beha:cnt[2].ENA
en => \beha:cnt[1].ENA
spri[1] <= \beha:driver[1].DB_MAX_OUTPUT_PORT_TYPE
spri[0] <= \beha:driver[0].DB_MAX_OUTPUT_PORT_TYPE
ligh[2] <= \beha:driver[4].DB_MAX_OUTPUT_PORT_TYPE
ligh[1] <= \beha:driver[3].DB_MAX_OUTPUT_PORT_TYPE
ligh[0] <= \beha:driver[2].DB_MAX_OUTPUT_PORT_TYPE


|Eano|key2spring:inst4
clk_mus => key_now[20].CLK
clk_mus => key_now[19].CLK
clk_mus => key_now[18].CLK
clk_mus => key_now[17].CLK
clk_mus => key_now[16].CLK
clk_mus => key_now[15].CLK
clk_mus => key_now[14].CLK
clk_mus => key_now[13].CLK
clk_mus => key_now[12].CLK
clk_mus => key_now[11].CLK
clk_mus => key_now[10].CLK
clk_mus => key_now[9].CLK
clk_mus => key_now[8].CLK
clk_mus => key_now[7].CLK
clk_mus => key_now[6].CLK
clk_mus => key_now[5].CLK
clk_mus => key_now[4].CLK
clk_mus => key_now[3].CLK
clk_mus => key_now[2].CLK
clk_mus => key_now[1].CLK
clk_mus => key_now[0].CLK
clk_mus => key_pas[20].CLK
clk_mus => key_pas[19].CLK
clk_mus => key_pas[18].CLK
clk_mus => key_pas[17].CLK
clk_mus => key_pas[16].CLK
clk_mus => key_pas[15].CLK
clk_mus => key_pas[14].CLK
clk_mus => key_pas[13].CLK
clk_mus => key_pas[12].CLK
clk_mus => key_pas[11].CLK
clk_mus => key_pas[10].CLK
clk_mus => key_pas[9].CLK
clk_mus => key_pas[8].CLK
clk_mus => key_pas[7].CLK
clk_mus => key_pas[6].CLK
clk_mus => key_pas[5].CLK
clk_mus => key_pas[4].CLK
clk_mus => key_pas[3].CLK
clk_mus => key_pas[2].CLK
clk_mus => key_pas[1].CLK
clk_mus => key_pas[0].CLK
clk_mus => con~reg0.CLK
en => con~reg0.ACLR
en => key_now[20].ENA
en => key_pas[0].ENA
en => key_pas[1].ENA
en => key_pas[2].ENA
en => key_pas[3].ENA
en => key_pas[4].ENA
en => key_pas[5].ENA
en => key_pas[6].ENA
en => key_pas[7].ENA
en => key_pas[8].ENA
en => key_pas[9].ENA
en => key_pas[10].ENA
en => key_pas[11].ENA
en => key_pas[12].ENA
en => key_pas[13].ENA
en => key_pas[14].ENA
en => key_pas[15].ENA
en => key_pas[16].ENA
en => key_pas[17].ENA
en => key_pas[18].ENA
en => key_pas[19].ENA
en => key_pas[20].ENA
en => key_now[0].ENA
en => key_now[1].ENA
en => key_now[2].ENA
en => key_now[3].ENA
en => key_now[4].ENA
en => key_now[5].ENA
en => key_now[6].ENA
en => key_now[7].ENA
en => key_now[8].ENA
en => key_now[9].ENA
en => key_now[10].ENA
en => key_now[11].ENA
en => key_now[12].ENA
en => key_now[13].ENA
en => key_now[14].ENA
en => key_now[15].ENA
en => key_now[16].ENA
en => key_now[17].ENA
en => key_now[18].ENA
en => key_now[19].ENA
key[20] => key_now[20].DATAIN
key[19] => key_now[19].DATAIN
key[18] => key_now[18].DATAIN
key[17] => key_now[17].DATAIN
key[16] => key_now[16].DATAIN
key[15] => key_now[15].DATAIN
key[14] => key_now[14].DATAIN
key[13] => key_now[13].DATAIN
key[12] => key_now[12].DATAIN
key[11] => key_now[11].DATAIN
key[10] => key_now[10].DATAIN
key[9] => key_now[9].DATAIN
key[8] => key_now[8].DATAIN
key[7] => key_now[7].DATAIN
key[6] => key_now[6].DATAIN
key[5] => key_now[5].DATAIN
key[4] => key_now[4].DATAIN
key[3] => key_now[3].DATAIN
key[2] => key_now[2].DATAIN
key[1] => key_now[1].DATAIN
key[0] => key_now[0].DATAIN
con <= con~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|clock_music:inst21
clk_sys => clk_mus~reg0.CLK
clk_sys => \clks:cnt[0].CLK
clk_sys => \clks:cnt[1].CLK
clk_sys => \clks:cnt[2].CLK
clk_sys => \clks:cnt[3].CLK
clk_sys => \clks:cnt[4].CLK
clk_sys => \clks:cnt[5].CLK
clk_sys => \clks:cnt[6].CLK
clk_sys => \clks:cnt[7].CLK
clk_sys => \clks:cnt[8].CLK
clk_sys => \clks:cnt[9].CLK
clk_sys => \clks:cnt[10].CLK
clk_sys => \clks:cnt[11].CLK
clk_sys => \clks:cnt[12].CLK
clk_sys => \clks:cnt[13].CLK
clk_sys => \clks:cnt[14].CLK
clk_sys => \clks:cnt[15].CLK
clk_sys => \clks:cnt[16].CLK
clk_sys => \clks:cnt[17].CLK
clk_sys => \clks:cnt[18].CLK
clk_sys => \clks:cnt[19].CLK
clk_sys => \clks:cnt[20].CLK
clk_sys => \clks:cnt[21].CLK
clk_sys => \clks:cnt[22].CLK
clk_sys => \clks:cnt[23].CLK
clk_sys => \clks:cnt[24].CLK
clk_sys => \clks:cnt[25].CLK
clk_sys => \clks:cnt[26].CLK
tar[0] => Equal0.IN2
tar[0] => Equal1.IN1
tar[0] => Equal2.IN2
tar[0] => Equal3.IN1
tar[0] => Equal4.IN2
tar[0] => Equal5.IN0
tar[0] => Equal6.IN2
tar[1] => Equal0.IN1
tar[1] => Equal1.IN2
tar[1] => Equal2.IN1
tar[1] => Equal3.IN0
tar[1] => Equal4.IN0
tar[1] => Equal5.IN2
tar[1] => Equal6.IN1
tar[2] => Equal0.IN0
tar[2] => Equal1.IN0
tar[2] => Equal2.IN0
tar[2] => Equal3.IN2
tar[2] => Equal4.IN1
tar[2] => Equal5.IN1
tar[2] => Equal6.IN0
clk_mus <= clk_mus~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|mus_fre_ctrl:inst81
rst => tar_tmp[0].OUTPUTSELECT
rst => tar_tmp[1].OUTPUTSELECT
rst => tar_tmp[2].IN1
rst => tar_tmp[2].OUTPUTSELECT
num[7] => tar_tmp[0].OUTPUTSELECT
num[7] => tar_tmp[1].OUTPUTSELECT
num[7] => tar_tmp[2].IN1
num[7] => tar_tmp[2].OUTPUTSELECT
num[6] => tar_tmp[0].OUTPUTSELECT
num[6] => tar_tmp[1].OUTPUTSELECT
num[6] => tar_tmp[2].IN1
num[6] => tar_tmp[2].OUTPUTSELECT
num[5] => tar_tmp[0].OUTPUTSELECT
num[5] => tar_tmp[1].OUTPUTSELECT
num[5] => tar_tmp[2].IN1
num[5] => tar_tmp[2].OUTPUTSELECT
num[4] => tar_tmp[0].OUTPUTSELECT
num[4] => tar_tmp[1].OUTPUTSELECT
num[4] => tar_tmp[2].IN1
num[4] => tar_tmp[2].DATAA
num[3] => tar_tmp[0].OUTPUTSELECT
num[3] => tar_tmp[1].OUTPUTSELECT
num[3] => tar_tmp[2].IN1
num[2] => tar_tmp[0].OUTPUTSELECT
num[2] => tar_tmp[2].IN1
num[2] => tar_tmp[1].DATAA
num[1] => tar_tmp[2].IN0
num[1] => tar_tmp[0].DATAA
num[0] => tar_tmp[2].IN1
tar[0] <= tar_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
tar[1] <= tar_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
tar[2] <= tar_tmp[2].DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15
clk => segclk:b2v_inst4.clk_sys
en => segdisp:b2v_inst1.en
start => seginpu:b2v_inst14.start
data0[0] => seginpu:b2v_inst14.data0[0]
data0[1] => seginpu:b2v_inst14.data0[1]
data0[2] => seginpu:b2v_inst14.data0[2]
data0[3] => seginpu:b2v_inst14.data0[3]
data0[4] => seginpu:b2v_inst14.data0[4]
data0[5] => seginpu:b2v_inst14.data0[5]
data1[0] => seginpu:b2v_inst14.data1[0]
data1[1] => seginpu:b2v_inst14.data1[1]
data1[2] => seginpu:b2v_inst14.data1[2]
data1[3] => seginpu:b2v_inst14.data1[3]
data1[4] => seginpu:b2v_inst14.data1[4]
data1[5] => seginpu:b2v_inst14.data1[5]
data2[0] => seginpu:b2v_inst14.data2[0]
data2[1] => seginpu:b2v_inst14.data2[1]
data2[2] => seginpu:b2v_inst14.data2[2]
data2[3] => seginpu:b2v_inst14.data2[3]
data2[4] => seginpu:b2v_inst14.data2[4]
data2[5] => seginpu:b2v_inst14.data2[5]
data3[0] => seginpu:b2v_inst14.data3[0]
data3[1] => seginpu:b2v_inst14.data3[1]
data3[2] => seginpu:b2v_inst14.data3[2]
data3[3] => seginpu:b2v_inst14.data3[3]
data3[4] => seginpu:b2v_inst14.data3[4]
data3[5] => seginpu:b2v_inst14.data3[5]
data4[0] => seginpu:b2v_inst14.data4[0]
data4[1] => seginpu:b2v_inst14.data4[1]
data4[2] => seginpu:b2v_inst14.data4[2]
data4[3] => seginpu:b2v_inst14.data4[3]
data4[4] => seginpu:b2v_inst14.data4[4]
data4[5] => seginpu:b2v_inst14.data4[5]
data5[0] => seginpu:b2v_inst14.data5[0]
data5[1] => seginpu:b2v_inst14.data5[1]
data5[2] => seginpu:b2v_inst14.data5[2]
data5[3] => seginpu:b2v_inst14.data5[3]
data5[4] => seginpu:b2v_inst14.data5[4]
data5[5] => seginpu:b2v_inst14.data5[5]
cs[5] <= segdisp:b2v_inst1.cs[0]
cs[4] <= segdisp:b2v_inst1.cs[1]
cs[3] <= segdisp:b2v_inst1.cs[2]
cs[2] <= segdisp:b2v_inst1.cs[3]
cs[1] <= segdisp:b2v_inst1.cs[4]
cs[0] <= segdisp:b2v_inst1.cs[5]
seg[0] <= segdisp:b2v_inst1.disp[0]
seg[1] <= segdisp:b2v_inst1.disp[1]
seg[2] <= segdisp:b2v_inst1.disp[2]
seg[3] <= segdisp:b2v_inst1.disp[3]
seg[4] <= segdisp:b2v_inst1.disp[4]
seg[5] <= segdisp:b2v_inst1.disp[5]
seg[6] <= segdisp:b2v_inst1.disp[6]
seg[7] <= segdisp:b2v_inst1.disp[7]


|Eano|SEG:inst15|SEGdata:b2v_inst
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdisp:b2v_inst1
clk_sys => disp[0]~reg0.CLK
clk_sys => disp[1]~reg0.CLK
clk_sys => disp[2]~reg0.CLK
clk_sys => disp[3]~reg0.CLK
clk_sys => disp[4]~reg0.CLK
clk_sys => disp[5]~reg0.CLK
clk_sys => disp[6]~reg0.CLK
clk_sys => disp[7]~reg0.CLK
clk_sys => cs[0]~reg0.CLK
clk_sys => cs[1]~reg0.CLK
clk_sys => cs[2]~reg0.CLK
clk_sys => cs[3]~reg0.CLK
clk_sys => cs[4]~reg0.CLK
clk_sys => cs[5]~reg0.CLK
clk_sys => cnt[0].CLK
clk_sys => cnt[1].CLK
clk_sys => cnt[2].CLK
en => cs[0]~reg0.PRESET
en => cs[1]~reg0.PRESET
en => cs[2]~reg0.PRESET
en => cs[3]~reg0.PRESET
en => cs[4]~reg0.PRESET
en => cs[5]~reg0.PRESET
en => cnt[0].ACLR
en => cnt[1].ACLR
en => cnt[2].ACLR
data[0] => Equal1.IN11
data[0] => Equal7.IN11
data[0] => Equal8.IN11
data[0] => Equal9.IN11
data[0] => Equal10.IN11
data[0] => Equal11.IN11
data[0] => Equal12.IN11
data[0] => Equal13.IN11
data[0] => Equal14.IN11
data[0] => Equal15.IN11
data[0] => Equal16.IN11
data[0] => Equal17.IN11
data[0] => Equal18.IN11
data[0] => Equal19.IN11
data[0] => Equal20.IN11
data[0] => Equal21.IN11
data[0] => Equal22.IN11
data[0] => Equal23.IN11
data[0] => Equal24.IN11
data[0] => Equal25.IN11
data[0] => Equal26.IN11
data[0] => Equal27.IN11
data[0] => Equal28.IN11
data[0] => Equal29.IN11
data[0] => Equal30.IN11
data[0] => Equal31.IN11
data[0] => Equal32.IN11
data[0] => Equal33.IN11
data[0] => Equal34.IN11
data[0] => Equal35.IN11
data[0] => Equal36.IN11
data[0] => Equal37.IN11
data[0] => Equal38.IN11
data[0] => Equal39.IN11
data[0] => Equal40.IN11
data[0] => Equal41.IN11
data[0] => Equal42.IN11
data[0] => Equal43.IN11
data[0] => Equal44.IN11
data[0] => Equal45.IN11
data[0] => Equal46.IN11
data[0] => Equal47.IN11
data[0] => Equal48.IN11
data[0] => Equal49.IN11
data[0] => Equal50.IN11
data[0] => Equal51.IN11
data[0] => Equal52.IN11
data[0] => Equal53.IN11
data[0] => Equal54.IN11
data[0] => Equal55.IN11
data[0] => Equal56.IN11
data[0] => Equal57.IN11
data[0] => Equal58.IN11
data[0] => Equal59.IN11
data[0] => Equal60.IN11
data[0] => Equal61.IN11
data[0] => Equal62.IN11
data[0] => Equal63.IN11
data[0] => Equal64.IN11
data[0] => Equal65.IN11
data[0] => Equal66.IN11
data[0] => Equal67.IN11
data[0] => Equal68.IN11
data[0] => Equal69.IN11
data[1] => Equal1.IN10
data[1] => Equal7.IN10
data[1] => Equal8.IN10
data[1] => Equal9.IN10
data[1] => Equal10.IN10
data[1] => Equal11.IN10
data[1] => Equal12.IN10
data[1] => Equal13.IN10
data[1] => Equal14.IN10
data[1] => Equal15.IN10
data[1] => Equal16.IN10
data[1] => Equal17.IN10
data[1] => Equal18.IN10
data[1] => Equal19.IN10
data[1] => Equal20.IN10
data[1] => Equal21.IN10
data[1] => Equal22.IN10
data[1] => Equal23.IN10
data[1] => Equal24.IN10
data[1] => Equal25.IN10
data[1] => Equal26.IN10
data[1] => Equal27.IN10
data[1] => Equal28.IN10
data[1] => Equal29.IN10
data[1] => Equal30.IN10
data[1] => Equal31.IN10
data[1] => Equal32.IN10
data[1] => Equal33.IN10
data[1] => Equal34.IN10
data[1] => Equal35.IN10
data[1] => Equal36.IN10
data[1] => Equal37.IN10
data[1] => Equal38.IN10
data[1] => Equal39.IN10
data[1] => Equal40.IN10
data[1] => Equal41.IN10
data[1] => Equal42.IN10
data[1] => Equal43.IN10
data[1] => Equal44.IN10
data[1] => Equal45.IN10
data[1] => Equal46.IN10
data[1] => Equal47.IN10
data[1] => Equal48.IN10
data[1] => Equal49.IN10
data[1] => Equal50.IN10
data[1] => Equal51.IN10
data[1] => Equal52.IN10
data[1] => Equal53.IN10
data[1] => Equal54.IN10
data[1] => Equal55.IN10
data[1] => Equal56.IN10
data[1] => Equal57.IN10
data[1] => Equal58.IN10
data[1] => Equal59.IN10
data[1] => Equal60.IN10
data[1] => Equal61.IN10
data[1] => Equal62.IN10
data[1] => Equal63.IN10
data[1] => Equal64.IN10
data[1] => Equal65.IN10
data[1] => Equal66.IN10
data[1] => Equal67.IN10
data[1] => Equal68.IN10
data[1] => Equal69.IN10
data[2] => Equal1.IN9
data[2] => Equal7.IN9
data[2] => Equal8.IN9
data[2] => Equal9.IN9
data[2] => Equal10.IN9
data[2] => Equal11.IN9
data[2] => Equal12.IN9
data[2] => Equal13.IN9
data[2] => Equal14.IN9
data[2] => Equal15.IN9
data[2] => Equal16.IN9
data[2] => Equal17.IN9
data[2] => Equal18.IN9
data[2] => Equal19.IN9
data[2] => Equal20.IN9
data[2] => Equal21.IN9
data[2] => Equal22.IN9
data[2] => Equal23.IN9
data[2] => Equal24.IN9
data[2] => Equal25.IN9
data[2] => Equal26.IN9
data[2] => Equal27.IN9
data[2] => Equal28.IN9
data[2] => Equal29.IN9
data[2] => Equal30.IN9
data[2] => Equal31.IN9
data[2] => Equal32.IN9
data[2] => Equal33.IN9
data[2] => Equal34.IN9
data[2] => Equal35.IN9
data[2] => Equal36.IN9
data[2] => Equal37.IN9
data[2] => Equal38.IN9
data[2] => Equal39.IN9
data[2] => Equal40.IN9
data[2] => Equal41.IN9
data[2] => Equal42.IN9
data[2] => Equal43.IN9
data[2] => Equal44.IN9
data[2] => Equal45.IN9
data[2] => Equal46.IN9
data[2] => Equal47.IN9
data[2] => Equal48.IN9
data[2] => Equal49.IN9
data[2] => Equal50.IN9
data[2] => Equal51.IN9
data[2] => Equal52.IN9
data[2] => Equal53.IN9
data[2] => Equal54.IN9
data[2] => Equal55.IN9
data[2] => Equal56.IN9
data[2] => Equal57.IN9
data[2] => Equal58.IN9
data[2] => Equal59.IN9
data[2] => Equal60.IN9
data[2] => Equal61.IN9
data[2] => Equal62.IN9
data[2] => Equal63.IN9
data[2] => Equal64.IN9
data[2] => Equal65.IN9
data[2] => Equal66.IN9
data[2] => Equal67.IN9
data[2] => Equal68.IN9
data[2] => Equal69.IN9
data[3] => Equal1.IN8
data[3] => Equal7.IN8
data[3] => Equal8.IN8
data[3] => Equal9.IN8
data[3] => Equal10.IN8
data[3] => Equal11.IN8
data[3] => Equal12.IN8
data[3] => Equal13.IN8
data[3] => Equal14.IN8
data[3] => Equal15.IN8
data[3] => Equal16.IN8
data[3] => Equal17.IN8
data[3] => Equal18.IN8
data[3] => Equal19.IN8
data[3] => Equal20.IN8
data[3] => Equal21.IN8
data[3] => Equal22.IN8
data[3] => Equal23.IN8
data[3] => Equal24.IN8
data[3] => Equal25.IN8
data[3] => Equal26.IN8
data[3] => Equal27.IN8
data[3] => Equal28.IN8
data[3] => Equal29.IN8
data[3] => Equal30.IN8
data[3] => Equal31.IN8
data[3] => Equal32.IN8
data[3] => Equal33.IN8
data[3] => Equal34.IN8
data[3] => Equal35.IN8
data[3] => Equal36.IN8
data[3] => Equal37.IN8
data[3] => Equal38.IN8
data[3] => Equal39.IN8
data[3] => Equal40.IN8
data[3] => Equal41.IN8
data[3] => Equal42.IN8
data[3] => Equal43.IN8
data[3] => Equal44.IN8
data[3] => Equal45.IN8
data[3] => Equal46.IN8
data[3] => Equal47.IN8
data[3] => Equal48.IN8
data[3] => Equal49.IN8
data[3] => Equal50.IN8
data[3] => Equal51.IN8
data[3] => Equal52.IN8
data[3] => Equal53.IN8
data[3] => Equal54.IN8
data[3] => Equal55.IN8
data[3] => Equal56.IN8
data[3] => Equal57.IN8
data[3] => Equal58.IN8
data[3] => Equal59.IN8
data[3] => Equal60.IN8
data[3] => Equal61.IN8
data[3] => Equal62.IN8
data[3] => Equal63.IN8
data[3] => Equal64.IN8
data[3] => Equal65.IN8
data[3] => Equal66.IN8
data[3] => Equal67.IN8
data[3] => Equal68.IN8
data[3] => Equal69.IN8
data[4] => Equal1.IN7
data[4] => Equal7.IN7
data[4] => Equal8.IN7
data[4] => Equal9.IN7
data[4] => Equal10.IN7
data[4] => Equal11.IN7
data[4] => Equal12.IN7
data[4] => Equal13.IN7
data[4] => Equal14.IN7
data[4] => Equal15.IN7
data[4] => Equal16.IN7
data[4] => Equal17.IN7
data[4] => Equal18.IN7
data[4] => Equal19.IN7
data[4] => Equal20.IN7
data[4] => Equal21.IN7
data[4] => Equal22.IN7
data[4] => Equal23.IN7
data[4] => Equal24.IN7
data[4] => Equal25.IN7
data[4] => Equal26.IN7
data[4] => Equal27.IN7
data[4] => Equal28.IN7
data[4] => Equal29.IN7
data[4] => Equal30.IN7
data[4] => Equal31.IN7
data[4] => Equal32.IN7
data[4] => Equal33.IN7
data[4] => Equal34.IN7
data[4] => Equal35.IN7
data[4] => Equal36.IN7
data[4] => Equal37.IN7
data[4] => Equal38.IN7
data[4] => Equal39.IN7
data[4] => Equal40.IN7
data[4] => Equal41.IN7
data[4] => Equal42.IN7
data[4] => Equal43.IN7
data[4] => Equal44.IN7
data[4] => Equal45.IN7
data[4] => Equal46.IN7
data[4] => Equal47.IN7
data[4] => Equal48.IN7
data[4] => Equal49.IN7
data[4] => Equal50.IN7
data[4] => Equal51.IN7
data[4] => Equal52.IN7
data[4] => Equal53.IN7
data[4] => Equal54.IN7
data[4] => Equal55.IN7
data[4] => Equal56.IN7
data[4] => Equal57.IN7
data[4] => Equal58.IN7
data[4] => Equal59.IN7
data[4] => Equal60.IN7
data[4] => Equal61.IN7
data[4] => Equal62.IN7
data[4] => Equal63.IN7
data[4] => Equal64.IN7
data[4] => Equal65.IN7
data[4] => Equal66.IN7
data[4] => Equal67.IN7
data[4] => Equal68.IN7
data[4] => Equal69.IN7
data[5] => Equal1.IN6
data[5] => Equal7.IN6
data[5] => Equal8.IN6
data[5] => Equal9.IN6
data[5] => Equal10.IN6
data[5] => Equal11.IN6
data[5] => Equal12.IN6
data[5] => Equal13.IN6
data[5] => Equal14.IN6
data[5] => Equal15.IN6
data[5] => Equal16.IN6
data[5] => Equal17.IN6
data[5] => Equal18.IN6
data[5] => Equal19.IN6
data[5] => Equal20.IN6
data[5] => Equal21.IN6
data[5] => Equal22.IN6
data[5] => Equal23.IN6
data[5] => Equal24.IN6
data[5] => Equal25.IN6
data[5] => Equal26.IN6
data[5] => Equal27.IN6
data[5] => Equal28.IN6
data[5] => Equal29.IN6
data[5] => Equal30.IN6
data[5] => Equal31.IN6
data[5] => Equal32.IN6
data[5] => Equal33.IN6
data[5] => Equal34.IN6
data[5] => Equal35.IN6
data[5] => Equal36.IN6
data[5] => Equal37.IN6
data[5] => Equal38.IN6
data[5] => Equal39.IN6
data[5] => Equal40.IN6
data[5] => Equal41.IN6
data[5] => Equal42.IN6
data[5] => Equal43.IN6
data[5] => Equal44.IN6
data[5] => Equal45.IN6
data[5] => Equal46.IN6
data[5] => Equal47.IN6
data[5] => Equal48.IN6
data[5] => Equal49.IN6
data[5] => Equal50.IN6
data[5] => Equal51.IN6
data[5] => Equal52.IN6
data[5] => Equal53.IN6
data[5] => Equal54.IN6
data[5] => Equal55.IN6
data[5] => Equal56.IN6
data[5] => Equal57.IN6
data[5] => Equal58.IN6
data[5] => Equal59.IN6
data[5] => Equal60.IN6
data[5] => Equal61.IN6
data[5] => Equal62.IN6
data[5] => Equal63.IN6
data[5] => Equal64.IN6
data[5] => Equal65.IN6
data[5] => Equal66.IN6
data[5] => Equal67.IN6
data[5] => Equal68.IN6
data[5] => Equal69.IN6
disp[0] <= disp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[1] <= disp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[2] <= disp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[3] <= disp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[4] <= disp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[5] <= disp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[6] <= disp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp[7] <= disp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[0] <= cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[1] <= cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[2] <= cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[3] <= cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[4] <= cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs[5] <= cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdata:b2v_inst10
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGinpu:b2v_inst14
clk_sys => pst~1.DATAIN
start => pst~3.DATAIN
data0[0] => Selector2.IN2
data0[1] => Selector1.IN2
data0[2] => Selector0.IN2
data0[3] => Selector3.IN2
data0[4] => Selector4.IN2
data0[5] => Selector5.IN2
data1[0] => Selector2.IN3
data1[1] => Selector1.IN3
data1[2] => Selector0.IN3
data1[3] => Selector3.IN3
data1[4] => Selector4.IN3
data1[5] => Selector5.IN3
data2[0] => Selector2.IN4
data2[1] => Selector1.IN4
data2[2] => Selector0.IN4
data2[3] => Selector3.IN4
data2[4] => Selector4.IN4
data2[5] => Selector5.IN4
data3[0] => Selector2.IN5
data3[1] => Selector1.IN5
data3[2] => Selector0.IN5
data3[3] => Selector3.IN5
data3[4] => Selector4.IN5
data3[5] => Selector5.IN5
data4[0] => Selector2.IN6
data4[1] => Selector1.IN6
data4[2] => Selector0.IN6
data4[3] => Selector3.IN6
data4[4] => Selector4.IN6
data4[5] => Selector5.IN6
data5[0] => Selector2.IN7
data5[1] => Selector1.IN7
data5[2] => Selector0.IN7
data5[3] => Selector3.IN7
data5[4] => Selector4.IN7
data5[5] => Selector5.IN7
rst <= rst.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGclk:b2v_inst4
clk_sys => clk_fix~reg0.CLK
clk_sys => \clkf:cnt[0].CLK
clk_sys => \clkf:cnt[1].CLK
clk_sys => \clkf:cnt[2].CLK
clk_sys => \clkf:cnt[3].CLK
clk_sys => \clkf:cnt[4].CLK
clk_sys => \clkf:cnt[5].CLK
clk_sys => \clkf:cnt[6].CLK
clk_sys => \clkf:cnt[7].CLK
clk_sys => \clkf:cnt[8].CLK
clk_sys => \clkf:cnt[9].CLK
clk_sys => \clkf:cnt[10].CLK
clk_sys => \clkf:cnt[11].CLK
clk_fix <= clk_fix~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdata:b2v_inst6
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdata:b2v_inst7
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdata:b2v_inst8
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG:inst15|SEGdata:b2v_inst9
clk_sys => data_out[0]~reg0.CLK
clk_sys => data_out[1]~reg0.CLK
clk_sys => data_out[2]~reg0.CLK
clk_sys => data_out[3]~reg0.CLK
clk_sys => data_out[4]~reg0.CLK
clk_sys => data_out[5]~reg0.CLK
rst => data_out[0]~reg0.PRESET
rst => data_out[1]~reg0.PRESET
rst => data_out[2]~reg0.PRESET
rst => data_out[3]~reg0.PRESET
rst => data_out[4]~reg0.PRESET
rst => data_out[5]~reg0.PRESET
data_flow[0] => data_out[0]~reg0.DATAIN
data_flow[1] => data_out[1]~reg0.DATAIN
data_flow[2] => data_out[2]~reg0.DATAIN
data_flow[3] => data_out[3]~reg0.DATAIN
data_flow[4] => data_out[4]~reg0.DATAIN
data_flow[5] => data_out[5]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEGflow:inst43
clk => pst~1.DATAIN
rst => pst~3.DATAIN
d0[0] => Selector35.IN0
d0[1] => Selector34.IN0
d0[2] => Selector33.IN0
d0[3] => Selector32.IN0
d0[4] => Selector31.IN0
d0[5] => Selector30.IN0
d1[0] => Selector29.IN0
d1[0] => Selector35.IN1
d1[1] => Selector28.IN0
d1[1] => Selector34.IN1
d1[2] => Selector27.IN0
d1[2] => Selector33.IN1
d1[3] => Selector26.IN0
d1[3] => Selector32.IN1
d1[4] => Selector25.IN0
d1[4] => Selector31.IN1
d1[5] => Selector24.IN0
d1[5] => Selector30.IN1
d2[0] => Selector23.IN0
d2[0] => Selector29.IN1
d2[0] => Selector35.IN2
d2[1] => Selector22.IN0
d2[1] => Selector28.IN1
d2[1] => Selector34.IN2
d2[2] => Selector21.IN0
d2[2] => Selector27.IN1
d2[2] => Selector33.IN2
d2[3] => Selector20.IN0
d2[3] => Selector26.IN1
d2[3] => Selector32.IN2
d2[4] => Selector19.IN0
d2[4] => Selector25.IN1
d2[4] => Selector31.IN2
d2[5] => Selector18.IN0
d2[5] => Selector24.IN1
d2[5] => Selector30.IN2
d3[0] => Selector17.IN1
d3[0] => Selector23.IN1
d3[0] => Selector29.IN2
d3[0] => Selector35.IN3
d3[1] => Selector16.IN1
d3[1] => Selector22.IN1
d3[1] => Selector28.IN2
d3[1] => Selector34.IN3
d3[2] => Selector15.IN1
d3[2] => Selector21.IN1
d3[2] => Selector27.IN2
d3[2] => Selector33.IN3
d3[3] => Selector14.IN1
d3[3] => Selector20.IN1
d3[3] => Selector26.IN2
d3[3] => Selector32.IN3
d3[4] => Selector13.IN1
d3[4] => Selector19.IN1
d3[4] => Selector25.IN2
d3[4] => Selector31.IN3
d3[5] => Selector12.IN1
d3[5] => Selector18.IN1
d3[5] => Selector24.IN2
d3[5] => Selector30.IN3
d4[0] => Selector11.IN2
d4[0] => Selector17.IN2
d4[0] => Selector23.IN2
d4[0] => Selector29.IN3
d4[0] => Selector35.IN4
d4[1] => Selector10.IN2
d4[1] => Selector16.IN2
d4[1] => Selector22.IN2
d4[1] => Selector28.IN3
d4[1] => Selector34.IN4
d4[2] => Selector9.IN2
d4[2] => Selector15.IN2
d4[2] => Selector21.IN2
d4[2] => Selector27.IN3
d4[2] => Selector33.IN4
d4[3] => Selector8.IN2
d4[3] => Selector14.IN2
d4[3] => Selector20.IN2
d4[3] => Selector26.IN3
d4[3] => Selector32.IN4
d4[4] => Selector7.IN2
d4[4] => Selector13.IN2
d4[4] => Selector19.IN2
d4[4] => Selector25.IN3
d4[4] => Selector31.IN4
d4[5] => Selector6.IN2
d4[5] => Selector12.IN2
d4[5] => Selector18.IN2
d4[5] => Selector24.IN3
d4[5] => Selector30.IN4
d5[0] => Selector5.IN2
d5[0] => Selector11.IN3
d5[0] => Selector17.IN3
d5[0] => Selector23.IN3
d5[0] => Selector29.IN4
d5[0] => Selector35.IN5
d5[1] => Selector4.IN2
d5[1] => Selector10.IN3
d5[1] => Selector16.IN3
d5[1] => Selector22.IN3
d5[1] => Selector28.IN4
d5[1] => Selector34.IN5
d5[2] => Selector3.IN2
d5[2] => Selector9.IN3
d5[2] => Selector15.IN3
d5[2] => Selector21.IN3
d5[2] => Selector27.IN4
d5[2] => Selector33.IN5
d5[3] => Selector2.IN2
d5[3] => Selector8.IN3
d5[3] => Selector14.IN3
d5[3] => Selector20.IN3
d5[3] => Selector26.IN4
d5[3] => Selector32.IN5
d5[4] => Selector1.IN2
d5[4] => Selector7.IN3
d5[4] => Selector13.IN3
d5[4] => Selector19.IN3
d5[4] => Selector25.IN4
d5[4] => Selector31.IN5
d5[5] => Selector0.IN2
d5[5] => Selector6.IN3
d5[5] => Selector12.IN3
d5[5] => Selector18.IN3
d5[5] => Selector24.IN4
d5[5] => Selector30.IN5
d6[0] => Equal0.IN11
d6[0] => Selector5.IN3
d6[0] => Selector11.IN4
d6[0] => Selector17.IN4
d6[0] => Selector23.IN4
d6[0] => Selector29.IN5
d6[0] => Selector35.IN6
d6[1] => Equal0.IN10
d6[1] => Selector4.IN3
d6[1] => Selector10.IN4
d6[1] => Selector16.IN4
d6[1] => Selector22.IN4
d6[1] => Selector28.IN5
d6[1] => Selector34.IN6
d6[2] => Equal0.IN9
d6[2] => Selector3.IN3
d6[2] => Selector9.IN4
d6[2] => Selector15.IN4
d6[2] => Selector21.IN4
d6[2] => Selector27.IN5
d6[2] => Selector33.IN6
d6[3] => Equal0.IN8
d6[3] => Selector2.IN3
d6[3] => Selector8.IN4
d6[3] => Selector14.IN4
d6[3] => Selector20.IN4
d6[3] => Selector26.IN5
d6[3] => Selector32.IN6
d6[4] => Equal0.IN7
d6[4] => Selector1.IN3
d6[4] => Selector7.IN4
d6[4] => Selector13.IN4
d6[4] => Selector19.IN4
d6[4] => Selector25.IN5
d6[4] => Selector31.IN6
d6[5] => Equal0.IN6
d6[5] => Selector0.IN3
d6[5] => Selector6.IN4
d6[5] => Selector12.IN4
d6[5] => Selector18.IN4
d6[5] => Selector24.IN5
d6[5] => Selector30.IN6
d7[0] => Equal1.IN11
d7[0] => Selector5.IN4
d7[0] => Selector11.IN5
d7[0] => Selector17.IN5
d7[0] => Selector23.IN5
d7[0] => Selector29.IN6
d7[0] => Selector35.IN7
d7[1] => Equal1.IN10
d7[1] => Selector4.IN4
d7[1] => Selector10.IN5
d7[1] => Selector16.IN5
d7[1] => Selector22.IN5
d7[1] => Selector28.IN6
d7[1] => Selector34.IN7
d7[2] => Equal1.IN9
d7[2] => Selector3.IN4
d7[2] => Selector9.IN5
d7[2] => Selector15.IN5
d7[2] => Selector21.IN5
d7[2] => Selector27.IN6
d7[2] => Selector33.IN7
d7[3] => Equal1.IN8
d7[3] => Selector2.IN4
d7[3] => Selector8.IN5
d7[3] => Selector14.IN5
d7[3] => Selector20.IN5
d7[3] => Selector26.IN6
d7[3] => Selector32.IN7
d7[4] => Equal1.IN7
d7[4] => Selector1.IN4
d7[4] => Selector7.IN5
d7[4] => Selector13.IN5
d7[4] => Selector19.IN5
d7[4] => Selector25.IN6
d7[4] => Selector31.IN7
d7[5] => Equal1.IN6
d7[5] => Selector0.IN4
d7[5] => Selector6.IN5
d7[5] => Selector12.IN5
d7[5] => Selector18.IN5
d7[5] => Selector24.IN6
d7[5] => Selector30.IN7
d8[0] => Equal2.IN11
d8[0] => Selector5.IN5
d8[0] => Selector11.IN6
d8[0] => Selector17.IN6
d8[0] => Selector23.IN6
d8[0] => Selector29.IN7
d8[0] => Selector35.IN8
d8[1] => Equal2.IN10
d8[1] => Selector4.IN5
d8[1] => Selector10.IN6
d8[1] => Selector16.IN6
d8[1] => Selector22.IN6
d8[1] => Selector28.IN7
d8[1] => Selector34.IN8
d8[2] => Equal2.IN9
d8[2] => Selector3.IN5
d8[2] => Selector9.IN6
d8[2] => Selector15.IN6
d8[2] => Selector21.IN6
d8[2] => Selector27.IN7
d8[2] => Selector33.IN8
d8[3] => Equal2.IN8
d8[3] => Selector2.IN5
d8[3] => Selector8.IN6
d8[3] => Selector14.IN6
d8[3] => Selector20.IN6
d8[3] => Selector26.IN7
d8[3] => Selector32.IN8
d8[4] => Equal2.IN7
d8[4] => Selector1.IN5
d8[4] => Selector7.IN6
d8[4] => Selector13.IN6
d8[4] => Selector19.IN6
d8[4] => Selector25.IN7
d8[4] => Selector31.IN8
d8[5] => Equal2.IN6
d8[5] => Selector0.IN5
d8[5] => Selector6.IN6
d8[5] => Selector12.IN6
d8[5] => Selector18.IN6
d8[5] => Selector24.IN7
d8[5] => Selector30.IN8
d9[0] => Equal3.IN11
d9[0] => Selector5.IN6
d9[0] => Selector11.IN7
d9[0] => Selector17.IN7
d9[0] => Selector23.IN7
d9[0] => Selector29.IN8
d9[0] => Selector35.IN9
d9[1] => Equal3.IN10
d9[1] => Selector4.IN6
d9[1] => Selector10.IN7
d9[1] => Selector16.IN7
d9[1] => Selector22.IN7
d9[1] => Selector28.IN8
d9[1] => Selector34.IN9
d9[2] => Equal3.IN9
d9[2] => Selector3.IN6
d9[2] => Selector9.IN7
d9[2] => Selector15.IN7
d9[2] => Selector21.IN7
d9[2] => Selector27.IN8
d9[2] => Selector33.IN9
d9[3] => Equal3.IN8
d9[3] => Selector2.IN6
d9[3] => Selector8.IN7
d9[3] => Selector14.IN7
d9[3] => Selector20.IN7
d9[3] => Selector26.IN8
d9[3] => Selector32.IN9
d9[4] => Equal3.IN7
d9[4] => Selector1.IN6
d9[4] => Selector7.IN7
d9[4] => Selector13.IN7
d9[4] => Selector19.IN7
d9[4] => Selector25.IN8
d9[4] => Selector31.IN9
d9[5] => Equal3.IN6
d9[5] => Selector0.IN6
d9[5] => Selector6.IN7
d9[5] => Selector12.IN7
d9[5] => Selector18.IN7
d9[5] => Selector24.IN8
d9[5] => Selector30.IN9
d10[0] => Equal4.IN11
d10[0] => Selector5.IN7
d10[0] => Selector11.IN8
d10[0] => Selector17.IN8
d10[0] => Selector23.IN8
d10[0] => Selector29.IN9
d10[0] => Selector35.IN10
d10[1] => Equal4.IN10
d10[1] => Selector4.IN7
d10[1] => Selector10.IN8
d10[1] => Selector16.IN8
d10[1] => Selector22.IN8
d10[1] => Selector28.IN9
d10[1] => Selector34.IN10
d10[2] => Equal4.IN9
d10[2] => Selector3.IN7
d10[2] => Selector9.IN8
d10[2] => Selector15.IN8
d10[2] => Selector21.IN8
d10[2] => Selector27.IN9
d10[2] => Selector33.IN10
d10[3] => Equal4.IN8
d10[3] => Selector2.IN7
d10[3] => Selector8.IN8
d10[3] => Selector14.IN8
d10[3] => Selector20.IN8
d10[3] => Selector26.IN9
d10[3] => Selector32.IN10
d10[4] => Equal4.IN7
d10[4] => Selector1.IN7
d10[4] => Selector7.IN8
d10[4] => Selector13.IN8
d10[4] => Selector19.IN8
d10[4] => Selector25.IN9
d10[4] => Selector31.IN10
d10[5] => Equal4.IN6
d10[5] => Selector0.IN7
d10[5] => Selector6.IN8
d10[5] => Selector12.IN8
d10[5] => Selector18.IN8
d10[5] => Selector24.IN9
d10[5] => Selector30.IN10
d11[0] => Equal5.IN11
d11[0] => Selector5.IN8
d11[0] => Selector11.IN9
d11[0] => Selector17.IN9
d11[0] => Selector23.IN9
d11[0] => Selector29.IN10
d11[0] => Selector35.IN11
d11[1] => Equal5.IN10
d11[1] => Selector4.IN8
d11[1] => Selector10.IN9
d11[1] => Selector16.IN9
d11[1] => Selector22.IN9
d11[1] => Selector28.IN10
d11[1] => Selector34.IN11
d11[2] => Equal5.IN9
d11[2] => Selector3.IN8
d11[2] => Selector9.IN9
d11[2] => Selector15.IN9
d11[2] => Selector21.IN9
d11[2] => Selector27.IN10
d11[2] => Selector33.IN11
d11[3] => Equal5.IN8
d11[3] => Selector2.IN8
d11[3] => Selector8.IN9
d11[3] => Selector14.IN9
d11[3] => Selector20.IN9
d11[3] => Selector26.IN10
d11[3] => Selector32.IN11
d11[4] => Equal5.IN7
d11[4] => Selector1.IN8
d11[4] => Selector7.IN9
d11[4] => Selector13.IN9
d11[4] => Selector19.IN9
d11[4] => Selector25.IN10
d11[4] => Selector31.IN11
d11[5] => Equal5.IN6
d11[5] => Selector0.IN8
d11[5] => Selector6.IN9
d11[5] => Selector12.IN9
d11[5] => Selector18.IN9
d11[5] => Selector24.IN10
d11[5] => Selector30.IN11
d12[0] => Equal6.IN11
d12[0] => Selector5.IN9
d12[0] => Selector11.IN10
d12[0] => Selector17.IN10
d12[0] => Selector23.IN10
d12[0] => Selector29.IN11
d12[0] => Selector35.IN12
d12[1] => Equal6.IN10
d12[1] => Selector4.IN9
d12[1] => Selector10.IN10
d12[1] => Selector16.IN10
d12[1] => Selector22.IN10
d12[1] => Selector28.IN11
d12[1] => Selector34.IN12
d12[2] => Equal6.IN9
d12[2] => Selector3.IN9
d12[2] => Selector9.IN10
d12[2] => Selector15.IN10
d12[2] => Selector21.IN10
d12[2] => Selector27.IN11
d12[2] => Selector33.IN12
d12[3] => Equal6.IN8
d12[3] => Selector2.IN9
d12[3] => Selector8.IN10
d12[3] => Selector14.IN10
d12[3] => Selector20.IN10
d12[3] => Selector26.IN11
d12[3] => Selector32.IN12
d12[4] => Equal6.IN7
d12[4] => Selector1.IN9
d12[4] => Selector7.IN10
d12[4] => Selector13.IN10
d12[4] => Selector19.IN10
d12[4] => Selector25.IN11
d12[4] => Selector31.IN12
d12[5] => Equal6.IN6
d12[5] => Selector0.IN9
d12[5] => Selector6.IN10
d12[5] => Selector12.IN10
d12[5] => Selector18.IN10
d12[5] => Selector24.IN11
d12[5] => Selector30.IN12
d13[0] => Equal7.IN11
d13[0] => Selector5.IN10
d13[0] => Selector11.IN11
d13[0] => Selector17.IN11
d13[0] => Selector23.IN11
d13[0] => Selector29.IN12
d13[0] => Selector35.IN13
d13[1] => Equal7.IN10
d13[1] => Selector4.IN10
d13[1] => Selector10.IN11
d13[1] => Selector16.IN11
d13[1] => Selector22.IN11
d13[1] => Selector28.IN12
d13[1] => Selector34.IN13
d13[2] => Equal7.IN9
d13[2] => Selector3.IN10
d13[2] => Selector9.IN11
d13[2] => Selector15.IN11
d13[2] => Selector21.IN11
d13[2] => Selector27.IN12
d13[2] => Selector33.IN13
d13[3] => Equal7.IN8
d13[3] => Selector2.IN10
d13[3] => Selector8.IN11
d13[3] => Selector14.IN11
d13[3] => Selector20.IN11
d13[3] => Selector26.IN12
d13[3] => Selector32.IN13
d13[4] => Equal7.IN7
d13[4] => Selector1.IN10
d13[4] => Selector7.IN11
d13[4] => Selector13.IN11
d13[4] => Selector19.IN11
d13[4] => Selector25.IN12
d13[4] => Selector31.IN13
d13[5] => Equal7.IN6
d13[5] => Selector0.IN10
d13[5] => Selector6.IN11
d13[5] => Selector12.IN11
d13[5] => Selector18.IN11
d13[5] => Selector24.IN12
d13[5] => Selector30.IN13
d14[0] => Equal8.IN11
d14[0] => Selector5.IN11
d14[0] => Selector11.IN12
d14[0] => Selector17.IN12
d14[0] => Selector23.IN12
d14[0] => Selector29.IN13
d14[0] => Selector35.IN14
d14[1] => Equal8.IN10
d14[1] => Selector4.IN11
d14[1] => Selector10.IN12
d14[1] => Selector16.IN12
d14[1] => Selector22.IN12
d14[1] => Selector28.IN13
d14[1] => Selector34.IN14
d14[2] => Equal8.IN9
d14[2] => Selector3.IN11
d14[2] => Selector9.IN12
d14[2] => Selector15.IN12
d14[2] => Selector21.IN12
d14[2] => Selector27.IN13
d14[2] => Selector33.IN14
d14[3] => Equal8.IN8
d14[3] => Selector2.IN11
d14[3] => Selector8.IN12
d14[3] => Selector14.IN12
d14[3] => Selector20.IN12
d14[3] => Selector26.IN13
d14[3] => Selector32.IN14
d14[4] => Equal8.IN7
d14[4] => Selector1.IN11
d14[4] => Selector7.IN12
d14[4] => Selector13.IN12
d14[4] => Selector19.IN12
d14[4] => Selector25.IN13
d14[4] => Selector31.IN14
d14[5] => Equal8.IN6
d14[5] => Selector0.IN11
d14[5] => Selector6.IN12
d14[5] => Selector12.IN12
d14[5] => Selector18.IN12
d14[5] => Selector24.IN13
d14[5] => Selector30.IN14
d15[0] => Equal9.IN11
d15[0] => Selector5.IN12
d15[0] => Selector11.IN13
d15[0] => Selector17.IN13
d15[0] => Selector23.IN13
d15[0] => Selector29.IN14
d15[0] => Selector35.IN15
d15[1] => Equal9.IN10
d15[1] => Selector4.IN12
d15[1] => Selector10.IN13
d15[1] => Selector16.IN13
d15[1] => Selector22.IN13
d15[1] => Selector28.IN14
d15[1] => Selector34.IN15
d15[2] => Equal9.IN9
d15[2] => Selector3.IN12
d15[2] => Selector9.IN13
d15[2] => Selector15.IN13
d15[2] => Selector21.IN13
d15[2] => Selector27.IN14
d15[2] => Selector33.IN15
d15[3] => Equal9.IN8
d15[3] => Selector2.IN12
d15[3] => Selector8.IN13
d15[3] => Selector14.IN13
d15[3] => Selector20.IN13
d15[3] => Selector26.IN14
d15[3] => Selector32.IN15
d15[4] => Equal9.IN7
d15[4] => Selector1.IN12
d15[4] => Selector7.IN13
d15[4] => Selector13.IN13
d15[4] => Selector19.IN13
d15[4] => Selector25.IN14
d15[4] => Selector31.IN15
d15[5] => Equal9.IN6
d15[5] => Selector0.IN12
d15[5] => Selector6.IN13
d15[5] => Selector12.IN13
d15[5] => Selector18.IN13
d15[5] => Selector24.IN14
d15[5] => Selector30.IN15
d16[0] => Equal10.IN11
d16[0] => Selector5.IN13
d16[0] => Selector11.IN14
d16[0] => Selector17.IN14
d16[0] => Selector23.IN14
d16[0] => Selector29.IN15
d16[1] => Equal10.IN10
d16[1] => Selector4.IN13
d16[1] => Selector10.IN14
d16[1] => Selector16.IN14
d16[1] => Selector22.IN14
d16[1] => Selector28.IN15
d16[2] => Equal10.IN9
d16[2] => Selector3.IN13
d16[2] => Selector9.IN14
d16[2] => Selector15.IN14
d16[2] => Selector21.IN14
d16[2] => Selector27.IN15
d16[3] => Equal10.IN8
d16[3] => Selector2.IN13
d16[3] => Selector8.IN14
d16[3] => Selector14.IN14
d16[3] => Selector20.IN14
d16[3] => Selector26.IN15
d16[4] => Equal10.IN7
d16[4] => Selector1.IN13
d16[4] => Selector7.IN14
d16[4] => Selector13.IN14
d16[4] => Selector19.IN14
d16[4] => Selector25.IN15
d16[5] => Equal10.IN6
d16[5] => Selector0.IN13
d16[5] => Selector6.IN14
d16[5] => Selector12.IN14
d16[5] => Selector18.IN14
d16[5] => Selector24.IN15
d17[0] => Equal11.IN11
d17[0] => Selector5.IN14
d17[0] => Selector11.IN15
d17[0] => Selector17.IN15
d17[0] => Selector23.IN15
d17[1] => Equal11.IN10
d17[1] => Selector4.IN14
d17[1] => Selector10.IN15
d17[1] => Selector16.IN15
d17[1] => Selector22.IN15
d17[2] => Equal11.IN9
d17[2] => Selector3.IN14
d17[2] => Selector9.IN15
d17[2] => Selector15.IN15
d17[2] => Selector21.IN15
d17[3] => Equal11.IN8
d17[3] => Selector2.IN14
d17[3] => Selector8.IN15
d17[3] => Selector14.IN15
d17[3] => Selector20.IN15
d17[4] => Equal11.IN7
d17[4] => Selector1.IN14
d17[4] => Selector7.IN15
d17[4] => Selector13.IN15
d17[4] => Selector19.IN15
d17[5] => Equal11.IN6
d17[5] => Selector0.IN14
d17[5] => Selector6.IN15
d17[5] => Selector12.IN15
d17[5] => Selector18.IN15
data0[0] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
data0[1] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
data0[2] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
data0[3] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
data0[4] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data0[5] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data1[0] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data3[0] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data3[1] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data3[2] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data3[3] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data3[4] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data3[5] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data4[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data4[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data4[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data4[3] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data4[4] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data4[5] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data5[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data5[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data5[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data5[3] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data5[4] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data5[5] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Eano|SEG_datactrl:inst55
space => d0.OUTPUTSELECT
space => d0.DATAA
space => d1.OUTPUTSELECT
space => d1.OUTPUTSELECT
space => d2.OUTPUTSELECT
space => d2.DATAA
space => d0.DATAA
enter => d0.OUTPUTSELECT
enter => d0.OUTPUTSELECT
enter => d0.OUTPUTSELECT
enter => d0.DATAA
enter => d1.OUTPUTSELECT
enter => d1.OUTPUTSELECT
enter => d1.OUTPUTSELECT
enter => d1.DATAA
enter => d2.OUTPUTSELECT
enter => d2.OUTPUTSELECT
enter => d5.OUTPUTSELECT
enter => d7.OUTPUTSELECT
enter => d4.DATAA
esc => d0.OUTPUTSELECT
esc => d0.OUTPUTSELECT
esc => d0.OUTPUTSELECT
esc => d0.OUTPUTSELECT
esc => d1.OUTPUTSELECT
esc => d1.OUTPUTSELECT
esc => d1.OUTPUTSELECT
esc => d1.OUTPUTSELECT
esc => d1.OUTPUTSELECT
esc => d2.OUTPUTSELECT
esc => d2.OUTPUTSELECT
esc => d2.OUTPUTSELECT
esc => d3.OUTPUTSELECT
esc => d3.OUTPUTSELECT
esc => d3.OUTPUTSELECT
esc => d4.OUTPUTSELECT
esc => d4.DATAA
esc => d4.DATAA
esc => d5.OUTPUTSELECT
esc => d6.OUTPUTSELECT
esc => d7.OUTPUTSELECT
esc => d7.OUTPUTSELECT
esc => d9.OUTPUTSELECT
esc => d5.DATAA
esc => d5.DATAA
load => d0.OUTPUTSELECT
load => d0.OUTPUTSELECT
load => d0.OUTPUTSELECT
load => d0.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d1.OUTPUTSELECT
load => d2.OUTPUTSELECT
load => d2.OUTPUTSELECT
load => d2.OUTPUTSELECT
load => d2.OUTPUTSELECT
load => d2.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d3.OUTPUTSELECT
load => d4.OUTPUTSELECT
load => d4.OUTPUTSELECT
load => d4.OUTPUTSELECT
load => d4.OUTPUTSELECT
load => d4.OUTPUTSELECT
load => d5.OUTPUTSELECT
load => d5.OUTPUTSELECT
load => d5.OUTPUTSELECT
load => d5.OUTPUTSELECT
load => d5.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d6.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d7.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d8.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d9.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d10.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d11.OUTPUTSELECT
load => d12.OUTPUTSELECT
load => d12.OUTPUTSELECT
load => d12.OUTPUTSELECT
load => d12.OUTPUTSELECT
load => d12.OUTPUTSELECT
load => d12.OUTPUTSELECT
music[20] => Equal0.IN20
music[19] => Equal0.IN19
music[18] => Equal0.IN18
music[17] => Equal0.IN17
music[16] => Equal0.IN16
music[15] => Equal0.IN15
music[14] => Equal0.IN14
music[13] => Equal0.IN13
music[12] => Equal0.IN12
music[11] => Equal0.IN11
music[10] => Equal0.IN10
music[9] => Equal0.IN9
music[8] => Equal0.IN8
music[7] => Equal0.IN7
music[6] => Equal0.IN6
music[5] => Equal0.IN5
music[4] => Equal0.IN4
music[3] => Equal0.IN3
music[2] => Equal0.IN2
music[1] => Equal0.IN1
music[0] => Equal0.IN0
d0[0] <= d0.DB_MAX_OUTPUT_PORT_TYPE
d0[1] <= d0.DB_MAX_OUTPUT_PORT_TYPE
d0[2] <= d0.DB_MAX_OUTPUT_PORT_TYPE
d0[3] <= d0.DB_MAX_OUTPUT_PORT_TYPE
d0[4] <= <VCC>
d0[5] <= <GND>
d1[0] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d1[1] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d1[2] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d1[3] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d1[4] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d1[5] <= d1.DB_MAX_OUTPUT_PORT_TYPE
d2[0] <= d2.DB_MAX_OUTPUT_PORT_TYPE
d2[1] <= d2.DB_MAX_OUTPUT_PORT_TYPE
d2[2] <= d2.DB_MAX_OUTPUT_PORT_TYPE
d2[3] <= d2.DB_MAX_OUTPUT_PORT_TYPE
d2[4] <= d2.DB_MAX_OUTPUT_PORT_TYPE
d2[5] <= <GND>
d3[0] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[1] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[2] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[3] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[4] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d3[5] <= d3.DB_MAX_OUTPUT_PORT_TYPE
d4[0] <= d4.DB_MAX_OUTPUT_PORT_TYPE
d4[1] <= <VCC>
d4[2] <= d4.DB_MAX_OUTPUT_PORT_TYPE
d4[3] <= d4.DB_MAX_OUTPUT_PORT_TYPE
d4[4] <= d4.DB_MAX_OUTPUT_PORT_TYPE
d4[5] <= d4.DB_MAX_OUTPUT_PORT_TYPE
d5[0] <= d5.DB_MAX_OUTPUT_PORT_TYPE
d5[1] <= d5.DB_MAX_OUTPUT_PORT_TYPE
d5[2] <= d5.DB_MAX_OUTPUT_PORT_TYPE
d5[3] <= d5.DB_MAX_OUTPUT_PORT_TYPE
d5[4] <= <VCC>
d5[5] <= d5.DB_MAX_OUTPUT_PORT_TYPE
d6[0] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d6[1] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d6[2] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d6[3] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d6[4] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d6[5] <= d6.DB_MAX_OUTPUT_PORT_TYPE
d7[0] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d7[1] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d7[2] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d7[3] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d7[4] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d7[5] <= d7.DB_MAX_OUTPUT_PORT_TYPE
d8[0] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d8[1] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d8[2] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d8[3] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d8[4] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d8[5] <= d8.DB_MAX_OUTPUT_PORT_TYPE
d9[0] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d9[1] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d9[2] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d9[3] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d9[4] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d9[5] <= d9.DB_MAX_OUTPUT_PORT_TYPE
d10[0] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d10[1] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d10[2] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d10[3] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d10[4] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d10[5] <= d10.DB_MAX_OUTPUT_PORT_TYPE
d11[0] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d11[1] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d11[2] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d11[3] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d11[4] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d11[5] <= d11.DB_MAX_OUTPUT_PORT_TYPE
d12[0] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d12[1] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d12[2] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d12[3] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d12[4] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d12[5] <= d12.DB_MAX_OUTPUT_PORT_TYPE
d13[0] <= <VCC>
d13[1] <= <VCC>
d13[2] <= <VCC>
d13[3] <= <VCC>
d13[4] <= <VCC>
d13[5] <= <VCC>
d14[0] <= d14[0].DB_MAX_OUTPUT_PORT_TYPE
d14[1] <= d14[1].DB_MAX_OUTPUT_PORT_TYPE
d14[2] <= d14[2].DB_MAX_OUTPUT_PORT_TYPE
d14[3] <= d14[3].DB_MAX_OUTPUT_PORT_TYPE
d14[4] <= d14[4].DB_MAX_OUTPUT_PORT_TYPE
d14[5] <= d14[5].DB_MAX_OUTPUT_PORT_TYPE
d15[0] <= d15[0].DB_MAX_OUTPUT_PORT_TYPE
d15[1] <= d15[1].DB_MAX_OUTPUT_PORT_TYPE
d15[2] <= d15[2].DB_MAX_OUTPUT_PORT_TYPE
d15[3] <= d15[3].DB_MAX_OUTPUT_PORT_TYPE
d15[4] <= d15[4].DB_MAX_OUTPUT_PORT_TYPE
d15[5] <= d15[5].DB_MAX_OUTPUT_PORT_TYPE
d16[0] <= d16[0].DB_MAX_OUTPUT_PORT_TYPE
d16[1] <= d16[1].DB_MAX_OUTPUT_PORT_TYPE
d16[2] <= d16[2].DB_MAX_OUTPUT_PORT_TYPE
d16[3] <= d16[3].DB_MAX_OUTPUT_PORT_TYPE
d16[4] <= d16[4].DB_MAX_OUTPUT_PORT_TYPE
d16[5] <= d16[5].DB_MAX_OUTPUT_PORT_TYPE
d17[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
d17[1] <= d17[1].DB_MAX_OUTPUT_PORT_TYPE
d17[2] <= d17[2].DB_MAX_OUTPUT_PORT_TYPE
d17[3] <= d17[3].DB_MAX_OUTPUT_PORT_TYPE
d17[4] <= d17[4].DB_MAX_OUTPUT_PORT_TYPE
d17[5] <= d17[5].DB_MAX_OUTPUT_PORT_TYPE


|Eano|vga_color_out:inst14
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
stop => vga_out.OUTPUTSELECT
vga_out_ram[0] => vga_out.DATAB
vga_out_ram[1] => vga_out.DATAB
vga_out_ram[2] => vga_out.DATAB
vga_out_ram[3] => vga_out.DATAB
vga_out_ram[4] => vga_out.DATAB
vga_out_ram[5] => vga_out.DATAB
vga_out_ram[6] => vga_out.DATAB
vga_out_ram[7] => vga_out.DATAB
vga_out_ram[8] => vga_out.DATAB
vga_out_ram[9] => vga_out.DATAB
vga_out_ram[10] => vga_out.DATAB
vga_out_ram[11] => vga_out.DATAB
vga_out_ram[12] => vga_out.DATAB
vga_out_ram[13] => vga_out.DATAB
vga_out_ram[14] => vga_out.DATAB
vga_out_ram[15] => vga_out.DATAB
vga_out_syn[0] => vga_out.DATAB
vga_out_syn[1] => vga_out.DATAB
vga_out_syn[2] => vga_out.DATAB
vga_out_syn[3] => vga_out.DATAB
vga_out_syn[4] => vga_out.DATAB
vga_out_syn[5] => vga_out.DATAB
vga_out_syn[6] => vga_out.DATAB
vga_out_syn[7] => vga_out.DATAB
vga_out_syn[8] => vga_out.DATAB
vga_out_syn[9] => vga_out.DATAB
vga_out_syn[10] => vga_out.DATAB
vga_out_syn[11] => vga_out.DATAB
vga_out_syn[12] => vga_out.DATAB
vga_out_syn[13] => vga_out.DATAB
vga_out_syn[14] => vga_out.DATAB
vga_out_syn[15] => vga_out.DATAB
red[0] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= vga_out.DB_MAX_OUTPUT_PORT_TYPE


