
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003414                       # Number of seconds simulated
sim_ticks                                  3413643732                       # Number of ticks simulated
final_tick                               574944681408                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69199                       # Simulator instruction rate (inst/s)
host_op_rate                                    90763                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 112081                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894944                       # Number of bytes of host memory used
host_seconds                                 30456.81                       # Real time elapsed on the host
sim_insts                                  2107579181                       # Number of instructions simulated
sim_ops                                    2764350648                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       220288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        74624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               305408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        83840                       # Number of bytes written to this memory
system.physmem.bytes_written::total             83840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1721                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          583                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2386                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             655                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  655                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1537360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64531632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1537360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21860512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89466864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1537360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1537360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3074720                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24560267                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24560267                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24560267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1537360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64531632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1537360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21860512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114027131                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8186197                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856630                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490261                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189234                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1429999                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382848                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200127                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5688                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15867147                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856630                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582975                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876662                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        364009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720785                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7908726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.311792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4549287     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601631      7.61%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294018      3.72%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221705      2.80%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181645      2.30%     73.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159316      2.01%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54210      0.69%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195183      2.47%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651731     20.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7908726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348957                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.938281                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622822                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       340624                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245475                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16362                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683442                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312986                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2849                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17732767                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4431                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683442                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774176                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         156846                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41768                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109105                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143382                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171231                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71113                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22741736                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78181419                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78181419                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7838286                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2132                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1131                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365176                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7589                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135964                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13775040                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18365                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4660437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12641029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7908726                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741752                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2851323     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1692256     21.40%     57.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       822026     10.39%     67.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994747     12.58%     80.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756792      9.57%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476425      6.02%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207925      2.63%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60208      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47024      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7908726                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58922     72.80%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12693     15.68%     88.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9326     11.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807131     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109581      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358323     17.12%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499009      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13775040                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.682715                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80941                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005876                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35558108                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20809221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13291898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13855981                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738037                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155953                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683442                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          94445                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626115                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595710                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3835                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207417                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13473230                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257402                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301806                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742858                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485456                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.645847                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13317250                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13291898                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996398                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19699184                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.623696                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405925                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778606                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187469                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7225284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.573666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3389449     46.91%     46.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533469     21.22%     68.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838687     11.61%     79.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306187      4.24%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260108      3.60%     87.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114771      1.59%     89.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278937      3.86%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76537      1.06%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427139      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7225284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427139                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22946831                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32981864                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 277471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.818620                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.818620                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.221569                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.221569                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62383509                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441852                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18298539                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8186197                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3024671                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2464757                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205518                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1239054                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1178551                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          318686                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3169405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16506662                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3024671                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1497237                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3657853                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1053204                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        485737                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1552872                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8158804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4500951     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          379538      4.65%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          378095      4.63%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          467970      5.74%     70.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          146041      1.79%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          184929      2.27%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154350      1.89%     76.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141511      1.73%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1805419     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8158804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369484                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.016402                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3324569                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       459749                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3495843                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33145                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845497                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       511010                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19668712                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1978                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845497                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475677                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45242                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       240399                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3375713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       176267                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18991160                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        108169                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48202                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26677425                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88476732                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88476732                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16550602                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10126823                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3568                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1916                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           488929                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1754737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       909166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8334                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302737                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17847398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14375764                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29933                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5950271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17949714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8158804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908505                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2919103     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1683364     20.63%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1137479     13.94%     70.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786464      9.64%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       776242      9.51%     89.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375355      4.60%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356193      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57683      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66921      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8158804                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          91424     75.79%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14902     12.35%     88.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14302     11.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12016646     83.59%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       179817      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1642      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1423156      9.90%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       754503      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14375764                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756098                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120628                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008391                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37060893                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23801366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13974525                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14496392                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17892                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674620                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223362                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845497                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23712                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4030                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17850975                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39015                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1754737                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       909166                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1903                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124620                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240335                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14127775                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1328362                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       247989                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2058244                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2017443                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            729882                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725804                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13990458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13974525                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9071268                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25598949                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707084                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354361                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9626755                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11866797                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5984214                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3357                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206987                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7313307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2900628     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1987605     27.18%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       808270     11.05%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439892      6.01%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385312      5.27%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158011      2.16%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176683      2.42%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103673      1.42%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353233      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7313307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9626755                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11866797                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1765921                       # Number of memory references committed
system.switch_cpus1.commit.loads              1080117                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10682670                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245288                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353233                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24810916                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36548334                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9626755                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11866797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9626755                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850359                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850359                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175974                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175974                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63415190                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19428001                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18175813                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3352                       # number of misc regfile writes
system.l20.replacements                          1762                       # number of replacements
system.l20.tagsinuse                      4095.328531                       # Cycle average of tags in use
system.l20.total_refs                          156598                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5858                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.732332                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           74.261012                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.959552                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   897.987439                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3085.120529                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.018130                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009267                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.219235                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.753203                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999836                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3669                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3673                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             914                       # number of Writeback hits
system.l20.Writeback_hits::total                  914                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3693                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3697                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3693                       # number of overall hits
system.l20.overall_hits::total                   3697                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1721                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1762                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1721                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1762                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1721                       # number of overall misses
system.l20.overall_misses::total                 1762                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5037907                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    173509081                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      178546988                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5037907                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    173509081                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       178546988                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5037907                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    173509081                       # number of overall miss cycles
system.l20.overall_miss_latency::total      178546988                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5390                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5435                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          914                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              914                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5414                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5459                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5414                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5459                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.319295                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.324195                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.317880                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.322770                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.317880                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.322770                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 122875.780488                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100818.757118                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101332.002270                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 122875.780488                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100818.757118                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101332.002270                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 122875.780488                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100818.757118                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101332.002270                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 279                       # number of writebacks
system.l20.writebacks::total                      279                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1721                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1762                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1721                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1762                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1721                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1762                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4730591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    160601954                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    165332545                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4730591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    160601954                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    165332545                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4730591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    160601954                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    165332545                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.319295                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.324195                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.317880                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.322770                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.317880                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.322770                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 115380.268293                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93318.973852                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93832.318388                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 115380.268293                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93318.973852                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93832.318388                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 115380.268293                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93318.973852                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93832.318388                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           624                       # number of replacements
system.l21.tagsinuse                      4094.512856                       # Cycle average of tags in use
system.l21.total_refs                          305727                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4719                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.786395                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          115.391655                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.777511                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   281.872421                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3659.471269                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028172                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009223                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.068817                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.893426                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999637                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3088                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3089                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             975                       # number of Writeback hits
system.l21.Writeback_hits::total                  975                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   38                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3126                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3127                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3126                       # number of overall hits
system.l21.overall_hits::total                   3127                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          583                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  624                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          583                       # number of demand (read+write) misses
system.l21.demand_misses::total                   624                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          583                       # number of overall misses
system.l21.overall_misses::total                  624                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6152284                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     60354221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       66506505                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6152284                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     60354221                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        66506505                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6152284                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     60354221                       # number of overall miss cycles
system.l21.overall_miss_latency::total       66506505                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3671                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3713                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          975                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              975                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               38                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3709                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3751                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3709                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3751                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.158812                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168058                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.157185                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.166356                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.157185                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.166356                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 150055.707317                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103523.535163                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 106580.937500                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 150055.707317                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103523.535163                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 106580.937500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 150055.707317                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103523.535163                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 106580.937500                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 376                       # number of writebacks
system.l21.writebacks::total                      376                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          583                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             624                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          583                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              624                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          583                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             624                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5843969                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     55877333                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     61721302                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5843969                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     55877333                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     61721302                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5843969                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     55877333                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     61721302                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158812                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168058                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.157185                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.166356                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.157185                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.166356                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 142535.829268                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95844.481990                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 98912.342949                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 142535.829268                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95844.481990                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 98912.342949                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 142535.829268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95844.481990                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 98912.342949                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.761420                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753250                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779313.055062                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.518999                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242421                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066537                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892246                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720729                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720729                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720729                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720729                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720729                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720729                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6632971                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6632971                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6632971                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6632971                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6632971                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6632971                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720785                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720785                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720785                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720785                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 118445.910714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 118445.910714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 118445.910714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 118445.910714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 118445.910714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 118445.910714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5244325                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5244325                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5244325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5244325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5244325                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5244325                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 116540.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 116540.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 116540.555556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 116540.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 116540.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 116540.555556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5414                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250368                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5670                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39373.962610                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.755776                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.244224                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784202                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215798                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055935                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493519                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493519                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17238                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1161927153                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1161927153                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2192358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2192358                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1164119511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1164119511                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1164119511                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1164119511                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073173                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510829                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510829                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510829                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510829                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008315                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008315                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006894                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67404.986251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67404.986251                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30449.416667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30449.416667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67251.271577                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67251.271577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67251.271577                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67251.271577                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          914                       # number of writebacks
system.cpu0.dcache.writebacks::total              914                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11848                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11848                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11896                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11896                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11896                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11896                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5390                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5390                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5414                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    203588941                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    203588941                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       479582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       479582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    204068523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    204068523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    204068523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    204068523                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37771.603154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37771.603154                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19982.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19982.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37692.745290                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37692.745290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37692.745290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37692.745290                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.746709                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089514126                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2136302.207843                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.746709                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062094                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.812094                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1552817                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1552817                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1552817                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1552817                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1552817                       # number of overall hits
system.cpu1.icache.overall_hits::total        1552817                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8135380                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8135380                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8135380                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8135380                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8135380                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8135380                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1552872                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1552872                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1552872                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1552872                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1552872                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1552872                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       147916                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       147916                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       147916                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       147916                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       147916                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       147916                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6301667                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6301667                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6301667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6301667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6301667                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6301667                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150039.690476                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150039.690476                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150039.690476                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150039.690476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150039.690476                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150039.690476                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3709                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161245335                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3965                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40667.171501                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.798691                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.201309                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1041323                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1041323                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       682200                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682200                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1839                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1723523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1723523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1723523                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1723523                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          143                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7338                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7338                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    252929697                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    252929697                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4768486                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4768486                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    257698183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    257698183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    257698183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    257698183                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1048518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1048518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       682343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       682343                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1730861                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1730861                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1730861                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1730861                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006862                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006862                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000210                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000210                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004240                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35153.536762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35153.536762                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33346.055944                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33346.055944                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35118.313301                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35118.313301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35118.313301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35118.313301                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          975                       # number of writebacks
system.cpu1.dcache.writebacks::total              975                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3524                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3629                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3671                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3671                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3709                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     89109759                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     89109759                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       903660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       903660                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     90013419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     90013419                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     90013419                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     90013419                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003501                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002143                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002143                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24273.974121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24273.974121                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23780.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23780.526316                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24268.918576                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24268.918576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24268.918576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24268.918576                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
