OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer Metal2 -top_routing_layer Metal5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     15
Number of macros:     78
Number of vias:       300
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 161490 161490 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     2195
Number of terminals:      54
Number of snets:          2
Number of nets:           483

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX_so
  Layer Via3
    default via: Via3_YX_so
  Layer Via4
    default via: Via4_YX_so
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 67.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 14337.
[INFO DRT-0033] Via1 shape region query size = 1533.
[INFO DRT-0033] Metal2 shape region query size = 505.
[INFO DRT-0033] Via2 shape region query size = 1428.
[INFO DRT-0033] Metal3 shape region query size = 361.
[INFO DRT-0033] Via3 shape region query size = 1428.
[INFO DRT-0033] Metal4 shape region query size = 336.
[INFO DRT-0033] Via4 shape region query size = 1428.
[INFO DRT-0033] Metal5 shape region query size = 208.
[INFO DRT-0033] TopVia1 shape region query size = 336.
[INFO DRT-0033] TopMetal1 shape region query size = 40.
[INFO DRT-0033] TopVia2 shape region query size = 0.
[INFO DRT-0033] TopMetal2 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 210 pins.
[INFO DRT-0081]   Complete 67 unique inst patterns.
[INFO DRT-0084]   Complete 411 groups.
#scanned instances     = 2195
#unique  instances     = 67
#stdCellGenAp          = 2984
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 1697
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1399
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 88.59 (MB), peak = 88.59 (MB)

Number of guides:     3215

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 22 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 22 STEP 7200 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 1144.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 947.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 464.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 0.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 0.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1608 vertical wires in 1 frboxes and 947 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 346 vertical wires in 1 frboxes and 291 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.71 (MB), peak = 106.71 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 107.28 (MB), peak = 107.28 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 116.26 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 113.50 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 113.50 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 137.51 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 125.88 (MB).
    Completing 60% with 84 violations.
    elapsed time = 00:00:01, memory = 138.75 (MB).
    Completing 70% with 84 violations.
    elapsed time = 00:00:02, memory = 152.42 (MB).
    Completing 80% with 143 violations.
    elapsed time = 00:00:02, memory = 152.42 (MB).
    Completing 90% with 143 violations.
    elapsed time = 00:00:02, memory = 192.89 (MB).
    Completing 100% with 254 violations.
    elapsed time = 00:00:12, memory = 177.45 (MB).
[INFO DRT-0199]   Number of violations = 928.
Viol/Layer      Metal1 Metal2 Metal3 Metal4
Metal Spacing        4    144      1      0
Recheck              0    646     26      2
Short                0    101      4      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:12, memory = 578.15 (MB), peak = 578.15 (MB)
Total wire length = 12139 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6816 um.
Total wire length on LAYER Metal3 = 5197 um.
Total wire length on LAYER Metal4 = 124 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2487.
Up-via summary (total 2487):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1136
    Metal3      21
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2487


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 928 violations.
    elapsed time = 00:00:00, memory = 592.84 (MB).
    Completing 20% with 928 violations.
    elapsed time = 00:00:01, memory = 607.54 (MB).
    Completing 30% with 748 violations.
    elapsed time = 00:00:01, memory = 607.54 (MB).
    Completing 40% with 748 violations.
    elapsed time = 00:00:02, memory = 631.36 (MB).
    Completing 50% with 748 violations.
    elapsed time = 00:00:04, memory = 621.00 (MB).
    Completing 60% with 424 violations.
    elapsed time = 00:00:04, memory = 641.61 (MB).
    Completing 70% with 424 violations.
    elapsed time = 00:00:07, memory = 657.86 (MB).
    Completing 80% with 363 violations.
    elapsed time = 00:00:07, memory = 657.86 (MB).
    Completing 90% with 363 violations.
    elapsed time = 00:00:07, memory = 686.99 (MB).
    Completing 100% with 206 violations.
    elapsed time = 00:00:12, memory = 660.02 (MB).
[INFO DRT-0199]   Number of violations = 1378.
Viol/Layer      Metal1 Metal2 Metal3
Metal Spacing        2    122      3
Recheck              0    846    326
Short                0     74      5
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:13, memory = 660.54 (MB), peak = 686.99 (MB)
Total wire length = 12051 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6828 um.
Total wire length on LAYER Metal3 = 5164 um.
Total wire length on LAYER Metal4 = 57 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2496.
Up-via summary (total 2496):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1146
    Metal3      20
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2496


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1378 violations.
    elapsed time = 00:00:00, memory = 660.54 (MB).
    Completing 20% with 1378 violations.
    elapsed time = 00:00:07, memory = 671.72 (MB).
    Completing 30% with 827 violations.
    elapsed time = 00:00:07, memory = 671.72 (MB).
    Completing 40% with 827 violations.
    elapsed time = 00:00:08, memory = 697.50 (MB).
    Completing 50% with 827 violations.
    elapsed time = 00:00:09, memory = 702.66 (MB).
    Completing 60% with 812 violations.
    elapsed time = 00:00:09, memory = 702.66 (MB).
    Completing 70% with 812 violations.
    elapsed time = 00:00:12, memory = 737.97 (MB).
    Completing 80% with 403 violations.
    elapsed time = 00:00:12, memory = 737.97 (MB).
    Completing 90% with 403 violations.
    elapsed time = 00:00:12, memory = 741.84 (MB).
    Completing 100% with 167 violations.
    elapsed time = 00:00:13, memory = 741.84 (MB).
[INFO DRT-0199]   Number of violations = 1305.
Viol/Layer      Metal1 Metal2 Metal3
Metal Spacing        1    101      0
Recheck              0   1123     15
Short                0     64      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:13, memory = 741.84 (MB), peak = 741.84 (MB)
Total wire length = 12015 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6831 um.
Total wire length on LAYER Metal3 = 5089 um.
Total wire length on LAYER Metal4 = 93 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2484.
Up-via summary (total 2484):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1134
    Metal3      20
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2484


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1305 violations.
    elapsed time = 00:00:00, memory = 741.84 (MB).
    Completing 20% with 1305 violations.
    elapsed time = 00:00:00, memory = 745.45 (MB).
    Completing 30% with 926 violations.
    elapsed time = 00:00:00, memory = 745.45 (MB).
    Completing 40% with 926 violations.
    elapsed time = 00:00:01, memory = 774.83 (MB).
    Completing 50% with 926 violations.
    elapsed time = 00:00:03, memory = 774.83 (MB).
    Completing 60% with 878 violations.
    elapsed time = 00:00:03, memory = 774.83 (MB).
    Completing 70% with 878 violations.
    elapsed time = 00:00:06, memory = 774.83 (MB).
    Completing 80% with 605 violations.
    elapsed time = 00:00:06, memory = 774.83 (MB).
    Completing 90% with 605 violations.
    elapsed time = 00:00:06, memory = 774.83 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:21, memory = 792.39 (MB).
[INFO DRT-0199]   Number of violations = 285.
Viol/Layer      Metal2
Metal Spacing       35
Recheck            247
Short                3
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:21, memory = 792.39 (MB), peak = 856.81 (MB)
Total wire length = 12010 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6382 um.
Total wire length on LAYER Metal3 = 5217 um.
Total wire length on LAYER Metal4 = 411 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2617.
Up-via summary (total 2617):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1196
    Metal3      91
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2617


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 285 violations.
    elapsed time = 00:00:00, memory = 792.39 (MB).
    Completing 20% with 285 violations.
    elapsed time = 00:00:00, memory = 806.57 (MB).
    Completing 30% with 279 violations.
    elapsed time = 00:00:00, memory = 806.57 (MB).
    Completing 40% with 279 violations.
    elapsed time = 00:00:00, memory = 806.57 (MB).
    Completing 50% with 279 violations.
    elapsed time = 00:00:01, memory = 845.92 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:01, memory = 845.92 (MB).
    Completing 70% with 242 violations.
    elapsed time = 00:00:03, memory = 853.14 (MB).
    Completing 80% with 209 violations.
    elapsed time = 00:00:03, memory = 853.14 (MB).
    Completing 90% with 209 violations.
    elapsed time = 00:00:03, memory = 853.14 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:05, memory = 887.87 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer      Metal2
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 887.87 (MB), peak = 938.73 (MB)
Total wire length = 12013 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6388 um.
Total wire length on LAYER Metal3 = 5201 um.
Total wire length on LAYER Metal4 = 422 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2614.
Up-via summary (total 2614):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1193
    Metal3      91
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2614


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 887.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 897.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 897.66 (MB), peak = 938.73 (MB)
Total wire length = 12007 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6386 um.
Total wire length on LAYER Metal3 = 5198 um.
Total wire length on LAYER Metal4 = 422 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2612.
Up-via summary (total 2612):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1191
    Metal3      91
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2612


[INFO DRT-0198] Complete detail routing.
Total wire length = 12007 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 6386 um.
Total wire length on LAYER Metal3 = 5198 um.
Total wire length on LAYER Metal4 = 422 um.
Total wire length on LAYER Metal5 = 0 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 2612.
Up-via summary (total 2612):.

------------------
   GatPoly       0
    Metal1    1330
    Metal2    1191
    Metal3      91
    Metal4       0
    Metal5       0
 TopMetal1       0
------------------
              2612


[INFO DRT-0267] cpu time = 00:01:18, elapsed time = 00:01:06, memory = 897.66 (MB), peak = 938.73 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:07.29[h:]min:sec. CPU time: user 87.73 sys 0.30 (130%). Peak memory: 961260KB.
