DSCH 2.7a
VERSION 04-06-2025 12:33:44
BB(80,0,189,25)
SYM  #nand2
BB(135,5,170,25)
TITLE 147 16  #&
MODEL 202
PROP                                                                                                                                                                                                           
REC(0,0,0,0,)
VIS 0
PIN(135,20,0.000,0.000)b
PIN(135,10,0.000,0.000)a
PIN(170,15,0.060,0.140)s
LIG(135,20,143,20)
LIG(143,5,143,25)
LIG(162,17,159,21)
LIG(163,15,162,17)
LIG(162,13,163,15)
LIG(159,9,162,13)
LIG(154,6,159,9)
LIG(159,21,154,24)
LIG(154,24,143,25)
LIG(143,5,154,6)
LIG(135,10,143,10)
LIG(167,15,170,15)
LIG(165,15,165,15)
VLG  nand nand2(out,a,b);
FSYM
SYM  #light1
BB(183,0,189,14)
TITLE 185 14  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(184,1,4,4,r)
VIS 1
PIN(185,15,0.000,0.000)out1
LIG(188,6,188,1)
LIG(188,1,187,0)
LIG(184,1,184,6)
LIG(187,11,187,8)
LIG(186,11,189,11)
LIG(186,13,188,11)
LIG(187,13,189,11)
LIG(183,8,189,8)
LIG(185,8,185,15)
LIG(183,6,183,8)
LIG(189,6,183,6)
LIG(189,8,189,6)
LIG(185,0,184,1)
LIG(187,0,185,0)
FSYM
CNC(105 10)
LIG(85,10,105,10)
LIG(105,10,105,25)
LIG(105,10,135,10)
LIG(105,25,135,25)
LIG(135,20,135,25)
LIG(170,15,185,15)
TEXT 80 7  #A
FFIG D:\VLSI\not using nand.sch
