#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014f3f3cbb90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014f3f3cd650 .scope module, "top_sim" "top_sim" 3 3;
 .timescale -9 -12;
v0000014f3f2d38b0_0 .net "busy", 0 0, v0000014f3f2d3450_0;  1 drivers
v0000014f3f2d3950_0 .var "clk", 0 0;
v0000014f3f32b810_0 .var "rst", 0 0;
v0000014f3f32b450_0 .net "tx", 0 0, v0000014f3f2d3810_0;  1 drivers
v0000014f3f32b090_0 .net "tx_data", 7 0, v0000014f3f2d3180_0;  1 drivers
v0000014f3f32b770_0 .net "tx_start", 0 0, v0000014f3f2d3220_0;  1 drivers
S_0000014f3f3cd7e0 .scope module, "u_stream" "streamer" 3 24, 4 1 0, S_0000014f3f3cd650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_busy";
    .port_info 3 /OUTPUT 1 "tx_start";
    .port_info 4 /OUTPUT 8 "tx_data";
P_0000014f3f3cbd20 .param/l "S_DATA" 1 4 13, +C4<00000000000000000000000000000001>;
P_0000014f3f3cbd58 .param/l "S_DONE" 1 4 15, +C4<00000000000000000000000000000011>;
P_0000014f3f3cbd90 .param/l "S_EOF" 1 4 14, +C4<00000000000000000000000000000010>;
P_0000014f3f3cbdc8 .param/l "S_SOF" 1 4 12, +C4<00000000000000000000000000000000>;
v0000014f3f3caf20_0 .net "clk", 0 0, v0000014f3f2d3950_0;  1 drivers
v0000014f3f2a2930_0 .var "count", 7 0;
v0000014f3f3cd970_0 .net "rst", 0 0, v0000014f3f32b810_0;  1 drivers
v0000014f3f3cda10_0 .var "state", 2 0;
v0000014f3f2d30e0_0 .net "tx_busy", 0 0, v0000014f3f2d3450_0;  alias, 1 drivers
v0000014f3f2d3180_0 .var "tx_data", 7 0;
v0000014f3f2d3220_0 .var "tx_start", 0 0;
E_0000014f3f2c4f00 .event posedge, v0000014f3f3caf20_0;
S_0000014f3f2d32c0 .scope module, "u_tx" "uart_tx" 3 15, 5 1 0, S_0000014f3f3cd650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "tx";
v0000014f3f2d3450_0 .var "busy", 0 0;
v0000014f3f2d34f0_0 .net "clk", 0 0, v0000014f3f2d3950_0;  alias, 1 drivers
v0000014f3f2d3590_0 .net "data", 7 0, v0000014f3f2d3180_0;  alias, 1 drivers
v0000014f3f2d3630_0 .var/i "i", 31 0;
v0000014f3f2d36d0_0 .net "rst", 0 0, v0000014f3f32b810_0;  alias, 1 drivers
v0000014f3f2d3770_0 .net "start", 0 0, v0000014f3f2d3220_0;  alias, 1 drivers
v0000014f3f2d3810_0 .var "tx", 0 0;
    .scope S_0000014f3f2d32c0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f3f2d3810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f3f2d3450_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000014f3f2d32c0;
T_1 ;
    %wait E_0000014f3f2c4f00;
    %load/vec4 v0000014f3f2d36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f3f2d3450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014f3f2d3770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000014f3f2d3450_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f3f2d3810_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014f3f2d3630_0, 0, 32;
T_1.5 ;
    %load/vec4 v0000014f3f2d3630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.6, 5;
    %load/vec4 v0000014f3f2d3590_0;
    %load/vec4 v0000014f3f2d3630_0;
    %part/s 1;
    %assign/vec4 v0000014f3f2d3810_0, 0;
    %load/vec4 v0000014f3f2d3630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014f3f2d3630_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f3f2d3450_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014f3f3cd7e0;
T_2 ;
    %wait E_0000014f3f2c4f00;
    %load/vec4 v0000014f3f3cd970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014f3f3cda10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014f3f2a2930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f3f2d3220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014f3f2d3180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014f3f2d3220_0, 0;
    %load/vec4 v0000014f3f2d30e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000014f3f3cda10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0000014f3f2d3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3220_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014f3f3cda10_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0000014f3f2a2930_0;
    %assign/vec4 v0000014f3f2d3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3220_0, 0;
    %load/vec4 v0000014f3f2a2930_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014f3f2a2930_0, 0;
    %load/vec4 v0000014f3f2a2930_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014f3f3cda10_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0000014f3f2d3180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014f3f2d3220_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014f3f3cda10_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014f3f3cd650;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f3f2d3950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014f3f32b810_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0000014f3f3cd650;
T_4 ;
    %delay 50000, 0;
    %load/vec4 v0000014f3f2d3950_0;
    %inv;
    %store/vec4 v0000014f3f2d3950_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014f3f3cd650;
T_5 ;
    %vpi_call/w 3 33 "$dumpfile", "sim/wave.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014f3f3cd650 {0 0 0};
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014f3f32b810_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top_sim.v";
    "rtl/streamer.v";
    "rtl/uart_tx.v";
