// Seed: 3241193836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64,
    parameter id_3 = 32'd43
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  input wire _id_1;
  wire [id_1 : id_3] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd3
) (
    output tri   _id_0,
    input  uwire id_1
);
  logic [id_0 : id_0] id_3 = id_3, id_4;
  tri0 id_5;
  assign id_5 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
endmodule
