%YAML 1.2
---
title: Add/Subtract Packed Single-Precision Floating-Point Values
opcode:
  - opcode: F2 0F D0 /r
    mnemonic: ADDSUBPS \i{xmm1}, \i{xmm2/m128}
    encoding: LEGACY
    validity:
      16: invalid
      32: valid
      64: valid
    cpuid: SSE3
    description: >-
      Add/subtract packed single-precision floating point values from \i{xmm2/m128} and \i{xmm1}.
      Stores the result in \i{xmm1}.
  - opcode: VEX.128.F2.0F.WIG D0 /r
    mnemonic: VADDSUBPS \i{xmm1}, \i{xmm2}, \i{xmm3/m128}
    encoding: VEX
    validity:
      16: invalid
      32: valid
      64: valid
    cpuid: AVX
    description: >-
      Add/subtract packed single-precision floating point values from \i{xmm3/m128} and \i{xmm2}.
      Stores the result in \i{xmm1}.
  - opcode: VEX.256.F2.0F.WIG D0 /r
    mnemonic: VADDSUBPS \i{ymm1}, \i{ymm2}, \i{ymm3/m256}
    encoding: VEX
    validity:
      16: invalid
      32: valid
      64: valid
    cpuid: AVX
    description: >-
      Add/subtract packed single-precision floating point values from \i{ymm2/m256} and \i{ymm2}.
      Stores the result in \i{ymm1}.
encoding:
  operands: 3
  encodings:
    LEGACY:
      - ModRM.reg[rw]
      - ModRM.r/m[r]
      - ""
    VEX:
      - ModRM.reg[w]
      - VEX.vvvv[r]
      - ModRM.r/m[r]
description: >-
  The \c{(V)ADDSUBPD} instruction performs two operations:
  It subtracts the odd numbered single-precision floating-point values, and adds the even numbered ones.
  The result is stored in in the destination operand.

  \canned{zeroUpperSimd}
operation: |-
  public void ADDSUBPS(SimdF32 dest, SimdF32 src)
  {
    dest[0] -= src[0];
    dest[1] += src[1];
    dest[2] -= src[2];
    dest[3] += src[3];
    // dest[4..SimdF32.MAX] (unmodified)
  }

  public void VADDSUBPS_Vex128(SimdF32 dest, SimdF32 src1, SimdF32 src2)
  {
    dest[0] -= src[0];
    dest[1] += src[1];
    dest[2] -= src[2];
    dest[3] += src[3];
    dest[4..SimdF32.MAX] = 0;
  }
  public void VADDSUBPS_Vex256(SimdF32 dest, SimdF32 src1, SimdF32 src2)
  {
    dest[0] -= src[0];
    dest[1] += src[1];
    dest[2] -= src[2];
    dest[3] += src[3];
    dest[4] -= src[4];
    dest[5] += src[5];
    dest[6] -= src[6];
    dest[7] += src[7];
    dest[8..SimdF32.MAX] = 0;
  }
# Intel manual doesn't mention if V256 zeros upper bits; I assume it should
intrinsics: |-
  __m128d _mm_addsub_ps(__m128d a, __m128d b)

  __m256d _mm256_addsub_ps(__m256d a, __m256d b)
exceptions:
  floating: Overflow, Underflow, Invalid, Precision, Denormal
  other: \exceptionVex{2}
