{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553618856398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553618856420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 12:47:35 2019 " "Processing started: Tue Mar 26 12:47:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553618856420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618856420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hangman -c Hangman " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hangman -c Hangman" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618856420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553618859020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553618859020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hangman.v 7 7 " "Found 7 design units, including 7 entities, in source file hangman.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hangman " "Found entity 1: Hangman" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "4 hangman_hex " "Found entity 4: hangman_hex" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "5 randomizer " "Found entity 5: randomizer" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "6 lfsr " "Found entity 6: lfsr" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""} { "Info" "ISGN_ENTITY_NAME" "7 hexdecoder " "Found entity 7: hexdecoder" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618902526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618902526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hangman2.v 0 0 " "Found 0 design units, including 0 entities, in source file hangman2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618902578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hangman_nofsm.v 0 0 " "Found 0 design units, including 0 entities, in source file hangman_nofsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618902618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hangman " "Elaborating entity \"Hangman\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553618904252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter5 Hangman.v(19) " "Verilog HDL or VHDL warning at Hangman.v(19): object \"letter5\" assigned a value but never read" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553618904488 "|Hangman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Hangman.v(7) " "Output port \"HEX5\" at Hangman.v(7) has no driver" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553618904489 "|Hangman"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Hangman.v(7) " "Output port \"HEX6\" at Hangman.v(7) has no driver" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553618904489 "|Hangman"}
{ "Warning" "WSGN_SEARCH_FILE" "rate_divider.v 3 3 " "Using design file rate_divider.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rate_divider " "Found entity 1: rate_divider" {  } { { "rate_divider.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/rate_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618904672 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_to_hex " "Found entity 2: counter_to_hex" {  } { { "rate_divider.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/rate_divider.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618904672 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDelay " "Found entity 3: RateDelay" {  } { { "rate_divider.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/rate_divider.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553618904672 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553618904672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:rate0 " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:rate0\"" {  } { { "Hangman.v" "rate0" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618904674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDelay rate_divider:rate0\|RateDelay:r1 " "Elaborating entity \"RateDelay\" for hierarchy \"rate_divider:rate0\|RateDelay:r1\"" {  } { { "rate_divider.v" "r1" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/rate_divider.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_to_hex rate_divider:rate0\|counter_to_hex:c1 " "Elaborating entity \"counter_to_hex\" for hierarchy \"rate_divider:rate0\|counter_to_hex:c1\"" {  } { { "rate_divider.v" "c1" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/rate_divider.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c0 " "Elaborating entity \"controller\" for hierarchy \"controller:c0\"" {  } { { "Hangman.v" "c0" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905822 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Hangman.v(277) " "Verilog HDL Case Statement warning at Hangman.v(277): incomplete case statement has no default case item" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 277 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553618905889 "|Hangman|controller:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Hangman.v(277) " "Verilog HDL Case Statement information at Hangman.v(277): all case item expressions in this case statement are onehot" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 277 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553618905889 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num_wrongs Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"num_wrongs\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905890 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_l1 Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"enable_l1\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905890 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_l2 Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"enable_l2\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905891 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_l3 Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"enable_l3\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905891 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_l4 Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"enable_l4\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905892 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_won Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"game_won\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905893 "|Hangman|controller:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "game_lost Hangman.v(276) " "Verilog HDL Always Construct warning at Hangman.v(276): inferring latch(es) for variable \"game_lost\", which holds its previous value in one or more paths through the always construct" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553618905893 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_lost Hangman.v(276) " "Inferred latch for \"game_lost\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905894 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_won Hangman.v(276) " "Inferred latch for \"game_won\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905894 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_l4 Hangman.v(276) " "Inferred latch for \"enable_l4\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905895 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_l3 Hangman.v(276) " "Inferred latch for \"enable_l3\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905895 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_l2 Hangman.v(276) " "Inferred latch for \"enable_l2\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905895 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_l1 Hangman.v(276) " "Inferred latch for \"enable_l1\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905896 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_wrongs\[0\] Hangman.v(276) " "Inferred latch for \"num_wrongs\[0\]\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905897 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_wrongs\[1\] Hangman.v(276) " "Inferred latch for \"num_wrongs\[1\]\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905897 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_wrongs\[2\] Hangman.v(276) " "Inferred latch for \"num_wrongs\[2\]\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905897 "|Hangman|controller:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_wrongs\[3\] Hangman.v(276) " "Inferred latch for \"num_wrongs\[3\]\" at Hangman.v(276)" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618905898 "|Hangman|controller:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "Hangman.v" "d0" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hangman_hex hangman_hex:H3 " "Elaborating entity \"hangman_hex\" for hierarchy \"hangman_hex:H3\"" {  } { { "Hangman.v" "H3" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:H4 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:H4\"" {  } { { "Hangman.v" "H4" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618905970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|game_lost " "Latch controller:c0\|game_lost has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_LOSE " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_LOSE" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912970 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 146 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|game_won " "Latch controller:c0\|game_won has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_WIN " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_WIN" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912971 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|enable_l4 " "Latch controller:c0\|enable_l4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_CORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_CORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912972 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|enable_l3 " "Latch controller:c0\|enable_l3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_CORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_CORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912972 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|enable_l2 " "Latch controller:c0\|enable_l2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_CORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_CORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912973 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|enable_l1 " "Latch controller:c0\|enable_l1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_CORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_CORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912973 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 142 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|num_wrongs\[2\] " "Latch controller:c0\|num_wrongs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_INCORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_INCORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912974 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|num_wrongs\[3\] " "Latch controller:c0\|num_wrongs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_INCORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_INCORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912975 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|num_wrongs\[1\] " "Latch controller:c0\|num_wrongs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_INCORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_INCORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912976 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c0\|num_wrongs\[0\] " "Latch controller:c0\|num_wrongs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:c0\|current_state.S_INCORRECT " "Ports D and ENA on the latch are fed by the same signal controller:c0\|current_state.S_INCORRECT" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 151 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553618912976 ""}  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 276 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553618912976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553618913156 "|Hangman|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553618913156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553618913669 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553618915104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553618918073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553618918073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553618920314 "|Hangman|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553618920314 "|Hangman|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553618920314 "|Hangman|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553618920314 "|Hangman|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Hangman.v" "" { Text "C:/Users/slakh/Documents/0Shahzil/CSC258/HangmanV3/Hangman/Hangman.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553618920314 "|Hangman|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553618920314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553618920322 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553618920322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553618920323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553618920322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553618920418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 12:48:40 2019 " "Processing ended: Tue Mar 26 12:48:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553618920418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553618920418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553618920418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553618920418 ""}
