

================================================================
== Vivado HLS Report for 'memcachedPipeline_remux'
================================================================
* Date:           Wed Oct 21 12:18:37 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      8.69|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 8.69ns
ST_1: remuxState_load [1/1] 0.00ns
codeRepl:16  %remuxState_load = load i3* @remuxState, align 1

ST_1: rmMdBuffer_metadata_V_load [1/1] 0.00ns
codeRepl:17  %rmMdBuffer_metadata_V_load = load i124* @rmMdBuffer_metadata_V, align 8

ST_1: rmKeyLength_load [1/1] 0.00ns
codeRepl:18  %rmKeyLength_load = load i8* @rmKeyLength, align 1

ST_1: rmValueLength_load [1/1] 0.00ns
codeRepl:19  %rmValueLength_load = load i16* @rmValueLength, align 2

ST_1: tmp_48 [1/1] 1.34ns
codeRepl:20  %tmp_48 = icmp eq i8 %rmKeyLength_load, 0

ST_1: tmp_119 [1/1] 0.00ns
codeRepl:21  %tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_load, i32 3, i32 7)

ST_1: icmp [1/1] 1.17ns
codeRepl:22  %icmp = icmp ne i5 %tmp_119, 0

ST_1: stg_10 [1/1] 1.11ns
codeRepl:23  switch i3 %remuxState_load, label %._crit_edge606 [
    i3 0, label %0
    i3 1, label %._crit_edge607
    i3 2, label %8
    i3 -1, label %12
    i3 -3, label %14
    i3 -4, label %18
  ]

ST_1: stg_11 [1/1] 0.00ns
:0  br i1 %tmp_48, label %._crit_edge641, label %19

ST_1: tmp_32 [1/1] 0.00ns
:0  %tmp_32 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind

ST_1: stg_13 [1/1] 1.07ns
:1  br i1 %tmp_32, label %._crit_edge641, label %._crit_edge606

ST_1: tmp_71 [1/1] 1.26ns
._crit_edge641:0  %tmp_71 = icmp eq i16 %rmValueLength_load, 0

ST_1: stg_15 [1/1] 0.00ns
._crit_edge641:1  br i1 %tmp_71, label %._crit_edge645, label %20

ST_1: tmp_35 [1/1] 0.00ns
:0  %tmp_35 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind

ST_1: stg_17 [1/1] 1.07ns
:1  br i1 %tmp_35, label %._crit_edge645, label %._crit_edge606

ST_1: stg_18 [1/1] 0.89ns
._crit_edge645:0  br i1 %tmp_48, label %._crit_edge649, label %._crit_edge650

ST_1: tmp_V_30 [1/1] 2.91ns
._crit_edge650:0  %tmp_V_30 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_78 [1/1] 1.24ns
._crit_edge650:1  %tmp_78 = add i8 %rmKeyLength_load, -8

ST_1: storemerge2 [1/1] 0.71ns
._crit_edge650:2  %storemerge2 = select i1 %icmp, i8 %tmp_78, i8 0

ST_1: stg_22 [1/1] 0.89ns
._crit_edge650:3  br label %._crit_edge649

ST_1: tmp_keyValid_V_13 [1/1] 0.00ns
._crit_edge649:0  %tmp_keyValid_V_13 = phi i1 [ false, %._crit_edge645 ], [ true, %._crit_edge650 ]

ST_1: rmKeyLength_load_s [1/1] 0.00ns
._crit_edge649:1  %rmKeyLength_load_s = phi i8 [ %rmKeyLength_load, %._crit_edge645 ], [ %storemerge2, %._crit_edge650 ]

ST_1: stg_25 [1/1] 0.89ns
._crit_edge649:3  br i1 %tmp_71, label %._crit_edge651, label %._crit_edge652

ST_1: tmp_V_31 [1/1] 2.91ns
._crit_edge652:0  %tmp_V_31 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind

ST_1: tmp_133 [1/1] 0.00ns
._crit_edge652:1  %tmp_133 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %rmValueLength_load, i32 3, i32 15)

ST_1: icmp4 [1/1] 1.29ns
._crit_edge652:2  %icmp4 = icmp ne i13 %tmp_133, 0

ST_1: tmp_82 [1/1] 1.36ns
._crit_edge652:3  %tmp_82 = add i16 %rmValueLength_load, -8

ST_1: storemerge [1/1] 0.71ns
._crit_edge652:4  %storemerge = select i1 %icmp4, i16 %tmp_82, i16 0

ST_1: stg_31 [1/1] 0.89ns
._crit_edge652:5  store i16 %storemerge, i16* @rmValueLength, align 2

ST_1: stg_32 [1/1] 0.89ns
._crit_edge652:6  br label %._crit_edge651

ST_1: tmp_84 [1/1] 0.00ns
._crit_edge651:0  %tmp_84 = phi i16 [ %storemerge, %._crit_edge652 ], [ %rmValueLength_load, %._crit_edge649 ]

ST_1: tmp_85 [1/1] 1.26ns
._crit_edge651:3  %tmp_85 = icmp eq i16 %tmp_84, 0

ST_1: tmp_86 [1/1] 1.34ns
._crit_edge651:4  %tmp_86 = icmp eq i8 %rmKeyLength_load_s, 0

ST_1: tmp_EOP_V_13 [1/1] 0.71ns
._crit_edge651:5  %tmp_EOP_V_13 = and i1 %tmp_85, %tmp_86

ST_1: stg_37 [1/1] 1.07ns
._crit_edge651:8  br label %._crit_edge606

ST_1: tmp_30 [1/1] 0.00ns
:0  %tmp_30 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind

ST_1: stg_39 [1/1] 1.07ns
:1  br i1 %tmp_30, label %15, label %._crit_edge606

ST_1: stg_40 [1/1] 0.00ns
:0  br i1 %tmp_48, label %._crit_edge629, label %16

ST_1: tmp_34 [1/1] 0.00ns
:0  %tmp_34 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind

ST_1: stg_42 [1/1] 1.07ns
:1  br i1 %tmp_34, label %._crit_edge629, label %._crit_edge606

ST_1: tmp_75 [1/1] 1.26ns
._crit_edge629:0  %tmp_75 = icmp eq i16 %rmValueLength_load, 0

ST_1: stg_44 [1/1] 0.00ns
._crit_edge629:1  br i1 %tmp_75, label %._crit_edge633, label %17

ST_1: tmp_36 [1/1] 0.00ns
:0  %tmp_36 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind

ST_1: stg_46 [1/1] 1.07ns
:1  br i1 %tmp_36, label %._crit_edge633, label %._crit_edge606

ST_1: tmp_8 [1/1] 2.91ns
._crit_edge633:0  %tmp_8 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind

ST_1: outputWord_metadata_V_1 [1/1] 0.00ns
._crit_edge633:1  %outputWord_metadata_V_1 = trunc i128 %tmp_8 to i124

ST_1: stg_49 [1/1] 0.89ns
._crit_edge633:2  store i124 %outputWord_metadata_V_1, i124* @rmMdBuffer_metadata_V, align 8

ST_1: stg_50 [1/1] 0.89ns
._crit_edge633:3  br i1 %tmp_48, label %._crit_edge637, label %._crit_edge638

ST_1: tmp_V_28 [1/1] 2.91ns
._crit_edge638:0  %tmp_V_28 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_80 [1/1] 1.24ns
._crit_edge638:1  %tmp_80 = add i8 %rmKeyLength_load, -8

ST_1: storemerge4 [1/1] 0.71ns
._crit_edge638:2  %storemerge4 = select i1 %icmp, i8 %tmp_80, i8 0

ST_1: stg_54 [1/1] 0.89ns
._crit_edge638:3  br label %._crit_edge637

ST_1: tmp_keyValid_V [1/1] 0.00ns
._crit_edge637:0  %tmp_keyValid_V = phi i1 [ false, %._crit_edge633 ], [ true, %._crit_edge638 ]

ST_1: rmKeyLength_load_1 [1/1] 0.00ns
._crit_edge637:1  %rmKeyLength_load_1 = phi i8 [ %rmKeyLength_load, %._crit_edge633 ], [ %storemerge4, %._crit_edge638 ]

ST_1: stg_57 [1/1] 0.89ns
._crit_edge637:3  br i1 %tmp_75, label %._crit_edge639, label %._crit_edge640

ST_1: tmp_V_29 [1/1] 2.91ns
._crit_edge640:0  %tmp_V_29 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind

ST_1: tmp_134 [1/1] 0.00ns
._crit_edge640:1  %tmp_134 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %rmValueLength_load, i32 3, i32 15)

ST_1: icmp5 [1/1] 1.29ns
._crit_edge640:2  %icmp5 = icmp ne i13 %tmp_134, 0

ST_1: tmp_83 [1/1] 1.36ns
._crit_edge640:3  %tmp_83 = add i16 %rmValueLength_load, -8

ST_1: storemerge7 [1/1] 0.71ns
._crit_edge640:4  %storemerge7 = select i1 %icmp5, i16 %tmp_83, i16 0

ST_1: stg_63 [1/1] 0.89ns
._crit_edge640:5  store i16 %storemerge7, i16* @rmValueLength, align 2

ST_1: stg_64 [1/1] 0.89ns
._crit_edge640:6  br label %._crit_edge639

ST_1: tmp_87 [1/1] 0.00ns
._crit_edge639:0  %tmp_87 = phi i16 [ %storemerge7, %._crit_edge640 ], [ %rmValueLength_load, %._crit_edge637 ]

ST_1: tmp_88 [1/1] 1.26ns
._crit_edge639:3  %tmp_88 = icmp eq i16 %tmp_87, 0

ST_1: tmp_89 [1/1] 1.34ns
._crit_edge639:4  %tmp_89 = icmp eq i8 %rmKeyLength_load_1, 0

ST_1: tmp_EOP_V_14 [1/1] 0.71ns
._crit_edge639:5  %tmp_EOP_V_14 = and i1 %tmp_88, %tmp_89

ST_1: storemerge8 [1/1] 0.71ns
._crit_edge639:6  %storemerge8 = select i1 %tmp_EOP_V_14, i3 0, i3 -4

ST_1: stg_70 [1/1] 1.07ns
._crit_edge639:9  br label %._crit_edge606

ST_1: stg_71 [1/1] 1.07ns
:0  br i1 %tmp_48, label %._crit_edge606, label %13

ST_1: tmp_31 [1/1] 0.00ns
:0  %tmp_31 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind

ST_1: stg_73 [1/1] 1.07ns
:1  br i1 %tmp_31, label %._crit_edge626, label %._crit_edge606

ST_1: tmp_V_27 [1/1] 2.91ns
._crit_edge626:0  %tmp_V_27 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_70 [1/1] 1.24ns
._crit_edge626:1  %tmp_70 = add i8 %rmKeyLength_load, -8

ST_1: storemerge9 [1/1] 0.71ns
._crit_edge626:2  %storemerge9 = select i1 %icmp, i8 %tmp_70, i8 0

ST_1: tmp_EOP_V_12 [1/1] 1.34ns
._crit_edge626:3  %tmp_EOP_V_12 = icmp eq i8 %storemerge9, 0

ST_1: stg_78 [1/1] 1.07ns
._crit_edge626:6  br label %._crit_edge606

ST_1: tmp_29 [1/1] 0.00ns
:0  %tmp_29 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind

ST_1: stg_80 [1/1] 1.07ns
:1  br i1 %tmp_29, label %9, label %._crit_edge606

ST_1: tmp_4 [1/1] 2.91ns
:0  %tmp_4 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind

ST_1: outputWord_metadata_V [1/1] 0.00ns
:1  %outputWord_metadata_V = trunc i128 %tmp_4 to i124

ST_1: stg_83 [1/1] 0.89ns
:2  store i124 %outputWord_metadata_V, i124* @rmMdBuffer_metadata_V, align 8

ST_1: stg_84 [1/1] 0.00ns
:3  br i1 %tmp_48, label %11, label %10

ST_1: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind

ST_1: stg_86 [1/1] 1.07ns
:1  br i1 %tmp_33, label %._crit_edge623, label %._crit_edge606

ST_1: tmp_V_26 [1/1] 2.91ns
._crit_edge623:0  %tmp_V_26 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_74 [1/1] 1.24ns
._crit_edge623:1  %tmp_74 = add i8 -8, %rmKeyLength_load

ST_1: storemerge1 [1/1] 0.71ns
._crit_edge623:2  %storemerge1 = select i1 %icmp, i8 %tmp_74, i8 0

ST_1: tmp_EOP_V [1/1] 1.34ns
._crit_edge623:3  %tmp_EOP_V = icmp eq i8 %storemerge1, 0

ST_1: not_tmp_EOP_V [1/1] 0.71ns
._crit_edge623:4  %not_tmp_EOP_V = xor i1 %tmp_EOP_V, true

ST_1: storemerge18_cast [1/1] 0.71ns
._crit_edge623:5  %storemerge18_cast = select i1 %not_tmp_EOP_V, i3 -1, i3 0

ST_1: stg_93 [1/1] 1.07ns
._crit_edge623:8  br label %._crit_edge606

ST_1: stg_94 [1/1] 1.07ns
:2  br label %._crit_edge606

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind

ST_1: stg_96 [1/1] 0.89ns
:1  br i1 %tmp, label %1, label %._crit_edge607

ST_1: tmp338 [1/1] 2.91ns
:0  %tmp338 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
:1  %p_Val2_s = trunc i128 %tmp338 to i124

ST_1: stg_99 [1/1] 0.89ns
:2  store i124 %p_Val2_s, i124* @rmMdBuffer_metadata_V, align 8

ST_1: tmp_121 [1/1] 0.00ns
:3  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp338, i32 124)

ST_1: tmp_122 [1/1] 0.00ns
:4  %tmp_122 = trunc i128 %tmp338 to i8

ST_1: p_s [1/1] 0.71ns
:5  %p_s = select i1 %tmp_121, i1 true, i1 false

ST_1: p_rmKeyLength_load [1/1] 0.71ns
:6  %p_rmKeyLength_load = select i1 %tmp_121, i8 %tmp_122, i8 %rmKeyLength_load

ST_1: stg_104 [1/1] 0.89ns
:7  br label %._crit_edge607

ST_1: remuxState_flag_2 [1/1] 0.00ns
._crit_edge607:0  %remuxState_flag_2 = phi i1 [ false, %codeRepl ], [ false, %0 ], [ %p_s, %1 ]

ST_1: p_Val2_7 [1/1] 0.00ns
._crit_edge607:1  %p_Val2_7 = phi i124 [ %rmMdBuffer_metadata_V_load, %codeRepl ], [ %rmMdBuffer_metadata_V_load, %0 ], [ %p_Val2_s, %1 ]

ST_1: rmKeyLength_loc_2 [1/1] 0.00ns
._crit_edge607:2  %rmKeyLength_loc_2 = phi i8 [ %rmKeyLength_load, %codeRepl ], [ %rmKeyLength_load, %0 ], [ %p_rmKeyLength_load, %1 ]

ST_1: p_Result_s [1/1] 0.00ns
._crit_edge607:3  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i124.i32.i32(i124 %p_Val2_7, i32 112, i32 119)

ST_1: tmp_s [1/1] 1.34ns
._crit_edge607:4  %tmp_s = icmp eq i8 %p_Result_s, 1

ST_1: stg_110 [1/1] 0.00ns
._crit_edge607:5  br i1 %tmp_s, label %._crit_edge610, label %2

ST_1: p_Result_2 [1/1] 0.00ns
:0  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i124.i32.i32(i124 %p_Val2_7, i32 104, i32 111)

ST_1: tmp_124 [1/1] 1.34ns
:1  %tmp_124 = icmp eq i8 %p_Result_2, 8

ST_1: tmp_125 [1/1] 1.34ns
:2  %tmp_125 = icmp eq i8 %p_Result_2, 4

ST_1: tmp_126 [1/1] 0.71ns
:3  %tmp_126 = or i1 %tmp_125, %tmp_124

ST_1: tmp_127 [1/1] 1.34ns
:4  %tmp_127 = icmp eq i8 %p_Result_2, 1

ST_1: tmp_128 [1/1] 0.71ns
:5  %tmp_128 = or i1 %tmp_127, %tmp_126

ST_1: stg_117 [1/1] 0.00ns
:6  br i1 %tmp_128, label %._crit_edge610, label %5

ST_1: tmp_73 [1/1] 1.34ns
:0  %tmp_73 = icmp eq i8 %p_Result_2, 0

ST_1: stg_119 [1/1] 1.07ns
:1  br i1 %tmp_73, label %6, label %._crit_edge606

ST_1: tmp_37 [1/1] 0.00ns
:0  %tmp_37 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind

ST_1: stg_121 [1/1] 1.07ns
:1  br i1 %tmp_37, label %7, label %._crit_edge606

ST_1: tmp_77 [1/1] 1.34ns
:0  %tmp_77 = icmp eq i8 %rmKeyLength_loc_2, 0

ST_1: stg_123 [1/1] 0.89ns
:1  br i1 %tmp_77, label %._crit_edge618, label %._crit_edge619

ST_1: tmp_V_24 [1/1] 2.91ns
._crit_edge619:0  %tmp_V_24 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_131 [1/1] 0.00ns
._crit_edge619:1  %tmp_131 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_loc_2, i32 3, i32 7)

ST_1: icmp6 [1/1] 1.17ns
._crit_edge619:2  %icmp6 = icmp ne i5 %tmp_131, 0

ST_1: tmp_79 [1/1] 1.24ns
._crit_edge619:3  %tmp_79 = add i8 %rmKeyLength_loc_2, -8

ST_1: storemerge5 [1/1] 0.71ns
._crit_edge619:4  %storemerge5 = select i1 %icmp6, i8 %tmp_79, i8 0

ST_1: stg_129 [1/1] 0.89ns
._crit_edge619:5  br label %._crit_edge618

ST_1: rmKeyLength_flag_5 [1/1] 0.00ns
._crit_edge618:0  %rmKeyLength_flag_5 = phi i1 [ %remuxState_flag_2, %7 ], [ true, %._crit_edge619 ]

ST_1: rmKeyLength_new_5 [1/1] 0.00ns
._crit_edge618:1  %rmKeyLength_new_5 = phi i8 [ %rmKeyLength_loc_2, %7 ], [ %storemerge5, %._crit_edge619 ]

ST_1: p_Result_3 [1/1] 0.00ns
._crit_edge618:4  %p_Result_3 = call i13 @_ssdm_op_PartSelect.i13.i124.i32.i32(i124 %p_Val2_7, i32 8, i32 20)

ST_1: tmp_132 [1/1] 0.00ns
._crit_edge618:5  %tmp_132 = call i10 @_ssdm_op_PartSelect.i10.i124.i32.i32(i124 %p_Val2_7, i32 11, i32 20)

ST_1: icmp9 [1/1] 1.32ns
._crit_edge618:6  %icmp9 = icmp ne i10 %tmp_132, 0

ST_1: tmp_81 [1/1] 1.36ns
._crit_edge618:7  %tmp_81 = add i13 -8, %p_Result_3

ST_1: storemerge6 [1/1] 0.71ns
._crit_edge618:8  %storemerge6 = select i1 %icmp9, i13 %tmp_81, i13 0

ST_1: storemerge25_cast [1/1] 0.00ns
._crit_edge618:9  %storemerge25_cast = zext i13 %storemerge6 to i16

ST_1: stg_138 [1/1] 0.89ns
._crit_edge618:10  store i16 %storemerge25_cast, i16* @rmValueLength, align 2

ST_1: tmp_V_25 [1/1] 2.91ns
._crit_edge618:11  %tmp_V_25 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind

ST_1: stg_140 [1/1] 1.07ns
._crit_edge618:14  br label %._crit_edge606

ST_1: tmp_72 [1/1] 1.34ns
._crit_edge610:0  %tmp_72 = icmp eq i8 %rmKeyLength_loc_2, 0

ST_1: stg_142 [1/1] 0.00ns
._crit_edge610:1  br i1 %tmp_72, label %4, label %3

ST_1: tmp_38 [1/1] 0.00ns
:0  %tmp_38 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind

ST_1: stg_144 [1/1] 1.07ns
:1  br i1 %tmp_38, label %._crit_edge615, label %._crit_edge606

ST_1: tmp_V [1/1] 2.91ns
._crit_edge615:0  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind

ST_1: tmp_129 [1/1] 0.00ns
._crit_edge615:1  %tmp_129 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_loc_2, i32 3, i32 7)

ST_1: icmp3 [1/1] 1.17ns
._crit_edge615:2  %icmp3 = icmp ne i5 %tmp_129, 0

ST_1: tmp_76 [1/1] 1.24ns
._crit_edge615:3  %tmp_76 = add i8 %rmKeyLength_loc_2, -8

ST_1: storemerge3 [1/1] 0.71ns
._crit_edge615:4  %storemerge3 = select i1 %icmp3, i8 %tmp_76, i8 0

ST_1: stg_150 [1/1] 1.07ns
._crit_edge615:7  br label %._crit_edge606

ST_1: stg_151 [1/1] 1.07ns
:2  br label %._crit_edge606

ST_1: remuxState_flag_s [1/1] 0.00ns
._crit_edge606:0  %remuxState_flag_s = phi i1 [ false, %codeRepl ], [ true, %4 ], [ true, %._crit_edge615 ], [ %remuxState_flag_2, %3 ], [ true, %._crit_edge618 ], [ %remuxState_flag_2, %6 ], [ %remuxState_flag_2, %5 ], [ false, %8 ], [ true, %11 ], [ true, %._crit_edge623 ], [ false, %10 ], [ false, %12 ], [ %tmp_EOP_V_12, %._crit_edge626 ], [ false, %13 ], [ true, %._crit_edge639 ], [ false, %17 ], [ false, %16 ], [ false, %14 ], [ %tmp_EOP_V_13, %._crit_edge651 ], [ false, %20 ], [ false, %19 ]

ST_1: remuxState_new_1 [1/1] 0.00ns
._crit_edge606:1  %remuxState_new_1 = phi i3 [ undef, %codeRepl ], [ 2, %4 ], [ 2, %._crit_edge615 ], [ 1, %3 ], [ -3, %._crit_edge618 ], [ 1, %6 ], [ 1, %5 ], [ undef, %8 ], [ 0, %11 ], [ %storemerge18_cast, %._crit_edge623 ], [ undef, %10 ], [ 0, %12 ], [ 0, %._crit_edge626 ], [ 0, %13 ], [ %storemerge8, %._crit_edge639 ], [ undef, %17 ], [ undef, %16 ], [ undef, %14 ], [ 0, %._crit_edge651 ], [ 0, %20 ], [ 0, %19 ]

ST_1: rmKeyLength_flag_s [1/1] 0.00ns
._crit_edge606:2  %rmKeyLength_flag_s = phi i1 [ false, %codeRepl ], [ %remuxState_flag_2, %4 ], [ true, %._crit_edge615 ], [ %remuxState_flag_2, %3 ], [ %rmKeyLength_flag_5, %._crit_edge618 ], [ %remuxState_flag_2, %6 ], [ %remuxState_flag_2, %5 ], [ false, %8 ], [ false, %11 ], [ true, %._crit_edge623 ], [ false, %10 ], [ false, %12 ], [ true, %._crit_edge626 ], [ false, %13 ], [ %tmp_keyValid_V, %._crit_edge639 ], [ false, %17 ], [ false, %16 ], [ false, %14 ], [ %tmp_keyValid_V_13, %._crit_edge651 ], [ false, %20 ], [ false, %19 ]

ST_1: rmKeyLength_new_s [1/1] 0.00ns
._crit_edge606:3  %rmKeyLength_new_s = phi i8 [ undef, %codeRepl ], [ 0, %4 ], [ %storemerge3, %._crit_edge615 ], [ %rmKeyLength_loc_2, %3 ], [ %rmKeyLength_new_5, %._crit_edge618 ], [ %rmKeyLength_loc_2, %6 ], [ %rmKeyLength_loc_2, %5 ], [ undef, %8 ], [ undef, %11 ], [ %storemerge1, %._crit_edge623 ], [ undef, %10 ], [ undef, %12 ], [ %storemerge9, %._crit_edge626 ], [ undef, %13 ], [ %rmKeyLength_load_1, %._crit_edge639 ], [ undef, %17 ], [ undef, %16 ], [ undef, %14 ], [ %rmKeyLength_load_s, %._crit_edge651 ], [ undef, %20 ], [ undef, %19 ]

ST_1: stg_156 [1/1] 0.00ns
._crit_edge606:4  br i1 %rmKeyLength_flag_s, label %mergeST549, label %._crit_edge606.new550

ST_1: stg_157 [1/1] 0.00ns
mergeST549:0  store i8 %rmKeyLength_new_s, i8* @rmKeyLength, align 1

ST_1: stg_158 [1/1] 0.00ns
._crit_edge606.new550:0  br i1 %remuxState_flag_s, label %mergeST, label %._crit_edge606.new

ST_1: stg_159 [1/1] 0.00ns
mergeST:0  store i3 %remuxState_new_1, i3* @remuxState, align 1


 <State 2>: 2.91ns
ST_2: stg_160 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_V_V, [8 x i8]* @str1494, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1495, [1 x i8]* @str1495, [8 x i8]* @str1494)

ST_2: stg_161 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1490, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1491, [1 x i8]* @str1491, [8 x i8]* @str1490) nounwind

ST_2: stg_162 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1486, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1487, [1 x i8]* @str1487, [8 x i8]* @str1486) nounwind

ST_2: stg_163 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1482, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1483, [1 x i8]* @str1483, [8 x i8]* @str1482) nounwind

ST_2: stg_164 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1478, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1479, [1 x i8]* @str1479, [8 x i8]* @str1478) nounwind

ST_2: stg_165 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @str1474, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1475, [1 x i8]* @str1475, [8 x i8]* @str1474) nounwind

ST_2: stg_166 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @str1454, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1455, [1 x i8]* @str1455, [8 x i8]* @str1454)

ST_2: stg_167 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1370, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1371, [1 x i8]* @str1371, [8 x i8]* @str1370) nounwind

ST_2: stg_168 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1366, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1367, [1 x i8]* @str1367, [8 x i8]* @str1366) nounwind

ST_2: stg_169 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1362, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1363, [1 x i8]* @str1363, [8 x i8]* @str1362) nounwind

ST_2: stg_170 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1358, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1359, [1 x i8]* @str1359, [8 x i8]* @str1358) nounwind

ST_2: stg_171 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1354, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1355, [1 x i8]* @str1355, [8 x i8]* @str1354) nounwind

ST_2: stg_172 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1350, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1351, [1 x i8]* @str1351, [8 x i8]* @str1350) nounwind

ST_2: stg_173 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merger_V, [8 x i8]* @str1346, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1347, [1 x i8]* @str1347, [8 x i8]* @str1346) nounwind

ST_2: stg_174 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str127, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128) nounwind

ST_2: stg_175 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

ST_2: tmp_key_V_10 [1/1] 0.00ns
._crit_edge649:2  %tmp_key_V_10 = phi i64 [ 0, %._crit_edge645 ], [ %tmp_V_30, %._crit_edge650 ]

ST_2: tmp_valueValid_V_4 [1/1] 0.00ns
._crit_edge651:1  %tmp_valueValid_V_4 = phi i1 [ true, %._crit_edge652 ], [ false, %._crit_edge649 ]

ST_2: tmp_value_V_5 [1/1] 0.00ns
._crit_edge651:2  %tmp_value_V_5 = phi i64 [ %tmp_V_31, %._crit_edge652 ], [ 0, %._crit_edge649 ]

ST_2: tmp_10 [1/1] 0.00ns
._crit_edge651:6  %tmp_10 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i1.i1.i125(i64 %tmp_key_V_10, i64 %tmp_value_V_5, i1 %tmp_EOP_V_13, i1 %tmp_valueValid_V_4, i1 %tmp_keyValid_V_13, i125 0)

ST_2: stg_180 [1/1] 2.91ns
._crit_edge651:7  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_10) nounwind

ST_2: tmp_key_V_1 [1/1] 0.00ns
._crit_edge637:2  %tmp_key_V_1 = phi i64 [ 0, %._crit_edge633 ], [ %tmp_V_28, %._crit_edge638 ]

ST_2: tmp_valueValid_V [1/1] 0.00ns
._crit_edge639:1  %tmp_valueValid_V = phi i1 [ true, %._crit_edge640 ], [ false, %._crit_edge637 ]

ST_2: tmp_value_V [1/1] 0.00ns
._crit_edge639:2  %tmp_value_V = phi i64 [ %tmp_V_29, %._crit_edge640 ], [ 0, %._crit_edge637 ]

ST_2: tmp_9 [1/1] 0.00ns
._crit_edge639:7  %tmp_9 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i1.i1.i1.i124(i64 %tmp_key_V_1, i64 %tmp_value_V, i1 %tmp_EOP_V_14, i1 %tmp_valueValid_V, i1 %tmp_keyValid_V, i1 false, i124 %outputWord_metadata_V_1)

ST_2: stg_185 [1/1] 2.91ns
._crit_edge639:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_9) nounwind

ST_2: tmp_7 [1/1] 0.00ns
._crit_edge626:4  %tmp_7 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i127(i64 %tmp_V_27, i64 0, i1 %tmp_EOP_V_12, i127 42535295865117307932921825928971026432)

ST_2: stg_187 [1/1] 2.91ns
._crit_edge626:5  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_7) nounwind

ST_2: tmp_5 [1/1] 0.00ns
._crit_edge623:6  %tmp_5 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i3.i124(i64 %tmp_V_26, i64 0, i1 %tmp_EOP_V, i3 2, i124 %outputWord_metadata_V)

ST_2: stg_189 [1/1] 2.91ns
._crit_edge623:7  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_5) nounwind

ST_2: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = call i256 @_ssdm_op_BitConcatenate.i256.i132.i124(i132 8, i124 %outputWord_metadata_V)

ST_2: stg_191 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_6) nounwind

ST_2: tmp_keyValid_V_1 [1/1] 0.00ns
._crit_edge618:2  %tmp_keyValid_V_1 = phi i1 [ false, %7 ], [ true, %._crit_edge619 ]

ST_2: tmp_key_V_2 [1/1] 0.00ns
._crit_edge618:3  %tmp_key_V_2 = phi i64 [ 0, %7 ], [ %tmp_V_24, %._crit_edge619 ]

ST_2: tmp_3 [1/1] 0.00ns
._crit_edge618:12  %tmp_3 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i2.i1.i1.i124(i64 %tmp_key_V_2, i64 %tmp_V_25, i2 1, i1 %tmp_keyValid_V_1, i1 true, i124 %p_Val2_7)

ST_2: stg_195 [1/1] 2.91ns
._crit_edge618:13  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_3) nounwind

ST_2: tmp_1 [1/1] 0.00ns
._crit_edge615:5  %tmp_1 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i68.i124(i64 %tmp_V, i68 3, i124 %p_Val2_7)

ST_2: stg_197 [1/1] 2.91ns
._crit_edge615:6  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_1) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i256 @_ssdm_op_BitConcatenate.i256.i132.i124(i132 1, i124 %p_Val2_7)

ST_2: stg_199 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merger_V, i256 %tmp_2) nounwind

ST_2: stg_200 [1/1] 0.00ns
mergeST549:1  br label %._crit_edge606.new550

ST_2: stg_201 [1/1] 0.00ns
mergeST:1  br label %._crit_edge606.new

ST_2: stg_202 [1/1] 0.00ns
._crit_edge606.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
