{"position": "Engineering Group Leader", "company": "Intel Corporation", "profiles": ["Summary Three decades of innovative problem solving experience at Intel, in technology/manufacturing and management. Technology leader and Innovation leader. As Principal Engineer, led corporate world-wide Systematic Innovation thrust.  \n \nObjective to advance industry and organizations in this field: \n- Capable to help companies across industries to advance their innovation strategy and culture, introducing innovative problem solving methods. \n- Instructor/lecturer in the field of innovative problem solving, experience of multiple presentations, tutorials and keynote talks in international conferences. \n \nSpecialties: - Expertise in Systematic Innovation methods: TRIZ method (Level-III) and synergy of multiple quality (ex. Sixsigma Greenbelt) and productivity (Lean/Kaizen) methods with innovation. \n- Organization deployment of Innovation practices Summary Three decades of innovative problem solving experience at Intel, in technology/manufacturing and management. Technology leader and Innovation leader. As Principal Engineer, led corporate world-wide Systematic Innovation thrust.  \n \nObjective to advance industry and organizations in this field: \n- Capable to help companies across industries to advance their innovation strategy and culture, introducing innovative problem solving methods. \n- Instructor/lecturer in the field of innovative problem solving, experience of multiple presentations, tutorials and keynote talks in international conferences. \n \nSpecialties: - Expertise in Systematic Innovation methods: TRIZ method (Level-III) and synergy of multiple quality (ex. Sixsigma Greenbelt) and productivity (Lean/Kaizen) methods with innovation. \n- Organization deployment of Innovation practices Three decades of innovative problem solving experience at Intel, in technology/manufacturing and management. Technology leader and Innovation leader. As Principal Engineer, led corporate world-wide Systematic Innovation thrust.  \n \nObjective to advance industry and organizations in this field: \n- Capable to help companies across industries to advance their innovation strategy and culture, introducing innovative problem solving methods. \n- Instructor/lecturer in the field of innovative problem solving, experience of multiple presentations, tutorials and keynote talks in international conferences. \n \nSpecialties: - Expertise in Systematic Innovation methods: TRIZ method (Level-III) and synergy of multiple quality (ex. Sixsigma Greenbelt) and productivity (Lean/Kaizen) methods with innovation. \n- Organization deployment of Innovation practices Three decades of innovative problem solving experience at Intel, in technology/manufacturing and management. Technology leader and Innovation leader. As Principal Engineer, led corporate world-wide Systematic Innovation thrust.  \n \nObjective to advance industry and organizations in this field: \n- Capable to help companies across industries to advance their innovation strategy and culture, introducing innovative problem solving methods. \n- Instructor/lecturer in the field of innovative problem solving, experience of multiple presentations, tutorials and keynote talks in international conferences. \n \nSpecialties: - Expertise in Systematic Innovation methods: TRIZ method (Level-III) and synergy of multiple quality (ex. Sixsigma Greenbelt) and productivity (Lean/Kaizen) methods with innovation. \n- Organization deployment of Innovation practices Experience CTO - technologies for innovation Solutions Engine November 2010  \u2013 Present (4 years 10 months) Develop and proliferate advanced Systematic Innovation methods to improve systems products and processes. Method based Innovation deployment programs. Industries representative Board of International TRIZ Associasion July 2007  \u2013  November 2010  (3 years 5 months) Systematic Innovation/TRIZ world-wide leader FSM OOT Principal Engineer Intel February 2005  \u2013  November 2010  (5 years 10 months) Israel Systematic Innovation and TRIZ Leader, Principal Engineer at Office of Technology Principal Engineer - Sort/Test Technologies Intel 2002  \u2013  2005  (3 years) Fab-18 Sort/Test Engineering Group Leader Intel Corporation 1999  \u2013  2002  (3 years) Fab-18 Sort/Test R&D Engineering Manager Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara Manufacturing &Technology Development center Sort/Test Engineering group leader Intel Corporation 1989  \u2013  1995  (6 years) Intel Fab-8 Jerusalem Process Engineer - Sort/Test Intel Corporation 1987  \u2013  1989  (2 years) Process Engineer - Lithography Intel Corporation 1985  \u2013  1987  (2 years) Fab-8 Jerusalem Computer systems expert Israel Air Force 1976  \u2013  1983  (7 years) CTO - technologies for innovation Solutions Engine November 2010  \u2013 Present (4 years 10 months) Develop and proliferate advanced Systematic Innovation methods to improve systems products and processes. Method based Innovation deployment programs. CTO - technologies for innovation Solutions Engine November 2010  \u2013 Present (4 years 10 months) Develop and proliferate advanced Systematic Innovation methods to improve systems products and processes. Method based Innovation deployment programs. Industries representative Board of International TRIZ Associasion July 2007  \u2013  November 2010  (3 years 5 months) Industries representative Board of International TRIZ Associasion July 2007  \u2013  November 2010  (3 years 5 months) Systematic Innovation/TRIZ world-wide leader FSM OOT Principal Engineer Intel February 2005  \u2013  November 2010  (5 years 10 months) Israel Systematic Innovation and TRIZ Leader, Principal Engineer at Office of Technology Systematic Innovation/TRIZ world-wide leader FSM OOT Principal Engineer Intel February 2005  \u2013  November 2010  (5 years 10 months) Israel Systematic Innovation and TRIZ Leader, Principal Engineer at Office of Technology Principal Engineer - Sort/Test Technologies Intel 2002  \u2013  2005  (3 years) Fab-18 Principal Engineer - Sort/Test Technologies Intel 2002  \u2013  2005  (3 years) Fab-18 Sort/Test Engineering Group Leader Intel Corporation 1999  \u2013  2002  (3 years) Fab-18 Sort/Test Engineering Group Leader Intel Corporation 1999  \u2013  2002  (3 years) Fab-18 Sort/Test R&D Engineering Manager Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara Manufacturing &Technology Development center Sort/Test R&D Engineering Manager Intel Corporation 1996  \u2013  1999  (3 years) Santa Clara Manufacturing &Technology Development center Sort/Test Engineering group leader Intel Corporation 1989  \u2013  1995  (6 years) Intel Fab-8 Jerusalem Sort/Test Engineering group leader Intel Corporation 1989  \u2013  1995  (6 years) Intel Fab-8 Jerusalem Process Engineer - Sort/Test Intel Corporation 1987  \u2013  1989  (2 years) Process Engineer - Sort/Test Intel Corporation 1987  \u2013  1989  (2 years) Process Engineer - Lithography Intel Corporation 1985  \u2013  1987  (2 years) Fab-8 Jerusalem Process Engineer - Lithography Intel Corporation 1985  \u2013  1987  (2 years) Fab-8 Jerusalem Computer systems expert Israel Air Force 1976  \u2013  1983  (7 years) Computer systems expert Israel Air Force 1976  \u2013  1983  (7 years) Languages English Professional working proficiency Spa Full professional proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Spa Full professional proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Spa Full professional proficiency Hebrew Native or bilingual proficiency Professional working proficiency Full professional proficiency Native or bilingual proficiency Skills Innovation Management Semiconductors R&D Program Management Product Development Engineering Management Product Management Leadership Start-ups Manufacturing Continuous Improvement TRIZ Cross-functional Team... Intel Problem Solving Six Sigma Design of Experiments Semiconductor Industry Innovation Consulting Management Consulting Strategy Competitive Analysis Engineering Enterprise Software SPC Open Innovation Management Product Innovation Process Improvement Failure Analysis Quality Management Process Engineering Business Strategy Technological Innovation Entrepreneurship See 20+ \u00a0 \u00a0 See less Skills  Innovation Management Semiconductors R&D Program Management Product Development Engineering Management Product Management Leadership Start-ups Manufacturing Continuous Improvement TRIZ Cross-functional Team... Intel Problem Solving Six Sigma Design of Experiments Semiconductor Industry Innovation Consulting Management Consulting Strategy Competitive Analysis Engineering Enterprise Software SPC Open Innovation Management Product Innovation Process Improvement Failure Analysis Quality Management Process Engineering Business Strategy Technological Innovation Entrepreneurship See 20+ \u00a0 \u00a0 See less Innovation Management Semiconductors R&D Program Management Product Development Engineering Management Product Management Leadership Start-ups Manufacturing Continuous Improvement TRIZ Cross-functional Team... Intel Problem Solving Six Sigma Design of Experiments Semiconductor Industry Innovation Consulting Management Consulting Strategy Competitive Analysis Engineering Enterprise Software SPC Open Innovation Management Product Innovation Process Improvement Failure Analysis Quality Management Process Engineering Business Strategy Technological Innovation Entrepreneurship See 20+ \u00a0 \u00a0 See less Innovation Management Semiconductors R&D Program Management Product Development Engineering Management Product Management Leadership Start-ups Manufacturing Continuous Improvement TRIZ Cross-functional Team... Intel Problem Solving Six Sigma Design of Experiments Semiconductor Industry Innovation Consulting Management Consulting Strategy Competitive Analysis Engineering Enterprise Software SPC Open Innovation Management Product Innovation Process Improvement Failure Analysis Quality Management Process Engineering Business Strategy Technological Innovation Entrepreneurship See 20+ \u00a0 \u00a0 See less Education The Open University of Israel Bachelor of sciense 1995  \u2013 2001 The Hebrew University Senior Business mngmnt program,  Business Management 1994  \u2013 1995 The Open University of Israel Bachelor of sciense 1995  \u2013 2001 The Open University of Israel Bachelor of sciense 1995  \u2013 2001 The Open University of Israel Bachelor of sciense 1995  \u2013 2001 The Hebrew University Senior Business mngmnt program,  Business Management 1994  \u2013 1995 The Hebrew University Senior Business mngmnt program,  Business Management 1994  \u2013 1995 The Hebrew University Senior Business mngmnt program,  Business Management 1994  \u2013 1995 ", "Summary Six Sigma Green Belt Summary Six Sigma Green Belt Six Sigma Green Belt Six Sigma Green Belt Experience Assembly TD Engineering Group Leader Intel Corporation May 2014  \u2013 Present (1 year 4 months) Manufacturing Shift Manager Intel February 2005  \u2013  May 2014  (9 years 4 months) Chandler, AZ Operations Manager Intel October 1997  \u2013  January 2005  (7 years 4 months) Planar, Lithography, and Etch process areas Assembly TD Engineering Group Leader Intel Corporation May 2014  \u2013 Present (1 year 4 months) Assembly TD Engineering Group Leader Intel Corporation May 2014  \u2013 Present (1 year 4 months) Manufacturing Shift Manager Intel February 2005  \u2013  May 2014  (9 years 4 months) Chandler, AZ Manufacturing Shift Manager Intel February 2005  \u2013  May 2014  (9 years 4 months) Chandler, AZ Operations Manager Intel October 1997  \u2013  January 2005  (7 years 4 months) Planar, Lithography, and Etch process areas Operations Manager Intel October 1997  \u2013  January 2005  (7 years 4 months) Planar, Lithography, and Etch process areas Skills Six Sigma Manufacturing SPC Lithography Semiconductors Design of Experiments JMP Failure Analysis Cross-functional Team... Continuous Improvement Engineering Management Semiconductor Industry Lean Manufacturing Root Cause Analysis Process Improvement Metrology FMEA Process Engineering Kaizen Program Management Manufacturing... Operations Management DMAIC Manufacturing Operations Product Engineering See 10+ \u00a0 \u00a0 See less Skills  Six Sigma Manufacturing SPC Lithography Semiconductors Design of Experiments JMP Failure Analysis Cross-functional Team... Continuous Improvement Engineering Management Semiconductor Industry Lean Manufacturing Root Cause Analysis Process Improvement Metrology FMEA Process Engineering Kaizen Program Management Manufacturing... Operations Management DMAIC Manufacturing Operations Product Engineering See 10+ \u00a0 \u00a0 See less Six Sigma Manufacturing SPC Lithography Semiconductors Design of Experiments JMP Failure Analysis Cross-functional Team... Continuous Improvement Engineering Management Semiconductor Industry Lean Manufacturing Root Cause Analysis Process Improvement Metrology FMEA Process Engineering Kaizen Program Management Manufacturing... Operations Management DMAIC Manufacturing Operations Product Engineering See 10+ \u00a0 \u00a0 See less Six Sigma Manufacturing SPC Lithography Semiconductors Design of Experiments JMP Failure Analysis Cross-functional Team... Continuous Improvement Engineering Management Semiconductor Industry Lean Manufacturing Root Cause Analysis Process Improvement Metrology FMEA Process Engineering Kaizen Program Management Manufacturing... Operations Management DMAIC Manufacturing Operations Product Engineering See 10+ \u00a0 \u00a0 See less Education Purdue University BS,  Organizational Leadership and Supervision 1993  \u2013 1997 Mission Viejo High School 1989  \u2013 1993 Purdue University BS,  Organizational Leadership and Supervision 1993  \u2013 1997 Purdue University BS,  Organizational Leadership and Supervision 1993  \u2013 1997 Purdue University BS,  Organizational Leadership and Supervision 1993  \u2013 1997 Mission Viejo High School 1989  \u2013 1993 Mission Viejo High School 1989  \u2013 1993 Mission Viejo High School 1989  \u2013 1993 ", "Experience Engineering Group Leader Intel Corporation April 2006  \u2013 Present (9 years 5 months) Oregon Engineering Group Leader Intel Corporation April 2006  \u2013 Present (9 years 5 months) Oregon Engineering Group Leader Intel Corporation April 2006  \u2013 Present (9 years 5 months) Oregon Skills Semiconductors SPC RF Optics Process Control Robotics Electronics Manufacturing Management Pro/Engineer Process Development Lean Manufacturing Manufacturing Semiconductor Industry Failure Analysis JMP Silicon Metrology See 2+ \u00a0 \u00a0 See less Skills  Semiconductors SPC RF Optics Process Control Robotics Electronics Manufacturing Management Pro/Engineer Process Development Lean Manufacturing Manufacturing Semiconductor Industry Failure Analysis JMP Silicon Metrology See 2+ \u00a0 \u00a0 See less Semiconductors SPC RF Optics Process Control Robotics Electronics Manufacturing Management Pro/Engineer Process Development Lean Manufacturing Manufacturing Semiconductor Industry Failure Analysis JMP Silicon Metrology See 2+ \u00a0 \u00a0 See less Semiconductors SPC RF Optics Process Control Robotics Electronics Manufacturing Management Pro/Engineer Process Development Lean Manufacturing Manufacturing Semiconductor Industry Failure Analysis JMP Silicon Metrology See 2+ \u00a0 \u00a0 See less ", "Experience Engineering Manager Intel June 2014  \u2013 Present (1 year 3 months) Phoenix, Arizona Area Integration Lead Intel Corporation August 2011  \u2013  May 2014  (2 years 10 months) Phoenix, Arizona Area Engineering Group Manager Intel Corporation April 2008  \u2013  July 2011  (3 years 4 months) Penang, Malaysia Engineering Group Leader Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Phoenix, Arizona Area Engineering Group Leader Intel Corporation September 2003  \u2013  December 2005  (2 years 4 months) Penang, Malaysia Engineering Manager Intel June 2014  \u2013 Present (1 year 3 months) Phoenix, Arizona Area Engineering Manager Intel June 2014  \u2013 Present (1 year 3 months) Phoenix, Arizona Area Integration Lead Intel Corporation August 2011  \u2013  May 2014  (2 years 10 months) Phoenix, Arizona Area Integration Lead Intel Corporation August 2011  \u2013  May 2014  (2 years 10 months) Phoenix, Arizona Area Engineering Group Manager Intel Corporation April 2008  \u2013  July 2011  (3 years 4 months) Penang, Malaysia Engineering Group Manager Intel Corporation April 2008  \u2013  July 2011  (3 years 4 months) Penang, Malaysia Engineering Group Leader Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Phoenix, Arizona Area Engineering Group Leader Intel Corporation January 2006  \u2013  March 2008  (2 years 3 months) Phoenix, Arizona Area Engineering Group Leader Intel Corporation September 2003  \u2013  December 2005  (2 years 4 months) Penang, Malaysia Engineering Group Leader Intel Corporation September 2003  \u2013  December 2005  (2 years 4 months) Penang, Malaysia Skills Semiconductors Engineering Management Embedded Systems Manufacturing Design of Experiments Skills  Semiconductors Engineering Management Embedded Systems Manufacturing Design of Experiments Semiconductors Engineering Management Embedded Systems Manufacturing Design of Experiments Semiconductors Engineering Management Embedded Systems Manufacturing Design of Experiments ", "Experience Engineering Group Leader Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Process Engineer Intel Corporation September 2007  \u2013  February 2011  (3 years 6 months) I hunt for dust while wearing a white jumpsuit. Graduate Student Researcher Purdue University August 2005  \u2013  August 2007  (2 years 1 month) Research Intern Andersen Windows 2004  \u2013  2004  (less than a year) Engineering Group Leader Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Engineering Group Leader Intel Corporation January 2011  \u2013 Present (4 years 8 months) Hillsboro, OR Process Engineer Intel Corporation September 2007  \u2013  February 2011  (3 years 6 months) I hunt for dust while wearing a white jumpsuit. Process Engineer Intel Corporation September 2007  \u2013  February 2011  (3 years 6 months) I hunt for dust while wearing a white jumpsuit. Graduate Student Researcher Purdue University August 2005  \u2013  August 2007  (2 years 1 month) Graduate Student Researcher Purdue University August 2005  \u2013  August 2007  (2 years 1 month) Research Intern Andersen Windows 2004  \u2013  2004  (less than a year) Research Intern Andersen Windows 2004  \u2013  2004  (less than a year) Skills Engineering Design of Experiments Semiconductors SPC Materials Science Engineering Management JMP Manufacturing R&D Process Engineering Leadership Matlab Cross-functional Team... Continuous Improvement Skills  Engineering Design of Experiments Semiconductors SPC Materials Science Engineering Management JMP Manufacturing R&D Process Engineering Leadership Matlab Cross-functional Team... Continuous Improvement Engineering Design of Experiments Semiconductors SPC Materials Science Engineering Management JMP Manufacturing R&D Process Engineering Leadership Matlab Cross-functional Team... Continuous Improvement Engineering Design of Experiments Semiconductors SPC Materials Science Engineering Management JMP Manufacturing R&D Process Engineering Leadership Matlab Cross-functional Team... Continuous Improvement Education Purdue University Bachelor of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Master of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Bachelor of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Bachelor of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Bachelor of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Master of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Master of Science,  Materials Science Engineering 2001  \u2013 2007 Purdue University Master of Science,  Materials Science Engineering 2001  \u2013 2007 ", "Skills Semiconductors Engineering Management Semiconductor Industry SPC Failure Analysis IC Thin Films JMP Metrology Process Integration Product Engineering CVD PVD Design of Experiments Six Sigma Process Engineering Electronics Silicon Manufacturing Process Simulation FMEA Lean Manufacturing Cross-functional Team... Characterization See 9+ \u00a0 \u00a0 See less Skills  Semiconductors Engineering Management Semiconductor Industry SPC Failure Analysis IC Thin Films JMP Metrology Process Integration Product Engineering CVD PVD Design of Experiments Six Sigma Process Engineering Electronics Silicon Manufacturing Process Simulation FMEA Lean Manufacturing Cross-functional Team... Characterization See 9+ \u00a0 \u00a0 See less Semiconductors Engineering Management Semiconductor Industry SPC Failure Analysis IC Thin Films JMP Metrology Process Integration Product Engineering CVD PVD Design of Experiments Six Sigma Process Engineering Electronics Silicon Manufacturing Process Simulation FMEA Lean Manufacturing Cross-functional Team... Characterization See 9+ \u00a0 \u00a0 See less Semiconductors Engineering Management Semiconductor Industry SPC Failure Analysis IC Thin Films JMP Metrology Process Integration Product Engineering CVD PVD Design of Experiments Six Sigma Process Engineering Electronics Silicon Manufacturing Process Simulation FMEA Lean Manufacturing Cross-functional Team... Characterization See 9+ \u00a0 \u00a0 See less ", "Experience Volunteer Windsor Garden Club April 2011  \u2013 Present (4 years 5 months) Windsor, CA Volunteer Computer History Museum 2001  \u2013 Present (14 years) Babbage Difference Engine Operator/Maintenance \nCollections Volunteer Collections Volunteer Palo Alto City Library June 2006  \u2013  June 2011  (5 years 1 month) Angel Elf The Family Giving Tree 1995  \u2013  2010  (15 years) - Create the warehouse layout and maps needed to position the individual row signs to enable volunteers to sort and organize the gifts for the Holiday drive.  \n- Organize the quality checking operation for the Back to School drive Tapeout Applications and Integration Engineering Group Leader Intel Corporation 2002  \u2013  2008  (6 years) Technology Integration Engineering Group Leader Intel Corporation 1992  \u2013  2004  (12 years) Central Frames Generation Services Manager Intel Corporation 1989  \u2013  1992  (3 years) Lithography Engineering Group Leader Intel Corporation 1986  \u2013  1989  (3 years) Lithography Engineer (Technology Development) Intel Corporation 1985  \u2013  1986  (1 year) Stepper Area Functional Manager Intel Corporation 1984  \u2013  1985  (1 year) Lithography Engineer (Technology Development) Intel Corporation 1981  \u2013  1984  (3 years) Fab Process Engineer Intel Corporation 1976  \u2013  1981  (5 years) Research Assistant Catalytica Energy Systems 1975  \u2013  1976  (1 year) Volunteer Windsor Garden Club April 2011  \u2013 Present (4 years 5 months) Windsor, CA Volunteer Windsor Garden Club April 2011  \u2013 Present (4 years 5 months) Windsor, CA Volunteer Computer History Museum 2001  \u2013 Present (14 years) Babbage Difference Engine Operator/Maintenance \nCollections Volunteer Volunteer Computer History Museum 2001  \u2013 Present (14 years) Babbage Difference Engine Operator/Maintenance \nCollections Volunteer Collections Volunteer Palo Alto City Library June 2006  \u2013  June 2011  (5 years 1 month) Collections Volunteer Palo Alto City Library June 2006  \u2013  June 2011  (5 years 1 month) Angel Elf The Family Giving Tree 1995  \u2013  2010  (15 years) - Create the warehouse layout and maps needed to position the individual row signs to enable volunteers to sort and organize the gifts for the Holiday drive.  \n- Organize the quality checking operation for the Back to School drive Angel Elf The Family Giving Tree 1995  \u2013  2010  (15 years) - Create the warehouse layout and maps needed to position the individual row signs to enable volunteers to sort and organize the gifts for the Holiday drive.  \n- Organize the quality checking operation for the Back to School drive Tapeout Applications and Integration Engineering Group Leader Intel Corporation 2002  \u2013  2008  (6 years) Tapeout Applications and Integration Engineering Group Leader Intel Corporation 2002  \u2013  2008  (6 years) Technology Integration Engineering Group Leader Intel Corporation 1992  \u2013  2004  (12 years) Technology Integration Engineering Group Leader Intel Corporation 1992  \u2013  2004  (12 years) Central Frames Generation Services Manager Intel Corporation 1989  \u2013  1992  (3 years) Central Frames Generation Services Manager Intel Corporation 1989  \u2013  1992  (3 years) Lithography Engineering Group Leader Intel Corporation 1986  \u2013  1989  (3 years) Lithography Engineering Group Leader Intel Corporation 1986  \u2013  1989  (3 years) Lithography Engineer (Technology Development) Intel Corporation 1985  \u2013  1986  (1 year) Lithography Engineer (Technology Development) Intel Corporation 1985  \u2013  1986  (1 year) Stepper Area Functional Manager Intel Corporation 1984  \u2013  1985  (1 year) Stepper Area Functional Manager Intel Corporation 1984  \u2013  1985  (1 year) Lithography Engineer (Technology Development) Intel Corporation 1981  \u2013  1984  (3 years) Lithography Engineer (Technology Development) Intel Corporation 1981  \u2013  1984  (3 years) Fab Process Engineer Intel Corporation 1976  \u2013  1981  (5 years) Fab Process Engineer Intel Corporation 1976  \u2013  1981  (5 years) Research Assistant Catalytica Energy Systems 1975  \u2013  1976  (1 year) Research Assistant Catalytica Energy Systems 1975  \u2013  1976  (1 year) Skills Program Management Semiconductors Integration Start-ups Cross-functional Team... Product Management Leadership Project Management Management Nonprofits Skills  Program Management Semiconductors Integration Start-ups Cross-functional Team... Product Management Leadership Project Management Management Nonprofits Program Management Semiconductors Integration Start-ups Cross-functional Team... Product Management Leadership Project Management Management Nonprofits Program Management Semiconductors Integration Start-ups Cross-functional Team... Product Management Leadership Project Management Management Nonprofits Education Stanford University B. S.,  Chemical Engineering Stanford University B. S.,  Chemical Engineering Stanford University B. S.,  Chemical Engineering Stanford University B. S.,  Chemical Engineering ", "Experience Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation Education Massachusetts Institute of Technology 2003  \u2013 2005 Georgia Institute of Technology 1995  \u2013 2000 Massachusetts Institute of Technology 2003  \u2013 2005 Massachusetts Institute of Technology 2003  \u2013 2005 Massachusetts Institute of Technology 2003  \u2013 2005 Georgia Institute of Technology 1995  \u2013 2000 Georgia Institute of Technology 1995  \u2013 2000 Georgia Institute of Technology 1995  \u2013 2000 ", "Summary VP of Reaserch and development in the Pharma industry. \nPreviously a senior manager in Intel Corporation. In the past 17 years gained much experience as operation and engineering manager. Exercised work in a global company with multiple cultures, developing strong networking. \nImplemented Lean in the organization. Managed significant amount of large scale projects, directly and via matrix management. Gained experience in Intel technology research and development, as well as development and execution of energy conservation and Water conservation projects, demonstrating out of the box and creative thinking. \n \nSpecialties: \u05de\u05d7\u05e7\u05e8 \u05d5\u05e4\u05d9\u05ea\u05d5\u05d7, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d4\u05e0\u05d3\u05e1\u05d4 \u05d5\u05d9\u05d9\u05e6\u05d5\u05e8, \u05e4\u05d9\u05ea\u05e8\u05d5\u05e0\u05d5\u05ea \u05dc\u05d7\u05d9\u05e1\u05db\u05d5\u05df \u05d1\u05d0\u05e0\u05e8\u05d2\u05d9\u05d4 \u05d5\u05de\u05d9\u05dd, \u05de\u05d9\u05e6\u05d9\u05e8\u05ea \u05d0\u05e1\u05d8\u05e8\u05d8\u05d2\u05d9\u05d4 \u05d5\u05e2\u05d3 \u05dc\u05d9\u05d9\u05e9\u05d5\u05de\u05d4, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d1\u05db\u05d9\u05e8, \u05e0\u05d9\u05d4\u05d5\u05dc \u05de\u05d8\u05e8\u05d9\u05e6\u05d9\u05d5\u05e0\u05d9 \u05d5\u05d2\u05dc\u05d5\u05d1\u05dc\u05d9, Summary VP of Reaserch and development in the Pharma industry. \nPreviously a senior manager in Intel Corporation. In the past 17 years gained much experience as operation and engineering manager. Exercised work in a global company with multiple cultures, developing strong networking. \nImplemented Lean in the organization. Managed significant amount of large scale projects, directly and via matrix management. Gained experience in Intel technology research and development, as well as development and execution of energy conservation and Water conservation projects, demonstrating out of the box and creative thinking. \n \nSpecialties: \u05de\u05d7\u05e7\u05e8 \u05d5\u05e4\u05d9\u05ea\u05d5\u05d7, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d4\u05e0\u05d3\u05e1\u05d4 \u05d5\u05d9\u05d9\u05e6\u05d5\u05e8, \u05e4\u05d9\u05ea\u05e8\u05d5\u05e0\u05d5\u05ea \u05dc\u05d7\u05d9\u05e1\u05db\u05d5\u05df \u05d1\u05d0\u05e0\u05e8\u05d2\u05d9\u05d4 \u05d5\u05de\u05d9\u05dd, \u05de\u05d9\u05e6\u05d9\u05e8\u05ea \u05d0\u05e1\u05d8\u05e8\u05d8\u05d2\u05d9\u05d4 \u05d5\u05e2\u05d3 \u05dc\u05d9\u05d9\u05e9\u05d5\u05de\u05d4, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d1\u05db\u05d9\u05e8, \u05e0\u05d9\u05d4\u05d5\u05dc \u05de\u05d8\u05e8\u05d9\u05e6\u05d9\u05d5\u05e0\u05d9 \u05d5\u05d2\u05dc\u05d5\u05d1\u05dc\u05d9, VP of Reaserch and development in the Pharma industry. \nPreviously a senior manager in Intel Corporation. In the past 17 years gained much experience as operation and engineering manager. Exercised work in a global company with multiple cultures, developing strong networking. \nImplemented Lean in the organization. Managed significant amount of large scale projects, directly and via matrix management. Gained experience in Intel technology research and development, as well as development and execution of energy conservation and Water conservation projects, demonstrating out of the box and creative thinking. \n \nSpecialties: \u05de\u05d7\u05e7\u05e8 \u05d5\u05e4\u05d9\u05ea\u05d5\u05d7, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d4\u05e0\u05d3\u05e1\u05d4 \u05d5\u05d9\u05d9\u05e6\u05d5\u05e8, \u05e4\u05d9\u05ea\u05e8\u05d5\u05e0\u05d5\u05ea \u05dc\u05d7\u05d9\u05e1\u05db\u05d5\u05df \u05d1\u05d0\u05e0\u05e8\u05d2\u05d9\u05d4 \u05d5\u05de\u05d9\u05dd, \u05de\u05d9\u05e6\u05d9\u05e8\u05ea \u05d0\u05e1\u05d8\u05e8\u05d8\u05d2\u05d9\u05d4 \u05d5\u05e2\u05d3 \u05dc\u05d9\u05d9\u05e9\u05d5\u05de\u05d4, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d1\u05db\u05d9\u05e8, \u05e0\u05d9\u05d4\u05d5\u05dc \u05de\u05d8\u05e8\u05d9\u05e6\u05d9\u05d5\u05e0\u05d9 \u05d5\u05d2\u05dc\u05d5\u05d1\u05dc\u05d9, VP of Reaserch and development in the Pharma industry. \nPreviously a senior manager in Intel Corporation. In the past 17 years gained much experience as operation and engineering manager. Exercised work in a global company with multiple cultures, developing strong networking. \nImplemented Lean in the organization. Managed significant amount of large scale projects, directly and via matrix management. Gained experience in Intel technology research and development, as well as development and execution of energy conservation and Water conservation projects, demonstrating out of the box and creative thinking. \n \nSpecialties: \u05de\u05d7\u05e7\u05e8 \u05d5\u05e4\u05d9\u05ea\u05d5\u05d7, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d4\u05e0\u05d3\u05e1\u05d4 \u05d5\u05d9\u05d9\u05e6\u05d5\u05e8, \u05e4\u05d9\u05ea\u05e8\u05d5\u05e0\u05d5\u05ea \u05dc\u05d7\u05d9\u05e1\u05db\u05d5\u05df \u05d1\u05d0\u05e0\u05e8\u05d2\u05d9\u05d4 \u05d5\u05de\u05d9\u05dd, \u05de\u05d9\u05e6\u05d9\u05e8\u05ea \u05d0\u05e1\u05d8\u05e8\u05d8\u05d2\u05d9\u05d4 \u05d5\u05e2\u05d3 \u05dc\u05d9\u05d9\u05e9\u05d5\u05de\u05d4, \u05e0\u05d9\u05d4\u05d5\u05dc \u05d1\u05db\u05d9\u05e8, \u05e0\u05d9\u05d4\u05d5\u05dc \u05de\u05d8\u05e8\u05d9\u05e6\u05d9\u05d5\u05e0\u05d9 \u05d5\u05d2\u05dc\u05d5\u05d1\u05dc\u05d9, Experience Head of R&D division Hazera Seeds Vice President of Research and Development ChemAgis an API Division of Perrigo September 2012  \u2013  April 2015  (2 years 8 months) Israel Responsible for research and development of API (active Pharmaceutical Ingredient), in Perrigo API. Responsible for a development team of 80 researchers, in Israel and India. Strategic Projects Manager Intel August 2011  \u2013  December 2011  (5 months) Israeli fabs Facilities and Operations, Site manager Intel Corporation February 2008  \u2013  July 2011  (3 years 6 months) Israel - Managed ~ 200 employees. Managing independent budget of over $100M. \n- Responsible for the facilities and operations of Intel fabs in Israel. This includes responsibility for safe, flawless facilities supply \u2013 Gasses, chemical, electrical, Instrumental and control, clean room environment and maintenance, industrial waste treatment, ultrapure water etc.  \n- Responsible for security, safety and services: Transportation, catering, building maintenance, clean room cleaning etc.  \n- Managing Intel interface with municipality, water authority, Mekorot, Environmental and more. Fab28 Sort and C4 manager Intel Corporation 2006  \u2013  2008  (2 years) Israel - Built the department, of 70 employees, including 8 direct reports, from scratch during Fab 28 startup.  \n- Member of the global Sort managers group - managing the capacity and performance of all Intel Sort manufacturing and testing floors  \n- Responsible for the final electrical and functional product testing.  \n- Managed a budget of ~$40M. CPU to Flash - cost program manager Intel Corporation 2005  \u2013  2006  (1 year) Israel - Matrix program management. Fab products transferred from Microprocessors to Flash which required a significant change in cost structure and organization efficiency improvement.  \n- Introduced and assimilated Lean to the organization  \n- Integrated the cost projects, resulting ~30% wafer cost reduction - lowest ever, competitive, wafer cost. Defect metrology and Diffusion engineering group leader Intel Corporation 2003  \u2013  2005  (2 years) Israel - Managed 2 engineering teams, 30 engineers. \n- On line integrative quality control and Diffusion area management. \n- Process transfer and co-defining Intel tools roadmap for defect Metrology. Plasma Etch group leader - New Mexico, USA Intel Corporation 2002  \u2013  2003  (1 year) New Mexico, USA - New Mexico, start up of the 1st high volume manufacturing, 300mm fab \n- Responsible for transfer the technology from technology development to high volume for the Etch area.  \n- Managed a team of 18 engineers Plasma Etch Process development engineer, Oregon, USA Intel Corporation 2000  \u2013  2002  (2 years) Oregon, USA - Relocation to Portland Oregon , Intel 1st 300mm Process development fab \n- Plasma Etch process technology research development \n- TW management and cost reduction project manager,  \n- Process control program manager Plasma Etch engineering Group leader Intel Corporation 1996  \u2013  2000  (4 years) Israel In charge of engineering group of 15 engineers, sustaining and technology pickup from Oregon US. Diffusion process engineer Intel Corporation 1994  \u2013  1996  (2 years) Clean room process engineer AVX 1992  \u2013  1994  (2 years) Plasma Etch process engineer National Semiconductor 1990  \u2013  1991  (1 year) Head of R&D division Hazera Seeds Head of R&D division Hazera Seeds Vice President of Research and Development ChemAgis an API Division of Perrigo September 2012  \u2013  April 2015  (2 years 8 months) Israel Responsible for research and development of API (active Pharmaceutical Ingredient), in Perrigo API. Responsible for a development team of 80 researchers, in Israel and India. Vice President of Research and Development ChemAgis an API Division of Perrigo September 2012  \u2013  April 2015  (2 years 8 months) Israel Responsible for research and development of API (active Pharmaceutical Ingredient), in Perrigo API. Responsible for a development team of 80 researchers, in Israel and India. Strategic Projects Manager Intel August 2011  \u2013  December 2011  (5 months) Strategic Projects Manager Intel August 2011  \u2013  December 2011  (5 months) Israeli fabs Facilities and Operations, Site manager Intel Corporation February 2008  \u2013  July 2011  (3 years 6 months) Israel - Managed ~ 200 employees. Managing independent budget of over $100M. \n- Responsible for the facilities and operations of Intel fabs in Israel. This includes responsibility for safe, flawless facilities supply \u2013 Gasses, chemical, electrical, Instrumental and control, clean room environment and maintenance, industrial waste treatment, ultrapure water etc.  \n- Responsible for security, safety and services: Transportation, catering, building maintenance, clean room cleaning etc.  \n- Managing Intel interface with municipality, water authority, Mekorot, Environmental and more. Israeli fabs Facilities and Operations, Site manager Intel Corporation February 2008  \u2013  July 2011  (3 years 6 months) Israel - Managed ~ 200 employees. Managing independent budget of over $100M. \n- Responsible for the facilities and operations of Intel fabs in Israel. This includes responsibility for safe, flawless facilities supply \u2013 Gasses, chemical, electrical, Instrumental and control, clean room environment and maintenance, industrial waste treatment, ultrapure water etc.  \n- Responsible for security, safety and services: Transportation, catering, building maintenance, clean room cleaning etc.  \n- Managing Intel interface with municipality, water authority, Mekorot, Environmental and more. Fab28 Sort and C4 manager Intel Corporation 2006  \u2013  2008  (2 years) Israel - Built the department, of 70 employees, including 8 direct reports, from scratch during Fab 28 startup.  \n- Member of the global Sort managers group - managing the capacity and performance of all Intel Sort manufacturing and testing floors  \n- Responsible for the final electrical and functional product testing.  \n- Managed a budget of ~$40M. Fab28 Sort and C4 manager Intel Corporation 2006  \u2013  2008  (2 years) Israel - Built the department, of 70 employees, including 8 direct reports, from scratch during Fab 28 startup.  \n- Member of the global Sort managers group - managing the capacity and performance of all Intel Sort manufacturing and testing floors  \n- Responsible for the final electrical and functional product testing.  \n- Managed a budget of ~$40M. CPU to Flash - cost program manager Intel Corporation 2005  \u2013  2006  (1 year) Israel - Matrix program management. Fab products transferred from Microprocessors to Flash which required a significant change in cost structure and organization efficiency improvement.  \n- Introduced and assimilated Lean to the organization  \n- Integrated the cost projects, resulting ~30% wafer cost reduction - lowest ever, competitive, wafer cost. CPU to Flash - cost program manager Intel Corporation 2005  \u2013  2006  (1 year) Israel - Matrix program management. Fab products transferred from Microprocessors to Flash which required a significant change in cost structure and organization efficiency improvement.  \n- Introduced and assimilated Lean to the organization  \n- Integrated the cost projects, resulting ~30% wafer cost reduction - lowest ever, competitive, wafer cost. Defect metrology and Diffusion engineering group leader Intel Corporation 2003  \u2013  2005  (2 years) Israel - Managed 2 engineering teams, 30 engineers. \n- On line integrative quality control and Diffusion area management. \n- Process transfer and co-defining Intel tools roadmap for defect Metrology. Defect metrology and Diffusion engineering group leader Intel Corporation 2003  \u2013  2005  (2 years) Israel - Managed 2 engineering teams, 30 engineers. \n- On line integrative quality control and Diffusion area management. \n- Process transfer and co-defining Intel tools roadmap for defect Metrology. Plasma Etch group leader - New Mexico, USA Intel Corporation 2002  \u2013  2003  (1 year) New Mexico, USA - New Mexico, start up of the 1st high volume manufacturing, 300mm fab \n- Responsible for transfer the technology from technology development to high volume for the Etch area.  \n- Managed a team of 18 engineers Plasma Etch group leader - New Mexico, USA Intel Corporation 2002  \u2013  2003  (1 year) New Mexico, USA - New Mexico, start up of the 1st high volume manufacturing, 300mm fab \n- Responsible for transfer the technology from technology development to high volume for the Etch area.  \n- Managed a team of 18 engineers Plasma Etch Process development engineer, Oregon, USA Intel Corporation 2000  \u2013  2002  (2 years) Oregon, USA - Relocation to Portland Oregon , Intel 1st 300mm Process development fab \n- Plasma Etch process technology research development \n- TW management and cost reduction project manager,  \n- Process control program manager Plasma Etch Process development engineer, Oregon, USA Intel Corporation 2000  \u2013  2002  (2 years) Oregon, USA - Relocation to Portland Oregon , Intel 1st 300mm Process development fab \n- Plasma Etch process technology research development \n- TW management and cost reduction project manager,  \n- Process control program manager Plasma Etch engineering Group leader Intel Corporation 1996  \u2013  2000  (4 years) Israel In charge of engineering group of 15 engineers, sustaining and technology pickup from Oregon US. Plasma Etch engineering Group leader Intel Corporation 1996  \u2013  2000  (4 years) Israel In charge of engineering group of 15 engineers, sustaining and technology pickup from Oregon US. Diffusion process engineer Intel Corporation 1994  \u2013  1996  (2 years) Diffusion process engineer Intel Corporation 1994  \u2013  1996  (2 years) Clean room process engineer AVX 1992  \u2013  1994  (2 years) Clean room process engineer AVX 1992  \u2013  1994  (2 years) Plasma Etch process engineer National Semiconductor 1990  \u2013  1991  (1 year) Plasma Etch process engineer National Semiconductor 1990  \u2013  1991  (1 year) Skills Engineering Management Semiconductors Engineering Start-ups R&D Metrology Testing Lean Manufacturing Program Management Management Manufacturing Process Simulation Product Management Clean Rooms Quality Management Semiconductor Industry Leadership Intel Design of Experiments Process Engineering Cross-functional Team... Plasma Etch SPC See 8+ \u00a0 \u00a0 See less Skills  Engineering Management Semiconductors Engineering Start-ups R&D Metrology Testing Lean Manufacturing Program Management Management Manufacturing Process Simulation Product Management Clean Rooms Quality Management Semiconductor Industry Leadership Intel Design of Experiments Process Engineering Cross-functional Team... Plasma Etch SPC See 8+ \u00a0 \u00a0 See less Engineering Management Semiconductors Engineering Start-ups R&D Metrology Testing Lean Manufacturing Program Management Management Manufacturing Process Simulation Product Management Clean Rooms Quality Management Semiconductor Industry Leadership Intel Design of Experiments Process Engineering Cross-functional Team... Plasma Etch SPC See 8+ \u00a0 \u00a0 See less Engineering Management Semiconductors Engineering Start-ups R&D Metrology Testing Lean Manufacturing Program Management Management Manufacturing Process Simulation Product Management Clean Rooms Quality Management Semiconductor Industry Leadership Intel Design of Experiments Process Engineering Cross-functional Team... Plasma Etch SPC See 8+ \u00a0 \u00a0 See less Education Technion - Israel Institute of Technology Bsc,  Chemical Engienering 1987  \u2013 1991 Activities and Societies:\u00a0 Cum laude Technion - Israel Institute of Technology Bsc,  Chemical Engienering 1987  \u2013 1991 Activities and Societies:\u00a0 Cum laude Technion - Israel Institute of Technology Bsc,  Chemical Engienering 1987  \u2013 1991 Activities and Societies:\u00a0 Cum laude Technion - Israel Institute of Technology Bsc,  Chemical Engienering 1987  \u2013 1991 Activities and Societies:\u00a0 Cum laude ", "Experience Engineering Group Leader Intel Corporation November 2014  \u2013 Present (10 months) Senior Process Engineer Intel Corporation October 2011  \u2013  November 2014  (3 years 2 months) Oregon Senior Environmental Engineer Intel Corporation April 2000  \u2013  November 2001  (1 year 8 months) Ensured environmental compliance on the Aloha campus. Responsibilities included maintaining environmental permits, facilitating agency inspections, submitting regulatory reports and fees as required by law, driving improvements in environmental programs, and providing training. Senior Process Engineer Intel Corporation February 1998  \u2013  April 2000  (2 years 3 months) Joined the Portland Technology Development Wet Etch Team and helped complete the development of Process 858; managed wet etch modules; and coordinated the wet etch tool installations to meet and support the ramp of Process 858 in D1B/Fab20 fabrication plants. Authored numerous technical papers in support of process and tool qualifications. Process Engineer Intel Corporation July 1994  \u2013  February 1998  (3 years 8 months) Engineering Group Leader Intel Corporation November 2014  \u2013 Present (10 months) Engineering Group Leader Intel Corporation November 2014  \u2013 Present (10 months) Senior Process Engineer Intel Corporation October 2011  \u2013  November 2014  (3 years 2 months) Oregon Senior Process Engineer Intel Corporation October 2011  \u2013  November 2014  (3 years 2 months) Oregon Senior Environmental Engineer Intel Corporation April 2000  \u2013  November 2001  (1 year 8 months) Ensured environmental compliance on the Aloha campus. Responsibilities included maintaining environmental permits, facilitating agency inspections, submitting regulatory reports and fees as required by law, driving improvements in environmental programs, and providing training. Senior Environmental Engineer Intel Corporation April 2000  \u2013  November 2001  (1 year 8 months) Ensured environmental compliance on the Aloha campus. Responsibilities included maintaining environmental permits, facilitating agency inspections, submitting regulatory reports and fees as required by law, driving improvements in environmental programs, and providing training. Senior Process Engineer Intel Corporation February 1998  \u2013  April 2000  (2 years 3 months) Joined the Portland Technology Development Wet Etch Team and helped complete the development of Process 858; managed wet etch modules; and coordinated the wet etch tool installations to meet and support the ramp of Process 858 in D1B/Fab20 fabrication plants. Authored numerous technical papers in support of process and tool qualifications. Senior Process Engineer Intel Corporation February 1998  \u2013  April 2000  (2 years 3 months) Joined the Portland Technology Development Wet Etch Team and helped complete the development of Process 858; managed wet etch modules; and coordinated the wet etch tool installations to meet and support the ramp of Process 858 in D1B/Fab20 fabrication plants. Authored numerous technical papers in support of process and tool qualifications. Process Engineer Intel Corporation July 1994  \u2013  February 1998  (3 years 8 months) Process Engineer Intel Corporation July 1994  \u2013  February 1998  (3 years 8 months) Skills EHS Skills  EHS EHS EHS Education University of Washington B.S.,  Chemical Engineering 1989  \u2013 1994 Activities and Societies:\u00a0 University of Washington Marching Band. Go Huskies! University of Washington B.S.,  Chemical Engineering 1989  \u2013 1994 Activities and Societies:\u00a0 University of Washington Marching Band. Go Huskies! University of Washington B.S.,  Chemical Engineering 1989  \u2013 1994 Activities and Societies:\u00a0 University of Washington Marching Band. Go Huskies! University of Washington B.S.,  Chemical Engineering 1989  \u2013 1994 Activities and Societies:\u00a0 University of Washington Marching Band. Go Huskies! ", "Experience Engineering Group Leader Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hillsboro First level manager, owning a team of engineers and technicians. Responsible for three toolsets in the process flow. Hands on technical leadership. Process Engineer Intel August 2001  \u2013 Present (14 years 1 month) PRocess engineer primarily in diffusion, also spent two years in plasma dep processing and a year as an Operations manager. Operations Manager Intel - Fab January 2007  \u2013  January 2008  (1 year 1 month) On -shift supervisor aligned with the Etch module in Fab20. Supervisor for large technician team, thirty five people. Responsible for all administrative aspects of supervision. Drove team development by setting clear performance and behavioral expectations and held all accountable to same. Responsible for management of WIP flow through the factory, helping to ensure the fab hit output targets in accordance with operational strategy. Engineering Group Leader Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hillsboro First level manager, owning a team of engineers and technicians. Responsible for three toolsets in the process flow. Hands on technical leadership. Engineering Group Leader Intel Corporation May 2013  \u2013 Present (2 years 4 months) Hillsboro First level manager, owning a team of engineers and technicians. Responsible for three toolsets in the process flow. Hands on technical leadership. Process Engineer Intel August 2001  \u2013 Present (14 years 1 month) PRocess engineer primarily in diffusion, also spent two years in plasma dep processing and a year as an Operations manager. Process Engineer Intel August 2001  \u2013 Present (14 years 1 month) PRocess engineer primarily in diffusion, also spent two years in plasma dep processing and a year as an Operations manager. Operations Manager Intel - Fab January 2007  \u2013  January 2008  (1 year 1 month) On -shift supervisor aligned with the Etch module in Fab20. Supervisor for large technician team, thirty five people. Responsible for all administrative aspects of supervision. Drove team development by setting clear performance and behavioral expectations and held all accountable to same. Responsible for management of WIP flow through the factory, helping to ensure the fab hit output targets in accordance with operational strategy. Operations Manager Intel - Fab January 2007  \u2013  January 2008  (1 year 1 month) On -shift supervisor aligned with the Etch module in Fab20. Supervisor for large technician team, thirty five people. Responsible for all administrative aspects of supervision. Drove team development by setting clear performance and behavioral expectations and held all accountable to same. Responsible for management of WIP flow through the factory, helping to ensure the fab hit output targets in accordance with operational strategy. Education Oregon State University BS,  Chemical Engineering 1997  \u2013 2001 Magna Cum Laude Activities and Societies:\u00a0 MECOP intern University of Massachusetts BA,  Economics 1990 Oregon State University BS,  Chemical Engineering 1997  \u2013 2001 Magna Cum Laude Activities and Societies:\u00a0 MECOP intern Oregon State University BS,  Chemical Engineering 1997  \u2013 2001 Magna Cum Laude Activities and Societies:\u00a0 MECOP intern Oregon State University BS,  Chemical Engineering 1997  \u2013 2001 Magna Cum Laude Activities and Societies:\u00a0 MECOP intern University of Massachusetts BA,  Economics 1990 University of Massachusetts BA,  Economics 1990 University of Massachusetts BA,  Economics 1990 ", "Experience Shift Engineering Group Leader Intel Corporation December 2012  \u2013 Present (2 years 9 months) Chandler, AZ Responsible for the performance, development, and employee relations of engineers and technicians. Also partners with other group leaders to operate as one team to ensure consistency in results across all of their functional area. Is responsible for the roadmap to meet goals against area/shift metrics in safety, cost, quality, availability, training, and employee relations. Operations Manager Intel Corporation 2006  \u2013 Present (9 years) Phoenix, AZ Functional Area Manager Intel Corporation 2000  \u2013  2006  (6 years) Phoenix, AZ Shift Manager Intel Corporation 1993  \u2013  2000  (7 years) Albuquerque, NM Production Manager Harris Semiconductor 1986  \u2013  1993  (7 years) Production Supervisor Harris Semiconductor 1979  \u2013  1986  (7 years) Engineering Tech General Instrument November 1976  \u2013  May 1979  (2 years 7 months) Hicksville, NY Shift Engineering Group Leader Intel Corporation December 2012  \u2013 Present (2 years 9 months) Chandler, AZ Responsible for the performance, development, and employee relations of engineers and technicians. Also partners with other group leaders to operate as one team to ensure consistency in results across all of their functional area. Is responsible for the roadmap to meet goals against area/shift metrics in safety, cost, quality, availability, training, and employee relations. Shift Engineering Group Leader Intel Corporation December 2012  \u2013 Present (2 years 9 months) Chandler, AZ Responsible for the performance, development, and employee relations of engineers and technicians. Also partners with other group leaders to operate as one team to ensure consistency in results across all of their functional area. Is responsible for the roadmap to meet goals against area/shift metrics in safety, cost, quality, availability, training, and employee relations. Operations Manager Intel Corporation 2006  \u2013 Present (9 years) Phoenix, AZ Operations Manager Intel Corporation 2006  \u2013 Present (9 years) Phoenix, AZ Functional Area Manager Intel Corporation 2000  \u2013  2006  (6 years) Phoenix, AZ Functional Area Manager Intel Corporation 2000  \u2013  2006  (6 years) Phoenix, AZ Shift Manager Intel Corporation 1993  \u2013  2000  (7 years) Albuquerque, NM Shift Manager Intel Corporation 1993  \u2013  2000  (7 years) Albuquerque, NM Production Manager Harris Semiconductor 1986  \u2013  1993  (7 years) Production Manager Harris Semiconductor 1986  \u2013  1993  (7 years) Production Supervisor Harris Semiconductor 1979  \u2013  1986  (7 years) Production Supervisor Harris Semiconductor 1979  \u2013  1986  (7 years) Engineering Tech General Instrument November 1976  \u2013  May 1979  (2 years 7 months) Hicksville, NY Engineering Tech General Instrument November 1976  \u2013  May 1979  (2 years 7 months) Hicksville, NY Skills Cross-functional Team... SPC Semiconductor Industry Semiconductors Lean Manufacturing Electronics Engineering Management IC Intel Manufacturing Metrology Design of Experiments Characterization Six Sigma Thin Films Failure Analysis Process Engineering Continuous Improvement Product Engineering Process Simulation JMP FMEA See 7+ \u00a0 \u00a0 See less Skills  Cross-functional Team... SPC Semiconductor Industry Semiconductors Lean Manufacturing Electronics Engineering Management IC Intel Manufacturing Metrology Design of Experiments Characterization Six Sigma Thin Films Failure Analysis Process Engineering Continuous Improvement Product Engineering Process Simulation JMP FMEA See 7+ \u00a0 \u00a0 See less Cross-functional Team... SPC Semiconductor Industry Semiconductors Lean Manufacturing Electronics Engineering Management IC Intel Manufacturing Metrology Design of Experiments Characterization Six Sigma Thin Films Failure Analysis Process Engineering Continuous Improvement Product Engineering Process Simulation JMP FMEA See 7+ \u00a0 \u00a0 See less Cross-functional Team... SPC Semiconductor Industry Semiconductors Lean Manufacturing Electronics Engineering Management IC Intel Manufacturing Metrology Design of Experiments Characterization Six Sigma Thin Films Failure Analysis Process Engineering Continuous Improvement Product Engineering Process Simulation JMP FMEA See 7+ \u00a0 \u00a0 See less Education Nova Southeastern University Bachelor of Science (BS),  Business Administration and Management , General , 3.4 1991  \u2013 1993 SUNY at Farmingdale,NY AAS,  HVAC Eng Technology , 3.5 1974  \u2013 1976 Nova Southeastern University Bachelor of Science (BS),  Business Administration and Management , General , 3.4 1991  \u2013 1993 Nova Southeastern University Bachelor of Science (BS),  Business Administration and Management , General , 3.4 1991  \u2013 1993 Nova Southeastern University Bachelor of Science (BS),  Business Administration and Management , General , 3.4 1991  \u2013 1993 SUNY at Farmingdale,NY AAS,  HVAC Eng Technology , 3.5 1974  \u2013 1976 SUNY at Farmingdale,NY AAS,  HVAC Eng Technology , 3.5 1974  \u2013 1976 SUNY at Farmingdale,NY AAS,  HVAC Eng Technology , 3.5 1974  \u2013 1976 ", "Experience F28 electro plating engineering Group leader Intel Corporation January 2013  \u2013 Present (2 years 8 months) Israel , lachish eng. group leader , my group consists from 5 engineers. \nthe team is responsible for all equipment and process aspects include: \nsafety, quality, tools availability, equipment run rate, cost effective performance. Func. Area operations F28 , Intel isral June 2011  \u2013  January 2013  (1 year 8 months) responsible for all Area coordination include: \nHC balance in between different working groups, area budget management, Acting as Area manager while his absence. MFG GL at F28 F28, intel israel January 2008  \u2013  June 2011  (3 years 6 months) MFG GL at F28 shift 4 TF1 Coustumer Service engineer Siemens Medical Solutions September 2006  \u2013  January 2008  (1 year 5 months) i was doing service to CT/MR systems at hospitals in Israel F28 electro plating engineering Group leader Intel Corporation January 2013  \u2013 Present (2 years 8 months) Israel , lachish eng. group leader , my group consists from 5 engineers. \nthe team is responsible for all equipment and process aspects include: \nsafety, quality, tools availability, equipment run rate, cost effective performance. F28 electro plating engineering Group leader Intel Corporation January 2013  \u2013 Present (2 years 8 months) Israel , lachish eng. group leader , my group consists from 5 engineers. \nthe team is responsible for all equipment and process aspects include: \nsafety, quality, tools availability, equipment run rate, cost effective performance. Func. Area operations F28 , Intel isral June 2011  \u2013  January 2013  (1 year 8 months) responsible for all Area coordination include: \nHC balance in between different working groups, area budget management, Acting as Area manager while his absence. Func. Area operations F28 , Intel isral June 2011  \u2013  January 2013  (1 year 8 months) responsible for all Area coordination include: \nHC balance in between different working groups, area budget management, Acting as Area manager while his absence. MFG GL at F28 F28, intel israel January 2008  \u2013  June 2011  (3 years 6 months) MFG GL at F28 shift 4 TF1 MFG GL at F28 F28, intel israel January 2008  \u2013  June 2011  (3 years 6 months) MFG GL at F28 shift 4 TF1 Coustumer Service engineer Siemens Medical Solutions September 2006  \u2013  January 2008  (1 year 5 months) i was doing service to CT/MR systems at hospitals in Israel Coustumer Service engineer Siemens Medical Solutions September 2006  \u2013  January 2008  (1 year 5 months) i was doing service to CT/MR systems at hospitals in Israel Languages English Hebrew English Hebrew English Hebrew Skills Semiconductors SPC Metrology Manufacturing Cross-functional Team... Continuous Improvement Management JMP Operations Management Process Engineering Business Strategy Semiconductor Industry Medical Devices Program Management Engineering Team Leadership See 1+ \u00a0 \u00a0 See less Skills  Semiconductors SPC Metrology Manufacturing Cross-functional Team... Continuous Improvement Management JMP Operations Management Process Engineering Business Strategy Semiconductor Industry Medical Devices Program Management Engineering Team Leadership See 1+ \u00a0 \u00a0 See less Semiconductors SPC Metrology Manufacturing Cross-functional Team... Continuous Improvement Management JMP Operations Management Process Engineering Business Strategy Semiconductor Industry Medical Devices Program Management Engineering Team Leadership See 1+ \u00a0 \u00a0 See less Semiconductors SPC Metrology Manufacturing Cross-functional Team... Continuous Improvement Management JMP Operations Management Process Engineering Business Strategy Semiconductor Industry Medical Devices Program Management Engineering Team Leadership See 1+ \u00a0 \u00a0 See less Education Ben-Gurion University of the Negev Bsc,  Mechanical Eng. 2002  \u2013 2006 mechanical eng. Activities and Societies:\u00a0 i was most of the time on the grass during my studies. Ben-Gurion University of the Negev Bsc,  Mechanical Eng. 2002  \u2013 2006 mechanical eng. Activities and Societies:\u00a0 i was most of the time on the grass during my studies. Ben-Gurion University of the Negev Bsc,  Mechanical Eng. 2002  \u2013 2006 mechanical eng. Activities and Societies:\u00a0 i was most of the time on the grass during my studies. Ben-Gurion University of the Negev Bsc,  Mechanical Eng. 2002  \u2013 2006 mechanical eng. Activities and Societies:\u00a0 i was most of the time on the grass during my studies. ", "Experience Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation Education University of Cincinnati 1998  \u2013 2003 University of Cincinnati 1998  \u2013 2003 University of Cincinnati 1998  \u2013 2003 University of Cincinnati 1998  \u2013 2003 ", "Skills Cross-functional Team... Design of Experiments Electrical Engineering Electronics Engineering Management FMEA IC Intel JMP Manufacturing Product Development SPC Semiconductor Industry Semiconductors VLSI Skills  Cross-functional Team... Design of Experiments Electrical Engineering Electronics Engineering Management FMEA IC Intel JMP Manufacturing Product Development SPC Semiconductor Industry Semiconductors VLSI Cross-functional Team... Design of Experiments Electrical Engineering Electronics Engineering Management FMEA IC Intel JMP Manufacturing Product Development SPC Semiconductor Industry Semiconductors VLSI Cross-functional Team... Design of Experiments Electrical Engineering Electronics Engineering Management FMEA IC Intel JMP Manufacturing Product Development SPC Semiconductor Industry Semiconductors VLSI ", "Experience Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) operations manager Intel August 2005  \u2013  October 2012  (7 years 3 months) Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) operations manager Intel August 2005  \u2013  October 2012  (7 years 3 months) operations manager Intel August 2005  \u2013  October 2012  (7 years 3 months) Skills Semiconductors IC Failure Analysis Product Development Engineering Vendor Management Root Cause Analysis MRP Manufacturing... Kaizen Team Leadership Change Management 5S Logistics Forecasting Operational Excellence Process Simulation Materials Management Testing See 4+ \u00a0 \u00a0 See less Skills  Semiconductors IC Failure Analysis Product Development Engineering Vendor Management Root Cause Analysis MRP Manufacturing... Kaizen Team Leadership Change Management 5S Logistics Forecasting Operational Excellence Process Simulation Materials Management Testing See 4+ \u00a0 \u00a0 See less Semiconductors IC Failure Analysis Product Development Engineering Vendor Management Root Cause Analysis MRP Manufacturing... Kaizen Team Leadership Change Management 5S Logistics Forecasting Operational Excellence Process Simulation Materials Management Testing See 4+ \u00a0 \u00a0 See less Semiconductors IC Failure Analysis Product Development Engineering Vendor Management Root Cause Analysis MRP Manufacturing... Kaizen Team Leadership Change Management 5S Logistics Forecasting Operational Excellence Process Simulation Materials Management Testing See 4+ \u00a0 \u00a0 See less ", "Experience Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Ireland Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Ireland Engineering Group Leader Intel Corporation October 2012  \u2013 Present (2 years 11 months) Ireland Skills Semiconductors SPC Semiconductor Industry Lean Manufacturing Lithography Performance Management Performance Improvement Statistics HPM Quality Management Department Budgeting Kaizen Design of Experiments Metrology Photolithography Thin Films Process Engineering See 2+ \u00a0 \u00a0 See less Skills  Semiconductors SPC Semiconductor Industry Lean Manufacturing Lithography Performance Management Performance Improvement Statistics HPM Quality Management Department Budgeting Kaizen Design of Experiments Metrology Photolithography Thin Films Process Engineering See 2+ \u00a0 \u00a0 See less Semiconductors SPC Semiconductor Industry Lean Manufacturing Lithography Performance Management Performance Improvement Statistics HPM Quality Management Department Budgeting Kaizen Design of Experiments Metrology Photolithography Thin Films Process Engineering See 2+ \u00a0 \u00a0 See less Semiconductors SPC Semiconductor Industry Lean Manufacturing Lithography Performance Management Performance Improvement Statistics HPM Quality Management Department Budgeting Kaizen Design of Experiments Metrology Photolithography Thin Films Process Engineering See 2+ \u00a0 \u00a0 See less Education The University of Bolton Dundalk Institute of Technology The University of Bolton The University of Bolton The University of Bolton Dundalk Institute of Technology Dundalk Institute of Technology Dundalk Institute of Technology ", "Experience Engineering Group Leader Intel Corporation January 2009  \u2013 Present (6 years 8 months) Engineer Intel May 1984  \u2013  January 2009  (24 years 9 months) Engineering Group Leader Intel Corporation January 2009  \u2013 Present (6 years 8 months) Engineering Group Leader Intel Corporation January 2009  \u2013 Present (6 years 8 months) Engineer Intel May 1984  \u2013  January 2009  (24 years 9 months) Engineer Intel May 1984  \u2013  January 2009  (24 years 9 months) Skills Semiconductors Debugging ASIC SoC Embedded Systems Verilog IC VLSI Embedded Software Device Drivers RTL design FPGA Firmware Perl SystemVerilog Skills  Semiconductors Debugging ASIC SoC Embedded Systems Verilog IC VLSI Embedded Software Device Drivers RTL design FPGA Firmware Perl SystemVerilog Semiconductors Debugging ASIC SoC Embedded Systems Verilog IC VLSI Embedded Software Device Drivers RTL design FPGA Firmware Perl SystemVerilog Semiconductors Debugging ASIC SoC Embedded Systems Verilog IC VLSI Embedded Software Device Drivers RTL design FPGA Firmware Perl SystemVerilog Education Philippine Normal University Philippine Normal University Philippine Normal University Philippine Normal University ", "Experience Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation Engineering Group Leader Intel Corporation ", "Experience Engineering Group Leader Intel Corporation December 2009  \u2013 Present (5 years 9 months) Process Engineer Intel March 1996  \u2013  December 2009  (13 years 10 months) Engineering Group Leader Intel Corporation December 2009  \u2013 Present (5 years 9 months) Engineering Group Leader Intel Corporation December 2009  \u2013 Present (5 years 9 months) Process Engineer Intel March 1996  \u2013  December 2009  (13 years 10 months) Process Engineer Intel March 1996  \u2013  December 2009  (13 years 10 months) Education University of Colorado Colorado Springs University of Colorado Colorado Springs University of Colorado Colorado Springs University of Colorado Colorado Springs ", "Summary I am a Ph. D. Chemical Engineer with excellent communication and problem solving skills. I work well in high pressure environments on complex and challenging technical problems. My current position is an Engineering Group Leader in a high volume semiconductor fabrication factory. \n \nCurrent Specialties and Areas of Interest: \n \n\u2022\tInterfacial Reactions \n\u2022\tReactive Ion Etch (RIE) \n\u2022\tPlasma Etch/Dry Etch \n\u2022\tSemiconductor Device Fabrication \n\u2022\tUltra High Vacuum (UHV) systems \n\u2022\tCatalysis, Nano-Materials \n\u2022\tFuel Cell Chemistry, Alternative Energy Production Summary I am a Ph. D. Chemical Engineer with excellent communication and problem solving skills. I work well in high pressure environments on complex and challenging technical problems. My current position is an Engineering Group Leader in a high volume semiconductor fabrication factory. \n \nCurrent Specialties and Areas of Interest: \n \n\u2022\tInterfacial Reactions \n\u2022\tReactive Ion Etch (RIE) \n\u2022\tPlasma Etch/Dry Etch \n\u2022\tSemiconductor Device Fabrication \n\u2022\tUltra High Vacuum (UHV) systems \n\u2022\tCatalysis, Nano-Materials \n\u2022\tFuel Cell Chemistry, Alternative Energy Production I am a Ph. D. Chemical Engineer with excellent communication and problem solving skills. I work well in high pressure environments on complex and challenging technical problems. My current position is an Engineering Group Leader in a high volume semiconductor fabrication factory. \n \nCurrent Specialties and Areas of Interest: \n \n\u2022\tInterfacial Reactions \n\u2022\tReactive Ion Etch (RIE) \n\u2022\tPlasma Etch/Dry Etch \n\u2022\tSemiconductor Device Fabrication \n\u2022\tUltra High Vacuum (UHV) systems \n\u2022\tCatalysis, Nano-Materials \n\u2022\tFuel Cell Chemistry, Alternative Energy Production I am a Ph. D. Chemical Engineer with excellent communication and problem solving skills. I work well in high pressure environments on complex and challenging technical problems. My current position is an Engineering Group Leader in a high volume semiconductor fabrication factory. \n \nCurrent Specialties and Areas of Interest: \n \n\u2022\tInterfacial Reactions \n\u2022\tReactive Ion Etch (RIE) \n\u2022\tPlasma Etch/Dry Etch \n\u2022\tSemiconductor Device Fabrication \n\u2022\tUltra High Vacuum (UHV) systems \n\u2022\tCatalysis, Nano-Materials \n\u2022\tFuel Cell Chemistry, Alternative Energy Production Experience Etch Engineering Group Leader Intel Corporation June 2014  \u2013 Present (1 year 3 months) Team lead with ownership of all aspects of personnel management, device performance, product quality, and output targets in a back end plasma etch processing module. Responsibilities include meeting process volume/output levels while maintaining product quality and performance targets within budget and personnel constraints. Technology Development Staff Engineer Intel Corporation April 2012  \u2013  June 2014  (2 years 3 months) In charge of daily operations and module priorities, maintenance, and process improvement in back end plasma etch processing. The module runs production on 22 and 12 nm technology nodes at the Intel facility in Hillsboro, Oregon Senior Process Engineer Intel January 2009  \u2013  April 2012  (3 years 4 months) Plasma etch process engineer /equipment owner in both front and back end processing for the 22 nm technology product. Specializing in plasma chemistry, reactive ion etching (RIE) and gas-solid interfacial reactions. Chemist NASA May 2007  \u2013  July 2007  (3 months) Worked in the Corrosion Measurement and Control Lab. Fabricated  \npolymeric \u201csmart\u201d coatings for corrosion detection and abatement. Crude Scheduler ExxonMobil May 2003  \u2013  August 2003  (4 months) Member of the Marine Transportation Optimization group. Coordinated  \ntanker movements between Mexican supplier and Texas and Louisiana refineries to match supply availability and production demands. Etch Engineering Group Leader Intel Corporation June 2014  \u2013 Present (1 year 3 months) Team lead with ownership of all aspects of personnel management, device performance, product quality, and output targets in a back end plasma etch processing module. Responsibilities include meeting process volume/output levels while maintaining product quality and performance targets within budget and personnel constraints. Etch Engineering Group Leader Intel Corporation June 2014  \u2013 Present (1 year 3 months) Team lead with ownership of all aspects of personnel management, device performance, product quality, and output targets in a back end plasma etch processing module. Responsibilities include meeting process volume/output levels while maintaining product quality and performance targets within budget and personnel constraints. Technology Development Staff Engineer Intel Corporation April 2012  \u2013  June 2014  (2 years 3 months) In charge of daily operations and module priorities, maintenance, and process improvement in back end plasma etch processing. The module runs production on 22 and 12 nm technology nodes at the Intel facility in Hillsboro, Oregon Technology Development Staff Engineer Intel Corporation April 2012  \u2013  June 2014  (2 years 3 months) In charge of daily operations and module priorities, maintenance, and process improvement in back end plasma etch processing. The module runs production on 22 and 12 nm technology nodes at the Intel facility in Hillsboro, Oregon Senior Process Engineer Intel January 2009  \u2013  April 2012  (3 years 4 months) Plasma etch process engineer /equipment owner in both front and back end processing for the 22 nm technology product. Specializing in plasma chemistry, reactive ion etching (RIE) and gas-solid interfacial reactions. Senior Process Engineer Intel January 2009  \u2013  April 2012  (3 years 4 months) Plasma etch process engineer /equipment owner in both front and back end processing for the 22 nm technology product. Specializing in plasma chemistry, reactive ion etching (RIE) and gas-solid interfacial reactions. Chemist NASA May 2007  \u2013  July 2007  (3 months) Worked in the Corrosion Measurement and Control Lab. Fabricated  \npolymeric \u201csmart\u201d coatings for corrosion detection and abatement. Chemist NASA May 2007  \u2013  July 2007  (3 months) Worked in the Corrosion Measurement and Control Lab. Fabricated  \npolymeric \u201csmart\u201d coatings for corrosion detection and abatement. Crude Scheduler ExxonMobil May 2003  \u2013  August 2003  (4 months) Member of the Marine Transportation Optimization group. Coordinated  \ntanker movements between Mexican supplier and Texas and Louisiana refineries to match supply availability and production demands. Crude Scheduler ExxonMobil May 2003  \u2013  August 2003  (4 months) Member of the Marine Transportation Optimization group. Coordinated  \ntanker movements between Mexican supplier and Texas and Louisiana refineries to match supply availability and production demands. Languages English, Spanish English, Spanish English, Spanish Skills Xray Photoelectron... Auger Spectroscopy SEM/EDS Written and Verbal... Xray Diffraction Heterogeneous Catalysts Interfacial reactions Fuel Cell Chemistry Nanomaterials Surface Chemistry Etching Characterization Plasma Etch Chemistry UHV Plasma Physics See 1+ \u00a0 \u00a0 See less Skills  Xray Photoelectron... Auger Spectroscopy SEM/EDS Written and Verbal... Xray Diffraction Heterogeneous Catalysts Interfacial reactions Fuel Cell Chemistry Nanomaterials Surface Chemistry Etching Characterization Plasma Etch Chemistry UHV Plasma Physics See 1+ \u00a0 \u00a0 See less Xray Photoelectron... Auger Spectroscopy SEM/EDS Written and Verbal... Xray Diffraction Heterogeneous Catalysts Interfacial reactions Fuel Cell Chemistry Nanomaterials Surface Chemistry Etching Characterization Plasma Etch Chemistry UHV Plasma Physics See 1+ \u00a0 \u00a0 See less Xray Photoelectron... Auger Spectroscopy SEM/EDS Written and Verbal... Xray Diffraction Heterogeneous Catalysts Interfacial reactions Fuel Cell Chemistry Nanomaterials Surface Chemistry Etching Characterization Plasma Etch Chemistry UHV Plasma Physics See 1+ \u00a0 \u00a0 See less Education University of Florida Ph.D.,  Chemical Engineering ,  Materials Science 2004  \u2013 2008 Current Research Interests: Reaction Engineering, Heterogeneous Catalysts, Molecular Kinetics, Fuel Cell Systems, Materials Characterization, Applied Surface Science. Activities and Societies:\u00a0 President ,  Graduate Association of Chemical Engineers 2006-2007 Rice University Bachelor of Science (B.S.),  Chemical Engineering 2000  \u2013 2004 graduated Cum Laude University of Florida Ph.D.,  Chemical Engineering ,  Materials Science 2004  \u2013 2008 Current Research Interests: Reaction Engineering, Heterogeneous Catalysts, Molecular Kinetics, Fuel Cell Systems, Materials Characterization, Applied Surface Science. Activities and Societies:\u00a0 President ,  Graduate Association of Chemical Engineers 2006-2007 University of Florida Ph.D.,  Chemical Engineering ,  Materials Science 2004  \u2013 2008 Current Research Interests: Reaction Engineering, Heterogeneous Catalysts, Molecular Kinetics, Fuel Cell Systems, Materials Characterization, Applied Surface Science. Activities and Societies:\u00a0 President ,  Graduate Association of Chemical Engineers 2006-2007 University of Florida Ph.D.,  Chemical Engineering ,  Materials Science 2004  \u2013 2008 Current Research Interests: Reaction Engineering, Heterogeneous Catalysts, Molecular Kinetics, Fuel Cell Systems, Materials Characterization, Applied Surface Science. Activities and Societies:\u00a0 President ,  Graduate Association of Chemical Engineers 2006-2007 Rice University Bachelor of Science (B.S.),  Chemical Engineering 2000  \u2013 2004 graduated Cum Laude Rice University Bachelor of Science (B.S.),  Chemical Engineering 2000  \u2013 2004 graduated Cum Laude Rice University Bachelor of Science (B.S.),  Chemical Engineering 2000  \u2013 2004 graduated Cum Laude ", "Experience Process Engineering Group Leader Intel Corporation Process Engineering Group Leader Intel Corporation Process Engineering Group Leader Intel Corporation ", "Experience Engineering Group Leader Intel Corporation May 2012  \u2013 Present (3 years 4 months) Senior Process Engineer Intel Corporation June 2005  \u2013  May 2012  (7 years) Engineering Group Leader Intel Corporation May 2012  \u2013 Present (3 years 4 months) Engineering Group Leader Intel Corporation May 2012  \u2013 Present (3 years 4 months) Senior Process Engineer Intel Corporation June 2005  \u2013  May 2012  (7 years) Senior Process Engineer Intel Corporation June 2005  \u2013  May 2012  (7 years) Skills Metrology Design of Experiments JMP SPC Automation Statistics Semiconductor... Etching Characterization Wet Etching Process Development CVD Process Simulation Silicon Process Integration Thin Films Manufacturing Semiconductor Industry Semiconductors Lithography Test Equipment Failure Analysis Electronics Engineering Management PVD IC Materials Science See 12+ \u00a0 \u00a0 See less Skills  Metrology Design of Experiments JMP SPC Automation Statistics Semiconductor... Etching Characterization Wet Etching Process Development CVD Process Simulation Silicon Process Integration Thin Films Manufacturing Semiconductor Industry Semiconductors Lithography Test Equipment Failure Analysis Electronics Engineering Management PVD IC Materials Science See 12+ \u00a0 \u00a0 See less Metrology Design of Experiments JMP SPC Automation Statistics Semiconductor... Etching Characterization Wet Etching Process Development CVD Process Simulation Silicon Process Integration Thin Films Manufacturing Semiconductor Industry Semiconductors Lithography Test Equipment Failure Analysis Electronics Engineering Management PVD IC Materials Science See 12+ \u00a0 \u00a0 See less Metrology Design of Experiments JMP SPC Automation Statistics Semiconductor... Etching Characterization Wet Etching Process Development CVD Process Simulation Silicon Process Integration Thin Films Manufacturing Semiconductor Industry Semiconductors Lithography Test Equipment Failure Analysis Electronics Engineering Management PVD IC Materials Science See 12+ \u00a0 \u00a0 See less Education Texas A&M University PhD,  Chemistry 2001  \u2013 2005 SUNY Fredonia Bachelor of Science (B.S.),  Chemistry 1996  \u2013 2000 Texas A&M University PhD,  Chemistry 2001  \u2013 2005 Texas A&M University PhD,  Chemistry 2001  \u2013 2005 Texas A&M University PhD,  Chemistry 2001  \u2013 2005 SUNY Fredonia Bachelor of Science (B.S.),  Chemistry 1996  \u2013 2000 SUNY Fredonia Bachelor of Science (B.S.),  Chemistry 1996  \u2013 2000 SUNY Fredonia Bachelor of Science (B.S.),  Chemistry 1996  \u2013 2000 ", "Summary Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Summary Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Extensive experience in semiconductor manufacturing both as an Engineer and Engineering Manager. Areas of focus include product yield analysis and enhancement, product performance improvements, and product quality and reliability. Experience Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Q&R Engineering Manager Intel March 2007  \u2013 Present (8 years 6 months) \uf0a7 Manage Quality and Reliability engineering group (12 engineers) in Fab 11x. Team responsible for reliability and quality risk assessments of fab induced excursions. Team also responsible for reliability stress testing associated with certification of new process technology transfers from development factory.  \n\uf0a7 Team completed certification of 3 separate process transfers, on schedule and with passing results. The successful certifications enabled volume manufacturing ramps on each technology. \n\uf0a7 Team performed risk assessments and disposition of excursion material in a manner where production output schedules were met, while at the same time not allowing quality or reliability escapes to customers \n\uf0a7 Initiated and drove lessons learned process in factory Quality meeting. Process involved drilling down to root cause for any excursion event and ensuring corrective and preventative actions were in place. Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Product and Q&R Engineering Manager Intel Corporation June 2005  \u2013  March 2007  (1 year 10 months) Albuquerque, New Mexico Area \uf0a7 Manage product and Q&R engineering groups (15 engineers) in Fab 11. Team responsible for new product introductions, product performance enhancement, product quality enhancements, and risk assessments and quantification of fab induced excursions \n\uf0a7 Led team on large efficiency project to analyze screen methodologies and their effectiveness with respect to key quality and reliability metrics. Drove consensus across large number of stakeholder groups in order to implement changes resulting in annual savings of $10,000,000 \n\uf0a7 Drove performance improvements on Cellular processor product resulting in 2-5% yield improvement at unit level test Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Engineering Group Leader Intel Corporation March 2001  \u2013  June 2005  (4 years 4 months) Albuquerque, New Mexico Area \uf0a7 Manage fab product engineering group (10 engineers) in Fab 11. Led group in introducing large number of new products into the fab. Established and drove working relationships with Assembly/Test partners to start up new flash products in the virtual factory and continuously improve product health performance \n\uf0a7 Team introduced dozens of new products into the factory and ensured that lead material came out of factory within needed design parameter windows. Lead material was also on schedule and allowed new product introduction throughput times to meet employee bonus goals \n\uf0a7 Drove process improvement project to re-target transistor parameters in order to improvement unit level test yields from 97% to 99%. In conjunction with this improvement project, explored changing data sheet specifications with marketing in order to provide more margin to yield issues. Also led all data reviews and drove decisions on proper guard bands to optimize yields and costs \n\uf0a7 Led global, cross functional team consisting of product development, fab, sort, and test areas in driving flash product performance improvement across multiple products on a 130 nm technology \n\uf0a7 Led fab interface with Itanium processor development group to feedback design issues affecting manufacturing performance such as lithography capability. Managed speed and yield performance issues including changing fab targets and implementing additional fab controls Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Sort Department Manager Intel Corporation April 1999  \u2013  March 2001  (2 years) Albuquerque, New Mexico Area \uf0a7 Managed engineering and manufacturing teams (8 engineers, 4 manufacturing supervisors, 40 manufacturing technicians) in Sort department in Fab 7 \n\uf0a7 Developed key critical success indicators and drove utilization improvement of sort manufacturing floor from 60% to 80%. Led engineering changes which included decreasing probe card touchdown limits, tightened probe overlay specifications, and removal of prober heat sinks from manufacturing floor \n\uf0a7 Developed staffing strategies allowing transfer to other departments to satisfy individual career goals while utilizing temporary staffing for our department needs. All this accomplished with no effect on department output \n\uf0a7 Developed and drove personnel transfer criteria for entire factory that met the business needs while still being a fair process for the individuals wanting to transfer \n\uf0a7 Guided manufacturing supervisors in resolving several difficult personnel issues including mental health and harassment problems. Also led effective department performance ranking sessions Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Engineering Group Leader Intel Corporation August 1996  \u2013  April 1999  (2 years 9 months) Albuquerque, New Mexico Area \uf0a7 Staffed and led team of 7 engineers to startup new flash test manufacturing floor. Team responsible for equipment purchase and installation in addition to implementation of test programs and test system operating system \n\uf0a7 Drove on schedule installation and certification of 48 test platforms. Developed new qualification methodology of using standard part testing that reduced per tool certification time by three days. \n\uf0a7 Developed and implemented extra socket test flow that enabled shipment of silicon material that had been identified as discrepant and a candidate for scrap \n\uf0a7 Utilized structured problem solving techniques to drive improvements to wafer test handling systems. Used data to point to z-stages on handlers as largest impact on performance \n\uf0a7 Effectively resolved quality issue with automotive customer on wafer sales product by implementing Optical Character Recognition system on wafer handler \n\uf0a7 Drove transfer of test process from New Mexico site to Israel site in order to create necessary expansion space in New Mexico. Transfer was completed on schedule. Partnered with several different groups such as product division, Israel, automation functional group, and planning functional group to ensure all stakeholder needs were met. Tasks in support of these objectives included developing and driving a qualification plan, developing site audit plans and analyzing quality systems and driving changes to ensure consistent product quality Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior Product Engineer Intel Corporation September 1991  \u2013  August 1996  (5 years) Albuquerque, New Mexico Area \uf0a7 Introduced new chipset and microprocessor products to the Sort manufacturing floor. Identify and drive fixes to test programs in order that they fully function in a high volume manufacturing environment \n\uf0a7 Identified and fixed test program issue on chipset product which had pointers to undefined time sets causing significant correlation problems \n\uf0a7 Used test system engineering software to characterize testing schemes resulting in Pentium wafer test times being reduced from 15 seconds to 1.5 seconds \n\uf0a7 Identified fix on microprocessor product on shorts test which improved wafer yields by 5 die per wafer without negatively impacting test times. \n\uf0a7 Received Intel Achievement Award as part of the team responsible for ramping the Triton chipset family. Executed numerous product introductions into the sort manufacturing floor, in addition to supporting high number of new test program releases \n\uf0a7 Characterized and drove implementation of several manufacturing productivity improvements including dual head testing on Trillium test platforms. Created software package that highlighted correlation (machine set up) issues across the tester fleet. \n\uf0a7 Worked with National Semiconductor test engineering to port wafer test program into Intel environment in order to support silicon transfer into Intel Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Senior EPROM Product Engineer Intel Corporation March 1989  \u2013  September 1991  (2 years 7 months) Albuquerque, New Mexico Area \uf0a7 Characterized product repair in unit form by analyzing device states at wafer test to ensure test coverage would be sufficient to screen fab defect levels \n\uf0a7 Developed and characterized alternative wafer and unit test flows, weighing both quality and cost criteria. Work generated a new flow with one less test socket and a 1% increase in unit level ylelds \n\uf0a7 Developed an EPROM product erase ability characterization methodology to characterize a new metal stack process change being implemented. \n\uf0a7 Took advantage of simultaneous die testing and innovated an algorithm to detect yield differences and flag tester hardware issues and test marginalities \n\uf0a7 Team lead for yield improvement project on 1Mbit EPROM product. Through test improvements and optimization increased test yields from 83% to 90% and reduced unit cost from $5.00 to $3.90. Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Product Engineer Honeywell March 1986  \u2013  March 1989  (3 years 1 month) Colorado Springs, Colorado Area \uf0a7 Introduced new products into the wafer manufacturing lines and test areas and supported post-introduction product yield and performance issues \n\uf0a7 Analyzed and found root cause on non \u2013functional, lead material of new product to be lateral bipolar transistor spacing violation. Finding allowed layout fix to be made preventing subsequent material from scrapping due to no yield \n\uf0a7 Designed and used bench set-up to measure output fall times of ROM product. Used resulting information to reconcile differences between design simulation results and production test system results, including both Honeywell and customer test platforms \n\uf0a7 Performed temperature sensitivity studies for different product classifications and drove data sheet specifications that were yield feasible \n\uf0a7 Eliminated Quality Assurance test rejects on CMOS Digital-to-Analog converter products in a cost effective manner by characterizing hardware variance and setting proper guard bands Skills Semiconductors SPC Cross-functional Team... Failure Analysis IC Engineering Management Design of Experiments Manufacturing Semiconductor Industry Engineering Skills  Semiconductors SPC Cross-functional Team... Failure Analysis IC Engineering Management Design of Experiments Manufacturing Semiconductor Industry Engineering Semiconductors SPC Cross-functional Team... Failure Analysis IC Engineering Management Design of Experiments Manufacturing Semiconductor Industry Engineering Semiconductors SPC Cross-functional Team... Failure Analysis IC Engineering Management Design of Experiments Manufacturing Semiconductor Industry Engineering Education University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering Butler University Master of Business Administration (MBA) University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering University of Illinois at Urbana-Champaign Bachelor's degree,  Electrical and Electronics Engineering Butler University Master of Business Administration (MBA) Butler University Master of Business Administration (MBA) Butler University Master of Business Administration (MBA) Honors & Awards Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. Intel Achievement Award Intel Corporation April 1996 Per Intel award criteria, Intel Achievement Award is awarded to individuals or teams who, while exemplifying corporate values, have made extraordinary achievements that have had a major impact on the company. In particular, team achieved record time in ramp of chipsets, allowing Intel to generate $250 million in yearly chipset revenue and achieving a leading position in the PCI chipset business. "]}