Analysis & Synthesis report for ARM
Sat Mar 04 10:58:27 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "ARM:AR|IF_Reg:if_re"
 17. Port Connectivity Checks: "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4"
 18. Port Connectivity Checks: "ARM:AR|IF_Stage:if_st"
 19. Port Connectivity Checks: "ARM:AR"
 20. SignalTap II Logic Analyzer Settings
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 04 10:58:27 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ARM                                             ;
; Top-level Entity Name              ; Altera                                          ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,754                                           ;
;     Total combinational functions  ; 924                                             ;
;     Dedicated logic registers      ; 2,391                                           ;
; Total registers                    ; 2391                                            ;
; Total pins                         ; 418                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 82,432                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Altera             ; ARM                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; Altera.V                         ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/Altera.V                                            ;         ;
; WB_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/WB_Stage.v                                          ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/PC.v                                                ;         ;
; Mux_2_1.v                        ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/Mux_2_1.v                                           ;         ;
; MEM_Stage.v                      ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/MEM_Stage.v                                         ;         ;
; MEM_Reg.v                        ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/MEM_Reg.v                                           ;         ;
; Instru_mem.v                     ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/Instru_mem.v                                        ;         ;
; IF_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/IF_Stage.v                                          ;         ;
; IF_Reg.v                         ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/IF_Reg.v                                            ;         ;
; ID_Stage.v                       ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/ID_Stage.v                                          ;         ;
; ID_Reg.v                         ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/ID_Reg.v                                            ;         ;
; EXE_Stage.v                      ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/EXE_Stage.v                                         ;         ;
; EXE_Reg.v                        ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/EXE_Reg.v                                           ;         ;
; ARM.v                            ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/ARM.v                                               ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File        ; C:/CALab/Project1/ARM/Adder.v                                             ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_2t14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/altsyncram_2t14.tdf                              ;         ;
; db/altsyncram_ahq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/altsyncram_ahq1.tdf                              ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_eoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/mux_eoc.tdf                                      ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/decode_rqf.tdf                                   ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/quartus13/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_idi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cntr_idi.tdf                                     ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cmpr_ccc.tdf                                     ;         ;
; db/cntr_v1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cntr_v1j.tdf                                     ;         ;
; db/cntr_1ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cntr_1ci.tdf                                     ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cmpr_9cc.tdf                                     ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cntr_gui.tdf                                     ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/CALab/Project1/ARM/db/cmpr_5cc.tdf                                     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 2,754    ;
;                                             ;          ;
; Total combinational functions               ; 924      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 493      ;
;     -- 3 input functions                    ; 277      ;
;     -- <=2 input functions                  ; 154      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 840      ;
;     -- arithmetic mode                      ; 84       ;
;                                             ;          ;
; Total registers                             ; 2391     ;
;     -- Dedicated logic registers            ; 2391     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 418      ;
; Total memory bits                           ; 82432    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1691     ;
; Total fan-out                               ; 13277    ;
; Average fan-out                             ; 3.41     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Altera                                                                                                 ; 924 (1)           ; 2391 (0)     ; 82432       ; 0            ; 0       ; 0         ; 418  ; 0            ; |Altera                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ARM:AR|                                                                                             ; 30 (0)            ; 120 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |EXE_Reg:exe_re|                                                                                  ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|EXE_Reg:exe_re                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |ID_Reg:id_re|                                                                                    ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|ID_Reg:id_re                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |IF_Reg:if_re|                                                                                    ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Reg:if_re                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |IF_Stage:if_st|                                                                                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |Adder:adder_pc_4|                                                                             ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|IF_Stage:if_st|Adder:adder_pc_4                                                                                                                                                                                                                                                                                                ; work         ;
;       |MEM_Reg:mem_re|                                                                                  ; 0 (0)             ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|ARM:AR|MEM_Reg:mem_re                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 774 (1)           ; 2185 (322)   ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 773 (0)           ; 1863 (0)     ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 773 (21)          ; 1863 (674)   ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_2t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated                                                                                                                                            ; work         ;
;                   |altsyncram_ahq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 82432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 378 (1)           ; 821 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 322 (0)           ; 805 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 483 (483)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 322 (0)           ; 322 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 55 (55)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 243 (15)          ; 222 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_idi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_idi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 161 (161)         ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 161          ; 512          ; 161          ; 82432 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[31]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[31]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[30]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[30]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[29]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[29]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[28]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[28]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[27]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[27]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[26]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[26]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[25]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[25]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[24]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[24]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[23]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[23]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[22]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[22]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[21]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[21]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[20]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[20]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[19]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[19]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[18]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[18]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[17]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[17]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[16]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[16]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[15]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[15]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[14]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[14]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[13]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[13]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[12]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[12]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[11]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[11]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[10]                                                                                                                                               ; Merged with ARM:AR|IF_Reg:if_re|pc[10]                                                                                                                                                             ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[9]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[9]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[8]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[8]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[7]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[7]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[6]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[6]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[5]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[5]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[4]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[4]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[3]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[3]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[2]                                                                                                                                                ; Merged with ARM:AR|IF_Reg:if_re|pc[2]                                                                                                                                                              ;
; ARM:AR|IF_Stage:if_st|PC:pc_inst|out[0,1]                                                                                                                                              ; Merged with ARM:AR|IF_Reg:if_re|pc[1]                                                                                                                                                              ;
; ARM:AR|IF_Reg:if_re|pc[0]                                                                                                                                                              ; Merged with ARM:AR|IF_Reg:if_re|pc[1]                                                                                                                                                              ;
; ARM:AR|ID_Reg:id_re|pc[0]                                                                                                                                                              ; Merged with ARM:AR|IF_Reg:if_re|pc[1]                                                                                                                                                              ;
; ARM:AR|EXE_Reg:exe_re|pc[0]                                                                                                                                                            ; Merged with ARM:AR|IF_Reg:if_re|pc[1]                                                                                                                                                              ;
; ARM:AR|IF_Reg:if_re|pc[1]                                                                                                                                                              ; Merged with ARM:AR|ID_Reg:id_re|pc[1]                                                                                                                                                              ;
; ARM:AR|ID_Reg:id_re|pc[1]                                                                                                                                                              ; Merged with ARM:AR|EXE_Reg:exe_re|pc[1]                                                                                                                                                            ;
; ARM:AR|EXE_Reg:exe_re|pc[1]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ARM:AR|MEM_Reg:mem_re|pc[0,1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 40                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; Total Number of Removed Registers = 19                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                        ;
+-----------------------------+---------------------------+----------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-----------------------------+---------------------------+----------------------------------------------------------+
; ARM:AR|EXE_Reg:exe_re|pc[1] ; Stuck at GND              ; ARM:AR|MEM_Reg:mem_re|pc[1], ARM:AR|MEM_Reg:mem_re|pc[0] ;
;                             ; due to stuck port data_in ;                                                          ;
+-----------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2391  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 916   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 711   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 14                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Altera|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Altera|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; LEN            ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 16875                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 33659                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 506                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|IF_Reg:if_re"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; flush       ; Input  ; Info     ; Stuck at GND                                                                        ;
; instruction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; a[31..3] ; Input ; Info     ; Stuck at GND                         ;
; a[1..0]  ; Input ; Info     ; Stuck at GND                         ;
; a[2]     ; Input ; Info     ; Stuck at VCC                         ;
+----------+-------+----------+--------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ARM:AR|IF_Stage:if_st" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; branch_taken ; Input ; Info     ; Stuck at GND    ;
; branch_addr  ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM:AR"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_out[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 161                 ; 161              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                             ;
+--------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; Name                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                              ; Details ;
+--------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+
; ARM:AR|EXE_Stage:exe_st|pc[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[10]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[10]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[11]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[11]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[12]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[12]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[13]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[13]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[14]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[14]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[15]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[15]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[16]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[16]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[17]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[17]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[18]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[18]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[19]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[19]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[20]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[20]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[21]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[21]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[22]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[22]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[23]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[23]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[24]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[24]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[25]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[25]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[26]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[26]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[27]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[27]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[28]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[28]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[29]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[29]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[2]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[2]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[30]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[30]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[31]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[31]                     ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[3]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[3]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[4]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[4]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[5]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[5]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[6]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[6]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[7]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[7]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[8]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[8]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[9]                      ; N/A     ;
; ARM:AR|EXE_Stage:exe_st|pc[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|ID_Reg:id_re|pc[9]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[10]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[10]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[11]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[11]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[12]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[12]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[13]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[13]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[14]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[14]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[15]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[15]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[16]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[16]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[17]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[17]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[18]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[18]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[19]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[19]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[20]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[20]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[21]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[21]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[22]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[22]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[23]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[23]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[24]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[24]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[25]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[25]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[26]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[26]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[27]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[27]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[28]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[28]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[29]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[29]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[2]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[2]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[30]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[30]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[31]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[31]                     ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[3]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[3]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[4]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[4]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[5]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[5]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[6]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[6]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[7]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[7]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[8]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[8]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[9]                      ; N/A     ;
; ARM:AR|ID_Stage:id_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Reg:if_re|pc[9]                      ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~16 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~16 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~18 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~18 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~20 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~20 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~22 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~22 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~24 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~24 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~26 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~26 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~28 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~28 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~30 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~30 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~32 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~32 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~34 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~34 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~36 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~36 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~38 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~38 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~40 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~40 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~42 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~42 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~44 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~44 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~46 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~46 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~48 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~48 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~50 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~50 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~52 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~52 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~54 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~54 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~0  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~0  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~56 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~56 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~58 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~58 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~2  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~2  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~4  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~4  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~6  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~6  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~8  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~8  ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~10 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~10 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~12 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~12 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~14 ; N/A     ;
; ARM:AR|IF_Stage:if_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|IF_Stage:if_st|Adder:adder_pc_4|Add0~14 ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[10]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[10]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[11]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[11]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[12]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[12]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[13]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[13]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[14]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[14]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[15]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[15]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[16]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[16]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[17]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[17]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[18]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[18]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[19]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[19]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[20]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[20]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[21]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[21]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[22]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[22]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[23]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[23]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[24]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[24]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[25]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[25]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[26]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[26]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[27]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[27]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[28]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[28]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[29]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[29]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[2]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[2]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[30]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[30]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[31]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[31]                   ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[3]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[3]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[4]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[4]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[5]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[5]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[6]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[6]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[7]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[7]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[8]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[8]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[9]                    ; N/A     ;
; ARM:AR|MEM_Stage:mem_st|pc[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|EXE_Reg:exe_re|pc[9]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[10]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[10]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[11]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[11]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[12]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[12]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[13]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[13]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[14]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[14]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[15]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[15]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[16]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[16]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[17]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[17]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[18]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[18]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[19]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[19]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                            ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[20]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[20]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[21]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[21]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[22]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[22]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[23]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[23]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[24]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[24]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[25]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[25]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[26]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[26]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[27]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[27]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[28]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[28]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[29]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[29]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[2]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[2]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[30]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[30]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[31]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[31]                   ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[3]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[3]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[4]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[4]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[5]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[5]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[6]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[6]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[7]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[7]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[8]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[8]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[9]                    ; N/A     ;
; ARM:AR|WB_Stage:wb_st|pc[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ARM:AR|MEM_Reg:mem_re|pc[9]                    ; N/A     ;
; CLOCK_50                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                       ; N/A     ;
; SW[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                          ; N/A     ;
; SW[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                          ; N/A     ;
+--------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 04 10:58:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file altera.v
    Info (12023): Found entity 1: Altera
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.v
    Info (12023): Found entity 1: Mux_2_1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_Stage
Info (12021): Found 1 design units, including 1 entities, in source file mem_reg.v
    Info (12023): Found entity 1: MEM_Reg
Info (12021): Found 1 design units, including 1 entities, in source file instru_mem.v
    Info (12023): Found entity 1: Instru_mem
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file if_reg.v
    Info (12023): Found entity 1: IF_Reg
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file id_reg.v
    Info (12023): Found entity 1: ID_Reg
Info (12021): Found 1 design units, including 1 entities, in source file exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file exe_reg.v
    Info (12023): Found entity 1: EXE_Reg
Info (12021): Found 1 design units, including 1 entities, in source file arm.v
    Info (12023): Found entity 1: ARM
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder
Info (12127): Elaborating entity "Altera" for the top level hierarchy
Warning (10034): Output port "HEX0" at Altera.V(187) has no driver
Warning (10034): Output port "HEX1" at Altera.V(188) has no driver
Warning (10034): Output port "HEX2" at Altera.V(189) has no driver
Warning (10034): Output port "HEX3" at Altera.V(190) has no driver
Warning (10034): Output port "HEX4" at Altera.V(191) has no driver
Warning (10034): Output port "HEX5" at Altera.V(192) has no driver
Warning (10034): Output port "HEX6" at Altera.V(193) has no driver
Warning (10034): Output port "HEX7" at Altera.V(194) has no driver
Warning (10034): Output port "LEDG" at Altera.V(196) has no driver
Warning (10034): Output port "DRAM_ADDR" at Altera.V(206) has no driver
Warning (10034): Output port "FL_ADDR" at Altera.V(219) has no driver
Warning (10034): Output port "SRAM_ADDR" at Altera.V(226) has no driver
Warning (10034): Output port "OTG_ADDR" at Altera.V(234) has no driver
Warning (10034): Output port "VGA_R" at Altera.V(276) has no driver
Warning (10034): Output port "VGA_G" at Altera.V(277) has no driver
Warning (10034): Output port "VGA_B" at Altera.V(278) has no driver
Warning (10034): Output port "DRAM_LDQM" at Altera.V(207) has no driver
Warning (10034): Output port "DRAM_UDQM" at Altera.V(208) has no driver
Warning (10034): Output port "DRAM_WE_N" at Altera.V(209) has no driver
Warning (10034): Output port "DRAM_CAS_N" at Altera.V(210) has no driver
Warning (10034): Output port "DRAM_RAS_N" at Altera.V(211) has no driver
Warning (10034): Output port "DRAM_CS_N" at Altera.V(212) has no driver
Warning (10034): Output port "DRAM_BA_0" at Altera.V(213) has no driver
Warning (10034): Output port "DRAM_BA_1" at Altera.V(214) has no driver
Warning (10034): Output port "DRAM_CLK" at Altera.V(215) has no driver
Warning (10034): Output port "DRAM_CKE" at Altera.V(216) has no driver
Warning (10034): Output port "FL_WE_N" at Altera.V(220) has no driver
Warning (10034): Output port "FL_RST_N" at Altera.V(221) has no driver
Warning (10034): Output port "FL_OE_N" at Altera.V(222) has no driver
Warning (10034): Output port "FL_CE_N" at Altera.V(223) has no driver
Warning (10034): Output port "SRAM_UB_N" at Altera.V(227) has no driver
Warning (10034): Output port "SRAM_LB_N" at Altera.V(228) has no driver
Warning (10034): Output port "SRAM_WE_N" at Altera.V(229) has no driver
Warning (10034): Output port "SRAM_CE_N" at Altera.V(230) has no driver
Warning (10034): Output port "SRAM_OE_N" at Altera.V(231) has no driver
Warning (10034): Output port "OTG_CS_N" at Altera.V(235) has no driver
Warning (10034): Output port "OTG_RD_N" at Altera.V(236) has no driver
Warning (10034): Output port "OTG_WR_N" at Altera.V(237) has no driver
Warning (10034): Output port "OTG_RST_N" at Altera.V(238) has no driver
Warning (10034): Output port "OTG_FSPEED" at Altera.V(239) has no driver
Warning (10034): Output port "OTG_LSPEED" at Altera.V(240) has no driver
Warning (10034): Output port "OTG_DACK0_N" at Altera.V(245) has no driver
Warning (10034): Output port "OTG_DACK1_N" at Altera.V(246) has no driver
Warning (10034): Output port "LCD_ON" at Altera.V(249) has no driver
Warning (10034): Output port "LCD_BLON" at Altera.V(250) has no driver
Warning (10034): Output port "LCD_RW" at Altera.V(251) has no driver
Warning (10034): Output port "LCD_EN" at Altera.V(252) has no driver
Warning (10034): Output port "LCD_RS" at Altera.V(253) has no driver
Warning (10034): Output port "TDO" at Altera.V(269) has no driver
Warning (10034): Output port "I2C_SCLK" at Altera.V(261) has no driver
Warning (10034): Output port "VGA_CLK" at Altera.V(271) has no driver
Warning (10034): Output port "VGA_HS" at Altera.V(272) has no driver
Warning (10034): Output port "VGA_VS" at Altera.V(273) has no driver
Warning (10034): Output port "VGA_BLANK" at Altera.V(274) has no driver
Warning (10034): Output port "VGA_SYNC" at Altera.V(275) has no driver
Warning (10034): Output port "ENET_CMD" at Altera.V(281) has no driver
Warning (10034): Output port "ENET_CS_N" at Altera.V(282) has no driver
Warning (10034): Output port "ENET_WR_N" at Altera.V(283) has no driver
Warning (10034): Output port "ENET_RD_N" at Altera.V(284) has no driver
Warning (10034): Output port "ENET_RST_N" at Altera.V(285) has no driver
Warning (10034): Output port "ENET_CLK" at Altera.V(287) has no driver
Warning (10034): Output port "AUD_DACDAT" at Altera.V(292) has no driver
Warning (10034): Output port "AUD_XCK" at Altera.V(294) has no driver
Warning (10034): Output port "TD_RESET" at Altera.V(299) has no driver
Info (12128): Elaborating entity "ARM" for hierarchy "ARM:AR"
Info (12128): Elaborating entity "IF_Stage" for hierarchy "ARM:AR|IF_Stage:if_st"
Info (12128): Elaborating entity "PC" for hierarchy "ARM:AR|IF_Stage:if_st|PC:pc_inst"
Info (12128): Elaborating entity "Adder" for hierarchy "ARM:AR|IF_Stage:if_st|Adder:adder_pc_4"
Info (12128): Elaborating entity "Mux_2_1" for hierarchy "ARM:AR|IF_Stage:if_st|Mux_2_1:mux_2_1_inst"
Info (12128): Elaborating entity "Instru_mem" for hierarchy "ARM:AR|IF_Stage:if_st|Instru_mem:inst_mem"
Warning (10762): Verilog HDL Case Statement warning at Instru_mem.v(10): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "IF_Reg" for hierarchy "ARM:AR|IF_Reg:if_re"
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ARM:AR|ID_Stage:id_st"
Info (12128): Elaborating entity "ID_Reg" for hierarchy "ARM:AR|ID_Reg:id_re"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "ARM:AR|EXE_Stage:exe_st"
Info (12128): Elaborating entity "EXE_Reg" for hierarchy "ARM:AR|EXE_Reg:exe_re"
Info (12128): Elaborating entity "MEM_Stage" for hierarchy "ARM:AR|MEM_Stage:mem_st"
Info (12128): Elaborating entity "MEM_Reg" for hierarchy "ARM:AR|MEM_Reg:mem_re"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "ARM:AR|WB_Stage:wb_st"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2t14.tdf
    Info (12023): Found entity 1: altsyncram_2t14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ahq1.tdf
    Info (12023): Found entity 1: altsyncram_ahq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf
    Info (12023): Found entity 1: cntr_idi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 323 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 45 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 3383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 216 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 2799 logic cells
    Info (21064): Implemented 161 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 471 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Sat Mar 04 10:58:27 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


