Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 21 13:37:11 2021
| Host         : LAPTOP-62TT0BEG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.147      -15.734                      5                14225        0.038        0.000                      0                14146        0.001        0.000                       0                  7267  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                             ------------         ----------      --------------
clk_125m                                                                                                                                          {0.000 4.000}        8.000           125.000         
clk_156p25m_p                                                                                                                                     {0.000 3.200}        6.400           156.250         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                        {0.000 16.500}       33.000          30.303          
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125m                                                                                                                                                4.705        0.000                      0                 1625        0.104        0.000                      0                 1625        2.286        0.000                       0                  1199  
clk_156p25m_p                                                                                                                                           2.499        0.000                      0                 7300        0.038        0.000                      0                 7283        2.432        0.000                       0                  3918  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                             29.400        0.000                      0                  928        0.073        0.000                      0                  928       15.732        0.000                       0                   483  
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK        0.065        0.000                      0                 3774        0.066        0.000                      0                 3774        0.001        0.000                       0                  1464  
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        0.865        0.000                      0                  339        0.108        0.000                      0                  339        0.001        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                        To Clock                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                        --------                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                        clk_125m                                                                                                                                               32.403        0.000                      0                    8                                                                        
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  clk_156p25m_p                                                                                                                                           2.490        0.000                      0                    5                                                                        
u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  clk_156p25m_p                                                                                                                                           2.452        0.000                      0                    5                                                                        
clk_125m                                                                                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                              7.177        0.000                      0                    8                                                                        
clk_156p25m_p                                                                                                                                     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK        1.932        0.000                      0                   31                                                                        
clk_156p25m_p                                                                                                                                     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        5.726        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                        From Clock                                                                                                                                        To Clock                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                        ----------                                                                                                                                        --------                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                 clk_125m                                                                                                                                          clk_125m                                                                                                                                                6.276        0.000                      0                   91        0.272        0.000                      0                   91  
**async_default**                                                                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                             30.588        0.000                      0                  100        0.240        0.000                      0                  100  
**async_default**                                                                                                                                 clk_156p25m_p                                                                                                                                     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       -3.147      -15.734                      5                    5        0.385        0.000                      0                    5  
**async_default**                                                                                                                                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.127        0.000                      0                    1        0.355        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125m
  To Clock:  clk_125m

Setup :            0  Failing Endpoints,  Worst Slack        4.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.537ns (16.373%)  route 2.743ns (83.627%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.442     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.223     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.848     5.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.043     5.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.345     5.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.043     5.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.355     6.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.043     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.958     7.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.049     7.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.237     7.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X41Y114        LUT3 (Prop_lut3_I1_O)        0.136     7.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.000     7.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X41Y114        FDCE (Setup_fdce_C_D)        0.034    12.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.543ns (16.805%)  route 2.688ns (83.195%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.442     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.223     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.848     5.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.043     5.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.345     5.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.043     5.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.355     6.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.043     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.958     7.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.054     7.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.182     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I4_O)        0.137     7.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X41Y114        FDCE (Setup_fdce_C_D)        0.034    12.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.438ns (13.599%)  route 2.783ns (86.401%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.453     4.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.223     4.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=19, routed)          0.867     5.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/Q[1]
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.043     5.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5/O
                         net (fo=1, routed)           0.360     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5_n_0
    SLICE_X41Y110        LUT5 (Prop_lut5_I0_O)        0.043     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.369     6.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.043     6.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=24, routed)          0.906     7.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X38Y117        LUT5 (Prop_lut5_I0_O)        0.043     7.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.281     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X38Y114        LUT3 (Prop_lut3_I1_O)        0.043     7.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.000     7.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Setup_fdce_C_D)        0.065    12.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.438ns (13.703%)  route 2.758ns (86.297%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.442     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.223     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.848     5.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.043     5.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.345     5.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.043     5.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.355     6.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.043     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.958     7.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.043     7.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.252     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0_n_0
    SLICE_X38Y114        LUT6 (Prop_lut6_I4_O)        0.043     7.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Setup_fdce_C_D)        0.066    12.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.540ns (17.140%)  route 2.610ns (82.860%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.442     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDCE (Prop_fdce_C_Q)         0.223     4.671 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=5, routed)           0.848     5.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.043     5.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.345     5.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X41Y111        LUT5 (Prop_lut5_I2_O)        0.043     5.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.355     6.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I5_O)        0.043     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.736     7.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X39Y114        LUT5 (Prop_lut5_I1_O)        0.052     7.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.327     7.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X40Y114        LUT6 (Prop_lut6_I4_O)        0.136     7.598 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X40Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X40Y114        FDCE (Setup_fdce_C_D)        0.033    12.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.359ns (12.815%)  route 2.442ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 12.042 - 8.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.382     4.388    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/s_axi_aclk
    SLICE_X104Y279       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y279       FDSE (Prop_fdse_C_Q)         0.236     4.624 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/Q
                         net (fo=67, routed)          2.134     6.758    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_reset
    SLICE_X145Y292       LUT3 (Prop_lut3_I0_O)        0.123     6.881 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1/O
                         net (fo=6, routed)           0.308     7.189    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0
    SLICE_X144Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.279    12.042    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X144Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[0]/C
                         clock pessimism              0.365    12.408    
                         clock uncertainty           -0.035    12.372    
    SLICE_X144Y291       FDRE (Setup_fdre_C_R)       -0.304    12.068    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.359ns (12.815%)  route 2.442ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 12.042 - 8.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.382     4.388    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/s_axi_aclk
    SLICE_X104Y279       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y279       FDSE (Prop_fdse_C_Q)         0.236     4.624 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/Q
                         net (fo=67, routed)          2.134     6.758    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_reset
    SLICE_X145Y292       LUT3 (Prop_lut3_I0_O)        0.123     6.881 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1/O
                         net (fo=6, routed)           0.308     7.189    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0
    SLICE_X144Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.279    12.042    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X144Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[1]/C
                         clock pessimism              0.365    12.408    
                         clock uncertainty           -0.035    12.372    
    SLICE_X144Y291       FDRE (Setup_fdre_C_R)       -0.304    12.068    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.359ns (12.825%)  route 2.440ns (87.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 12.042 - 8.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.382     4.388    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/s_axi_aclk
    SLICE_X104Y279       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y279       FDSE (Prop_fdse_C_Q)         0.236     4.624 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/Q
                         net (fo=67, routed)          2.134     6.758    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_reset
    SLICE_X145Y292       LUT3 (Prop_lut3_I0_O)        0.123     6.881 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1/O
                         net (fo=6, routed)           0.306     7.187    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.279    12.042    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[2]/C
                         clock pessimism              0.365    12.408    
                         clock uncertainty           -0.035    12.372    
    SLICE_X145Y291       FDRE (Setup_fdre_C_R)       -0.304    12.068    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.359ns (12.825%)  route 2.440ns (87.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 12.042 - 8.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.382     4.388    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/s_axi_aclk
    SLICE_X104Y279       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y279       FDSE (Prop_fdse_C_Q)         0.236     4.624 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/Q
                         net (fo=67, routed)          2.134     6.758    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_reset
    SLICE_X145Y292       LUT3 (Prop_lut3_I0_O)        0.123     6.881 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1/O
                         net (fo=6, routed)           0.306     7.187    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.279    12.042    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[3]/C
                         clock pessimism              0.365    12.408    
                         clock uncertainty           -0.035    12.372    
    SLICE_X145Y291       FDRE (Setup_fdre_C_R)       -0.304    12.068    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.359ns (12.825%)  route 2.440ns (87.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 12.042 - 8.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.382     4.388    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/s_axi_aclk
    SLICE_X104Y279       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y279       FDSE (Prop_fdse_C_Q)         0.236     4.624 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/CPU_RESET.sync_cpu_rst/reset_sync1_reg/Q
                         net (fo=67, routed)          2.134     6.758    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_reset
    SLICE_X145Y292       LUT3 (Prop_lut3_I0_O)        0.123     6.881 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1/O
                         net (fo=6, routed)           0.306     7.187    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count[5]_i_1_n_0
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.279    12.042    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X145Y291       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[4]/C
                         clock pessimism              0.365    12.408    
                         clock uncertainty           -0.035    12.372    
    SLICE_X145Y291       FDRE (Setup_fdre_C_R)       -0.304    12.068    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/state_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  4.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.938%)  route 0.144ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.620     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X49Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.100     1.949 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.144     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y122        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y122        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.446     1.858    
    SLICE_X46Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.618     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.100     1.947 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1[0]
    SLICE_X41Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.835     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X41Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.458     1.847    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.047     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.630     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X39Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.100     1.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1[0]
    SLICE_X39Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.850     2.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X39Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.461     1.859    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.047     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.626     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X41Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y116        FDRE (Prop_fdre_C_Q)         0.100     1.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1[0]
    SLICE_X41Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.844     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X41Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/C
                         clock pessimism             -0.459     1.855    
    SLICE_X41Y116        FDRE (Hold_fdre_C_D)         0.047     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.617     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X43Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.100     1.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X43Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.833     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X43Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.457     1.846    
    SLICE_X43Y124        FDCE (Hold_fdce_C_D)         0.047     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.626     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDCE (Prop_fdce_C_Q)         0.100     1.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.844     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.459     1.855    
    SLICE_X43Y113        FDCE (Hold_fdce_C_D)         0.047     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.626     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDCE (Prop_fdce_C_Q)         0.100     1.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.844     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.459     1.855    
    SLICE_X43Y113        FDCE (Hold_fdce_C_D)         0.047     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.627     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.100     1.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.845     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.459     1.856    
    SLICE_X43Y112        FDCE (Hold_fdce_C_D)         0.047     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.628     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDPE (Prop_fdpe_C_Q)         0.100     1.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X45Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.847     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.460     1.857    
    SLICE_X45Y110        FDPE (Hold_fdpe_C_D)         0.047     1.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.737     1.966    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X141Y304       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y304       FDRE (Prop_fdre_C_Q)         0.100     2.066 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.121    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg1
    SLICE_X141Y304       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.983     2.454    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/s_axi_aclk
    SLICE_X141Y304       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg/C
                         clock pessimism             -0.487     1.966    
    SLICE_X141Y304       FDRE (Hold_fdre_C_D)         0.047     2.013    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/control_block/USE_MAN.mdio/mdio_in_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125m
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125m }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0        clk_125m_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X41Y124        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X41Y124        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X61Y118        u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Bus_Data_out_int_reg[8]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X64Y118        u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Bus_Data_out_int_reg[9]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X36Y120        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X40Y112        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X40Y113        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X58Y116        u_vio_cfg/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y122        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X46Y123        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156p25m_p
  To Clock:  clk_156p25m_p

Setup :            0  Failing Endpoints,  Worst Slack        2.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.734%)  route 0.297ns (59.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y307                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/C
    SLICE_X140Y307       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4_reg/Q
                         net (fo=1, routed)           0.297     0.501    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d4
    SLICE_X140Y307       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X140Y307       FDRE (Setup_fdre_C_D)       -0.100     3.000    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/q_reg
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[2]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.843ns (52.883%)  route 1.642ns (47.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 10.425 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.713     8.752    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.265    10.425    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X124Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]/C
                         clock pessimism              1.167    11.592    
                         clock uncertainty           -0.035    11.557    
    SLICE_X124Y280       FDRE (Setup_fdre_C_CE)      -0.201    11.356    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.541ns (14.592%)  route 3.167ns (85.408%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 10.561 - 6.400 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    1.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.605     5.409    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/coreclk
    SLICE_X140Y312       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y312       FDRE (Prop_fdre_C_Q)         0.223     5.632 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/addr_reg_reg[2]/Q
                         net (fo=113, routed)         1.924     7.556    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0/Q[2]
    SLICE_X128Y301       LUT5 (Prop_lut5_I3_O)        0.043     7.599 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_41_9_0/rddata_out[7]_i_12/O
                         net (fo=1, routed)           0.428     8.027    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_37_9_0/rddata_out_reg[7]_i_5
    SLICE_X128Y302       LUT6 (Prop_lut6_I5_O)        0.043     8.070 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_37_9_0/rddata_out[7]_i_8/O
                         net (fo=1, routed)           0.000     8.070    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_34_all/rddata_out_reg[7]
    SLICE_X128Y302       MUXF7 (Prop_muxf7_I1_O)      0.108     8.178 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_34_all/rddata_out_reg[7]_i_5/O
                         net (fo=1, routed)           0.815     8.993    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out_reg[7]_1
    SLICE_X128Y313       LUT6 (Prop_lut6_I3_O)        0.124     9.117 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15/rddata_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.117    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_1_0_15_n_1
    SLICE_X128Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.401    10.561    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/coreclk
    SLICE_X128Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[7]/C
                         clock pessimism              1.197    11.758    
                         clock uncertainty           -0.035    11.723    
    SLICE_X128Y313       FDRE (Setup_fdre_C_D)        0.033    11.756    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/rddata_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.843ns (54.299%)  route 1.551ns (45.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 10.424 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.622     8.661    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X122Y279       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.264    10.424    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X122Y279       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]/C
                         clock pessimism              1.189    11.613    
                         clock uncertainty           -0.035    11.578    
    SLICE_X122Y279       FDRE (Setup_fdre_C_CE)      -0.178    11.400    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156p25m_p rise@6.400ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.843ns (54.299%)  route 1.551ns (45.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 10.424 - 6.400 ) 
    Source Clock Delay      (SCD):    5.267ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356     3.711    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.804 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.463     5.267    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[67]_0
    RAMB36_X4Y56         RAMB36E1                                     r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y56         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     7.067 f  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/DOBDO[31]
                         net (fo=5, routed)           0.929     7.996    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_ctrl[3]
    SLICE_X114Y282       LUT6 (Prop_lut6_I0_O)        0.043     8.039 r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/rd_addr[9]_i_1/O
                         net (fo=10, routed)          0.622     8.661    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_enable
    SLICE_X122Y279       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      6.400     6.400 r  
    E8                                                0.000     6.400 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.259     9.077    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     9.160 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.264    10.424    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/reset_async0_reg
    SLICE_X122Y279       FDRE                                         r  u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[7]/C
                         clock pessimism              1.189    11.613    
                         clock uncertainty           -0.035    11.578    
    SLICE_X122Y279       FDRE (Setup_fdre_C_CE)      -0.178    11.400    u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.158ns (38.432%)  route 0.253ns (61.568%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.656     1.861    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/coreclk
    SLICE_X137Y299       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y299       FDRE (Prop_fdre_C_Q)         0.100     1.961 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5_reg[5]/Q
                         net (fo=2, routed)           0.140     2.102    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/data7[55]
    SLICE_X137Y300       LUT6 (Prop_lut6_I0_O)        0.028     2.130 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[47]_i_2/O
                         net (fo=1, routed)           0.113     2.243    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[47]_i_2_n_0
    SLICE_X137Y300       LUT2 (Prop_lut2_I0_O)        0.030     2.273 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[47]_i_1/O
                         net (fo=1, routed)           0.000     2.273    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data[47]_i_1_n_0
    SLICE_X137Y300       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.982     2.525    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/coreclk
    SLICE_X137Y300       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]/C
                         clock pessimism             -0.366     2.159    
    SLICE_X137Y300       FDRE (Hold_fdre_C_D)         0.075     2.234    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_encoded_data_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.845%)  route 0.105ns (51.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.644     1.849    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X129Y280       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y280       FDRE (Prop_fdre_C_Q)         0.100     1.949 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[1]/Q
                         net (fo=1, routed)           0.105     2.054    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/DIA1
    SLICE_X126Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.867     2.410    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/WCLK
    SLICE_X126Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.531     1.879    
    SLICE_X126Y281       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.987    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.646     1.851    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X129Y282       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y282       FDRE (Prop_fdre_C_Q)         0.100     1.951 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[29]/Q
                         net (fo=1, routed)           0.103     2.055    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/DIC1
    SLICE_X126Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.868     2.411    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/WCLK
    SLICE_X126Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.531     1.880    
    SLICE_X126Y282       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.986    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.647     1.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X131Y283       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100     1.952 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[15]/Q
                         net (fo=1, routed)           0.095     2.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/DIB1
    SLICE_X130Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.869     2.412    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/WCLK
    SLICE_X130Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.549     1.863    
    SLICE_X130Y282       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.978    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.618     1.823    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X119Y283       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y283       FDRE (Prop_fdre_C_Q)         0.100     1.923 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[63]/Q
                         net (fo=1, routed)           0.096     2.019    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/DIB1
    SLICE_X118Y283       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.841     2.384    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/WCLK
    SLICE_X118Y283       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMB_D1/CLK
                         clock pessimism             -0.550     1.834    
    SLICE_X118Y283       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.949    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.647     1.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X131Y283       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y283       FDRE (Prop_fdre_C_Q)         0.100     1.952 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[13]/Q
                         net (fo=1, routed)           0.095     2.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/DIA1
    SLICE_X130Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.869     2.412    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/WCLK
    SLICE_X130Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.549     1.863    
    SLICE_X130Y282       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.971    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.643     1.848    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X123Y281       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y281       FDRE (Prop_fdre_C_Q)         0.100     1.948 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[53]/Q
                         net (fo=1, routed)           0.095     2.043    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/DIC1
    SLICE_X122Y280       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.865     2.408    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/WCLK
    SLICE_X122Y280       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/RAMC_D1/CLK
                         clock pessimism             -0.549     1.859    
    SLICE_X122Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.965    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.644     1.849    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X127Y281       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y281       FDRE (Prop_fdre_C_Q)         0.091     1.940 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[24]/Q
                         net (fo=1, routed)           0.095     2.035    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/DIA0
    SLICE_X126Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.868     2.411    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/WCLK
    SLICE_X126Y282       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.549     1.862    
    SLICE_X126Y282       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.957    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.616     1.821    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X119Y281       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y281       FDRE (Prop_fdre_C_Q)         0.091     1.912 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[38]/Q
                         net (fo=1, routed)           0.093     2.006    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/DIB0
    SLICE_X120Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.839     2.382    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/WCLK
    SLICE_X120Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/RAMB/CLK
                         clock pessimism             -0.549     1.833    
    SLICE_X120Y281       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.927    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156p25m_p rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.645     1.850    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_clk
    SLICE_X131Y281       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y281       FDRE (Prop_fdre_C_Q)         0.100     1.950 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/write_data_int_reg[11]/Q
                         net (fo=1, routed)           0.096     2.046    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/DIC1
    SLICE_X130Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.781     1.513    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.543 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.868     2.411    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/WCLK
    SLICE_X130Y281       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.550     1.861    
    SLICE_X130Y281       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.967    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/tx/tx_sm/tx_fifo_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156p25m_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clk_156p25m_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     RAMB36E1/CLKARDCLK      n/a            1.839         6.400       4.561      RAMB36_X3Y59       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK      n/a            1.839         6.400       4.561      RAMB36_X3Y59       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK      n/a            1.839         6.400       4.561      RAMB36_X5Y56       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK      n/a            1.839         6.400       4.561      RAMB36_X5Y56       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK      n/a            1.839         6.400       4.561      RAMB36_X4Y56       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK      n/a            1.839         6.400       4.561      RAMB36_X4Y56       u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1/CLKBWRCLK
Min Period        n/a     GTXE2_COMMON/GTREFCLK0  n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y3  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/gt_common_block_i/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     BUFG/I                  n/a            1.409         6.400       4.992      BUFGCTRL_X0Y17     u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/I
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         6.400       4.992      IBUFDS_GTE2_X0Y7   u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/I
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X117Y281     u_eth_wrap/fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/wr_data_pipe_reg[66]/C
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X132Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X132Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y306     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK              n/a            0.768         3.200       2.432      SLICE_X134Y305     u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.715ns (20.013%)  route 2.858ns (79.987%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.551     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y135        LUT3 (Prop_lut3_I1_O)        0.043     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.317    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.553    37.347    
                         clock uncertainty           -0.035    37.312    
    SLICE_X44Y135        FDRE (Setup_fdre_C_D)        0.034    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.715ns (20.042%)  route 2.852ns (79.958%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.546     7.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y135        LUT3 (Prop_lut3_I1_O)        0.043     7.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.317    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.553    37.347    
                         clock uncertainty           -0.035    37.312    
    SLICE_X44Y135        FDRE (Setup_fdre_C_D)        0.033    37.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.345    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                 29.404    

Slack (MET) :             29.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.715ns (20.075%)  route 2.847ns (79.925%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 36.793 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.540     7.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X46Y137        LUT6 (Prop_lut6_I2_O)        0.043     7.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    36.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.532    37.325    
                         clock uncertainty           -0.035    37.290    
    SLICE_X46Y137        FDRE (Setup_fdre_C_D)        0.065    37.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.355    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 29.420    

Slack (MET) :             29.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.715ns (20.574%)  route 2.760ns (79.426%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.454     7.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X44Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.318    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.553    37.348    
                         clock uncertainty           -0.035    37.313    
    SLICE_X44Y136        FDRE (Setup_fdre_C_D)        0.034    37.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.347    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                 29.498    

Slack (MET) :             29.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.715ns (20.604%)  route 2.755ns (79.396%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.449     7.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y136        LUT3 (Prop_lut3_I1_O)        0.043     7.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X44Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.318    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.553    37.348    
                         clock uncertainty           -0.035    37.313    
    SLICE_X44Y136        FDRE (Setup_fdre_C_D)        0.033    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 29.503    

Slack (MET) :             29.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.715ns (21.206%)  route 2.657ns (78.794%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.452     4.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.204     4.577 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.104     5.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y141        LUT4 (Prop_lut4_I3_O)        0.126     5.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.452     6.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.043     6.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.302    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.751     7.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I1_O)        0.043     7.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.350     7.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y135        LUT3 (Prop_lut3_I1_O)        0.043     7.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.317    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.553    37.347    
                         clock uncertainty           -0.035    37.312    
    SLICE_X44Y135        FDRE (Setup_fdre_C_D)        0.034    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                 29.601    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.448ns (14.913%)  route 2.556ns (85.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 36.787 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.302     5.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y131        LUT5 (Prop_lut5_I2_O)        0.126     6.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.613     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y131        LUT4 (Prop_lut4_I1_O)        0.043     6.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.295     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.532    37.319    
                         clock uncertainty           -0.035    37.284    
    SLICE_X44Y128        FDRE (Setup_fdre_C_R)       -0.304    36.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.448ns (14.913%)  route 2.556ns (85.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 36.787 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.302     5.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y131        LUT5 (Prop_lut5_I2_O)        0.126     6.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.613     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y131        LUT4 (Prop_lut4_I1_O)        0.043     6.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.295     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.532    37.319    
                         clock uncertainty           -0.035    37.284    
    SLICE_X44Y128        FDRE (Setup_fdre_C_R)       -0.304    36.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.448ns (14.913%)  route 2.556ns (85.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 36.787 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.302     5.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y131        LUT5 (Prop_lut5_I2_O)        0.126     6.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.613     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y131        LUT4 (Prop_lut4_I1_O)        0.043     6.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.295     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.532    37.319    
                         clock uncertainty           -0.035    37.284    
    SLICE_X44Y128        FDRE (Setup_fdre_C_R)       -0.304    36.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                 29.605    

Slack (MET) :             29.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.448ns (14.913%)  route 2.556ns (85.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 36.787 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.302     5.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y131        LUT5 (Prop_lut5_I2_O)        0.126     6.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.613     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X44Y131        LUT4 (Prop_lut4_I1_O)        0.043     6.692 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.346     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y130        LUT5 (Prop_lut5_I4_O)        0.043     7.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.295     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.310    36.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X44Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.532    37.319    
                         clock uncertainty           -0.035    37.284    
    SLICE_X44Y128        FDRE (Setup_fdre_C_R)       -0.304    36.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                 29.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.904%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDCE (Prop_fdce_C_Q)         0.091     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.061     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.471     2.160    
    SLICE_X46Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.139%)  route 0.094ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDCE (Prop_fdce_C_Q)         0.091     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.094     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.470     2.163    
    SLICE_X46Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.895%)  route 0.145ns (59.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.621     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.145     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.470     2.161    
    SLICE_X46Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.289%)  route 0.142ns (58.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.624     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDCE (Prop_fdce_C_Q)         0.100     2.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.142     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y115        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.470     2.163    
    SLICE_X46Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.621     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.146     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.470     2.161    
    SLICE_X46Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.411%)  route 0.147ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDCE (Prop_fdce_C_Q)         0.100     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.147     2.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.470     2.162    
    SLICE_X46Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.628     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y110        FDPE (Prop_fdpe_C_Q)         0.100     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X43Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.484     2.155    
    SLICE_X43Y110        FDPE (Hold_fdpe_C_D)         0.047     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.621     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.100     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X43Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.482     2.148    
    SLICE_X43Y120        FDRE (Hold_fdre_C_D)         0.047     2.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X44Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.100     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.054     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[4]
    SLICE_X45Y122        LUT5 (Prop_lut5_I4_O)        0.028     2.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.000     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_12
    SLICE_X45Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X45Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism             -0.471     2.157    
    SLICE_X45Y122        FDCE (Hold_fdce_C_D)         0.061     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X44Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.100     2.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X44Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X44Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     2.154    
    SLICE_X44Y112        FDCE (Hold_fdce_C_D)         0.044     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y123  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y122  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y122  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.542ns (17.816%)  route 2.500ns (82.184%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.306 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.655     1.345    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X124Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y331       FDRE (Prop_fdre_C_Q)         0.204     1.549 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/Q
                         net (fo=12, routed)          0.248     1.797    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[37]
    SLICE_X124Y330       LUT2 (Prop_lut2_I0_O)        0.123     1.920 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2/O
                         net (fo=1, routed)           0.528     2.448    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2_n_0
    SLICE_X126Y329       LUT6 (Prop_lut6_I0_O)        0.043     2.491 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=8, routed)           0.428     2.919    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[31]
    SLICE_X131Y328       LUT6 (Prop_lut6_I1_O)        0.043     2.962 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_6/O
                         net (fo=1, routed)           0.550     3.511    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_6_n_0
    SLICE_X122Y332       LUT6 (Prop_lut6_I1_O)        0.043     3.554 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.471     4.025    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X126Y330       LUT6 (Prop_lut6_I0_O)        0.043     4.068 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.276     4.344    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X126Y328       LUT5 (Prop_lut5_I2_O)        0.043     4.387 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.387    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.606     4.306    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.116     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X126Y328       FDRE (Setup_fdre_C_D)        0.066     4.453    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.542ns (17.911%)  route 2.484ns (82.089%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.306 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.655     1.345    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X124Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y331       FDRE (Prop_fdre_C_Q)         0.204     1.549 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/Q
                         net (fo=12, routed)          0.248     1.797    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[37]
    SLICE_X124Y330       LUT2 (Prop_lut2_I0_O)        0.123     1.920 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2/O
                         net (fo=1, routed)           0.528     2.448    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2_n_0
    SLICE_X126Y329       LUT6 (Prop_lut6_I0_O)        0.043     2.491 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=8, routed)           0.428     2.919    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[31]
    SLICE_X131Y328       LUT6 (Prop_lut6_I1_O)        0.043     2.962 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_6/O
                         net (fo=1, routed)           0.550     3.511    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_6_n_0
    SLICE_X122Y332       LUT6 (Prop_lut6_I1_O)        0.043     3.554 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.471     4.025    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X126Y330       LUT6 (Prop_lut6_I0_O)        0.043     4.068 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3/O
                         net (fo=2, routed)           0.260     4.328    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_3_n_0
    SLICE_X126Y328       LUT6 (Prop_lut6_I1_O)        0.043     4.371 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.371    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.606     4.306    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.116     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X126Y328       FDRE (Setup_fdre_C_D)        0.065     4.452    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.452    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.542ns (19.644%)  route 2.217ns (80.356%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.306 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.655     1.345    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X124Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y331       FDRE (Prop_fdre_C_Q)         0.204     1.549 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[37]/Q
                         net (fo=12, routed)          0.248     1.797    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[37]
    SLICE_X124Y330       LUT2 (Prop_lut2_I0_O)        0.123     1.920 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2/O
                         net (fo=1, routed)           0.528     2.448    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_2_n_0
    SLICE_X126Y329       LUT6 (Prop_lut6_I0_O)        0.043     2.491 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c3[2]_i_1/O
                         net (fo=8, routed)           0.452     2.943    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg_reg[31]
    SLICE_X127Y330       LUT4 (Prop_lut4_I0_O)        0.043     2.986 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10/O
                         net (fo=3, routed)           0.382     3.367    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10_n_0
    SLICE_X125Y333       LUT4 (Prop_lut4_I3_O)        0.043     3.410 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.411     3.821    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X125Y328       LUT3 (Prop_lut3_I2_O)        0.043     3.864 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3/O
                         net (fo=2, routed)           0.197     4.061    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_3_n_0
    SLICE_X126Y328       LUT6 (Prop_lut6_I2_O)        0.043     4.104 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.104    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.606     4.306    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X126Y328       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.116     4.422    
                         clock uncertainty           -0.035     4.387    
    SLICE_X126Y328       FDRE (Setup_fdre_C_D)        0.064     4.451    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.451    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.446ns (18.738%)  route 1.934ns (81.262%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 4.262 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.408     3.677    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y329       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.562     4.262    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y329       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[6]/C
                         clock pessimism              0.114     4.376    
                         clock uncertainty           -0.035     4.341    
    SLICE_X118Y329       FDSE (Setup_fdse_C_S)       -0.281     4.060    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[6]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.446ns (19.301%)  route 1.865ns (80.699%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.338     3.608    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y330       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y330       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[0]/C
                         clock pessimism              0.114     4.377    
                         clock uncertainty           -0.035     4.342    
    SLICE_X118Y330       FDRE (Setup_fdre_C_R)       -0.281     4.061    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[0]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.446ns (19.301%)  route 1.865ns (80.699%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.338     3.608    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]/C
                         clock pessimism              0.114     4.377    
                         clock uncertainty           -0.035     4.342    
    SLICE_X118Y330       FDSE (Setup_fdse_C_S)       -0.281     4.061    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[2]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.446ns (19.301%)  route 1.865ns (80.699%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.338     3.608    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[3]/C
                         clock pessimism              0.114     4.377    
                         clock uncertainty           -0.035     4.342    
    SLICE_X118Y330       FDSE (Setup_fdse_C_S)       -0.281     4.061    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[3]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.446ns (19.301%)  route 1.865ns (80.699%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.263 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.338     3.608    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.563     4.263    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y330       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[4]/C
                         clock pessimism              0.114     4.377    
                         clock uncertainty           -0.035     4.342    
    SLICE_X118Y330       FDSE (Setup_fdse_C_S)       -0.281     4.061    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[4]
  -------------------------------------------------------------------
                         required time                          4.061    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.962ns (38.176%)  route 1.558ns (61.824%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 4.305 - 3.103 ) 
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.654     1.344    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X126Y330       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y330       FDRE (Prop_fdre_C_Q)         0.259     1.603 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[14]/Q
                         net (fo=11, routed)          0.668     2.271    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/Q[12]
    SLICE_X123Y328       LUT3 (Prop_lut3_I0_O)        0.043     2.314 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.314    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/i__carry__0_i_4_n_0
    SLICE_X123Y328       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.573 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__0_n_0
    SLICE_X123Y329       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.626 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.626    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__1_n_0
    SLICE_X123Y330       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.679 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.679    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__2_n_0
    SLICE_X123Y331       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.732 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.732    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__3_n_0
    SLICE_X123Y332       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     2.809 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out1_inferred__0/i__carry__4/CO[1]
                         net (fo=2, routed)           0.571     3.380    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rx_66_enc_reg_reg[65][0]
    SLICE_X129Y324       LUT6 (Prop_lut6_I1_O)        0.122     3.502 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_3/O
                         net (fo=2, routed)           0.318     3.821    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_ignore_next_mismatch_i_3_n_0
    SLICE_X129Y323       LUT5 (Prop_lut5_I4_O)        0.043     3.864 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     3.864    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_i_1_n_0
    SLICE_X129Y323       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.605     4.305    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X129Y323       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.093     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X129Y323       FDRE (Setup_fdre_C_D)        0.033     4.396    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.446ns (20.373%)  route 1.743ns (79.627%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.265 - 3.103 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.607     1.297    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X120Y331       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y331       FDRE (Prop_fdre_C_Q)         0.236     1.533 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[41]/Q
                         net (fo=18, routed)          0.691     2.224    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[41]
    SLICE_X125Y329       LUT5 (Prop_lut5_I4_O)        0.124     2.348 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2/O
                         net (fo=5, routed)           0.476     2.824    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[6]_i_2_n_0
    SLICE_X121Y331       LUT6 (Prop_lut6_I4_O)        0.043     2.867 f  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4[2]_i_1/O
                         net (fo=6, routed)           0.360     3.226    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/DecodeWord3[0]
    SLICE_X118Y332       LUT2 (Prop_lut2_I1_O)        0.043     3.269 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4[7]_i_1/O
                         net (fo=6, routed)           0.217     3.486    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]_1[0]
    SLICE_X118Y333       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531     3.634    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     3.700 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.565     4.265    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X118Y333       FDSE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]/C
                         clock pessimism              0.114     4.379    
                         clock uncertainty           -0.035     4.344    
    SLICE_X118Y333       FDSE (Setup_fdse_C_S)       -0.281     4.063    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c4_reg[7]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                  0.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.331     3.602    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X123Y311       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y311       FDRE (Prop_fdre_C_Q)         0.100     3.702 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[15]/Q
                         net (fo=1, routed)           0.095     3.797    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIB1
    SLICE_X122Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.483     3.806    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X122Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.190     3.616    
    SLICE_X122Y310       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.731    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y314       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y314       FDRE (Prop_fdre_C_Q)         0.100     3.673 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[63]/Q
                         net (fo=1, routed)           0.095     3.768    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/DIB1
    SLICE_X116Y313       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.452     3.775    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/WCLK
    SLICE_X116Y313       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1/CLK
                         clock pessimism             -0.189     3.586    
    SLICE_X116Y313       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.701    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.701    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.268%)  route 0.096ns (44.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y313       FDRE (Prop_fdre_C_Q)         0.118     3.691 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[26]/Q
                         net (fo=1, routed)           0.096     3.787    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/DIB0
    SLICE_X118Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.454     3.777    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/WCLK
    SLICE_X118Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.190     3.587    
    SLICE_X118Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.719    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.925%)  route 0.109ns (52.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.304     3.575    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y310       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y310       FDRE (Prop_fdre_C_Q)         0.100     3.675 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[37]/Q
                         net (fo=1, routed)           0.109     3.784    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIA1
    SLICE_X118Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.456     3.779    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X118Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
                         clock pessimism             -0.172     3.607    
    SLICE_X118Y310       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.715    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.694%)  route 0.094ns (44.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.190ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X120Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y313       FDRE (Prop_fdre_C_Q)         0.118     3.691 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/Q
                         net (fo=1, routed)           0.094     3.785    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIC0
    SLICE_X118Y313       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.453     3.776    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X118Y313       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.190     3.586    
    SLICE_X118Y313       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.715    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -3.715    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.304     3.575    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y311       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y311       FDRE (Prop_fdre_C_Q)         0.100     3.675 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[1]/Q
                         net (fo=1, routed)           0.095     3.770    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/DIA1
    SLICE_X116Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.455     3.778    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X116Y310       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.189     3.589    
    SLICE_X116Y310       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.697    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.697    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y313       FDRE (Prop_fdre_C_Q)         0.100     3.673 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[3]/Q
                         net (fo=1, routed)           0.095     3.768    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIA1
    SLICE_X116Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.453     3.776    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X116Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism             -0.189     3.587    
    SLICE_X116Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.695    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.673ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.302     3.573    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y313       FDRE (Prop_fdre_C_Q)         0.100     3.673 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[7]/Q
                         net (fo=1, routed)           0.096     3.769    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIC1
    SLICE_X116Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.453     3.776    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X116Y312       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1/CLK
                         clock pessimism             -0.189     3.587    
    SLICE_X116Y312       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.693    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.693    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.189ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.301     3.572    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X117Y316       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y316       FDRE (Prop_fdre_C_Q)         0.100     3.672 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/Q
                         net (fo=1, routed)           0.101     3.773    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA1
    SLICE_X116Y314       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.452     3.775    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X116Y314       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/CLK
                         clock pessimism             -0.189     3.586    
    SLICE_X116Y314       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     3.694    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.694    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.758%)  route 0.145ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.172ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     3.248    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     3.271 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.303     3.574    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X119Y312       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y312       FDRE (Prop_fdre_C_Q)         0.100     3.674 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[32]/Q
                         net (fo=1, routed)           0.145     3.819    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/DIB0
    SLICE_X116Y311       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     3.278    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     3.323 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1462, routed)        0.455     3.778    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/WCLK
    SLICE_X116Y311       RAMD32                                       r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.172     3.606    
    SLICE_X116Y311       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.738    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y72         u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X113Y316       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe0_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X130Y317       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_3/dcapture_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X113Y316       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X113Y316       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X114Y315       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X114Y315       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_addr_pipe_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X122Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X118Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X118Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y310       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y311       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X116Y311       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.266ns (13.379%)  route 1.722ns (86.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5.853 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.978     5.035    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X132Y303       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.408     5.853    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X132Y303       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/C
                         clock pessimism              0.260     6.113    
                         clock uncertainty           -0.035     6.078    
    SLICE_X132Y303       FDRE (Setup_fdre_C_CE)      -0.178     5.900    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[25]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[25]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[40]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[40]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.266ns (14.016%)  route 1.632ns (85.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 5.852 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.887     4.945    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.407     5.852    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X135Y306       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[4]/C
                         clock pessimism              0.260     6.112    
                         clock uncertainty           -0.035     6.077    
    SLICE_X135Y306       FDRE (Setup_fdre_C_CE)      -0.201     5.876    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.045%)  route 1.628ns (85.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5.853 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.883     4.941    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.408     5.853    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/C
                         clock pessimism              0.260     6.113    
                         clock uncertainty           -0.035     6.078    
    SLICE_X133Y305       FDRE (Setup_fdre_C_CE)      -0.201     5.877    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.045%)  route 1.628ns (85.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5.853 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.883     4.941    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.408     5.853    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]/C
                         clock pessimism              0.260     6.113    
                         clock uncertainty           -0.035     6.078    
    SLICE_X133Y305       FDRE (Setup_fdre_C_CE)      -0.201     5.877    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[44]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.266ns (14.045%)  route 1.628ns (85.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5.853 - 3.103 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.598     3.047    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X143Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y318       FDRE (Prop_fdre_C_Q)         0.223     3.270 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/read_enable_reg/Q
                         net (fo=5, routed)           0.745     4.015    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_en
    SLICE_X119Y317       LUT2 (Prop_lut2_I0_O)        0.043     4.058 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data[65]_i_1/O
                         net (fo=66, routed)          0.883     4.941    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.408     5.853    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X133Y305       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/C
                         clock pessimism              0.260     6.113    
                         clock uncertainty           -0.035     6.078    
    SLICE_X133Y305       FDRE (Setup_fdre_C_CE)      -0.201     5.877    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  0.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.692     1.456    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDRE (Prop_fdre_C_Q)         0.100     1.556 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.611    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[1]
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.935     1.746    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/C
                         clock pessimism             -0.290     1.456    
    SLICE_X113Y321       FDRE (Hold_fdre_C_D)         0.047     1.503    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.692     1.456    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y321       FDRE (Prop_fdre_C_Q)         0.100     1.556 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.611    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[2]
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.935     1.746    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
                         clock pessimism             -0.290     1.456    
    SLICE_X113Y321       FDRE (Hold_fdre_C_D)         0.047     1.503    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.691     1.455    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y322       FDRE (Prop_fdre_C_Q)         0.100     1.555 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.610    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[3]
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.934     1.745    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
                         clock pessimism             -0.290     1.455    
    SLICE_X113Y322       FDRE (Hold_fdre_C_D)         0.047     1.502    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.691     1.455    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y322       FDRE (Prop_fdre_C_Q)         0.100     1.555 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.610    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[4]
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.934     1.745    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
                         clock pessimism             -0.290     1.455    
    SLICE_X113Y322       FDRE (Hold_fdre_C_D)         0.047     1.502    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.728     1.492    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X133Y317       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y317       FDRE (Prop_fdre_C_Q)         0.100     1.592 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/Q
                         net (fo=1, routed)           0.055     1.647    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1
    SLICE_X133Y317       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.972     1.783    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X133Y317       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
                         clock pessimism             -0.291     1.492    
    SLICE_X133Y317       FDRE (Hold_fdre_C_D)         0.047     1.539    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.691     1.455    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X109Y321       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y321       FDPE (Prop_fdpe_C_Q)         0.100     1.555 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.610    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X109Y321       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.934     1.745    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X109Y321       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.290     1.455    
    SLICE_X109Y321       FDPE (Hold_fdpe_C_D)         0.047     1.502    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.724     1.488    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X143Y327       FDCE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y327       FDCE (Prop_fdce_C_Q)         0.100     1.588 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.643    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X143Y327       FDCE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.968     1.779    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X143Y327       FDCE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.291     1.488    
    SLICE_X143Y327       FDCE (Hold_fdce_C_D)         0.047     1.535    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.790%)  route 0.101ns (44.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.733     1.497    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X133Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y308       FDRE (Prop_fdre_C_Q)         0.100     1.597 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[26]/Q
                         net (fo=1, routed)           0.101     1.698    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[26]
    SLICE_X134Y308       LUT6 (Prop_lut6_I2_O)        0.028     1.726 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[24]_i_1/O
                         net (fo=1, routed)           0.000     1.726    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_13
    SLICE_X134Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.979     1.790    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X134Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[24]/C
                         clock pessimism             -0.260     1.530    
    SLICE_X134Y308       FDRE (Hold_fdre_C_D)         0.087     1.617    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.325%)  route 0.103ns (44.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.733     1.497    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X133Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y308       FDRE (Prop_fdre_C_Q)         0.100     1.597 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/Q
                         net (fo=1, routed)           0.103     1.700    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[11]
    SLICE_X134Y308       LUT6 (Prop_lut6_I5_O)        0.028     1.728 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[9]_i_1/O
                         net (fo=1, routed)           0.000     1.728    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_28
    SLICE_X134Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.979     1.790    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X134Y308       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/C
                         clock pessimism             -0.260     1.530    
    SLICE_X134Y308       FDRE (Hold_fdre_C_D)         0.087     1.617    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.731     1.495    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X142Y314       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y314       FDRE (Prop_fdre_C_Q)         0.118     1.613 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/Q
                         net (fo=1, routed)           0.055     1.668    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1
    SLICE_X142Y314       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.976     1.787    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X142Y314       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/C
                         clock pessimism             -0.292     1.495    
    SLICE_X142Y314       FDRE (Hold_fdre_C_D)         0.042     1.537    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y13  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         3.103       1.694      BUFGCTRL_X0Y16       u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/I
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X121Y317       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X112Y320       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_gray_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y307       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[34]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y307       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y306       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[40]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y307       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[41]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y306       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X135Y307       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[60]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X113Y322       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X113Y322       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X113Y322       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X113Y322       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk2_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X110Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/C
High Pulse Width  Fast    FDPE/C                   n/a            0.350         1.551       1.201      SLICE_X109Y321       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X112Y320       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_gray_reg[2]/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         1.551       1.201      SLICE_X111Y320       u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_gray_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_125m

Setup :            0  Failing Endpoints,  Worst Slack       32.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.535ns  (logic 0.236ns (44.113%)  route 0.299ns (55.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y124        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.299     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y123        FDCE (Setup_fdce_C_D)       -0.062    32.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.938    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                 32.403    

Slack (MET) :             32.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.935%)  route 0.271ns (57.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.271     0.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y124        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                 32.435    

Slack (MET) :             32.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.182%)  route 0.268ns (56.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y113        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                 32.437    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.945%)  route 0.296ns (57.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.296     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X43Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y124        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.945%)  route 0.296ns (57.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y113        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.356%)  route 0.280ns (55.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X44Y112        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X43Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y112        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.488    

Slack (MET) :             32.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.533ns  (logic 0.259ns (48.617%)  route 0.274ns (51.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X42Y124        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.274     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X42Y123        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                 32.489    

Slack (MET) :             32.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.039%)  route 0.272ns (54.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X44Y113        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.272     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X43Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X43Y113        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 32.495    





---------------------------------------------------------------------------------------------------
From Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  To Clock:  clk_156p25m_p

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.633ns  (logic 0.223ns (35.202%)  route 0.410ns (64.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y315                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X113Y315       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.410     0.633    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X110Y315       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X110Y315       FDRE (Setup_fdre_C_D)        0.023     3.123    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.615ns  (logic 0.223ns (36.257%)  route 0.392ns (63.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y316                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X112Y316       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.392     0.615    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X110Y317       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X110Y317       FDRE (Setup_fdre_C_D)        0.021     3.121    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.436%)  route 0.313ns (60.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y315                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X113Y315       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.313     0.517    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X110Y315       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X110Y315       FDRE (Setup_fdre_C_D)       -0.059     3.041    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.041    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.407ns  (logic 0.204ns (50.169%)  route 0.203ns (49.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y315                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X113Y315       FDSE (Prop_fdse_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.203     0.407    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X109Y315       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X109Y315       FDRE (Setup_fdre_C_D)       -0.092     3.008    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.008    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.402ns  (logic 0.204ns (50.745%)  route 0.198ns (49.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y315                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X113Y315       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.198     0.402    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X109Y315       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X109Y315       FDRE (Setup_fdre_C_D)       -0.090     3.010    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  2.608    





---------------------------------------------------------------------------------------------------
From Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_156p25m_p

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.463%)  route 0.355ns (63.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y320                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[1]/C
    SLICE_X112Y320       FDSE (Prop_fdse_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[1]/Q
                         net (fo=1, routed)           0.355     0.559    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray[1]
    SLICE_X112Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X112Y318       FDRE (Setup_fdre_C_D)       -0.089     3.011    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.579ns  (logic 0.223ns (38.483%)  route 0.356ns (61.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y321                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[0]/C
    SLICE_X112Y321       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[0]/Q
                         net (fo=1, routed)           0.356     0.579    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray[0]
    SLICE_X112Y319       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X112Y319       FDRE (Setup_fdre_C_D)       -0.009     3.091    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.531ns  (logic 0.223ns (41.962%)  route 0.308ns (58.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y320                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[3]/C
    SLICE_X112Y320       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[3]/Q
                         net (fo=1, routed)           0.308     0.531    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray[3]
    SLICE_X112Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X112Y318       FDRE (Setup_fdre_C_D)       -0.009     3.091    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.751%)  route 0.183ns (47.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y320                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[2]/C
    SLICE_X112Y320       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[2]/Q
                         net (fo=1, routed)           0.183     0.387    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray[2]
    SLICE_X113Y320       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X113Y320       FDRE (Setup_fdre_C_D)       -0.090     3.010    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156p25m_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.426ns  (logic 0.223ns (52.340%)  route 0.203ns (47.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y320                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[4]/C
    SLICE_X111Y320       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[4]/Q
                         net (fo=1, routed)           0.203     0.426    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray[4]
    SLICE_X112Y319       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X112Y319       FDRE (Setup_fdre_C_D)       -0.009     3.091    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  2.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125m
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.177ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.204ns (27.958%)  route 0.526ns (72.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.526     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X44Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y112        FDCE (Setup_fdce_C_D)       -0.093     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.592%)  route 0.506ns (69.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.506     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y124        FDCE (Setup_fdce_C_D)        0.023     8.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.312%)  route 0.374ns (64.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.374     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X44Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y124        FDCE (Setup_fdce_C_D)       -0.092     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.798%)  route 0.352ns (61.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X43Y113        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.352     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X44Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.009     7.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.724%)  route 0.310ns (60.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X43Y112        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.310     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y112        FDCE (Setup_fdce_C_D)       -0.060     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.542ns  (logic 0.259ns (47.771%)  route 0.283ns (52.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y113        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.283     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X44Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y113        FDCE (Setup_fdce_C_D)       -0.010     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.554ns  (logic 0.259ns (46.751%)  route 0.295ns (53.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y123        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.295     0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y124        FDCE (Setup_fdce_C_D)        0.021     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.257%)  route 0.270ns (54.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y124        FDCE (Setup_fdce_C_D)        0.022     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.529    





---------------------------------------------------------------------------------------------------
From Clock:  clk_156p25m_p
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.932ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        1.189ns  (logic 0.223ns (18.756%)  route 0.966ns (81.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y308                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/C
    SLICE_X127Y308       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[2]/Q
                         net (fo=22, routed)          0.966     1.189    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d
    SLICE_X130Y319       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X130Y319       FDRE (Setup_fdre_C_D)        0.021     3.121    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.804ns  (logic 0.223ns (27.731%)  route 0.581ns (72.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y308                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/C
    SLICE_X127Y308       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[0]/Q
                         net (fo=3, routed)           0.581     0.804    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d
    SLICE_X125Y312       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X125Y312       FDRE (Setup_fdre_C_D)       -0.007     3.093    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[0].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.093    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.793ns  (logic 0.223ns (28.104%)  route 0.570ns (71.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y308                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/C
    SLICE_X127Y308       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_42_5_0/q_reg[1]/Q
                         net (fo=126, routed)         0.570     0.793    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d
    SLICE_X130Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X130Y313       FDRE (Setup_fdre_C_D)        0.026     3.126    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[1].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.600%)  route 0.441ns (66.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y319                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
    SLICE_X133Y319       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/Q
                         net (fo=1, routed)           0.441     0.664    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/in0
    SLICE_X133Y320       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X133Y320       FDRE (Setup_fdre_C_D)       -0.005     3.095    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg
  -------------------------------------------------------------------
                         required time                          3.095    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.615ns  (logic 0.223ns (36.268%)  route 0.392ns (63.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y317                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
    SLICE_X129Y317       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/Q
                         net (fo=1, routed)           0.392     0.615    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d
    SLICE_X129Y320       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X129Y320       FDRE (Setup_fdre_C_D)       -0.009     3.091    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.739ns  (logic 0.223ns (30.185%)  route 0.516ns (69.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y311                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/C
    SLICE_X131Y311       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[2]/Q
                         net (fo=2, routed)           0.516     0.739    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d
    SLICE_X137Y311       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X137Y311       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.259%)  route 0.428ns (65.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y314                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/C
    SLICE_X131Y314       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[10]/Q
                         net (fo=2, routed)           0.428     0.651    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d
    SLICE_X135Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X135Y313       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.656ns  (logic 0.223ns (34.000%)  route 0.433ns (66.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y311                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/C
    SLICE_X131Y311       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[5]/Q
                         net (fo=2, routed)           0.433     0.656    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d
    SLICE_X134Y312       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X134Y312       FDRE (Setup_fdre_C_D)        0.021     6.421    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.618ns  (logic 0.259ns (41.894%)  route 0.359ns (58.106%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y315                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
    SLICE_X108Y315       FDSE (Prop_fdse_C_Q)         0.259     0.259 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/Q
                         net (fo=1, routed)           0.359     0.618    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[0]
    SLICE_X113Y314       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X113Y314       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.819%)  route 0.417ns (65.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y314                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/C
    SLICE_X131Y314       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_65535_all/q_reg[14]/Q
                         net (fo=2, routed)           0.417     0.640    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d
    SLICE_X134Y313       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X134Y313       FDRE (Setup_fdre_C_D)        0.021     6.421    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  5.781    





---------------------------------------------------------------------------------------------------
From Clock:  clk_156p25m_p
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.665ns  (logic 0.259ns (38.931%)  route 0.406ns (61.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y319                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X114Y319       FDSE (Prop_fdse_C_Q)         0.259     0.259 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.406     0.665    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray[4]
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X113Y322       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.123%)  route 0.378ns (62.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y318                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X113Y318       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.378     0.601    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray[1]
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X113Y321       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.482%)  route 0.372ns (62.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y318                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X113Y318       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.372     0.595    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray[3]
    SLICE_X113Y322       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X113Y322       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.080%)  route 0.283ns (55.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y318                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X113Y318       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.283     0.506    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray[2]
    SLICE_X113Y321       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X113Y321       FDRE (Setup_fdre_C_D)       -0.009     6.391    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.424ns  (logic 0.223ns (52.568%)  route 0.201ns (47.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y318                                    0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X113Y318       FDSE (Prop_fdse_C_Q)         0.223     0.223 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.201     0.424    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray[0]
    SLICE_X114Y318       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X114Y318       FDRE (Setup_fdre_C_D)        0.021     6.421    u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  5.997    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125m
  To Clock:  clk_125m

Setup :            0  Failing Endpoints,  Worst Slack        6.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.223ns (15.220%)  route 1.242ns (84.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 12.083 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.242     5.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.320    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.351    12.435    
                         clock uncertainty           -0.035    12.399    
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)     -0.212    12.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.223ns (15.220%)  route 1.242ns (84.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 12.083 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.242     5.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.320    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.351    12.435    
                         clock uncertainty           -0.035    12.399    
    SLICE_X40Y113        FDCE (Recov_fdce_C_CLR)     -0.212    12.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.223ns (15.344%)  route 1.230ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.230     5.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X39Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X39Y114        FDCE (Recov_fdce_C_CLR)     -0.212    12.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         12.186    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.223ns (15.477%)  route 1.218ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 12.083 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.218     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.320    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.351    12.435    
                         clock uncertainty           -0.035    12.399    
    SLICE_X40Y112        FDCE (Recov_fdce_C_CLR)     -0.212    12.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.223ns (15.500%)  route 1.216ns (84.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 12.083 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.216     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.320    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.351    12.435    
                         clock uncertainty           -0.035    12.399    
    SLICE_X41Y112        FDCE (Recov_fdce_C_CLR)     -0.212    12.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.223ns (15.477%)  route 1.218ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 12.083 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.218     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X40Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.320    12.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.351    12.435    
                         clock uncertainty           -0.035    12.399    
    SLICE_X40Y112        FDPE (Recov_fdpe_C_PRE)     -0.178    12.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.223ns (15.344%)  route 1.230ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.230     5.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)     -0.154    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.223ns (15.344%)  route 1.230ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.230     5.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)     -0.154    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.223ns (15.344%)  route 1.230ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.230     5.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)     -0.154    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125m rise@8.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.223ns (15.344%)  route 1.230ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 12.082 - 8.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.614     0.614 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.913    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.006 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.440     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y123        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDRE (Prop_fdre_C_Q)         0.223     4.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.230     5.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     8.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.507     8.507 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           2.173    10.680    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.763 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        1.319    12.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.351    12.434    
                         clock uncertainty           -0.035    12.398    
    SLICE_X38Y114        FDCE (Recov_fdce_C_CLR)     -0.154    12.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  6.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X42Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.836     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.050     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X42Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.836     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.050     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X42Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.836     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.050     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.830%)  route 0.151ns (60.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.151     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X42Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.836     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.429     1.877    
    SLICE_X42Y122        FDCE (Remov_fdce_C_CLR)     -0.050     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y123        FDPE (Prop_fdpe_C_Q)         0.107     1.955 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y124        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.835     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.447     1.858    
    SLICE_X38Y124        FDPE (Remov_fdpe_C_PRE)     -0.088     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.872%)  route 0.157ns (61.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.429     1.875    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.050     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.872%)  route 0.157ns (61.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X42Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.429     1.875    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.050     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.872%)  route 0.157ns (61.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.429     1.875    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.050     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.872%)  route 0.157ns (61.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X42Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.429     1.875    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.050     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_125m  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125m rise@0.000ns - clk_125m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.872%)  route 0.157ns (61.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.120     0.120 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.203    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.619     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDPE (Prop_fdpe_C_Q)         0.100     1.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X42Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125m rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_125m (IN)
                         net (fo=0)                   0.000     0.000    clk_125m
    AD12                 IBUF (Prop_ibuf_I_O)         0.287     0.287 r  clk_125m_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.441    clk_125m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.471 r  clk_125m_IBUF_BUFG_inst/O
                         net (fo=1198, routed)        0.834     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X42Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.429     1.875    
    SLICE_X42Y123        FDCE (Remov_fdce_C_CLR)     -0.050     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.402ns (18.997%)  route 1.714ns (81.003%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.497     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.402ns (18.997%)  route 1.714ns (81.003%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.497     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.402ns (18.997%)  route 1.714ns (81.003%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.497     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.402ns (18.997%)  route 1.714ns (81.003%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.497     6.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 30.588    

Slack (MET) :             30.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.402ns (19.016%)  route 1.712ns (80.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     6.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X45Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 30.590    

Slack (MET) :             30.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.402ns (19.016%)  route 1.712ns (80.984%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     6.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X45Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X45Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X45Y130        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 30.590    

Slack (MET) :             30.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.402ns (19.839%)  route 1.624ns (80.161%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 36.789 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.312    36.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.532    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.212    37.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 30.676    

Slack (MET) :             30.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.402ns (19.839%)  route 1.624ns (80.161%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 36.789 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.408     6.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.312    36.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.532    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.212    37.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 30.676    

Slack (MET) :             30.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.402ns (20.554%)  route 1.554ns (79.446%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 36.789 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.337     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X43Y129        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.312    36.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X43Y129        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.532    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X43Y129        FDCE (Recov_fdce_C_CLR)     -0.212    37.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.074    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 30.747    

Slack (MET) :             30.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.402ns (20.892%)  route 1.522ns (79.108%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450     4.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.236     4.607 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.111     5.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y131        LUT4 (Prop_lut4_I1_O)        0.123     5.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X43Y131        LUT1 (Prop_lut1_I0_O)        0.043     5.990 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.306     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X44Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X44Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.532    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X44Y131        FDCE (Recov_fdce_C_CLR)     -0.212    37.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 30.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.953%)  route 0.118ns (54.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X42Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X42Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.453     2.172    
    SLICE_X42Y124        FDCE (Remov_fdce_C_CLR)     -0.050     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.382%)  route 0.105ns (53.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.618     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDPE (Prop_fdpe_C_Q)         0.091     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.105     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X40Y125        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.453     2.174    
    SLICE_X40Y125        FDPE (Remov_fdpe_C_PRE)     -0.110     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.609%)  route 0.166ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.617     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y125        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDPE (Prop_fdpe_C_Q)         0.100     2.244 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.166     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X45Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.470     2.155    
    SLICE_X45Y125        FDCE (Remov_fdce_C_CLR)     -0.069     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156p25m_p
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            5  Failing Endpoints,  Worst Slack       -3.147ns,  Total Violation      -15.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.165ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - clk_156p25m_p rise@2963.200ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.843%)  route 0.216ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 2966.106 - 2963.365 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 2968.601 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                   2963.200  2963.200 r  
    E8                                                0.000  2963.200 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356  2966.912    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  2967.005 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.596  2968.601    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.223  2968.824 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.216  2969.039    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000  2963.365 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259  2964.624    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2964.707 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.399  2966.106    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                         clock pessimism              0.000  2966.106    
                         clock uncertainty           -0.035  2966.070    
    SLICE_X141Y329       FDPE (Recov_fdpe_C_PRE)     -0.178  2965.892    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]
  -------------------------------------------------------------------
                         required time                       2965.893    
                         arrival time                       -2969.039    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.165ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - clk_156p25m_p rise@2963.200ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.843%)  route 0.216ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 2966.106 - 2963.365 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 2968.601 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                   2963.200  2963.200 r  
    E8                                                0.000  2963.200 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356  2966.912    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  2967.005 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.596  2968.601    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.223  2968.824 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.216  2969.039    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000  2963.365 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259  2964.624    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2964.707 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.399  2966.106    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.000  2966.106    
                         clock uncertainty           -0.035  2966.070    
    SLICE_X141Y329       FDPE (Recov_fdpe_C_PRE)     -0.178  2965.892    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                       2965.893    
                         arrival time                       -2969.039    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.165ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - clk_156p25m_p rise@2963.200ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.843%)  route 0.216ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 2966.106 - 2963.365 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 2968.601 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                   2963.200  2963.200 r  
    E8                                                0.000  2963.200 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356  2966.912    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  2967.005 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.596  2968.601    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.223  2968.824 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.216  2969.039    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000  2963.365 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259  2964.624    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2964.707 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.399  2966.106    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C
                         clock pessimism              0.000  2966.106    
                         clock uncertainty           -0.035  2966.070    
    SLICE_X141Y329       FDPE (Recov_fdpe_C_PRE)     -0.178  2965.892    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]
  -------------------------------------------------------------------
                         required time                       2965.893    
                         arrival time                       -2969.039    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.165ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - clk_156p25m_p rise@2963.200ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.843%)  route 0.216ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 2966.106 - 2963.365 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 2968.601 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                   2963.200  2963.200 r  
    E8                                                0.000  2963.200 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356  2966.912    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  2967.005 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.596  2968.601    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.223  2968.824 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.216  2969.039    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000  2963.365 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259  2964.624    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2964.707 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.399  2966.106    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C
                         clock pessimism              0.000  2966.106    
                         clock uncertainty           -0.035  2966.070    
    SLICE_X141Y329       FDPE (Recov_fdpe_C_PRE)     -0.178  2965.892    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]
  -------------------------------------------------------------------
                         required time                       2965.893    
                         arrival time                       -2969.039    
  -------------------------------------------------------------------
                         slack                                 -3.147    

Slack (VIOLATED) :        -3.147ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.165ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@2963.365ns - clk_156p25m_p rise@2963.200ns)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.843%)  route 0.216ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 2966.106 - 2963.365 ) 
    Source Clock Delay      (SCD):    5.400ns = ( 2968.601 - 2963.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                   2963.200  2963.200 r  
    E8                                                0.000  2963.200 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000  2963.200 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000  2963.200    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355  2965.555 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           1.356  2966.912    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093  2967.005 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        1.596  2968.601    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.223  2968.824 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.216  2969.039    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                   2963.365  2963.365 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000  2963.365 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259  2964.624    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083  2964.707 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.399  2966.106    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
                         clock pessimism              0.000  2966.106    
                         clock uncertainty           -0.035  2966.070    
    SLICE_X141Y329       FDPE (Recov_fdpe_C_PRE)     -0.178  2965.892    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]
  -------------------------------------------------------------------
                         required time                       2965.893    
                         arrival time                       -2969.039    
  -------------------------------------------------------------------
                         slack                                 -3.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.605%)  route 0.098ns (49.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.726     1.931    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.100     2.031 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.098     2.129    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.970     1.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X141Y329       FDPE (Remov_fdpe_C_PRE)     -0.072     1.744    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.605%)  route 0.098ns (49.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.726     1.931    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.100     2.031 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.098     2.129    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.970     1.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X141Y329       FDPE (Remov_fdpe_C_PRE)     -0.072     1.744    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.605%)  route 0.098ns (49.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.726     1.931    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.100     2.031 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.098     2.129    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.970     1.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X141Y329       FDPE (Remov_fdpe_C_PRE)     -0.072     1.744    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.605%)  route 0.098ns (49.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.726     1.931    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.100     2.031 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.098     2.129    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.970     1.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X141Y329       FDPE (Remov_fdpe_C_PRE)     -0.072     1.744    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156p25m_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_156p25m_p rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.605%)  route 0.098ns (49.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156p25m_p rise edge)
                                                      0.000     0.000 r  
    E8                                                0.000     0.000 r  clk_156p25m_p (IN)
                         net (fo=0)                   0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/clk_156p25m_p
    E8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk_p_buffed
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst/O
                         net (fo=2, routed)           0.738     1.179    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/refclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.205 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/coreclk_bufg_inst/O
                         net (fo=3915, routed)        0.726     1.931    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/ibufds_inst_0
    SLICE_X143Y329       FDRE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y329       FDRE (Prop_fdre_C_Q)         0.100     2.031 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/reset_pulse_reg[0]/Q
                         net (fo=12, routed)          0.098     2.129    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X141Y329       FDPE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.970     1.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
                         clock pessimism              0.000     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X141Y329       FDPE (Remov_fdpe_C_PRE)     -0.072     1.744    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
  To Clock:  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@3.103ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.988%)  route 0.396ns (66.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 5.841 - 3.103 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.356     1.356    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.449 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.596     3.045    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y329       FDPE (Prop_fdpe_C_Q)         0.204     3.249 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.396     3.645    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2
    SLICE_X144Y327       FDCE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.259     4.362    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.445 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         1.396     5.841    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK
    SLICE_X144Y327       FDCE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/C
                         clock pessimism              0.260     6.101    
                         clock uncertainty           -0.035     6.066    
    SLICE_X144Y327       FDCE (Recov_fdce_C_CLR)     -0.293     5.773    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  2.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/CLR
                            (removal check against rising-edge clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns - u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.593%)  route 0.188ns (67.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.738     0.738    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.764 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.726     1.490    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X141Y329       FDPE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y329       FDPE (Prop_fdpe_C_Q)         0.091     1.581 f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.188     1.769    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/gttxreset_txusrclk2
    SLICE_X144Y327       FDCE                                         f  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_eth_wrap/fifo_block_i/support_layer_i/ethernet_core_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.781     0.781    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.811 r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txoutclk_bufg_i/O
                         net (fo=201, routed)         0.968     1.779    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/CLK
    SLICE_X144Y327       FDCE                                         r  u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg/C
                         clock pessimism             -0.260     1.519    
    SLICE_X144Y327       FDCE (Remov_fdce_C_CLR)     -0.105     1.414    u_eth_wrap/fifo_block_i/support_layer_i/shared_clocking_wrapper_i/ethernet_shared_clock_reset_block_i/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.355    





