[["Intel's Tera-scale Computing Project: The first five years, the next five years.", ["Joe Rattner"], "https://doi.org/10.1109/HPCA.2008.4658622", 0], ["Design and implementation of the blue gene/P snoop filter.", ["Valentina Salapura", "Matthias A. Blumrich", "Alan Gara"], "https://doi.org/10.1109/HPCA.2008.4658623", 10], ["Fabric convergence implications on systems architecture.", ["Kevin Leigh", "Parthasarathy Ranganathan", "Jaspal Subhlok"], "https://doi.org/10.1109/HPCA.2008.4658624", 12], ["Prediction of CPU idle-busy activity pattern.", ["Qian Diao", "Justin J. Song"], "https://doi.org/10.1109/HPCA.2008.4658625", 10], ["Performance-aware speculation control using wrong path usefulness prediction.", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", 11], ["PaCo: Probability-based path confidence prediction.", ["Kshitiz Malik", "Mayank Agarwal", "Vikram Dhar", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658627", 12], ["Branch-mispredict level parallelism (BLP) for control independence.", ["Kshitiz Malik", "Mayank Agarwal", "Sam S. Stone", "Kevin M. Woley", "Matthew I. Frank"], "https://doi.org/10.1109/HPCA.2008.4658628", 12], ["Address-branch correlation: A novel locality for long-latency hard-to-predict branches.", ["Hongliang Gao", "Yi Ma", "Martin Dimitrov", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2008.4658629", 12], ["EXCES: External caching in energy saving storage systems.", ["Luis Useche", "Jorge Guerra", "Medha Bhadkamkar", "Mauricio Alarcon", "Raju Rangaswami"], "https://doi.org/10.1109/HPCA.2008.4658630", 12], ["Cluster-level feedback power control for performance optimization.", ["Xiaorui Wang", "Ming Chen"], "https://doi.org/10.1109/HPCA.2008.4658631", 10], ["C-Oracle: Predictive thermal management for data centers.", ["Luiz E. Ramos", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2008.4658632", 12], ["System level analysis of fast, per-core DVFS using on-chip switching regulators.", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", 12], ["PEEP: Exploiting predictability of memory dependences in SMT processors.", ["Samantika Subramaniam", "Milos Prvulovic", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2008.4658634", 12], ["Runahead Threads to improve SMT performance.", ["Tanausu Ramirez", "Alex Pajuelo", "Oliverio J. Santana", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2008.4658635", 10], ["Single-level integrity and confidentiality protection for distributed shared memory multiprocessors.", ["Brian Rogers", "Chenyu Yan", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2008.4658636", 12], ["FlexiTaint: A programmable accelerator for dynamic taint propagation.", ["Guru Venkataramani", "Ioannis Doudalis", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2008.4658637", 12], ["Amdahl's Law in the multicore era.", ["Mark D. Hill"], "https://doi.org/10.1109/HPCA.2008.4658638", 0], ["CMP network-on-chip overlaid with multi-band RF-interconnect.", ["M. Frank Chang", "Jason Cong", "Adam Kaplan", "Mishali Naik", "Glenn Reinman", "Eran Socher", "Sai-Wang Tam"], "https://doi.org/10.1109/HPCA.2008.4658639", 12], ["Regional congestion awareness for load balance in networks-on-chip.", ["Paul Gratz", "Boris Grot", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2008.4658640", 12], ["Performance and power optimization through data compression in Network-on-Chip architectures.", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", 11], ["Automated microprocessor stressmark generation.", ["Ajay M. Joshi", "Lieven Eeckhout", "Lizy Kurian John", "Ciji Isen"], "https://doi.org/10.1109/HPCA.2008.4658642", 11], ["Roughness of microarchitectural design topologies and its implications for optimization.", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658643", 12], ["Fundamental performance constraints in horizontal fusion of in-order cores.", ["Pierre Salverda", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2008.4658644", 12], ["Serializing instructions in system-intensive workloads: Amdahl's Law strikes again.", ["Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2008.4658645", 12], ["Thread-safe dynamic binary translation using transactional memory.", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", 11], ["Uncovering hidden loop level parallelism in sequential applications.", ["Hongtao Zhong", "Mojtaba Mehrara", "Steven A. Lieberman", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2008.4658647", 12], ["A comprehensive approach to DRAM power management.", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2008.4658648", 12], ["Power-Efficient DRAM Speculation.", ["Nidhi Aggarwal", "Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2008.4658649", 12], ["High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation.", ["Richard H. Larson", "John K. Salmon", "Ron O. Dror", "Martin M. Deneroff", "Cliff Young", "J. P. Grossman", "Yibing Shan", "John L. Klepeis", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658650", 12], ["Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation.", ["Jeffrey Kuskin", "Cliff Young", "J. P. Grossman", "Brannon Batson", "Martin M. Deneroff", "Ron O. Dror", "David E. Shaw"], "https://doi.org/10.1109/HPCA.2008.4658651", 12], ["An OS-based alternative to full hardware coherence on tiled CMPs.", ["Christian Fensch", "Marcelo Cintra"], "https://doi.org/10.1109/HPCA.2008.4658652", 12], ["Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems.", ["Jiang Lin", "Qingda Lu", "Xiaoning Ding", "Zhao Zhang", "Xiaodong Zhang", "P. Sadayappan"], "https://doi.org/10.1109/HPCA.2008.4658653", 12], ["DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors.", ["Meeta Sharma Gupta", "Krishna K. Rangan", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658654", 12], ["Supporting highly-decoupled thread-level redundancy for parallel programs.", ["M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2008.4658655", 12], ["Speculative instruction validation for performance-reliability trade-off.", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2008.4658656", 10], ["Runtime validation of memory ordering using constraint graph checking.", ["Kaiyu Chen", "Sharad Malik", "Priyadarsan Patra"], "https://doi.org/10.1109/HPCA.2008.4658657", 12], ["Compilers and parallel computing systems.", ["Frances E. Allen"], "https://doi.org/10.1109/HPCA.2008.4658658", 0]]