##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_CSD_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CapSense_CSD_IntClock:R vs. CapSense_CSD_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CapSense_CSD_IntClock  | Frequency: 41.38 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_CSD_IntClock  CapSense_CSD_IntClock  83333.3          59166       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_CSD_IntClock
***************************************************
Clock: CapSense_CSD_IntClock
Frequency: 41.38 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 59166p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell4      3135   6985  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350  10335  59166  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2302  12637  59166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CapSense_CSD_IntClock:R vs. CapSense_CSD_IntClock:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 59166p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell4      3135   6985  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350  10335  59166  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2302  12637  59166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock             datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 59166p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12637
-------------------------------------   ----- 
End-of-path arrival time (ps)           12637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell4      3135   6985  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\/q           macrocell4      3350  10335  59166  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell2   2302  12637  59166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 59168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_2\/main_0     macrocell1      3115   6965  59168  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_2\/q          macrocell1      3350  10315  59168  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell1   2320  12635  59168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 59172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12631
-------------------------------------   ----- 
End-of-path arrival time (ps)           12631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell5      3135   6985  59172  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\/q           macrocell5      3350  10335  59172  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell2   2296  12631  59172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 59176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_0\/main_0     macrocell3      3115   6965  59176  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_0\/q          macrocell3      3350  10315  59176  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell1   2313  12628  59176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 59176p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12627
-------------------------------------   ----- 
End-of-path arrival time (ps)           12627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell6      3135   6985  59176  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\/q           macrocell6      3350  10335  59176  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell2   2292  12627  59176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Counter:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 59179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11530
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12624
-------------------------------------   ----- 
End-of-path arrival time (ps)           12624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_1\/main_0     macrocell2      3115   6965  59179  RISE       1
\CapSense_CSD:MeasureCH0:cs_addr_win_1\/q          macrocell2      3350  10315  59179  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell1   2309  12624  59179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 63639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -6530
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             76803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q            macrocell17     1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   4064   5314  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell4   7850  13164  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/sir        datapathcell5      0  13164  63639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 65429p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11520
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q                 macrocell17     1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell3   5134   6384  65429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 65665p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -11520
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell3   3850   3850  65665  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell3   2298   6148  65665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock           datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 66158p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q            macrocell17     1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell5   4956   6206  66158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 67049p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q            macrocell17     1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   4064   5314  67049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 67119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -6830
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             76503

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9384
-------------------------------------   ---- 
End-of-path arrival time (ps)           9384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q            macrocell17     1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell4   4064   5314  63639  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell4   4070   9384  67119  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell5      0   9384  67119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 68311p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:clock_detect_reg\/q       macrocell12     1250   1250  64931  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell5   2802   4052  68311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:clock_detect_reg\/q
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 68341p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)    83333
- Setup time                                                               -10970
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                              72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:clock_detect_reg\/q       macrocell12     1250   1250  64931  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell4   2773   4023  68341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:Net_1603\/main_1
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 71919p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7904
-------------------------------------   ---- 
End-of-path arrival time (ps)           7904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:Net_1603\/main_1                   macrocell8      4054   7904  71919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_CSD:Net_1603\/main_2
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 71965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   3820   3820  59194  RISE       1
\CapSense_CSD:Net_1603\/main_2                   macrocell8      4039   7859  71965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 72055p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell1   3850   3850  59166  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_2      macrocell10     3919   7769  72055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 72097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell1   3820   3820  59194  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_3      macrocell10     3907   7727  72097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 72163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -7850
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             75483

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell5   3320   3320  67013  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell4      0   3320  72163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:sC16:PRSdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_0\/q
Path End       : \CapSense_CSD:Net_1603\/main_6
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 72187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_0\/q  macrocell11   1250   1250  61799  RISE       1
\CapSense_CSD:Net_1603\/main_6          macrocell8    6386   7636  72187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense_CSD:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense_CSD:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/clock           datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell3   5030   5030  72488  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/main_0        macrocell13     2305   7335  72488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/clock_0             macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_2\/q
Path End       : \CapSense_CSD:Net_1603\/main_4
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 72972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_2\/q  macrocell9    1250   1250  61486  RISE       1
\CapSense_CSD:Net_1603\/main_4          macrocell8    5602   6852  72972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense_CSD:ClockGen:inter_reset\/clock_0
Path slack     : 73051p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q       macrocell17   1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/main_2  macrocell17   5522   6772  73051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 73120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:ScanSpeed\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:ScanSpeed\/tc         count7cell    2580   2580  73120  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_1  macrocell9    4124   6704  73120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_1\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 73223p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_1\/q       macrocell10   1250   1250  73223  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_4  macrocell9    5351   6601  73223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 73431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   2580   2580  73431  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_5         macrocell11    3812   6392  73431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:mrst\/main_2
Capture Clock  : \CapSense_CSD:mrst\/clock_0
Path slack     : 73434p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q  macrocell17   1250   1250  63639  RISE       1
\CapSense_CSD:mrst\/main_2             macrocell16   5139   6389  73434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_2\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 73529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_2\/q       macrocell9    1250   1250  61486  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_5  macrocell10   5044   6294  73529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_0\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 73568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_0\/q       macrocell11   1250   1250  61799  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_7  macrocell10   5005   6255  73568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense_CSD:ClockGen:cstate_2\/clock_0
Path slack     : 73690p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q    macrocell17   1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/main_3  macrocell15   4883   6133  73690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 73762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q                        macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_1  macrocell11   4811   6061  73762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_1\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 73773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_1\/q       macrocell10   1250   1250  73223  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_3  macrocell11   4800   6050  73773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 73775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q                        macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_2  macrocell9    4798   6048  73775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_CSD:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense_CSD:ClockGen:clock_detect_reg\/clock_0
Path slack     : 73875p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/q         macrocell13   1250   1250  73875  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/main_0  macrocell12   4698   5948  73875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/clock_0           macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 73947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:ScanSpeed\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:ScanSpeed\/tc               count7cell    2580   2580  73120  RISE       1
\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      4707   7287  73947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\/clock           synccell            0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:cstate_2\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 73955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:cstate_2\/q           macrocell15   1250   1250  73955  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_6  macrocell11   4618   5868  73955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_CSD:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense_CSD:ClockGen:inter_reset\/clock_0
Path slack     : 74040p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   2580   2580  74040  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/main_1          macrocell17    3203   5783  74040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:Net_1603\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 74259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:Net_1603\/q                    macrocell8    1250   1250  74259  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_0  macrocell11   4315   5565  74259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense_CSD:Net_1603\/main_7
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 74346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   2580   2580  73431  RISE       1
\CapSense_CSD:Net_1603\/main_7                      macrocell8     2897   5477  74346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense_CSD:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense_CSD:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 74439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:tmp_ppulse_reg\/q       macrocell13   1250   1250  73875  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_dly\/main_0  macrocell14   4134   5384  74439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_dly\/clock_0             macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_CSD:mrst\/main_1
Capture Clock  : \CapSense_CSD:mrst\/clock_0
Path slack     : 74441p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   2580   2580  74441  RISE       1
\CapSense_CSD:mrst\/main_1                          macrocell16    2802   5382  74441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense_CSD:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense_CSD:ClockGen:cstate_2\/clock_0
Path slack     : 74453p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   2580   2580  74441  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/main_1             macrocell15    2791   5371  74453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:Net_1603\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 74568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:Net_1603\/q                    macrocell8    1250   1250  74259  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_0  macrocell9    4006   5256  74568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:Net_1603\/main_3
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 74841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q           macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:Net_1603\/main_3  macrocell8    3732   4982  74841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense_CSD:ClockGen:inter_reset\/clock_0
Path slack     : 74841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q                       macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/main_0  macrocell17   3732   4982  74841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 74854p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q                        macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_4  macrocell10   3719   4969  74854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:cstate_2\/q
Path End       : \CapSense_CSD:Net_1603\/main_8
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 74870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:cstate_2\/q  macrocell15   1250   1250  73955  RISE       1
\CapSense_CSD:Net_1603\/main_8      macrocell8    3704   4954  74870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:cstate_2\/q
Path End       : \CapSense_CSD:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense_CSD:ClockGen:inter_reset\/clock_0
Path slack     : 74870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:cstate_2\/q          macrocell15   1250   1250  73955  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/main_3  macrocell17   3704   4954  74870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:ScanSpeed\/tc
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 74898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:ScanSpeed\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:ScanSpeed\/tc         count7cell    2580   2580  73120  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_1  macrocell10   2346   4926  74898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense_CSD:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense_CSD:ClockGen:cstate_2\/clock_0
Path slack     : 74918p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/clock             controlcell1        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   2580   2580  74040  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/main_2             macrocell15    2325   4905  74918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_2\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 75175p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_2\/q       macrocell9    1250   1250  61486  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_2  macrocell11   3399   4649  75175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_2\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 75287p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_2\/q       macrocell9    1250   1250  61486  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_3  macrocell9    3286   4536  75287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_1\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 75453p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_1\/q       macrocell10   1250   1250  73223  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_6  macrocell10   3120   4370  75453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_1\/q
Path End       : \CapSense_CSD:Net_1603\/main_5
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 75474p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_1\/q  macrocell10   1250   1250  73223  RISE       1
\CapSense_CSD:Net_1603\/main_5          macrocell8    3099   4349  75474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_0\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_0\/clock_0
Path slack     : 75483p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_0\/q       macrocell11   1250   1250  61799  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/main_4  macrocell11   3090   4340  75483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:MeasureCH0:wndState_0\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_2\/clock_0
Path slack     : 75613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_0\/clock_0               macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:MeasureCH0:wndState_0\/q       macrocell11   1250   1250  61799  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/main_5  macrocell9    2960   4210  75613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_2\/clock_0               macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense_CSD:ClockGen:cstate_2\/clock_0
Path slack     : 75654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q                    macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/main_0  macrocell15   2919   4169  75654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:mrst\/q
Path End       : \CapSense_CSD:mrst\/main_0
Capture Clock  : \CapSense_CSD:mrst\/clock_0
Path slack     : 75655p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:mrst\/q       macrocell16   1250   1250  73762  RISE       1
\CapSense_CSD:mrst\/main_0  macrocell16   2919   4169  75655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:cstate_2\/q
Path End       : \CapSense_CSD:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense_CSD:ClockGen:cstate_2\/clock_0
Path slack     : 75764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:cstate_2\/q       macrocell15   1250   1250  73955  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/main_4  macrocell15   2810   4060  75764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:cstate_2\/q
Path End       : \CapSense_CSD:mrst\/main_3
Capture Clock  : \CapSense_CSD:mrst\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:cstate_2\/clock_0                   macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:cstate_2\/q  macrocell15   1250   1250  73955  RISE       1
\CapSense_CSD:mrst\/main_3          macrocell16   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:mrst\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:Net_1603\/q
Path End       : \CapSense_CSD:Net_1603\/main_0
Capture Clock  : \CapSense_CSD:Net_1603\/clock_0
Path slack     : 75958p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:Net_1603\/q       macrocell8    1250   1250  74259  RISE       1
\CapSense_CSD:Net_1603\/main_0  macrocell8    2616   3866  75958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:Net_1603\/q
Path End       : \CapSense_CSD:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense_CSD:MeasureCH0:wndState_1\/clock_0
Path slack     : 75965p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:Net_1603\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:Net_1603\/q                    macrocell8    1250   1250  74259  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/main_0  macrocell10   2609   3859  75965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:MeasureCH0:wndState_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense_CSD:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense_CSD:ClockGen:clock_detect_reg\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:tmp_ppulse_dly\/clock_0             macrocell14         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:tmp_ppulse_dly\/q         macrocell14   1250   1250  76268  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/main_1  macrocell12   2305   3555  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:clock_detect_reg\/clock_0           macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense_CSD:ClockGen:inter_reset\/q
Path End       : \CapSense_CSD:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense_CSD:ClockGen:ScanSpeed\/clock
Path slack     : 77966p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (CapSense_CSD_IntClock:R#1 vs. CapSense_CSD_IntClock:R#2)   83333
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:inter_reset\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense_CSD:ClockGen:inter_reset\/q    macrocell17   1250   1250  63639  RISE       1
\CapSense_CSD:ClockGen:ScanSpeed\/reset  count7cell    4117   5367  77966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense_CSD:ClockGen:ScanSpeed\/clock                    count7cell          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

