#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x25da3f0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x2622970_0 .var "Clk", 0 0;
v0x2622a10_0 .var "Start", 0 0;
v0x2622ad0_0 .var/i "counter", 31 0;
v0x2622b70_0 .var/i "flush", 31 0;
v0x2622c50_0 .var/i "i", 31 0;
v0x2622d80_0 .var/i "outfile", 31 0;
v0x2622e60_0 .var/i "stall", 31 0;
S_0x25ebc00 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x25da3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
L_0x2622f40 .functor AND 1, v0x2610220_0, v0x2612890_0, C4<1>, C4<1>;
L_0x26230e0 .functor OR 1, v0x26102c0_0, L_0x2622f40, C4<0>, C4<0>;
RS_0x7f966b4dd368 .resolv tri, v0x2613e20_0, L_0x2634bd0;
L_0x2634bd0 .functor BUFT 1, RS_0x7f966b4dd368, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dcac8 .resolv tri, v0x2614d00_0, L_0x2634f80;
L_0x2634f80 .functor BUFT 1, RS_0x7f966b4dcac8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dcaf8 .resolv tri, v0x2614ed0_0, L_0x2634ff0;
L_0x2634ff0 .functor BUFT 1, RS_0x7f966b4dcaf8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dcbe8 .resolv tri, v0x2615940_0, L_0x26350b0;
L_0x26350b0 .functor BUFT 1, RS_0x7f966b4dcbe8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc0d8 .resolv tri, v0x260ea10_0, L_0x26351b0;
L_0x26351b0 .functor BUFT 32, RS_0x7f966b4dc0d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4dcb28 .resolv tri, v0x2611ce0_0, L_0x2635270;
L_0x2635270 .functor BUFT 1, RS_0x7f966b4dcb28, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc978 .resolv tri, v0x2611090_0, L_0x2635380;
L_0x2635380 .functor BUFT 32, RS_0x7f966b4dc978, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4dd698 .resolv tri, v0x2615010_0, L_0x2636140;
L_0x2636140 .functor BUFT 5, RS_0x7f966b4dd698, C4<00000>, C4<00000>, C4<00000>;
RS_0x7f966b4dd7b8 .resolv tri, v0x26157c0_0, L_0x26362a0;
L_0x26362a0 .functor BUFT 1, RS_0x7f966b4dd7b8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dd5a8 .resolv tri, v0x26149a0_0, L_0x26371f0;
L_0x26371f0 .functor BUFT 1, RS_0x7f966b4dd5a8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4de088 .resolv tri, v0x2617660_0, L_0x26377b0;
L_0x26377b0 .functor BUFT 32, RS_0x7f966b4de088, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4de0b8 .resolv tri, v0x2617810_0, L_0x26378b0;
L_0x26378b0 .functor BUFT 32, RS_0x7f966b4de0b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4de0e8 .resolv tri, v0x26179c0_0, L_0x26372f0;
L_0x26372f0 .functor BUFT 1, RS_0x7f966b4de0e8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dd6f8 .resolv tri, v0x2615290_0, L_0x2637ed0;
L_0x2637ed0 .functor BUFT 32, RS_0x7f966b4dd6f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4dd068 .resolv tri, v0x2613150_0, L_0x2638060;
L_0x2638060 .functor BUFT 2, RS_0x7f966b4dd068, C4<00>, C4<00>, C4<00>;
RS_0x7f966b4dd758 .resolv tri, v0x2615640_0, L_0x2638570;
L_0x2638570 .functor BUFT 32, RS_0x7f966b4dd758, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f966b4dd098 .resolv tri, v0x2613220_0, L_0x2637fd0;
L_0x2637fd0 .functor BUFT 2, RS_0x7f966b4dd098, C4<00>, C4<00>, C4<00>;
RS_0x7f966b4dc678 .resolv tri, v0x26106f0_0, L_0x26387a0;
L_0x26387a0 .functor BUFT 1, RS_0x7f966b4dc678, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc528 .resolv tri, v0x2610160_0, L_0x2638670;
L_0x2638670 .functor BUFT 1, RS_0x7f966b4dc528, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc4f8 .resolv tri, v0x2610060_0, L_0x26388c0;
L_0x26388c0 .functor BUFT 2, RS_0x7f966b4dc4f8, C4<00>, C4<00>, C4<00>;
RS_0x7f966b4dc5b8 .resolv tri, v0x2610380_0, L_0x2638810;
L_0x2638810 .functor BUFT 1, RS_0x7f966b4dc5b8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc5e8 .resolv tri, v0x2610490_0, L_0x2638a90;
L_0x2638a90 .functor BUFT 1, RS_0x7f966b4dc5e8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc618 .resolv tri, v0x2610550_0, L_0x2638980;
L_0x2638980 .functor BUFT 1, RS_0x7f966b4dc618, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dc6a8 .resolv tri, v0x2610840_0, L_0x2638c20;
L_0x2638c20 .functor BUFT 1, RS_0x7f966b4dc6a8, C4<0>, C4<0>, C4<0>;
RS_0x7f966b4dd3c8 .resolv tri, v0x2613ff0_0, L_0x2638b50;
L_0x2638b50 .functor BUFT 1, RS_0x7f966b4dd3c8, C4<0>, C4<0>, C4<0>;
v0x2621390_0 .net "Branch", 0 0, v0x2610220_0;  1 drivers
v0x2621480_0 .net "EXMEM_ALUresult", 31 0, v0x2611840_0;  1 drivers
v0x2621520_0 .net "EXMEM_RDaddr", 4 0, v0x2611ef0_0;  1 drivers
v0x26215f0_0 .net "EXMEM_RegWrite", 0 0, v0x2612240_0;  1 drivers
v0x2621690_0 .net "Equal", 0 0, v0x2612890_0;  1 drivers
v0x2621730_0 .net "Flush", 0 0, L_0x26230e0;  1 drivers
v0x2621800_0 .net "IDEX_MemRead", 0 0, v0x2614b50_0;  1 drivers
v0x26218a0_0 .net "IDEX_RTaddr", 4 0, v0x26154e0_0;  1 drivers
v0x26219d0_0 .net "IDEX_immediate", 31 0, v0x2615b80_0;  1 drivers
v0x2621b20_0 .net "Jump", 0 0, v0x26102c0_0;  1 drivers
v0x2621bc0_0 .net "Jump_28", 27 0, L_0x2635710;  1 drivers
v0x2621c80_0 .net "Jump_32", 31 0, L_0x2623260;  1 drivers
v0x2621d20_0 .net "MEMWB_RDaddr", 4 0, v0x2617b70_0;  1 drivers
v0x2621dc0_0 .net "MEMWB_RegWrite", 0 0, v0x2617d60_0;  1 drivers
v0x2621e60_0 .net "RSdata", 31 0, L_0x2633d30;  1 drivers
v0x2621f20_0 .net "RTdata", 31 0, L_0x2634010;  1 drivers
v0x2621fe0_0 .net *"_s5", 3 0, L_0x26231c0;  1 drivers
v0x2622190_0 .net "clk_i", 0 0, v0x2622970_0;  1 drivers
v0x2622230_0 .net "inst", 31 0, v0x2616620_0;  1 drivers
v0x26222d0_0 .net "inst_addr", 31 0, v0x2618590_0;  1 drivers
v0x2622370_0 .net "isBranch", 0 0, L_0x2622f40;  1 drivers
v0x2622410_0 .net "mux1_o", 31 0, L_0x26365b0;  1 drivers
v0x2622500_0 .net "mux5_o", 31 0, L_0x2637620;  1 drivers
v0x2622650_0 .net "mux7_o", 31 0, L_0x2638430;  1 drivers
v0x2622710_0 .net "pc4addr", 31 0, L_0x2623500;  1 drivers
v0x26227d0_0 .net "signExt", 31 0, L_0x2634550;  1 drivers
v0x2622890_0 .net "start_i", 0 0, v0x2622a10_0;  1 drivers
E_0x25bf3c0 .event "_s82";
L_0x26231c0 .part L_0x26365b0, 28, 4;
L_0x2623260 .concat [ 28 4 0 0], L_0x2635710, L_0x26231c0;
L_0x2623410 .part v0x2616620_0, 26, 6;
L_0x2634110 .part v0x2616620_0, 21, 5;
L_0x2634200 .part v0x2616620_0, 16, 5;
L_0x2634900 .part v0x2616620_0, 0, 16;
L_0x26349a0 .part v0x2616620_0, 21, 5;
L_0x2634a40 .part v0x2616620_0, 16, 5;
L_0x2634b30 .part v0x2615b80_0, 0, 6;
L_0x2634c90 .part v0x2616620_0, 21, 5;
L_0x2634e40 .part v0x2616620_0, 16, 5;
L_0x2634ee0 .part v0x2616620_0, 11, 5;
L_0x2635850 .part v0x2616620_0, 0, 26;
S_0x25ebf00 .scope module, "ALU" "ALU" 3 110, 4 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x25d3430_0 .net "ALUCtrl_i", 2 0, v0x260ee80_0;  1 drivers
L_0x7f966b487138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x260e780_0 .net "Zero_o", 0 0, L_0x7f966b487138;  1 drivers
v0x260e840_0 .net "data1_i", 31 0, L_0x2637d40;  1 drivers
v0x260e930_0 .net "data2_i", 31 0, L_0x2637020;  1 drivers
v0x260ea10_0 .var "data_o", 31 0;
E_0x25bef20 .event edge, v0x25d3430_0, v0x260e930_0, v0x260e840_0;
S_0x260ebc0 .scope module, "ALU_Control" "ALU_Control" 3 119, 5 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x260ee80_0 .var "ALUCtrl_o", 2 0;
v0x260ef60_0 .net "ALUOp_i", 1 0, v0x2614810_0;  1 drivers
v0x260f020_0 .net "funct_i", 5 0, L_0x2634b30;  1 drivers
E_0x260ee00 .event edge, v0x260ef60_0, v0x260f020_0;
S_0x260f190 .scope module, "Add_BeqAddr" "Adder" 3 42, 6 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x260f3e0_0 .net "data1_i", 31 0, L_0x2635b20;  1 drivers
v0x260f4c0_0 .net "data2_i", 31 0, v0x26167f0_0;  1 drivers
v0x260f5a0_0 .net "data_o", 31 0, L_0x2633740;  1 drivers
L_0x2633740 .arith/sum 32, L_0x2635b20, v0x26167f0_0;
S_0x260f710 .scope module, "Add_PC" "Adder" 3 36, 6 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x260f930_0 .net "data1_i", 31 0, v0x2618590_0;  alias, 1 drivers
L_0x7f966b487018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x260fa30_0 .net "data2_i", 31 0, L_0x7f966b487018;  1 drivers
v0x260fb10_0 .net "data_o", 31 0, L_0x2623500;  alias, 1 drivers
L_0x2623500 .arith/sum 32, v0x2618590_0, L_0x7f966b487018;
S_0x260fc80 .scope module, "Control" "Control" 3 22, 7 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
    .port_info 3 /OUTPUT 1 "MemtoReg_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
    .port_info 7 /OUTPUT 1 "Branch_o"
    .port_info 8 /OUTPUT 1 "Jump_o"
    .port_info 9 /OUTPUT 2 "ALUOp_o"
v0x2610060_0 .var "ALUOp_o", 1 0;
v0x2610160_0 .var "ALUSrc_o", 0 0;
v0x2610220_0 .var "Branch_o", 0 0;
v0x26102c0_0 .var "Jump_o", 0 0;
v0x2610380_0 .var "MemRead_o", 0 0;
v0x2610490_0 .var "MemWrite_o", 0 0;
v0x2610550_0 .var "MemtoReg_o", 0 0;
v0x2610610_0 .net "Op_i", 5 0, L_0x2623410;  1 drivers
v0x26106f0_0 .var "RegDst_o", 0 0;
v0x2610840_0 .var "RegWrite_o", 0 0;
E_0x2610000 .event edge, v0x2610610_0;
S_0x2610aa0 .scope module, "Data_Memory" "Data_Memory" 3 73, 8 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x2610d20_0 .net "MemRead_i", 0 0, v0x26119e0_0;  1 drivers
v0x2610e00_0 .net "MemWrite_i", 0 0, v0x2611ba0_0;  1 drivers
v0x2610ec0_0 .net "addr_i", 31 0, v0x2611840_0;  alias, 1 drivers
v0x2610fb0_0 .net "data_i", 31 0, v0x26120b0_0;  1 drivers
v0x2611090_0 .var "data_o", 31 0;
v0x26111c0 .array "memory", 31 0, 7 0;
E_0x2610ca0 .event edge, v0x2610e00_0, v0x2610d20_0;
S_0x2611320 .scope module, "EX_MEM" "EX_MEM" 3 170, 9 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemRead_i"
    .port_info 2 /INPUT 1 "MemWrite_i"
    .port_info 3 /INPUT 1 "MemtoReg_i"
    .port_info 4 /INPUT 1 "RegWrite_i"
    .port_info 5 /INPUT 32 "ALUresult_i"
    .port_info 6 /INPUT 32 "RDdata_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /OUTPUT 1 "MemRead_o"
    .port_info 9 /OUTPUT 1 "MemWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "RegWrite_o"
    .port_info 12 /OUTPUT 32 "ALUresult_o"
    .port_info 13 /OUTPUT 32 "RDdata_o"
    .port_info 14 /OUTPUT 5 "RDaddr_o"
v0x2611760_0 .net8 "ALUresult_i", 31 0, RS_0x7f966b4dc0d8;  2 drivers
v0x2611840_0 .var "ALUresult_o", 31 0;
v0x2611910_0 .net "MemRead_i", 0 0, v0x2614b50_0;  alias, 1 drivers
v0x26119e0_0 .var "MemRead_o", 0 0;
v0x2611ab0_0 .net8 "MemWrite_i", 0 0, RS_0x7f966b4dcac8;  2 drivers
v0x2611ba0_0 .var "MemWrite_o", 0 0;
v0x2611c40_0 .net8 "MemtoReg_i", 0 0, RS_0x7f966b4dcaf8;  2 drivers
v0x2611ce0_0 .var "MemtoReg_o", 0 0;
v0x2611d80_0 .net "RDaddr_i", 4 0, L_0x2635fb0;  1 drivers
v0x2611ef0_0 .var "RDaddr_o", 4 0;
v0x2611fd0_0 .net "RDdata_i", 31 0, L_0x2638430;  alias, 1 drivers
v0x26120b0_0 .var "RDdata_o", 31 0;
v0x26121a0_0 .net8 "RegWrite_i", 0 0, RS_0x7f966b4dcbe8;  2 drivers
v0x2612240_0 .var "RegWrite_o", 0 0;
v0x2612300_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
E_0x26116e0 .event posedge, v0x2612300_0;
S_0x2612620 .scope module, "Eq" "Eq" 3 208, 10 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "Equal_o"
v0x2612890_0 .var "Equal_o", 0 0;
v0x2612970_0 .net "data1_i", 31 0, L_0x2633d30;  alias, 1 drivers
v0x2612a50_0 .net "data2_i", 31 0, L_0x2634010;  alias, 1 drivers
E_0x2612810 .event edge, v0x2612a50_0, v0x2612970_0;
S_0x2612bc0 .scope module, "Forwarding" "Forwarding" 3 98, 11 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMEM_RegWrite_i"
    .port_info 1 /INPUT 5 "EXMEM_RegRD_i"
    .port_info 2 /INPUT 1 "MEMWB_RegWrite_i"
    .port_info 3 /INPUT 5 "MEMWB_RegRD_i"
    .port_info 4 /INPUT 5 "IDEX_RegRS_i"
    .port_info 5 /INPUT 5 "IDEX_RegRT_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x2612f70_0 .net "EXMEM_RegRD_i", 4 0, v0x2611ef0_0;  alias, 1 drivers
v0x2613080_0 .net "EXMEM_RegWrite_i", 0 0, v0x2612240_0;  alias, 1 drivers
v0x2613150_0 .var "ForwardA_o", 1 0;
v0x2613220_0 .var "ForwardB_o", 1 0;
v0x26132e0_0 .net "IDEX_RegRS_i", 4 0, v0x2615150_0;  1 drivers
v0x2613410_0 .net "IDEX_RegRT_i", 4 0, v0x26154e0_0;  alias, 1 drivers
v0x26134f0_0 .net "MEMWB_RegRD_i", 4 0, v0x2617b70_0;  alias, 1 drivers
v0x26135d0_0 .net "MEMWB_RegWrite_i", 0 0, v0x2617d60_0;  alias, 1 drivers
E_0x2612ef0/0 .event edge, v0x2613410_0, v0x26132e0_0, v0x26134f0_0, v0x2611ef0_0;
E_0x2612ef0/1 .event edge, v0x26135d0_0, v0x2612240_0;
E_0x2612ef0 .event/or E_0x2612ef0/0, E_0x2612ef0/1;
S_0x26137e0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 87, 12 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IDEX_MemRead_i"
    .port_info 1 /INPUT 5 "IDEX_RegRT_i"
    .port_info 2 /INPUT 5 "IFID_RegRS_i"
    .port_info 3 /INPUT 5 "IFID_RegRT_i"
    .port_info 4 /OUTPUT 1 "WritePC_o"
    .port_info 5 /OUTPUT 1 "WriteIFID_o"
    .port_info 6 /OUTPUT 1 "mux8_o"
v0x2613ab0_0 .net "IDEX_MemRead_i", 0 0, v0x2614b50_0;  alias, 1 drivers
v0x2613ba0_0 .net "IDEX_RegRT_i", 4 0, v0x26154e0_0;  alias, 1 drivers
v0x2613c70_0 .net "IFID_RegRS_i", 4 0, L_0x26349a0;  1 drivers
v0x2613d40_0 .net "IFID_RegRT_i", 4 0, L_0x2634a40;  1 drivers
v0x2613e20_0 .var "WriteIFID_o", 0 0;
v0x2613f30_0 .var "WritePC_o", 0 0;
v0x2613ff0_0 .var "mux8_o", 0 0;
E_0x2613a50 .event edge, v0x2613d40_0, v0x2613c70_0, v0x2613410_0, v0x2611910_0;
S_0x26141d0 .scope module, "ID_EX" "ID_EX" 3 137, 13 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegDst_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 2 "ALUOp_i"
    .port_info 4 /INPUT 1 "MemRead_i"
    .port_info 5 /INPUT 1 "MemWrite_i"
    .port_info 6 /INPUT 1 "MemtoReg_i"
    .port_info 7 /INPUT 1 "RegWrite_i"
    .port_info 8 /INPUT 32 "RSdata_i"
    .port_info 9 /INPUT 32 "RTdata_i"
    .port_info 10 /INPUT 32 "immediate_i"
    .port_info 11 /INPUT 5 "RSaddr_i"
    .port_info 12 /INPUT 5 "RTaddr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /OUTPUT 1 "RegDst_o"
    .port_info 15 /OUTPUT 1 "ALUSrc_o"
    .port_info 16 /OUTPUT 2 "ALUOp_o"
    .port_info 17 /OUTPUT 1 "MemRead_o"
    .port_info 18 /OUTPUT 1 "MemWrite_o"
    .port_info 19 /OUTPUT 1 "MemtoReg_o"
    .port_info 20 /OUTPUT 1 "RegWrite_o"
    .port_info 21 /OUTPUT 32 "RSdata_o"
    .port_info 22 /OUTPUT 32 "RTdata_o"
    .port_info 23 /OUTPUT 32 "immediate_o"
    .port_info 24 /OUTPUT 5 "RSaddr_o"
    .port_info 25 /OUTPUT 5 "RTaddr_o"
    .port_info 26 /OUTPUT 5 "RDaddr_o"
v0x2614710_0 .net "ALUOp_i", 1 0, v0x26206d0_0;  1 drivers
v0x2614810_0 .var "ALUOp_o", 1 0;
v0x26148d0_0 .net "ALUSrc_i", 0 0, v0x26208a0_0;  1 drivers
v0x26149a0_0 .var "ALUSrc_o", 0 0;
v0x2614a40_0 .net "MemRead_i", 0 0, v0x2620a60_0;  1 drivers
v0x2614b50_0 .var "MemRead_o", 0 0;
v0x2614c40_0 .net "MemWrite_i", 0 0, v0x2620c00_0;  1 drivers
v0x2614d00_0 .var "MemWrite_o", 0 0;
v0x2614da0_0 .net "MemtoReg_i", 0 0, v0x2620e30_0;  1 drivers
v0x2614ed0_0 .var "MemtoReg_o", 0 0;
v0x2614f70_0 .net "RDaddr_i", 4 0, L_0x2634ee0;  1 drivers
v0x2615010_0 .var "RDaddr_o", 4 0;
v0x26150b0_0 .net "RSaddr_i", 4 0, L_0x2634c90;  1 drivers
v0x2615150_0 .var "RSaddr_o", 4 0;
v0x26151f0_0 .net "RSdata_i", 31 0, L_0x2633d30;  alias, 1 drivers
v0x2615290_0 .var "RSdata_o", 31 0;
v0x2615330_0 .net "RTaddr_i", 4 0, L_0x2634e40;  1 drivers
v0x26154e0_0 .var "RTaddr_o", 4 0;
v0x2615580_0 .net "RTdata_i", 31 0, L_0x2634010;  alias, 1 drivers
v0x2615640_0 .var "RTdata_o", 31 0;
v0x2615700_0 .net "RegDst_i", 0 0, v0x2620fd0_0;  1 drivers
v0x26157c0_0 .var "RegDst_o", 0 0;
v0x2615880_0 .net "RegWrite_i", 0 0, v0x2621170_0;  1 drivers
v0x2615940_0 .var "RegWrite_o", 0 0;
v0x2615a10_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
v0x2615ae0_0 .net "immediate_i", 31 0, L_0x2634550;  alias, 1 drivers
v0x2615b80_0 .var "immediate_o", 31 0;
S_0x26160a0 .scope module, "IF_ID" "IF_ID" 3 127, 14 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Flush_i"
    .port_info 2 /INPUT 1 "WriteIFID_i"
    .port_info 3 /INPUT 32 "pc4addr_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /OUTPUT 32 "pc4addr_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x26162d0_0 .net "Flush_i", 0 0, L_0x26230e0;  alias, 1 drivers
v0x2616370_0 .net8 "WriteIFID_i", 0 0, RS_0x7f966b4dd368;  2 drivers
v0x2616460_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
v0x2616580_0 .net "instr_i", 31 0, L_0x26235a0;  1 drivers
v0x2616620_0 .var "instr_o", 31 0;
v0x2616730_0 .net "pc4addr_i", 31 0, L_0x2623500;  alias, 1 drivers
v0x26167f0_0 .var "pc4addr_o", 31 0;
S_0x2616990 .scope module, "Instruction_Memory" "Instruction_Memory" 3 57, 15 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x26235a0 .functor BUFZ 32, L_0x26337e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2616b80_0 .net *"_s0", 31 0, L_0x26337e0;  1 drivers
v0x2616c80_0 .net *"_s2", 31 0, L_0x2633920;  1 drivers
v0x2616d60_0 .net *"_s4", 29 0, L_0x2633880;  1 drivers
L_0x7f966b487060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2616e50_0 .net *"_s6", 1 0, L_0x7f966b487060;  1 drivers
v0x2616f30_0 .net "addr_i", 31 0, v0x2618590_0;  alias, 1 drivers
v0x2617040_0 .net "instr_o", 31 0, L_0x26235a0;  alias, 1 drivers
v0x2617110 .array "memory", 255 0, 31 0;
L_0x26337e0 .array/port v0x2617110, L_0x2633920;
L_0x2633880 .part v0x2618590_0, 2, 30;
L_0x2633920 .concat [ 30 2 0 0], L_0x2633880, L_0x7f966b487060;
S_0x2617210 .scope module, "MEM_WB" "MEM_WB" 3 191, 16 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "RegWrite_i"
    .port_info 3 /INPUT 32 "Memdata_i"
    .port_info 4 /INPUT 32 "ALUresult_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 32 "Memdata_o"
    .port_info 9 /OUTPUT 32 "ALUresult_o"
    .port_info 10 /OUTPUT 5 "RDaddr_o"
v0x2617550_0 .net "ALUresult_i", 31 0, v0x2611840_0;  alias, 1 drivers
v0x2617660_0 .var "ALUresult_o", 31 0;
v0x2617740_0 .net8 "Memdata_i", 31 0, RS_0x7f966b4dc978;  2 drivers
v0x2617810_0 .var "Memdata_o", 31 0;
v0x26178d0_0 .net8 "MemtoReg_i", 0 0, RS_0x7f966b4dcb28;  2 drivers
v0x26179c0_0 .var "MemtoReg_o", 0 0;
v0x2617a60_0 .net "RDaddr_i", 4 0, v0x2611ef0_0;  alias, 1 drivers
v0x2617b70_0 .var "RDaddr_o", 4 0;
v0x2617c30_0 .net "RegWrite_i", 0 0, v0x2612240_0;  alias, 1 drivers
v0x2617d60_0 .var "RegWrite_o", 0 0;
v0x2617e00_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
S_0x2618020 .scope module, "PC" "PC" 3 49, 17 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "PCWrite_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x26182a0_0 .net "PCWrite_i", 0 0, v0x2613f30_0;  1 drivers
v0x2618390_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
v0x26184c0_0 .net "pc_i", 31 0, L_0x2636af0;  1 drivers
v0x2618590_0 .var "pc_o", 31 0;
v0x2618650_0 .net "start_i", 0 0, v0x2622a10_0;  alias, 1 drivers
S_0x2618800 .scope module, "Registers" "Registers" 3 62, 18 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x2633d30 .functor BUFZ 32, L_0x2633b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2634010 .functor BUFZ 32, L_0x2633e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2618af0_0 .net "RDaddr_i", 4 0, v0x2617b70_0;  alias, 1 drivers
v0x2618c20_0 .net "RDdata_i", 31 0, L_0x2637620;  alias, 1 drivers
v0x2618d00_0 .net "RSaddr_i", 4 0, L_0x2634110;  1 drivers
v0x2618dc0_0 .net "RSdata_o", 31 0, L_0x2633d30;  alias, 1 drivers
v0x2618ed0_0 .net "RTaddr_i", 4 0, L_0x2634200;  1 drivers
v0x2619000_0 .net "RTdata_o", 31 0, L_0x2634010;  alias, 1 drivers
v0x2619110_0 .net "RegWrite_i", 0 0, v0x2617d60_0;  alias, 1 drivers
v0x2619200_0 .net *"_s0", 31 0, L_0x2633b50;  1 drivers
v0x26192e0_0 .net *"_s10", 6 0, L_0x2633ed0;  1 drivers
L_0x7f966b4870f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2619450_0 .net *"_s13", 1 0, L_0x7f966b4870f0;  1 drivers
v0x2619530_0 .net *"_s2", 6 0, L_0x2633bf0;  1 drivers
L_0x7f966b4870a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2619610_0 .net *"_s5", 1 0, L_0x7f966b4870a8;  1 drivers
v0x26196f0_0 .net *"_s8", 31 0, L_0x2633e30;  1 drivers
v0x26197d0_0 .net "clk_i", 0 0, v0x2622970_0;  alias, 1 drivers
v0x2619870 .array "register", 31 0, 31 0;
L_0x2633b50 .array/port v0x2619870, L_0x2633bf0;
L_0x2633bf0 .concat [ 5 2 0 0], L_0x2634110, L_0x7f966b4870a8;
L_0x2633e30 .array/port v0x2619870, L_0x2633ed0;
L_0x2633ed0 .concat [ 5 2 0 0], L_0x2634200, L_0x7f966b4870f0;
S_0x2619a30 .scope module, "Shift_Beq" "Shift_Beq" 3 219, 19 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x2619cc0_0 .net *"_s0", 31 0, L_0x26359e0;  1 drivers
v0x2619da0_0 .net *"_s2", 29 0, L_0x2635940;  1 drivers
L_0x7f966b487210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2619ea0_0 .net *"_s4", 1 0, L_0x7f966b487210;  1 drivers
v0x2619f60_0 .net "data_i", 31 0, L_0x2634550;  alias, 1 drivers
v0x261a020_0 .net "data_o", 31 0, L_0x2635b20;  alias, 1 drivers
L_0x2635940 .part L_0x2634550, 0, 30;
L_0x26359e0 .concat [ 2 30 0 0], L_0x7f966b487210, L_0x2635940;
L_0x2635b20 .concat [ 32 0 0 0], L_0x26359e0;
S_0x261a150 .scope module, "Shift_Jump" "Shift_Jump" 3 214, 20 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x261a360_0 .net *"_s0", 25 0, L_0x26354e0;  1 drivers
L_0x7f966b4871c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x261a460_0 .net *"_s11", 1 0, L_0x7f966b4871c8;  1 drivers
v0x261a540_0 .net *"_s2", 23 0, L_0x2635440;  1 drivers
L_0x7f966b487180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x261a600_0 .net *"_s4", 1 0, L_0x7f966b487180;  1 drivers
v0x261a6e0_0 .net *"_s6", 25 0, L_0x2635620;  1 drivers
v0x261a810_0 .net "data_i", 25 0, L_0x2635850;  1 drivers
v0x261a8f0_0 .net "data_o", 27 0, L_0x2635710;  alias, 1 drivers
L_0x2635440 .part L_0x2635850, 0, 24;
L_0x26354e0 .concat [ 2 24 0 0], L_0x7f966b487180, L_0x2635440;
L_0x2635620 .concat [ 26 0 0 0], L_0x26354e0;
L_0x2635710 .concat [ 26 2 0 0], L_0x2635620, L_0x7f966b4871c8;
S_0x261aa30 .scope module, "Sign_Extend" "Sign_Extend" 3 82, 21 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x261ac40_0 .net *"_s1", 0 0, L_0x2634380;  1 drivers
v0x261ad40_0 .net *"_s2", 15 0, L_0x2634420;  1 drivers
v0x261ae20_0 .net "data_i", 15 0, L_0x2634900;  1 drivers
v0x261aee0_0 .net "data_o", 31 0, L_0x2634550;  alias, 1 drivers
L_0x2634380 .part L_0x2634900, 15, 1;
LS_0x2634420_0_0 .concat [ 1 1 1 1], L_0x2634380, L_0x2634380, L_0x2634380, L_0x2634380;
LS_0x2634420_0_4 .concat [ 1 1 1 1], L_0x2634380, L_0x2634380, L_0x2634380, L_0x2634380;
LS_0x2634420_0_8 .concat [ 1 1 1 1], L_0x2634380, L_0x2634380, L_0x2634380, L_0x2634380;
LS_0x2634420_0_12 .concat [ 1 1 1 1], L_0x2634380, L_0x2634380, L_0x2634380, L_0x2634380;
L_0x2634420 .concat [ 4 4 4 4], LS_0x2634420_0_0, LS_0x2634420_0_4, LS_0x2634420_0_8, LS_0x2634420_0_12;
L_0x2634550 .concat [ 16 16 0 0], L_0x2634900, L_0x2634420;
S_0x261b050 .scope module, "mux1" "MUX32" 3 231, 22 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f966b487330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x26363a0 .functor XNOR 1, L_0x2622f40, L_0x7f966b487330, C4<0>, C4<0>;
L_0x7f966b487378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x26364a0 .functor XNOR 1, L_0x2622f40, L_0x7f966b487378, C4<0>, C4<0>;
v0x261b290_0 .net/2u *"_s0", 0 0, L_0x7f966b487330;  1 drivers
v0x261b370_0 .net *"_s10", 31 0, L_0x2636510;  1 drivers
v0x261b450_0 .net *"_s2", 0 0, L_0x26363a0;  1 drivers
v0x261b4f0_0 .net/2u *"_s4", 0 0, L_0x7f966b487378;  1 drivers
v0x261b5d0_0 .net *"_s6", 0 0, L_0x26364a0;  1 drivers
L_0x7f966b4873c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x261b6e0_0 .net/2u *"_s8", 31 0, L_0x7f966b4873c0;  1 drivers
v0x261b7c0_0 .net "data1_i", 31 0, L_0x2623500;  alias, 1 drivers
v0x261b8d0_0 .net "data2_i", 31 0, L_0x2633740;  alias, 1 drivers
v0x261b990_0 .net "data_o", 31 0, L_0x26365b0;  alias, 1 drivers
v0x261bae0_0 .net "select_i", 0 0, L_0x2622f40;  alias, 1 drivers
L_0x2636510 .functor MUXZ 32, L_0x7f966b4873c0, L_0x2633740, L_0x26364a0, C4<>;
L_0x26365b0 .functor MUXZ 32, L_0x2636510, L_0x2623500, L_0x26363a0, C4<>;
S_0x261bc20 .scope module, "mux2" "MUX32" 3 238, 22 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f966b487408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2636730 .functor XNOR 1, v0x26102c0_0, L_0x7f966b487408, C4<0>, C4<0>;
L_0x7f966b487450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2636830 .functor XNOR 1, v0x26102c0_0, L_0x7f966b487450, C4<0>, C4<0>;
v0x261be10_0 .net/2u *"_s0", 0 0, L_0x7f966b487408;  1 drivers
v0x261bf10_0 .net *"_s10", 31 0, L_0x2636a00;  1 drivers
v0x261bff0_0 .net *"_s2", 0 0, L_0x2636730;  1 drivers
v0x261c090_0 .net/2u *"_s4", 0 0, L_0x7f966b487450;  1 drivers
v0x261c170_0 .net *"_s6", 0 0, L_0x2636830;  1 drivers
L_0x7f966b487498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x261c280_0 .net/2u *"_s8", 31 0, L_0x7f966b487498;  1 drivers
v0x261c360_0 .net "data1_i", 31 0, L_0x26365b0;  alias, 1 drivers
v0x261c420_0 .net "data2_i", 31 0, L_0x2623260;  alias, 1 drivers
v0x261c4e0_0 .net "data_o", 31 0, L_0x2636af0;  alias, 1 drivers
v0x261c630_0 .net "select_i", 0 0, v0x26102c0_0;  alias, 1 drivers
L_0x2636a00 .functor MUXZ 32, L_0x7f966b487498, L_0x2623260, L_0x2636830, C4<>;
L_0x2636af0 .functor MUXZ 32, L_0x2636a00, L_0x26365b0, L_0x2636730, C4<>;
S_0x261c740 .scope module, "mux3" "MUX5" 3 224, 23 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x7f966b487258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2635ca0 .functor XNOR 1, RS_0x7f966b4dd7b8, L_0x7f966b487258, C4<0>, C4<0>;
L_0x7f966b4872a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2635d60 .functor XNOR 1, RS_0x7f966b4dd7b8, L_0x7f966b4872a0, C4<0>, C4<0>;
v0x261c930_0 .net/2u *"_s0", 0 0, L_0x7f966b487258;  1 drivers
v0x261ca30_0 .net *"_s10", 4 0, L_0x2635e20;  1 drivers
v0x261cb10_0 .net *"_s2", 0 0, L_0x2635ca0;  1 drivers
v0x261cbe0_0 .net/2u *"_s4", 0 0, L_0x7f966b4872a0;  1 drivers
v0x261ccc0_0 .net *"_s6", 0 0, L_0x2635d60;  1 drivers
L_0x7f966b4872e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x261cdd0_0 .net/2u *"_s8", 4 0, L_0x7f966b4872e8;  1 drivers
v0x261ceb0_0 .net "data1_i", 4 0, v0x26154e0_0;  alias, 1 drivers
v0x261cf70_0 .net8 "data2_i", 4 0, RS_0x7f966b4dd698;  2 drivers
v0x261d030_0 .net "data_o", 4 0, L_0x2635fb0;  alias, 1 drivers
v0x261d190_0 .net8 "select_i", 0 0, RS_0x7f966b4dd7b8;  2 drivers
L_0x2635e20 .functor MUXZ 5, L_0x7f966b4872e8, RS_0x7f966b4dd698, L_0x2635d60, C4<>;
L_0x2635fb0 .functor MUXZ 5, L_0x2635e20, v0x26154e0_0, L_0x2635ca0, C4<>;
S_0x261d2d0 .scope module, "mux4" "MUX32" 3 245, 22 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f966b4874e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2636c80 .functor XNOR 1, RS_0x7f966b4dd5a8, L_0x7f966b4874e0, C4<0>, C4<0>;
L_0x7f966b487528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2636d90 .functor XNOR 1, RS_0x7f966b4dd5a8, L_0x7f966b487528, C4<0>, C4<0>;
v0x261d4c0_0 .net/2u *"_s0", 0 0, L_0x7f966b4874e0;  1 drivers
v0x261d5c0_0 .net *"_s10", 31 0, L_0x2636e50;  1 drivers
v0x261d6a0_0 .net *"_s2", 0 0, L_0x2636c80;  1 drivers
v0x261d770_0 .net/2u *"_s4", 0 0, L_0x7f966b487528;  1 drivers
v0x261d850_0 .net *"_s6", 0 0, L_0x2636d90;  1 drivers
L_0x7f966b487570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x261d960_0 .net/2u *"_s8", 31 0, L_0x7f966b487570;  1 drivers
v0x261da40_0 .net "data1_i", 31 0, L_0x2638430;  alias, 1 drivers
v0x261db00_0 .net "data2_i", 31 0, v0x2615b80_0;  alias, 1 drivers
v0x261dbd0_0 .net "data_o", 31 0, L_0x2637020;  alias, 1 drivers
v0x261dd30_0 .net8 "select_i", 0 0, RS_0x7f966b4dd5a8;  2 drivers
L_0x2636e50 .functor MUXZ 32, L_0x7f966b487570, v0x2615b80_0, L_0x2636d90, C4<>;
L_0x2637020 .functor MUXZ 32, L_0x2636e50, L_0x2638430, L_0x2636c80, C4<>;
S_0x261de70 .scope module, "mux5" "MUX32" 3 252, 22 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f966b4875b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2637360 .functor XNOR 1, RS_0x7f966b4de0e8, L_0x7f966b4875b8, C4<0>, C4<0>;
L_0x7f966b487600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x26373d0 .functor XNOR 1, RS_0x7f966b4de0e8, L_0x7f966b487600, C4<0>, C4<0>;
v0x261e060_0 .net/2u *"_s0", 0 0, L_0x7f966b4875b8;  1 drivers
v0x261e160_0 .net *"_s10", 31 0, L_0x2637490;  1 drivers
v0x261e240_0 .net *"_s2", 0 0, L_0x2637360;  1 drivers
v0x261e310_0 .net/2u *"_s4", 0 0, L_0x7f966b487600;  1 drivers
v0x261e3f0_0 .net *"_s6", 0 0, L_0x26373d0;  1 drivers
L_0x7f966b487648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x261e500_0 .net/2u *"_s8", 31 0, L_0x7f966b487648;  1 drivers
v0x261e5e0_0 .net8 "data1_i", 31 0, RS_0x7f966b4de088;  2 drivers
v0x261e6a0_0 .net8 "data2_i", 31 0, RS_0x7f966b4de0b8;  2 drivers
v0x261e770_0 .net "data_o", 31 0, L_0x2637620;  alias, 1 drivers
v0x261e8d0_0 .net8 "select_i", 0 0, RS_0x7f966b4de0e8;  2 drivers
L_0x2637490 .functor MUXZ 32, L_0x7f966b487648, RS_0x7f966b4de0b8, L_0x26373d0, C4<>;
L_0x2637620 .functor MUXZ 32, L_0x2637490, RS_0x7f966b4de088, L_0x2637360, C4<>;
S_0x261ea10 .scope module, "mux6" "MUX_Forward" 3 259, 24 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataEX_i"
    .port_info 1 /INPUT 32 "dataMEM_i"
    .port_info 2 /INPUT 32 "dataDft_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x7f966b487690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x261ec10_0 .net/2u *"_s0", 1 0, L_0x7f966b487690;  1 drivers
v0x261ed10_0 .net *"_s2", 0 0, L_0x2637ac0;  1 drivers
L_0x7f966b4876d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x261edd0_0 .net/2u *"_s4", 1 0, L_0x7f966b4876d8;  1 drivers
v0x261eec0_0 .net *"_s6", 0 0, L_0x2637b60;  1 drivers
v0x261ef80_0 .net *"_s8", 31 0, L_0x2637c00;  1 drivers
v0x261f0b0_0 .net8 "dataDft_i", 31 0, RS_0x7f966b4dd6f8;  2 drivers
v0x261f170_0 .net "dataEX_i", 31 0, v0x2611840_0;  alias, 1 drivers
v0x261f210_0 .net "dataMEM_i", 31 0, L_0x2637620;  alias, 1 drivers
v0x261f320_0 .net "data_o", 31 0, L_0x2637d40;  alias, 1 drivers
v0x261f470_0 .net8 "select_i", 1 0, RS_0x7f966b4dd068;  2 drivers
L_0x2637ac0 .cmp/eq 2, RS_0x7f966b4dd068, L_0x7f966b487690;
L_0x2637b60 .cmp/eq 2, RS_0x7f966b4dd068, L_0x7f966b4876d8;
L_0x2637c00 .functor MUXZ 32, RS_0x7f966b4dd6f8, L_0x2637620, L_0x2637b60, C4<>;
L_0x2637d40 .functor MUXZ 32, L_0x2637c00, v0x2611840_0, L_0x2637ac0, C4<>;
S_0x261f5f0 .scope module, "mux7" "MUX_Forward" 3 267, 24 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataEX_i"
    .port_info 1 /INPUT 32 "dataMEM_i"
    .port_info 2 /INPUT 32 "dataDft_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x7f966b487720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x261f7f0_0 .net/2u *"_s0", 1 0, L_0x7f966b487720;  1 drivers
v0x261f8f0_0 .net *"_s2", 0 0, L_0x2638160;  1 drivers
L_0x7f966b487768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x261f9b0_0 .net/2u *"_s4", 1 0, L_0x7f966b487768;  1 drivers
v0x261faa0_0 .net *"_s6", 0 0, L_0x2638200;  1 drivers
v0x261fb60_0 .net *"_s8", 31 0, L_0x26382f0;  1 drivers
v0x261fc90_0 .net8 "dataDft_i", 31 0, RS_0x7f966b4dd758;  2 drivers
v0x261fd50_0 .net "dataEX_i", 31 0, v0x2611840_0;  alias, 1 drivers
v0x261fe80_0 .net "dataMEM_i", 31 0, L_0x2637620;  alias, 1 drivers
v0x261ff40_0 .net "data_o", 31 0, L_0x2638430;  alias, 1 drivers
v0x2620090_0 .net8 "select_i", 1 0, RS_0x7f966b4dd098;  2 drivers
L_0x2638160 .cmp/eq 2, RS_0x7f966b4dd098, L_0x7f966b487720;
L_0x2638200 .cmp/eq 2, RS_0x7f966b4dd098, L_0x7f966b487768;
L_0x26382f0 .functor MUXZ 32, RS_0x7f966b4dd758, L_0x2637620, L_0x2638200, C4<>;
L_0x2638430 .functor MUXZ 32, L_0x26382f0, v0x2611840_0, L_0x2638160, C4<>;
S_0x2620200 .scope module, "mux8" "MUX_Hazard" 3 275, 25 1 0, S_0x25ebc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegDst_i"
    .port_info 1 /INPUT 1 "ALUSrc_i"
    .port_info 2 /INPUT 2 "ALUOp_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 1 "MemtoReg_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /INPUT 1 "select_i"
    .port_info 8 /OUTPUT 1 "RegDst_o"
    .port_info 9 /OUTPUT 1 "ALUSrc_o"
    .port_info 10 /OUTPUT 2 "ALUOp_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 1 "MemtoReg_o"
    .port_info 14 /OUTPUT 1 "RegWrite_o"
v0x26205f0_0 .net8 "ALUOp_i", 1 0, RS_0x7f966b4dc4f8;  2 drivers
v0x26206d0_0 .var "ALUOp_o", 1 0;
v0x26207a0_0 .net8 "ALUSrc_i", 0 0, RS_0x7f966b4dc528;  2 drivers
v0x26208a0_0 .var "ALUSrc_o", 0 0;
v0x2620970_0 .net8 "MemRead_i", 0 0, RS_0x7f966b4dc5b8;  2 drivers
v0x2620a60_0 .var "MemRead_o", 0 0;
v0x2620b30_0 .net8 "MemWrite_i", 0 0, RS_0x7f966b4dc5e8;  2 drivers
v0x2620c00_0 .var "MemWrite_o", 0 0;
v0x2620cd0_0 .net8 "MemtoReg_i", 0 0, RS_0x7f966b4dc618;  2 drivers
v0x2620e30_0 .var "MemtoReg_o", 0 0;
v0x2620f00_0 .net8 "RegDst_i", 0 0, RS_0x7f966b4dc678;  2 drivers
v0x2620fd0_0 .var "RegDst_o", 0 0;
v0x26210a0_0 .net8 "RegWrite_i", 0 0, RS_0x7f966b4dc6a8;  2 drivers
v0x2621170_0 .var "RegWrite_o", 0 0;
v0x2621240_0 .net8 "select_i", 0 0, RS_0x7f966b4dd3c8;  2 drivers
E_0x2620570 .event edge, v0x2613ff0_0;
    .scope S_0x260fc80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x260fc80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x260fc80;
T_2 ;
    %wait E_0x2610000;
    %load/vec4 v0x2610610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26106f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2610160_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x2610550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2610220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26102c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2610060_0, 0, 2;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2618020;
T_3 ;
    %wait E_0x26116e0;
    %load/vec4 v0x2618650_0;
    %load/vec4 v0x26182a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x26184c0_0;
    %assign/vec4 v0x2618590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2618590_0;
    %assign/vec4 v0x2618590_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2618800;
T_4 ;
    %wait E_0x26116e0;
    %vpi_call 18 31 "$display", "rd: %b", v0x2618c20_0 {0 0 0};
    %vpi_call 18 32 "$display", "rd_addr: %b", v0x2618af0_0 {0 0 0};
    %load/vec4 v0x2619110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x2618c20_0;
    %load/vec4 v0x2618af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2619870, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2610aa0;
T_5 ;
    %wait E_0x2610ca0;
    %load/vec4 v0x2610d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x2610ec0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2611090_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2611090_0, 0, 32;
    %load/vec4 v0x2610e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x2610fb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x2610ec0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0x26111c0, 4, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26137e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2613f30_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x26137e0;
T_7 ;
    %wait E_0x2613a50;
    %load/vec4 v0x2613ab0_0;
    %load/vec4 v0x2613ba0_0;
    %load/vec4 v0x2613c70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2613ba0_0;
    %load/vec4 v0x2613d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2613f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2613e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2613ff0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2613f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2613e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2613ff0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2612bc0;
T_8 ;
    %wait E_0x2612ef0;
    %load/vec4 v0x2613080_0;
    %load/vec4 v0x2612f70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x2612f70_0;
    %load/vec4 v0x26132e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2613150_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x26135d0_0;
    %load/vec4 v0x26134f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x26134f0_0;
    %load/vec4 v0x26132e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2613150_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2613150_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x2613080_0;
    %load/vec4 v0x2612f70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x2612f70_0;
    %load/vec4 v0x2613410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2613220_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x26135d0_0;
    %load/vec4 v0x26134f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x26134f0_0;
    %load/vec4 v0x2613410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2613220_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x2613220_0, 0, 2;
T_8.7 ;
T_8.5 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x25ebf00;
T_9 ;
    %wait E_0x25bef20;
    %load/vec4 v0x25d3430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x260e840_0;
    %load/vec4 v0x260e930_0;
    %and;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x260e840_0;
    %load/vec4 v0x260e930_0;
    %or;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x260e840_0;
    %load/vec4 v0x260e930_0;
    %add;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x260e840_0;
    %load/vec4 v0x260e930_0;
    %sub;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x260e840_0;
    %load/vec4 v0x260e930_0;
    %mul;
    %store/vec4 v0x260ea10_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x260ebc0;
T_10 ;
    %wait E_0x260ee00;
    %load/vec4 v0x260ef60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x260f020_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x260ee80_0, 0, 3;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x26160a0;
T_11 ;
    %wait E_0x26116e0;
    %load/vec4 v0x2616370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x26162d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26167f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2616620_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x2616730_0;
    %assign/vec4 v0x26167f0_0, 0;
    %load/vec4 v0x2616580_0;
    %assign/vec4 v0x2616620_0, 0;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x26167f0_0;
    %assign/vec4 v0x26167f0_0, 0;
    %load/vec4 v0x2616620_0;
    %assign/vec4 v0x2616620_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x26141d0;
T_12 ;
    %wait E_0x26116e0;
    %load/vec4 v0x2615700_0;
    %assign/vec4 v0x26157c0_0, 0;
    %load/vec4 v0x26148d0_0;
    %assign/vec4 v0x26149a0_0, 0;
    %load/vec4 v0x2614a40_0;
    %assign/vec4 v0x2614b50_0, 0;
    %load/vec4 v0x2614c40_0;
    %assign/vec4 v0x2614d00_0, 0;
    %load/vec4 v0x2614da0_0;
    %assign/vec4 v0x2614ed0_0, 0;
    %load/vec4 v0x2615880_0;
    %assign/vec4 v0x2615940_0, 0;
    %load/vec4 v0x2614710_0;
    %assign/vec4 v0x2614810_0, 0;
    %load/vec4 v0x26150b0_0;
    %assign/vec4 v0x2615150_0, 0;
    %load/vec4 v0x2615330_0;
    %assign/vec4 v0x26154e0_0, 0;
    %load/vec4 v0x2614f70_0;
    %assign/vec4 v0x2615010_0, 0;
    %load/vec4 v0x26151f0_0;
    %assign/vec4 v0x2615290_0, 0;
    %load/vec4 v0x2615580_0;
    %assign/vec4 v0x2615640_0, 0;
    %load/vec4 v0x2615ae0_0;
    %assign/vec4 v0x2615b80_0, 0;
    %vpi_call 13 63 "$display", "rs_addr_o: %b", v0x2615150_0 {0 0 0};
    %vpi_call 13 64 "$display", "rt_addr_o: %b", v0x26154e0_0 {0 0 0};
    %vpi_call 13 65 "$display", "rd_addr_o: %b", v0x2615010_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x2611320;
T_13 ;
    %wait E_0x26116e0;
    %load/vec4 v0x2611910_0;
    %assign/vec4 v0x26119e0_0, 0;
    %load/vec4 v0x2611ab0_0;
    %assign/vec4 v0x2611ba0_0, 0;
    %load/vec4 v0x2611c40_0;
    %assign/vec4 v0x2611ce0_0, 0;
    %load/vec4 v0x26121a0_0;
    %assign/vec4 v0x2612240_0, 0;
    %load/vec4 v0x2611d80_0;
    %assign/vec4 v0x2611ef0_0, 0;
    %load/vec4 v0x2611760_0;
    %assign/vec4 v0x2611840_0, 0;
    %load/vec4 v0x2611fd0_0;
    %assign/vec4 v0x26120b0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2617210;
T_14 ;
    %wait E_0x26116e0;
    %load/vec4 v0x26178d0_0;
    %assign/vec4 v0x26179c0_0, 0;
    %load/vec4 v0x2617c30_0;
    %assign/vec4 v0x2617d60_0, 0;
    %load/vec4 v0x2617a60_0;
    %assign/vec4 v0x2617b70_0, 0;
    %load/vec4 v0x2617740_0;
    %assign/vec4 v0x2617810_0, 0;
    %load/vec4 v0x2617550_0;
    %assign/vec4 v0x2617660_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2612620;
T_15 ;
    %wait E_0x2612810;
    %load/vec4 v0x2612970_0;
    %load/vec4 v0x2612a50_0;
    %cmp/e;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2612890_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2612890_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2620200;
T_16 ;
    %wait E_0x2620570;
    %load/vec4 v0x2621240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2620fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26208a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26206d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2620a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2620c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2620e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2621170_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2620f00_0;
    %store/vec4 v0x2620fd0_0, 0, 1;
    %load/vec4 v0x26207a0_0;
    %store/vec4 v0x26208a0_0, 0, 1;
    %load/vec4 v0x26205f0_0;
    %store/vec4 v0x26206d0_0, 0, 2;
    %load/vec4 v0x2620970_0;
    %store/vec4 v0x2620a60_0, 0, 1;
    %load/vec4 v0x2620b30_0;
    %store/vec4 v0x2620c00_0, 0, 1;
    %load/vec4 v0x2620cd0_0;
    %store/vec4 v0x2620e30_0, 0, 1;
    %load/vec4 v0x26210a0_0;
    %store/vec4 v0x2621170_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x25ebc00;
T_17 ;
    %wait E_0x25bf3c0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x25da3f0;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x2622970_0;
    %inv;
    %store/vec4 v0x2622970_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x25da3f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2618590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x2622c50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x2622c50_0;
    %store/vec4a v0x2617110, 4, 0;
    %load/vec4 v0x2622c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x2622c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x2622c50_0;
    %store/vec4a v0x26111c0, 4, 0;
    %load/vec4 v0x2622c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x2622c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x2622c50_0;
    %store/vec4a v0x2619870, 4, 0;
    %load/vec4 v0x2622c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622c50_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %vpi_call 2 41 "$readmemb", "instruction.txt", v0x2617110 {0 0 0};
    %vpi_func 2 44 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x2622d80_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26111c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2622a10_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622a10_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x25da3f0;
T_20 ;
    %wait E_0x26116e0;
    %load/vec4 v0x2622ad0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 62 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x2613ff0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26102c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2610220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x2622e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622e60_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x2621730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x2622b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622b70_0, 0, 32;
T_20.4 ;
    %vpi_call 2 70 "$fdisplay", v0x2622d80_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x2622ad0_0, v0x2622a10_0, v0x2622e60_0, v0x2622b70_0, v0x2618590_0 {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x2622d80_0, "Registers" {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x2622d80_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x2619870, 0>, &A<v0x2619870, 8>, &A<v0x2619870, 16>, &A<v0x2619870, 24> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x2622d80_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x2619870, 1>, &A<v0x2619870, 9>, &A<v0x2619870, 17>, &A<v0x2619870, 25> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x2622d80_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x2619870, 2>, &A<v0x2619870, 10>, &A<v0x2619870, 18>, &A<v0x2619870, 26> {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x2622d80_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x2619870, 3>, &A<v0x2619870, 11>, &A<v0x2619870, 19>, &A<v0x2619870, 27> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x2622d80_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x2619870, 4>, &A<v0x2619870, 12>, &A<v0x2619870, 20>, &A<v0x2619870, 28> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x2622d80_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x2619870, 5>, &A<v0x2619870, 13>, &A<v0x2619870, 21>, &A<v0x2619870, 29> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x2622d80_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x2619870, 6>, &A<v0x2619870, 14>, &A<v0x2619870, 22>, &A<v0x2619870, 30> {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x2622d80_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x2619870, 7>, &A<v0x2619870, 15>, &A<v0x2619870, 23>, &A<v0x2619870, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v0x2622d80_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v0x2622d80_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v0x2622d80_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x2622d80_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x2622d80_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x2622d80_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x2622d80_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x26111c0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x2622d80_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 93 "$fdisplay", v0x2622d80_0, "\012" {0 0 0};
    %load/vec4 v0x2622ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2622ad0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "Eq.v";
    "Forwarding.v";
    "Hazard_Detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "PC.v";
    "Registers.v";
    "Shift_Beq.v";
    "Shift_Jump.v";
    "Sign_Extend.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Forward.v";
    "MUX_Hazard.v";
