# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:33 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:28:33 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:28:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:28:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:28:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:28:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(75): (vcom-1136) Unknown identifier "reset_s".
# ** Error: ../../src/dj_roomba_3000.vhd(76): (vcom-1136) Unknown identifier "exe_btn_i".
# ** Error: ../../src/dj_roomba_3000.vhd(77): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(100): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(102): (vcom-1136) Unknown identifier "state_next_o".
# ** Error: ../../src/dj_roomba_3000.vhd(105): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(105): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(110): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(110): (vcom-1136) Unknown identifier "pc_count_s".
# ** Error: ../../src/dj_roomba_3000.vhd(120): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(120): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(123): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(123): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(125): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(125): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(143): near "else": (vcom-1576) expecting END.
# ** Error: ../../src/dj_roomba_3000.vhd(158): near "end": syntax error
# ** Error: ../../src/dj_roomba_3000.vhd(164): near "beh": (vcom-1576) expecting IF.
# End time: 15:28:34 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:29:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:29:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:29:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:29:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:29:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(77): Cannot assign to object "sync" of mode IN.
# ** Error: ../../src/dj_roomba_3000.vhd(100): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(102): (vcom-1136) Unknown identifier "state_next_o".
# ** Error: ../../src/dj_roomba_3000.vhd(105): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(105): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(110): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(110): (vcom-1136) Unknown identifier "pc_count_s".
# ** Error: ../../src/dj_roomba_3000.vhd(120): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(120): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(123): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(123): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(125): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(125): (vcom-1136) Unknown identifier "error_s".
# ** Error: ../../src/dj_roomba_3000.vhd(143): near "else": (vcom-1576) expecting END.
# ** Error: ../../src/dj_roomba_3000.vhd(158): near "end": syntax error
# ** Error: ../../src/dj_roomba_3000.vhd(164): near "beh": (vcom-1576) expecting IF.
# End time: 15:29:40 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 16, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:24 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:30:24 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:30:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:30:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:30:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:30:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:25 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(81): Cannot assign to object "sync" of mode IN.
# ** Error: ../../src/dj_roomba_3000.vhd(106): (vcom-1136) Unknown identifier "state_next_o".
# ** Error: ../../src/dj_roomba_3000.vhd(109): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(109): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(114): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(114): (vcom-1136) Unknown identifier "pc_count_s".
# ** Error: ../../src/dj_roomba_3000.vhd(147): near "else": (vcom-1576) expecting END.
# ** Error: ../../src/dj_roomba_3000.vhd(162): near "end": syntax error
# ** Error: ../../src/dj_roomba_3000.vhd(168): near "beh": (vcom-1576) expecting IF.
# End time: 15:30:25 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:27 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(82): (vcom-1136) Unknown identifier "execute_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(104): (vcom-1136) Unknown identifier "execute_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(107): (vcom-1136) Unknown identifier "state_next_o".
# ** Error: ../../src/dj_roomba_3000.vhd(110): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(110): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(115): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(115): (vcom-1136) Unknown identifier "pc_count_s".
# ** Error: ../../src/dj_roomba_3000.vhd(134): near "is": (vcom-1576) expecting ';'.
# ** Error: ../../src/dj_roomba_3000.vhd(178): near "process": (vcom-1576) expecting IF.
# ** Error: ../../src/dj_roomba_3000.vhd(183): near "beh": (vcom-1576) expecting PROCESS.
# End time: 15:40:27 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:06 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(108): (vcom-1136) Unknown identifier "state_next_o".
# ** Error: ../../src/dj_roomba_3000.vhd(111): (vcom-1136) Unknown identifier "exe_btn_s".
# ** Error: ../../src/dj_roomba_3000.vhd(111): Expression is not a signal.
# ** Error: ../../src/dj_roomba_3000.vhd(116): Illegal target for signal assignment.
# ** Error: ../../src/dj_roomba_3000.vhd(116): (vcom-1136) Unknown identifier "pc_count_s".
# ** Error: ../../src/dj_roomba_3000.vhd(135): near "is": (vcom-1576) expecting ';'.
# ** Error: ../../src/dj_roomba_3000.vhd(179): near "process": (vcom-1576) expecting IF.
# ** Error: ../../src/dj_roomba_3000.vhd(184): near "beh": (vcom-1576) expecting PROCESS.
# End time: 15:41:06 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:43 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(134): near "is": (vcom-1576) expecting ';'.
# ** Error: ../../src/dj_roomba_3000.vhd(184): VHDL Compiler exiting
# End time: 15:46:43 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:49 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(134): near "is": (vcom-1576) expecting ';'.
# ** Error: ../../src/dj_roomba_3000.vhd(184): VHDL Compiler exiting
# End time: 15:46:49 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:07 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:48:07 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:07 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:48:07 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:07 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:48:08 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:08 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:48:08 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:08 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:48:08 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:08 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(148): near ":=": (vcom-1576) expecting ',' or ')'.
# ** Error: ../../src/dj_roomba_3000.vhd(157): Statement cannot be labeled.
# ** Error: ../../src/dj_roomba_3000.vhd(196): VHDL Compiler exiting
# End time: 15:48:08 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:38 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:48:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:38 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:48:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:38 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:48:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:38 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:48:38 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:38 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:48:39 on Dec 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:39 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# ** Error: ../../src/dj_roomba_3000.vhd(148): near ":=": (vcom-1576) expecting ',' or ')'.
# ** Error: ../../src/dj_roomba_3000.vhd(157): Statement cannot be labeled.
# ** Error: ../../src/dj_roomba_3000.vhd(196): VHDL Compiler exiting
# End time: 15:48:39 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 8
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/dj_roomba_3000.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../../../../package/package_lib/cpet_343_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cpet_343_components
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cpet_343_components
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:03 on Dec 09,2024
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:49:03 on Dec 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 15:49:03 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.cpet_343_components
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# ** Warning: (vsim-3473) Component instance "u_state_machine_inst : state_machine_five_states" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Warning: (vsim-3473) Component instance "u_generic_count_inst : generic_counter" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba File: ../../src/dj_roomba_3000.vhd
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Note: ****************** TB Finish ****************
#    Time: 2 us  Iteration: 0  Instance: /dj_roomba_3000_tb
# End time: 15:50:13 on Dec 09,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 2
