*****************************************************************

  Operator  [gopISERDES]

  Author    [liujiao]

  Revision History:

 ********************************************************************************/
gate
operator gopISERDES
{
    parameter
    (
        string CP_ISERDES_MODE = "SDR1TO4",
        string CP_SAMEPIPELINE_EN = "FALSE",
        string CP_ISAME_EN = "FALSE",
        string CP_IOPPOSITE_EN = "FALSE",
        string CP_ILTHEN = "FALSE",
        string CP_IDFFEN = "FALSE",
        string CP_MASTER = "MASTER",
        string CP_BITSLIP_EN = "FALSE",
        bit CP_GRS_DIS = 1'b0,
        bit CP_NUM_ICE = 1'b0,
        bit CP_INIT_Q0 = 1'b0,
        bit CP_INIT_Q1 = 1'b0,
        bit CP_INIT_Q2 = 1'b0,
        bit CP_INIT_Q3 = 1'b0,
        string CP_SRVAL_Q0 = "RESET",
        string CP_SRVAL_Q1 = "RESET",
        string CP_SRVAL_Q2 = "RESET",
        string CP_SRVAL_Q3 = "RESET",
        string CP_DES_DDREN = "FALSE",
        string CP_DES_SDREN = "FALSE",
        string CP_MIPI_EN = "FALSE",
        string CP_DYN_CLKPOL = "FALSE",
        string CP_DYN_CLKDIVPOL = "FALSE",
        string CP_OCLKBPOL = "FALSE",
        string CP_OCLKPOL = "FALSE",
        string CP_CLK_POL0 = "FALSE",
        string CP_CLK_POL1 = "FALSE",
        string CP_CLK_POL2 = "FALSE",
        string CP_CLK_POL3 = "FALSE",
        string CP_D_POL0 = "FALSE",
        string CP_D_POL1 = "FALSE",
        string CP_ISR_SYNC = "ASYNC",
        bit CP_D_SEL0 = 1'b0,
        bit CP_D_SEL1 = 1'b0,
        bit CP_D_SEL2 = 1'b0,
        bit CP_D_SEL3 = 1'b0,
        bit CP_D_SEL4[1:0] = 2'b01,
        bit CP_D_SEL5[1:0] = 2'b01,
        bit CP_D_SEL6[1:0] = 2'b00,
        string CP_TEST_EN0 = "FALSE",
        string CP_TEST_EN1 = "FALSE",
        string CP_ISR_POL = "FALSE",
        string CP_ISR_EN = "TRUE",
        string CP_DDRI_EN = "FALSE",
        string CP_NETWORKING_EN = "FALSE",
        string CP_IHSMEM_EN = "FALSE",
        string CP_IFIFO_EN = "FALSE",
        string CP_LSMEM_EN = "FALSE",
        string CP_OVERSAMPLE_EN = "FALSE",
        //gopZHOLD
        string CP_ZHOLD_EN = "FALSE",  
        bit CP_ZHOLD_SET[3:0] = 4'b0000           
    );
    port
    (
        input DI,
        input BITSLIP,
        input ISHIFTIN0,
        input ISHIFTIN1,
        input IFIFO_WADDR[2:0],
        input IFIFO_RADDR[2:0],
        input ISR_IOLHR /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input DESCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input ICLKDIV,
        input ICLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input OCLK,
        input ICE0 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input ICE1 /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        output RX_DATA[7:0],
        output ISHIFTOUT0,
        output ISHIFTOUT1 
    );
};

