// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/04/2021 14:45:06"

module 	MainHalfWithDD3 (
	CLKonADC,
	CLKFromGen,
	BuffOn,
	ReadyFromDD3,
	BuffCLK,
	ClockFromDD3,
	ReadyToDD3,
	CLKFromADC,
	SynchrM,
	Data,
	ClockToDD3,
	DataAnalyzer,
	PC,
	PD,
	InputCV,
	DataMem,
	DataFromDD3,
	DataToDD3);
output 	CLKonADC;
input 	CLKFromGen;
output 	BuffOn;
input 	ReadyFromDD3;
output 	BuffCLK;
input 	ClockFromDD3;
output 	ReadyToDD3;
input 	CLKFromADC;
input 	SynchrM;
input 	[13:0] Data;
output 	ClockToDD3;
output 	[15:0] DataAnalyzer;
input 	[15:0] PC;
input 	[15:0] PD;
input 	[1:0] InputCV;
output 	[13:0] DataMem;
input 	[13:0] DataFromDD3;
output 	[13:0] DataToDD3;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] ;
wire \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] ;
wire \MainHalfControl:inst7|Add1~0 ;
wire \ResetGen:ResetGen|cnt[1] ;
wire \ResetGen:ResetGen|cnt[1]~4 ;
wire \MainHalfControl:inst7|LessThan3~0 ;
wire \MainHalfControl:inst7|LessThan2~0 ;
wire \MainHalfControl:inst7|SynchrMd ;
wire \MainHalfControl:inst7|CLKDividedCount~0 ;
wire \MainHalfControl:inst7|CLKDividedCount ;
wire \MainHalfControl:inst7|Add1~1 ;
wire \MainHalfControl:inst7|Add1~3 ;
wire \MainHalfControl:inst7|Add1~5 ;
wire \MainHalfControl:inst7|Add1~7 ;
wire \MainHalfControl:inst7|Add1~9 ;
wire \MainHalfControl:inst7|Add1~11 ;
wire \MainHalfControl:inst7|Add1~13 ;
wire \MainHalfControl:inst7|Add1~15 ;
wire \MainHalfControl:inst7|Add1~17 ;
wire \MainHalfControl:inst7|Add1~19 ;
wire \MainHalfControl:inst7|Add1~21 ;
wire \MainHalfControl:inst7|Add1~22 ;
wire \MainHalfControl:inst7|LessThan1~1 ;
wire \MainHalfControl:inst7|AddrWriteEven[0]~13 ;
wire \MainHalfControl:inst7|AddrWriteEven[1]~15 ;
wire \MainHalfControl:inst7|AddrWriteEven[2]~17 ;
wire \MainHalfControl:inst7|AddrWriteEven[3]~19 ;
wire \MainHalfControl:inst7|AddrWriteEven[4]~21 ;
wire \MainHalfControl:inst7|AddrWriteEven[5]~23 ;
wire \MainHalfControl:inst7|AddrWriteEven[6]~25 ;
wire \MainHalfControl:inst7|AddrWriteEven[7]~27 ;
wire \MainHalfControl:inst7|AddrWriteEven[8]~28 ;
wire \~GND ;
wire \MainHalfControl:inst7|SynchrMt ;
wire \ResetGen:ResetGen|cnt[0]~12 ;
wire \ResetGen:ResetGen|cnt[0] ;
wire \ResetGen:ResetGen|cnt[1]~5 ;
wire \ResetGen:ResetGen|cnt[2]~6 ;
wire \ResetGen:ResetGen|cnt[2] ;
wire \ResetGen:ResetGen|cnt[2]~7 ;
wire \ResetGen:ResetGen|cnt[3]~8 ;
wire \ResetGen:ResetGen|cnt[3] ;
wire \ResetGen:ResetGen|cnt[3]~9 ;
wire \ResetGen:ResetGen|cnt[4]~10 ;
wire \ResetGen:ResetGen|cnt[4] ;
wire \ResetGen:ResetGen|LessThan0~0 ;
wire \ResetGen:ResetGen|Reset ;
wire \MainHalfControl:inst7|AddrWriteEven[3]~36 ;
wire \MainHalfControl:inst7|AddrWriteEven[3]~37 ;
wire \MainHalfControl:inst7|AddrWriteEven[8] ;
wire \MainHalfControl:inst7|AddrWriteEven[8]~29 ;
wire \MainHalfControl:inst7|AddrWriteEven[9]~30 ;
wire \MainHalfControl:inst7|AddrWriteEven[9] ;
wire \MainHalfControl:inst7|AddrWriteEven[9]~31 ;
wire \MainHalfControl:inst7|AddrWriteEven[10]~32 ;
wire \MainHalfControl:inst7|AddrWriteEven[10] ;
wire \MainHalfControl:inst7|LessThan0~0 ;
wire \MainHalfControl:inst7|LessThan0~1 ;
wire \MainHalfControl:inst7|WrEnt ;
wire \MainHalfControl:inst7|WrEnd ;
wire \MainHalfControl:inst7|always7~0 ;
wire \MainHalfControl:inst7|AddrReadEven[11]~13 ;
wire \MainHalfControl:inst7|AddrReadEven[11] ;
wire \MainHalfControl:inst7|AddrReadOdd[11] ;
wire \MainHalfControl:inst7|LessThan3~1 ;
wire \MainHalfControl:inst7|ReadyBuff ;
wire \Switcher:inst|Mux0~0 ;
wire \Switcher:inst|Mux0~1 ;
wire \Switcher:inst|Mux1~0 ;
wire \Switcher:inst|Mux1~1 ;
wire \Switcher:inst|Mux2~0 ;
wire \MainHalfControl:inst7|RAMWriteClock~0 ;
wire \MainHalfControl:inst7|RAMWriteClock ;
wire \MainHalfControl:inst7|CLKDividedPos~0 ;
wire \MainHalfControl:inst7|CLKDividedPos ;
wire \MainHalfControl:inst7|AddrWriteEven[10]~33 ;
wire \MainHalfControl:inst7|AddrWriteEven[11]~34 ;
wire \MainHalfControl:inst7|AddrWriteEven[11] ;
wire \MainHalfControl:inst7|AddrWriteOdd[11] ;
wire \MainHalfControl:inst7|LessThan2~1 ;
wire \MainHalfControl:inst7|AddrWriteEven[0]~12 ;
wire \MainHalfControl:inst7|AddrWriteEven[0] ;
wire \MainHalfControl:inst7|AddrWriteOdd[0] ;
wire \MainHalfControl:inst7|AddrWriteEven[1]~14 ;
wire \MainHalfControl:inst7|AddrWriteEven[1] ;
wire \MainHalfControl:inst7|AddrWriteOdd[1] ;
wire \MainHalfControl:inst7|AddrWriteEven[2]~16 ;
wire \MainHalfControl:inst7|AddrWriteEven[2] ;
wire \MainHalfControl:inst7|AddrWriteOdd[2] ;
wire \MainHalfControl:inst7|AddrWriteEven[3]~18 ;
wire \MainHalfControl:inst7|AddrWriteEven[3] ;
wire \MainHalfControl:inst7|AddrWriteOdd[3] ;
wire \MainHalfControl:inst7|AddrWriteEven[4]~20 ;
wire \MainHalfControl:inst7|AddrWriteEven[4] ;
wire \MainHalfControl:inst7|AddrWriteOdd[4] ;
wire \MainHalfControl:inst7|AddrWriteEven[5]~22 ;
wire \MainHalfControl:inst7|AddrWriteEven[5] ;
wire \MainHalfControl:inst7|AddrWriteOdd[5] ;
wire \MainHalfControl:inst7|AddrWriteEven[6]~24 ;
wire \MainHalfControl:inst7|AddrWriteEven[6] ;
wire \MainHalfControl:inst7|AddrWriteOdd[6] ;
wire \MainHalfControl:inst7|AddrWriteEven[7]~26 ;
wire \MainHalfControl:inst7|AddrWriteEven[7] ;
wire \MainHalfControl:inst7|AddrWriteOdd[7] ;
wire \MainHalfControl:inst7|AddrWriteOdd[8] ;
wire \MainHalfControl:inst7|AddrWriteOdd[9] ;
wire \MainHalfControl:inst7|AddrWriteOdd[10] ;
wire \MainHalfControl:inst7|AddrReadEven[11]~0 ;
wire \MainHalfControl:inst7|AddrReadEven~1 ;
wire \MainHalfControl:inst7|Add1~16 ;
wire \MainHalfControl:inst7|AddrReadEven~10 ;
wire \MainHalfControl:inst7|AddrReadEven[8] ;
wire \MainHalfControl:inst7|Add1~18 ;
wire \MainHalfControl:inst7|AddrReadEven~11 ;
wire \MainHalfControl:inst7|AddrReadEven[9] ;
wire \MainHalfControl:inst7|Add1~20 ;
wire \MainHalfControl:inst7|AddrReadEven~12 ;
wire \MainHalfControl:inst7|AddrReadEven[10] ;
wire \MainHalfControl:inst7|LessThan1~0 ;
wire \MainHalfControl:inst7|AddrReadEven[11]~2 ;
wire \MainHalfControl:inst7|AddrReadEven[0] ;
wire \MainHalfControl:inst7|AddrReadOdd[0] ;
wire \MainHalfControl:inst7|Add1~2 ;
wire \MainHalfControl:inst7|AddrReadEven~3 ;
wire \MainHalfControl:inst7|AddrReadEven[1] ;
wire \MainHalfControl:inst7|AddrReadOdd[1] ;
wire \MainHalfControl:inst7|Add1~4 ;
wire \MainHalfControl:inst7|AddrReadEven~4 ;
wire \MainHalfControl:inst7|AddrReadEven[2] ;
wire \MainHalfControl:inst7|AddrReadOdd[2] ;
wire \MainHalfControl:inst7|Add1~6 ;
wire \MainHalfControl:inst7|AddrReadEven~5 ;
wire \MainHalfControl:inst7|AddrReadEven[3] ;
wire \MainHalfControl:inst7|AddrReadOdd[3] ;
wire \MainHalfControl:inst7|Add1~8 ;
wire \MainHalfControl:inst7|AddrReadEven~6 ;
wire \MainHalfControl:inst7|AddrReadEven[4] ;
wire \MainHalfControl:inst7|AddrReadOdd[4] ;
wire \MainHalfControl:inst7|Add1~10 ;
wire \MainHalfControl:inst7|AddrReadEven~7 ;
wire \MainHalfControl:inst7|AddrReadEven[5] ;
wire \MainHalfControl:inst7|AddrReadOdd[5] ;
wire \MainHalfControl:inst7|Add1~12 ;
wire \MainHalfControl:inst7|AddrReadEven~8 ;
wire \MainHalfControl:inst7|AddrReadEven[6] ;
wire \MainHalfControl:inst7|AddrReadOdd[6] ;
wire \MainHalfControl:inst7|Add1~14 ;
wire \MainHalfControl:inst7|AddrReadEven~9 ;
wire \MainHalfControl:inst7|AddrReadEven[7] ;
wire \MainHalfControl:inst7|AddrReadOdd[7] ;
wire \MainHalfControl:inst7|AddrReadOdd[8] ;
wire \MainHalfControl:inst7|AddrReadOdd[9] ;
wire \MainHalfControl:inst7|AddrReadOdd[10] ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] ;
wire \MainHalfControl:inst7|DataOutSlow[13]~0 ;
wire \Switcher:inst|Mux2~1 ;
wire \Switcher:inst|Mux3~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] ;
wire \MainHalfControl:inst7|DataOutSlow[12]~1 ;
wire \Switcher:inst|Mux3~1 ;
wire \Switcher:inst|Mux4~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] ;
wire \MainHalfControl:inst7|DataOutSlow[11]~2 ;
wire \Switcher:inst|Mux4~1 ;
wire \Switcher:inst|Mux5~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] ;
wire \MainHalfControl:inst7|DataOutSlow[10]~3 ;
wire \Switcher:inst|Mux5~1 ;
wire \Switcher:inst|Mux6~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] ;
wire \MainHalfControl:inst7|DataOutSlow[9]~4 ;
wire \Switcher:inst|Mux6~1 ;
wire \Switcher:inst|Mux7~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] ;
wire \MainHalfControl:inst7|DataOutSlow[8]~5 ;
wire \Switcher:inst|Mux7~1 ;
wire \Switcher:inst|Mux8~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] ;
wire \MainHalfControl:inst7|DataOutSlow[7]~6 ;
wire \Switcher:inst|Mux8~1 ;
wire \Switcher:inst|Mux9~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] ;
wire \MainHalfControl:inst7|DataOutSlow[6]~7 ;
wire \Switcher:inst|Mux9~1 ;
wire \Switcher:inst|Mux10~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] ;
wire \MainHalfControl:inst7|DataOutSlow[5]~8 ;
wire \Switcher:inst|Mux10~1 ;
wire \Switcher:inst|Mux11~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] ;
wire \MainHalfControl:inst7|DataOutSlow[4]~9 ;
wire \Switcher:inst|Mux11~1 ;
wire \Switcher:inst|Mux12~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] ;
wire \MainHalfControl:inst7|DataOutSlow[3]~10 ;
wire \Switcher:inst|Mux12~1 ;
wire \Switcher:inst|Mux13~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] ;
wire \MainHalfControl:inst7|DataOutSlow[2]~11 ;
wire \Switcher:inst|Mux13~1 ;
wire \Switcher:inst|Mux14~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] ;
wire \MainHalfControl:inst7|DataOutSlow[1]~12 ;
wire \Switcher:inst|Mux14~1 ;
wire \Switcher:inst|Mux15~0 ;
wire \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] ;
wire \MainHalfControl:inst7|DataOutSlow[0]~13 ;
wire \Switcher:inst|Mux15~1 ;
wire [11:0] \MainHalfControl:inst7|AddrWriteOdd ;
wire [11:0] \MainHalfControl:inst7|AddrWriteEven ;
wire [11:0] \MainHalfControl:inst7|AddrReadOdd ;
wire [11:0] \MainHalfControl:inst7|AddrReadEven ;
wire [4:0] \ResetGen:ResetGen|cnt ;
wire [13:0] \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b ;
wire [13:0] \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b ;

wire \ResetGen:ResetGen|__ALT_INV__Reset ;
wire \MainHalfControl:inst7|__ALT_INV__RAMWriteClock ;
wire \MainHalfControl:inst7|__ALT_INV__DataOutSlow[13]~0 ;
wire \MainHalfControl:inst7|__ALT_INV__CLKDividedPos ;
wire \MainHalfControl:inst7|__ALT_INV__CLKDividedCount ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign \ResetGen:ResetGen|__ALT_INV__Reset  = ~ \ResetGen:ResetGen|Reset ;
assign \MainHalfControl:inst7|__ALT_INV__RAMWriteClock  = ~ \MainHalfControl:inst7|RAMWriteClock ;
assign \MainHalfControl:inst7|__ALT_INV__DataOutSlow[13]~0  = ~ \MainHalfControl:inst7|DataOutSlow[13]~0 ;
assign \MainHalfControl:inst7|__ALT_INV__CLKDividedPos  = ~ \MainHalfControl:inst7|CLKDividedPos ;
assign \MainHalfControl:inst7|__ALT_INV__CLKDividedCount  = ~ \MainHalfControl:inst7|CLKDividedCount ;

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[13]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[12]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[11]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[10]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[9]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[8]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[7]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[6]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[5]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[4]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[3]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[2]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[1]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .safe_write = "err_on_2clk";

cycloneii_ram_block \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 (
	.portawe(\MainHalfControl:inst7|LessThan0~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan0~1 ),
	.portadatain({Data[0]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteEven[11] ,\MainHalfControl:inst7|AddrWriteEven[10] ,\MainHalfControl:inst7|AddrWriteEven[9] ,\MainHalfControl:inst7|AddrWriteEven[8] ,\MainHalfControl:inst7|AddrWriteEven[7] ,\MainHalfControl:inst7|AddrWriteEven[6] ,
\MainHalfControl:inst7|AddrWriteEven[5] ,\MainHalfControl:inst7|AddrWriteEven[4] ,\MainHalfControl:inst7|AddrWriteEven[3] ,\MainHalfControl:inst7|AddrWriteEven[2] ,\MainHalfControl:inst7|AddrWriteEven[1] ,\MainHalfControl:inst7|AddrWriteEven[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadEven[11] ,\MainHalfControl:inst7|AddrReadEven[10] ,\MainHalfControl:inst7|AddrReadEven[9] ,\MainHalfControl:inst7|AddrReadEven[8] ,\MainHalfControl:inst7|AddrReadEven[7] ,\MainHalfControl:inst7|AddrReadEven[6] ,
\MainHalfControl:inst7|AddrReadEven[5] ,\MainHalfControl:inst7|AddrReadEven[4] ,\MainHalfControl:inst7|AddrReadEven[3] ,\MainHalfControl:inst7|AddrReadEven[2] ,\MainHalfControl:inst7|AddrReadEven[1] ,\MainHalfControl:inst7|AddrReadEven[0] }),
	.portbdataout({\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] }));
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .logical_ram_name = "CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~0_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[0] ),
	.datad(vcc),
	.combout(\MainHalfControl:inst7|Add1~0 ),
	.cout(\MainHalfControl:inst7|Add1~1 ));
defparam \MainHalfControl:inst7|Add1~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|Add1~0_I .lut_mask = "55AA";

cycloneii_lcell_ff \ResetGen:ResetGen|cnt[1]~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|cnt[1]~4 ),
	.ena(\ResetGen:ResetGen|LessThan0~0 ),
	.regout(\ResetGen:ResetGen|cnt[1] ));

cycloneii_lcell_comb \ResetGen:ResetGen|cnt[1]~4_I (
	.dataa(\ResetGen:ResetGen|cnt[1] ),
	.datab(\ResetGen:ResetGen|cnt[0] ),
	.datad(vcc),
	.combout(\ResetGen:ResetGen|cnt[1]~4 ),
	.cout(\ResetGen:ResetGen|cnt[1]~5 ));
defparam \ResetGen:ResetGen|cnt[1]~4_I .sum_lutc_input = "datac";
defparam \ResetGen:ResetGen|cnt[1]~4_I .lut_mask = "6688";

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan3~0_I (
	.dataa(\MainHalfControl:inst7|AddrReadOdd[7] ),
	.datab(\MainHalfControl:inst7|AddrReadOdd[8] ),
	.datac(\MainHalfControl:inst7|AddrReadOdd[9] ),
	.datad(\MainHalfControl:inst7|AddrReadOdd[10] ),
	.combout(\MainHalfControl:inst7|LessThan3~0 ));
defparam \MainHalfControl:inst7|LessThan3~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan3~0_I .lut_mask = "0001";

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan2~0_I (
	.dataa(\MainHalfControl:inst7|AddrWriteOdd[7] ),
	.datab(\MainHalfControl:inst7|AddrWriteOdd[8] ),
	.datac(\MainHalfControl:inst7|AddrWriteOdd[9] ),
	.datad(\MainHalfControl:inst7|AddrWriteOdd[10] ),
	.combout(\MainHalfControl:inst7|LessThan2~0 ));
defparam \MainHalfControl:inst7|LessThan2~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan2~0_I .lut_mask = "0001";

cycloneii_lcell_ff \MainHalfControl:inst7|SynchrMd~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|SynchrMt ),
	.regout(\MainHalfControl:inst7|SynchrMd ));

cycloneii_lcell_comb \MainHalfControl:inst7|CLKDividedCount~0_I (
	.dataa(\MainHalfControl:inst7|CLKDividedCount ),
	.combout(\MainHalfControl:inst7|CLKDividedCount~0 ));
defparam \MainHalfControl:inst7|CLKDividedCount~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|CLKDividedCount~0_I .lut_mask = "5555";

cycloneii_lcell_ff \MainHalfControl:inst7|CLKDividedCount~I (
	.clk(CLKFromGen),
	.datain(\MainHalfControl:inst7|CLKDividedCount~0 ),
	.regout(\MainHalfControl:inst7|CLKDividedCount ));

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~2_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[1] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~1 ),
	.combout(\MainHalfControl:inst7|Add1~2 ),
	.cout(\MainHalfControl:inst7|Add1~3 ));
defparam \MainHalfControl:inst7|Add1~2_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~2_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~4_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[2] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~3 ),
	.combout(\MainHalfControl:inst7|Add1~4 ),
	.cout(\MainHalfControl:inst7|Add1~5 ));
defparam \MainHalfControl:inst7|Add1~4_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~4_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~6_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[3] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~5 ),
	.combout(\MainHalfControl:inst7|Add1~6 ),
	.cout(\MainHalfControl:inst7|Add1~7 ));
defparam \MainHalfControl:inst7|Add1~6_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~6_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~8_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[4] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~7 ),
	.combout(\MainHalfControl:inst7|Add1~8 ),
	.cout(\MainHalfControl:inst7|Add1~9 ));
defparam \MainHalfControl:inst7|Add1~8_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~8_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~10_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[5] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~9 ),
	.combout(\MainHalfControl:inst7|Add1~10 ),
	.cout(\MainHalfControl:inst7|Add1~11 ));
defparam \MainHalfControl:inst7|Add1~10_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~10_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~12_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[6] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~11 ),
	.combout(\MainHalfControl:inst7|Add1~12 ),
	.cout(\MainHalfControl:inst7|Add1~13 ));
defparam \MainHalfControl:inst7|Add1~12_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~12_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~14_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[7] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~13 ),
	.combout(\MainHalfControl:inst7|Add1~14 ),
	.cout(\MainHalfControl:inst7|Add1~15 ));
defparam \MainHalfControl:inst7|Add1~14_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~14_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~16_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[8] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~15 ),
	.combout(\MainHalfControl:inst7|Add1~16 ),
	.cout(\MainHalfControl:inst7|Add1~17 ));
defparam \MainHalfControl:inst7|Add1~16_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~16_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~18_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[9] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~17 ),
	.combout(\MainHalfControl:inst7|Add1~18 ),
	.cout(\MainHalfControl:inst7|Add1~19 ));
defparam \MainHalfControl:inst7|Add1~18_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~18_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~20_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[10] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|Add1~19 ),
	.combout(\MainHalfControl:inst7|Add1~20 ),
	.cout(\MainHalfControl:inst7|Add1~21 ));
defparam \MainHalfControl:inst7|Add1~20_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~20_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|Add1~22_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11] ),
	.cin(\MainHalfControl:inst7|Add1~21 ),
	.combout(\MainHalfControl:inst7|Add1~22 ));
defparam \MainHalfControl:inst7|Add1~22_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|Add1~22_I .lut_mask = "5A5A";

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan1~1_I (
	.dataa(\MainHalfControl:inst7|LessThan1~0 ),
	.datad(\MainHalfControl:inst7|AddrReadEven[11] ),
	.combout(\MainHalfControl:inst7|LessThan1~1 ));
defparam \MainHalfControl:inst7|LessThan1~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan1~1_I .lut_mask = "AAFF";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[0]~12_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[0] ),
	.datad(vcc),
	.combout(\MainHalfControl:inst7|AddrWriteEven[0]~12 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[0]~13 ));
defparam \MainHalfControl:inst7|AddrWriteEven[0]~12_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrWriteEven[0]~12_I .lut_mask = "55AA";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[1]~14_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[1] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[0]~13 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[1]~14 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[1]~15 ));
defparam \MainHalfControl:inst7|AddrWriteEven[1]~14_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[1]~14_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[2]~16_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[2] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[1]~15 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[2]~16 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[2]~17 ));
defparam \MainHalfControl:inst7|AddrWriteEven[2]~16_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[2]~16_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[3]~18_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[3] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[2]~17 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[3]~18 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[3]~19 ));
defparam \MainHalfControl:inst7|AddrWriteEven[3]~18_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[3]~18_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[4]~20_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[4] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[3]~19 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[4]~20 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[4]~21 ));
defparam \MainHalfControl:inst7|AddrWriteEven[4]~20_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[4]~20_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[5]~22_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[5] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[4]~21 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[5]~22 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[5]~23 ));
defparam \MainHalfControl:inst7|AddrWriteEven[5]~22_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[5]~22_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[6]~24_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[6] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[5]~23 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[6]~24 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[6]~25 ));
defparam \MainHalfControl:inst7|AddrWriteEven[6]~24_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[6]~24_I .lut_mask = "A50A";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[7]~26_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[7] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[6]~25 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[7]~26 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[7]~27 ));
defparam \MainHalfControl:inst7|AddrWriteEven[7]~26_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[7]~26_I .lut_mask = "5A5F";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[8]~28_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[8] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[7]~27 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[8]~28 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[8]~29 ));
defparam \MainHalfControl:inst7|AddrWriteEven[8]~28_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[8]~28_I .lut_mask = "A50A";

cycloneii_lcell_comb \~GND~I (
	.combout(\~GND ));
defparam \~GND~I .sum_lutc_input = "datac";
defparam \~GND~I .lut_mask = "0000";

cycloneii_lcell_ff \MainHalfControl:inst7|SynchrMt~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(SynchrM),
	.regout(\MainHalfControl:inst7|SynchrMt ));

cycloneii_lcell_comb \ResetGen:ResetGen|cnt[0]~12_I (
	.datac(\ResetGen:ResetGen|LessThan0~0 ),
	.datad(\ResetGen:ResetGen|cnt[0] ),
	.combout(\ResetGen:ResetGen|cnt[0]~12 ));
defparam \ResetGen:ResetGen|cnt[0]~12_I .sum_lutc_input = "datac";
defparam \ResetGen:ResetGen|cnt[0]~12_I .lut_mask = "0FF0";

cycloneii_lcell_ff \ResetGen:ResetGen|cnt[0]~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|cnt[0]~12 ),
	.regout(\ResetGen:ResetGen|cnt[0] ));

cycloneii_lcell_comb \ResetGen:ResetGen|cnt[2]~6_I (
	.dataa(\ResetGen:ResetGen|cnt[2] ),
	.datad(vcc),
	.cin(\ResetGen:ResetGen|cnt[1]~5 ),
	.combout(\ResetGen:ResetGen|cnt[2]~6 ),
	.cout(\ResetGen:ResetGen|cnt[2]~7 ));
defparam \ResetGen:ResetGen|cnt[2]~6_I .sum_lutc_input = "cin";
defparam \ResetGen:ResetGen|cnt[2]~6_I .lut_mask = "5A5F";

cycloneii_lcell_ff \ResetGen:ResetGen|cnt[2]~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|cnt[2]~6 ),
	.ena(\ResetGen:ResetGen|LessThan0~0 ),
	.regout(\ResetGen:ResetGen|cnt[2] ));

cycloneii_lcell_comb \ResetGen:ResetGen|cnt[3]~8_I (
	.dataa(\ResetGen:ResetGen|cnt[3] ),
	.datad(vcc),
	.cin(\ResetGen:ResetGen|cnt[2]~7 ),
	.combout(\ResetGen:ResetGen|cnt[3]~8 ),
	.cout(\ResetGen:ResetGen|cnt[3]~9 ));
defparam \ResetGen:ResetGen|cnt[3]~8_I .sum_lutc_input = "cin";
defparam \ResetGen:ResetGen|cnt[3]~8_I .lut_mask = "A50A";

cycloneii_lcell_ff \ResetGen:ResetGen|cnt[3]~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|cnt[3]~8 ),
	.ena(\ResetGen:ResetGen|LessThan0~0 ),
	.regout(\ResetGen:ResetGen|cnt[3] ));

cycloneii_lcell_comb \ResetGen:ResetGen|cnt[4]~10_I (
	.dataa(\ResetGen:ResetGen|cnt[4] ),
	.cin(\ResetGen:ResetGen|cnt[3]~9 ),
	.combout(\ResetGen:ResetGen|cnt[4]~10 ));
defparam \ResetGen:ResetGen|cnt[4]~10_I .sum_lutc_input = "cin";
defparam \ResetGen:ResetGen|cnt[4]~10_I .lut_mask = "5A5A";

cycloneii_lcell_ff \ResetGen:ResetGen|cnt[4]~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|cnt[4]~10 ),
	.ena(\ResetGen:ResetGen|LessThan0~0 ),
	.regout(\ResetGen:ResetGen|cnt[4] ));

cycloneii_lcell_comb \ResetGen:ResetGen|LessThan0~0_I (
	.dataa(\ResetGen:ResetGen|cnt[1] ),
	.datab(\ResetGen:ResetGen|cnt[2] ),
	.datac(\ResetGen:ResetGen|cnt[3] ),
	.datad(\ResetGen:ResetGen|cnt[4] ),
	.combout(\ResetGen:ResetGen|LessThan0~0 ));
defparam \ResetGen:ResetGen|LessThan0~0_I .sum_lutc_input = "datac";
defparam \ResetGen:ResetGen|LessThan0~0_I .lut_mask = "7FFF";

cycloneii_lcell_ff \ResetGen:ResetGen|Reset~I (
	.clk(CLKFromGen),
	.datain(\ResetGen:ResetGen|LessThan0~0 ),
	.regout(\ResetGen:ResetGen|Reset ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[3]~36_I (
	.dataa(\MainHalfControl:inst7|SynchrMd ),
	.datac(\MainHalfControl:inst7|SynchrMt ),
	.datad(\ResetGen:ResetGen|Reset ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[3]~36 ));
defparam \MainHalfControl:inst7|AddrWriteEven[3]~36_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrWriteEven[3]~36_I .lut_mask = "FF50";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[3]~37_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[11] ),
	.datab(\MainHalfControl:inst7|LessThan0~0 ),
	.datac(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[3]~37 ));
defparam \MainHalfControl:inst7|AddrWriteEven[3]~37_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrWriteEven[3]~37_I .lut_mask = "F7F7";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[8]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[8]~28 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[8] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[9]~30_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[9] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[8]~29 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[9]~30 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[9]~31 ));
defparam \MainHalfControl:inst7|AddrWriteEven[9]~30_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[9]~30_I .lut_mask = "5A5F";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[9]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[9]~30 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[9] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[10]~32_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[10] ),
	.datad(vcc),
	.cin(\MainHalfControl:inst7|AddrWriteEven[9]~31 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[10]~32 ),
	.cout(\MainHalfControl:inst7|AddrWriteEven[10]~33 ));
defparam \MainHalfControl:inst7|AddrWriteEven[10]~32_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[10]~32_I .lut_mask = "A50A";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[10]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[10]~32 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[10] ));

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan0~0_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[7] ),
	.datab(\MainHalfControl:inst7|AddrWriteEven[8] ),
	.datac(\MainHalfControl:inst7|AddrWriteEven[9] ),
	.datad(\MainHalfControl:inst7|AddrWriteEven[10] ),
	.combout(\MainHalfControl:inst7|LessThan0~0 ));
defparam \MainHalfControl:inst7|LessThan0~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan0~0_I .lut_mask = "FFFE";

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan0~1_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[11] ),
	.datab(\MainHalfControl:inst7|LessThan0~0 ),
	.combout(\MainHalfControl:inst7|LessThan0~1 ));
defparam \MainHalfControl:inst7|LessThan0~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan0~1_I .lut_mask = "7777";

cycloneii_lcell_ff \MainHalfControl:inst7|WrEnt~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|LessThan0~1 ),
	.ena(\ResetGen:ResetGen|__ALT_INV__Reset ),
	.regout(\MainHalfControl:inst7|WrEnt ));

cycloneii_lcell_ff \MainHalfControl:inst7|WrEnd~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|WrEnt ),
	.ena(\ResetGen:ResetGen|__ALT_INV__Reset ),
	.regout(\MainHalfControl:inst7|WrEnd ));

cycloneii_lcell_comb \MainHalfControl:inst7|always7~0_I (
	.dataa(\MainHalfControl:inst7|WrEnt ),
	.datad(\MainHalfControl:inst7|WrEnd ),
	.combout(\MainHalfControl:inst7|always7~0 ));
defparam \MainHalfControl:inst7|always7~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|always7~0_I .lut_mask = "00AA";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven[11]~13_I (
	.dataa(\ResetGen:ResetGen|Reset ),
	.datab(\MainHalfControl:inst7|Add1~22 ),
	.datac(\MainHalfControl:inst7|LessThan1~1 ),
	.datad(\MainHalfControl:inst7|always7~0 ),
	.combout(\MainHalfControl:inst7|AddrReadEven[11]~13 ));
defparam \MainHalfControl:inst7|AddrReadEven[11]~13_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven[11]~13_I .lut_mask = "EAEF";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[11]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[11]~13 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[11] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[11]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[11] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[11] ));

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan3~1_I (
	.dataa(\MainHalfControl:inst7|LessThan3~0 ),
	.datad(\MainHalfControl:inst7|AddrReadOdd[11] ),
	.combout(\MainHalfControl:inst7|LessThan3~1 ));
defparam \MainHalfControl:inst7|LessThan3~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan3~1_I .lut_mask = "AAFF";

cycloneii_lcell_ff \MainHalfControl:inst7|ReadyBuff~I (
	.clk(\MainHalfControl:inst7|CLKDividedCount ),
	.datain(\MainHalfControl:inst7|LessThan3~1 ),
	.regout(\MainHalfControl:inst7|ReadyBuff ));

cycloneii_lcell_comb \Switcher:inst|Mux0~0_I (
	.dataa(PC[15]),
	.datab(\MainHalfControl:inst7|ReadyBuff ),
	.datac(InputCV[0]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux0~0 ));
defparam \Switcher:inst|Mux0~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux0~0_I .lut_mask = "00AC";

cycloneii_lcell_comb \Switcher:inst|Mux0~1_I (
	.dataa(\Switcher:inst|Mux0~0 ),
	.datab(PD[15]),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux0~1 ));
defparam \Switcher:inst|Mux0~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux0~1_I .lut_mask = "EAAA";

cycloneii_lcell_comb \Switcher:inst|Mux1~0_I (
	.dataa(PC[14]),
	.datab(InputCV[0]),
	.datac(\MainHalfControl:inst7|CLKDividedCount ),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux1~0 ));
defparam \Switcher:inst|Mux1~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux1~0_I .lut_mask = "008B";

cycloneii_lcell_comb \Switcher:inst|Mux1~1_I (
	.dataa(\Switcher:inst|Mux1~0 ),
	.datab(InputCV[1]),
	.datac(InputCV[0]),
	.datad(PD[14]),
	.combout(\Switcher:inst|Mux1~1 ));
defparam \Switcher:inst|Mux1~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux1~1_I .lut_mask = "EAAA";

cycloneii_lcell_comb \Switcher:inst|Mux2~0_I (
	.dataa(InputCV[0]),
	.datab(PD[13]),
	.datac(PC[13]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux2~0 ));
defparam \Switcher:inst|Mux2~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux2~0_I .lut_mask = "88A0";

cycloneii_lcell_comb \MainHalfControl:inst7|RAMWriteClock~0_I (
	.dataa(\MainHalfControl:inst7|RAMWriteClock ),
	.combout(\MainHalfControl:inst7|RAMWriteClock~0 ));
defparam \MainHalfControl:inst7|RAMWriteClock~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|RAMWriteClock~0_I .lut_mask = "5555";

cycloneii_lcell_ff \MainHalfControl:inst7|RAMWriteClock~I (
	.clk(CLKFromADC),
	.datain(\MainHalfControl:inst7|RAMWriteClock~0 ),
	.regout(\MainHalfControl:inst7|RAMWriteClock ));

cycloneii_lcell_comb \MainHalfControl:inst7|CLKDividedPos~0_I (
	.dataa(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|CLKDividedPos~0 ));
defparam \MainHalfControl:inst7|CLKDividedPos~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|CLKDividedPos~0_I .lut_mask = "5555";

cycloneii_lcell_ff \MainHalfControl:inst7|CLKDividedPos~I (
	.clk(\MainHalfControl:inst7|CLKDividedCount ),
	.datain(\MainHalfControl:inst7|CLKDividedPos~0 ),
	.regout(\MainHalfControl:inst7|CLKDividedPos ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrWriteEven[11]~34_I (
	.dataa(\MainHalfControl:inst7|AddrWriteEven[11] ),
	.cin(\MainHalfControl:inst7|AddrWriteEven[10]~33 ),
	.combout(\MainHalfControl:inst7|AddrWriteEven[11]~34 ));
defparam \MainHalfControl:inst7|AddrWriteEven[11]~34_I .sum_lutc_input = "cin";
defparam \MainHalfControl:inst7|AddrWriteEven[11]~34_I .lut_mask = "5A5A";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[11]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[11]~34 ),
	.sdata(\ResetGen:ResetGen|Reset ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[11] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[11]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[11] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[11] ));

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan2~1_I (
	.dataa(\MainHalfControl:inst7|LessThan2~0 ),
	.datad(\MainHalfControl:inst7|AddrWriteOdd[11] ),
	.combout(\MainHalfControl:inst7|LessThan2~1 ));
defparam \MainHalfControl:inst7|LessThan2~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan2~1_I .lut_mask = "AAFF";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[0]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[0]~12 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[0] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[0]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[0] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[0] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[1]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[1]~14 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[1] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[1]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[1] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[1] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[2]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[2]~16 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[2] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[2]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[2] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[2] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[3]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[3]~18 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[3] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[3]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[3] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[3] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[4]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[4]~20 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[4] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[4]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[4] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[4] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[5]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[5]~22 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[5] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[5]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[5] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[5] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[6]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[6]~24 ),
	.sdata(\~GND ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[6] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[6]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[6] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[6] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteEven[7]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[7]~26 ),
	.sdata(\ResetGen:ResetGen|Reset ),
	.sload(\MainHalfControl:inst7|AddrWriteEven[3]~36 ),
	.ena(\MainHalfControl:inst7|AddrWriteEven[3]~37 ),
	.regout(\MainHalfControl:inst7|AddrWriteEven[7] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[7]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[7] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[7] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[8]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[8] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[8] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[9]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[9] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[9] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrWriteOdd[10]~I (
	.clk(\MainHalfControl:inst7|RAMWriteClock ),
	.datain(\MainHalfControl:inst7|AddrWriteEven[10] ),
	.regout(\MainHalfControl:inst7|AddrWriteOdd[10] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven[11]~0_I (
	.dataa(\MainHalfControl:inst7|LessThan1~0 ),
	.datab(\MainHalfControl:inst7|AddrReadEven[11] ),
	.datac(\MainHalfControl:inst7|always7~0 ),
	.datad(\ResetGen:ResetGen|Reset ),
	.combout(\MainHalfControl:inst7|AddrReadEven[11]~0 ));
defparam \MainHalfControl:inst7|AddrReadEven[11]~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven[11]~0_I .lut_mask = "00BF";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~1_I (
	.dataa(\MainHalfControl:inst7|Add1~0 ),
	.datab(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~1 ));
defparam \MainHalfControl:inst7|AddrReadEven~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~1_I .lut_mask = "8888";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~10_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~16 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~10 ));
defparam \MainHalfControl:inst7|AddrReadEven~10_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~10_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[8]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~10 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[8] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~11_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~18 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~11 ));
defparam \MainHalfControl:inst7|AddrReadEven~11_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~11_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[9]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~11 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[9] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~12_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~20 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~12 ));
defparam \MainHalfControl:inst7|AddrReadEven~12_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~12_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[10]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~12 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[10] ));

cycloneii_lcell_comb \MainHalfControl:inst7|LessThan1~0_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[7] ),
	.datab(\MainHalfControl:inst7|AddrReadEven[8] ),
	.datac(\MainHalfControl:inst7|AddrReadEven[9] ),
	.datad(\MainHalfControl:inst7|AddrReadEven[10] ),
	.combout(\MainHalfControl:inst7|LessThan1~0 ));
defparam \MainHalfControl:inst7|LessThan1~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|LessThan1~0_I .lut_mask = "0001";

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven[11]~2_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11] ),
	.datab(\ResetGen:ResetGen|Reset ),
	.datac(\MainHalfControl:inst7|LessThan1~0 ),
	.datad(\MainHalfControl:inst7|always7~0 ),
	.combout(\MainHalfControl:inst7|AddrReadEven[11]~2 ));
defparam \MainHalfControl:inst7|AddrReadEven[11]~2_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven[11]~2_I .lut_mask = "FFFD";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[0]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~1 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[0] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[0]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[0] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[0] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~3_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~2 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~3 ));
defparam \MainHalfControl:inst7|AddrReadEven~3_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~3_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[1]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~3 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[1] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[1]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[1] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[1] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~4_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~4 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~4 ));
defparam \MainHalfControl:inst7|AddrReadEven~4_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~4_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[2]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~4 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[2] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[2]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[2] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[2] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~5_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~6 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~5 ));
defparam \MainHalfControl:inst7|AddrReadEven~5_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~5_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[3]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~5 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[3] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[3]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[3] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[3] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~6_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~8 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~6 ));
defparam \MainHalfControl:inst7|AddrReadEven~6_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~6_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[4]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~6 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[4] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[4]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[4] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[4] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~7_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~10 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~7 ));
defparam \MainHalfControl:inst7|AddrReadEven~7_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~7_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[5]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~7 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[5] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[5]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[5] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[5] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~8_I (
	.dataa(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datab(\MainHalfControl:inst7|Add1~12 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~8 ));
defparam \MainHalfControl:inst7|AddrReadEven~8_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~8_I .lut_mask = "8888";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[6]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~8 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[6] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[6]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[6] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[6] ));

cycloneii_lcell_comb \MainHalfControl:inst7|AddrReadEven~9_I (
	.dataa(\ResetGen:ResetGen|Reset ),
	.datab(\MainHalfControl:inst7|AddrReadEven[11]~0 ),
	.datac(\MainHalfControl:inst7|Add1~14 ),
	.combout(\MainHalfControl:inst7|AddrReadEven~9 ));
defparam \MainHalfControl:inst7|AddrReadEven~9_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|AddrReadEven~9_I .lut_mask = "EAEA";

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadEven[7]~I (
	.clk(\MainHalfControl:inst7|CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven~9 ),
	.ena(\MainHalfControl:inst7|AddrReadEven[11]~2 ),
	.regout(\MainHalfControl:inst7|AddrReadEven[7] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[7]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[7] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[7] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[8]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[8] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[8] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[9]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[9] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[9] ));

cycloneii_lcell_ff \MainHalfControl:inst7|AddrReadOdd[10]~I (
	.clk(\MainHalfControl:inst7|__ALT_INV__CLKDividedPos ),
	.datain(\MainHalfControl:inst7|AddrReadEven[10] ),
	.regout(\MainHalfControl:inst7|AddrReadOdd[10] ));

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[13]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a13 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[13]~0_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[13] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[13]~0 ));
defparam \MainHalfControl:inst7|DataOutSlow[13]~0_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[13]~0_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux2~1_I (
	.dataa(\Switcher:inst|Mux2~0 ),
	.datab(InputCV[1]),
	.datac(InputCV[0]),
	.datad(\MainHalfControl:inst7|DataOutSlow[13]~0 ),
	.combout(\Switcher:inst|Mux2~1 ));
defparam \Switcher:inst|Mux2~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux2~1_I .lut_mask = "AAAB";

cycloneii_lcell_comb \Switcher:inst|Mux3~0_I (
	.dataa(InputCV[0]),
	.datab(PD[12]),
	.datac(PC[12]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux3~0 ));
defparam \Switcher:inst|Mux3~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux3~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[12]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a12 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[12]~1_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[12] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[12]~1 ));
defparam \MainHalfControl:inst7|DataOutSlow[12]~1_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[12]~1_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux3~1_I (
	.dataa(\Switcher:inst|Mux3~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[12]~1 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux3~1 ));
defparam \Switcher:inst|Mux3~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux3~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux4~0_I (
	.dataa(InputCV[0]),
	.datab(PD[11]),
	.datac(PC[11]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux4~0 ));
defparam \Switcher:inst|Mux4~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux4~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[11]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a11 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[11]~2_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[11] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[11]~2 ));
defparam \MainHalfControl:inst7|DataOutSlow[11]~2_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[11]~2_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux4~1_I (
	.dataa(\Switcher:inst|Mux4~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[11]~2 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux4~1 ));
defparam \Switcher:inst|Mux4~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux4~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux5~0_I (
	.dataa(InputCV[0]),
	.datab(PD[10]),
	.datac(PC[10]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux5~0 ));
defparam \Switcher:inst|Mux5~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux5~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[10]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a10 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[10]~3_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[10] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[10]~3 ));
defparam \MainHalfControl:inst7|DataOutSlow[10]~3_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[10]~3_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux5~1_I (
	.dataa(\Switcher:inst|Mux5~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[10]~3 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux5~1 ));
defparam \Switcher:inst|Mux5~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux5~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux6~0_I (
	.dataa(InputCV[0]),
	.datab(PD[9]),
	.datac(PC[9]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux6~0 ));
defparam \Switcher:inst|Mux6~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux6~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[9]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a9 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[9]~4_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[9] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[9]~4 ));
defparam \MainHalfControl:inst7|DataOutSlow[9]~4_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[9]~4_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux6~1_I (
	.dataa(\Switcher:inst|Mux6~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[9]~4 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux6~1 ));
defparam \Switcher:inst|Mux6~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux6~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux7~0_I (
	.dataa(InputCV[0]),
	.datab(PD[8]),
	.datac(PC[8]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux7~0 ));
defparam \Switcher:inst|Mux7~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux7~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[8]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a8 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[8]~5_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[8] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[8]~5 ));
defparam \MainHalfControl:inst7|DataOutSlow[8]~5_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[8]~5_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux7~1_I (
	.dataa(\Switcher:inst|Mux7~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[8]~5 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux7~1 ));
defparam \Switcher:inst|Mux7~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux7~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux8~0_I (
	.dataa(InputCV[0]),
	.datab(PD[7]),
	.datac(PC[7]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux8~0 ));
defparam \Switcher:inst|Mux8~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux8~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[7]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a7 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[7]~6_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[7] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[7]~6 ));
defparam \MainHalfControl:inst7|DataOutSlow[7]~6_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[7]~6_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux8~1_I (
	.dataa(\Switcher:inst|Mux8~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[7]~6 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux8~1 ));
defparam \Switcher:inst|Mux8~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux8~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux9~0_I (
	.dataa(InputCV[0]),
	.datab(PD[6]),
	.datac(PC[6]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux9~0 ));
defparam \Switcher:inst|Mux9~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux9~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[6]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a6 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[6]~7_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[6] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[6]~7 ));
defparam \MainHalfControl:inst7|DataOutSlow[6]~7_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[6]~7_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux9~1_I (
	.dataa(\Switcher:inst|Mux9~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[6]~7 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux9~1 ));
defparam \Switcher:inst|Mux9~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux9~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux10~0_I (
	.dataa(InputCV[0]),
	.datab(PD[5]),
	.datac(PC[5]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux10~0 ));
defparam \Switcher:inst|Mux10~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux10~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[5]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a5 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[5]~8_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[5] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[5]~8 ));
defparam \MainHalfControl:inst7|DataOutSlow[5]~8_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[5]~8_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux10~1_I (
	.dataa(\Switcher:inst|Mux10~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[5]~8 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux10~1 ));
defparam \Switcher:inst|Mux10~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux10~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux11~0_I (
	.dataa(InputCV[0]),
	.datab(PD[4]),
	.datac(PC[4]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux11~0 ));
defparam \Switcher:inst|Mux11~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux11~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[4]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a4 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[4]~9_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[4] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[4]~9 ));
defparam \MainHalfControl:inst7|DataOutSlow[4]~9_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[4]~9_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux11~1_I (
	.dataa(\Switcher:inst|Mux11~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[4]~9 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux11~1 ));
defparam \Switcher:inst|Mux11~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux11~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux12~0_I (
	.dataa(InputCV[0]),
	.datab(PD[3]),
	.datac(PC[3]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux12~0 ));
defparam \Switcher:inst|Mux12~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux12~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[3]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a3 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[3]~10_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[3] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[3]~10 ));
defparam \MainHalfControl:inst7|DataOutSlow[3]~10_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[3]~10_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux12~1_I (
	.dataa(\Switcher:inst|Mux12~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[3]~10 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux12~1 ));
defparam \Switcher:inst|Mux12~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux12~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux13~0_I (
	.dataa(InputCV[0]),
	.datab(PD[2]),
	.datac(PC[2]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux13~0 ));
defparam \Switcher:inst|Mux13~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux13~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[2]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a2 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[2]~11_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[2] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[2]~11 ));
defparam \MainHalfControl:inst7|DataOutSlow[2]~11_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[2]~11_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux13~1_I (
	.dataa(\Switcher:inst|Mux13~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[2]~11 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux13~1 ));
defparam \Switcher:inst|Mux13~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux13~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux14~0_I (
	.dataa(InputCV[0]),
	.datab(PD[1]),
	.datac(PC[1]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux14~0 ));
defparam \Switcher:inst|Mux14~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux14~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[1]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a1 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[1]~12_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[1] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[1]~12 ));
defparam \MainHalfControl:inst7|DataOutSlow[1]~12_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[1]~12_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux14~1_I (
	.dataa(\Switcher:inst|Mux14~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[1]~12 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux14~1 ));
defparam \Switcher:inst|Mux14~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux14~1_I .lut_mask = "AAAE";

cycloneii_lcell_comb \Switcher:inst|Mux15~0_I (
	.dataa(InputCV[0]),
	.datab(PD[0]),
	.datac(PC[0]),
	.datad(InputCV[1]),
	.combout(\Switcher:inst|Mux15~0 ));
defparam \Switcher:inst|Mux15~0_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux15~0_I .lut_mask = "88A0";

cycloneii_ram_block \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 (
	.portawe(\MainHalfControl:inst7|LessThan2~1 ),
	.portbrewe(vcc),
	.clk0(\MainHalfControl:inst7|__ALT_INV__RAMWriteClock ),
	.clk1(\MainHalfControl:inst7|CLKDividedPos ),
	.ena0(\MainHalfControl:inst7|LessThan2~1 ),
	.portadatain({Data[0]}),
	.portaaddr({\MainHalfControl:inst7|AddrWriteOdd[11] ,\MainHalfControl:inst7|AddrWriteOdd[10] ,\MainHalfControl:inst7|AddrWriteOdd[9] ,\MainHalfControl:inst7|AddrWriteOdd[8] ,\MainHalfControl:inst7|AddrWriteOdd[7] ,\MainHalfControl:inst7|AddrWriteOdd[6] ,
\MainHalfControl:inst7|AddrWriteOdd[5] ,\MainHalfControl:inst7|AddrWriteOdd[4] ,\MainHalfControl:inst7|AddrWriteOdd[3] ,\MainHalfControl:inst7|AddrWriteOdd[2] ,\MainHalfControl:inst7|AddrWriteOdd[1] ,\MainHalfControl:inst7|AddrWriteOdd[0] }),
	.portbaddr({\MainHalfControl:inst7|AddrReadOdd[11] ,\MainHalfControl:inst7|AddrReadOdd[10] ,\MainHalfControl:inst7|AddrReadOdd[9] ,\MainHalfControl:inst7|AddrReadOdd[8] ,\MainHalfControl:inst7|AddrReadOdd[7] ,\MainHalfControl:inst7|AddrReadOdd[6] ,
\MainHalfControl:inst7|AddrReadOdd[5] ,\MainHalfControl:inst7|AddrReadOdd[4] ,\MainHalfControl:inst7|AddrReadOdd[3] ,\MainHalfControl:inst7|AddrReadOdd[2] ,\MainHalfControl:inst7|AddrReadOdd[1] ,\MainHalfControl:inst7|AddrReadOdd[0] }),
	.portbdataout({\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] }));
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .ram_block_type = "auto";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .logical_ram_name = "CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ALTSYNCRAM";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2176;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_last_address = 2175;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|ram_block1a0 .safe_write = "err_on_2clk";

cycloneii_lcell_comb \MainHalfControl:inst7|DataOutSlow[0]~13_I (
	.dataa(\CorRAMHalf:CarRAMEven|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] ),
	.datab(\CorRAMHalf:CarRAMOdd|altsyncram:altsyncram_component|altsyncram_0cl1:auto_generated|q_b[0] ),
	.datad(\MainHalfControl:inst7|CLKDividedPos ),
	.combout(\MainHalfControl:inst7|DataOutSlow[0]~13 ));
defparam \MainHalfControl:inst7|DataOutSlow[0]~13_I .sum_lutc_input = "datac";
defparam \MainHalfControl:inst7|DataOutSlow[0]~13_I .lut_mask = "AACC";

cycloneii_lcell_comb \Switcher:inst|Mux15~1_I (
	.dataa(\Switcher:inst|Mux15~0 ),
	.datab(\MainHalfControl:inst7|DataOutSlow[0]~13 ),
	.datac(InputCV[1]),
	.datad(InputCV[0]),
	.combout(\Switcher:inst|Mux15~1 ));
defparam \Switcher:inst|Mux15~1_I .sum_lutc_input = "datac";
defparam \Switcher:inst|Mux15~1_I .lut_mask = "AAAE";

assign CLKonADC = CLKFromGen;

assign BuffOn = ReadyFromDD3;

assign BuffCLK = ClockFromDD3;

assign ReadyToDD3 = \MainHalfControl:inst7|ReadyBuff ;

assign ClockToDD3 = ~ \MainHalfControl:inst7|CLKDividedCount ;

assign DataAnalyzer[15] = \Switcher:inst|Mux0~1 ;

assign DataAnalyzer[14] = \Switcher:inst|Mux1~1 ;

assign DataAnalyzer[13] = \Switcher:inst|Mux2~1 ;

assign DataAnalyzer[12] = \Switcher:inst|Mux3~1 ;

assign DataAnalyzer[11] = \Switcher:inst|Mux4~1 ;

assign DataAnalyzer[10] = \Switcher:inst|Mux5~1 ;

assign DataAnalyzer[9] = \Switcher:inst|Mux6~1 ;

assign DataAnalyzer[8] = \Switcher:inst|Mux7~1 ;

assign DataAnalyzer[7] = \Switcher:inst|Mux8~1 ;

assign DataAnalyzer[6] = \Switcher:inst|Mux9~1 ;

assign DataAnalyzer[5] = \Switcher:inst|Mux10~1 ;

assign DataAnalyzer[4] = \Switcher:inst|Mux11~1 ;

assign DataAnalyzer[3] = \Switcher:inst|Mux12~1 ;

assign DataAnalyzer[2] = \Switcher:inst|Mux13~1 ;

assign DataAnalyzer[1] = \Switcher:inst|Mux14~1 ;

assign DataAnalyzer[0] = \Switcher:inst|Mux15~1 ;

assign DataMem[13] = DataFromDD3[13];

assign DataMem[12] = DataFromDD3[12];

assign DataMem[11] = DataFromDD3[11];

assign DataMem[10] = DataFromDD3[10];

assign DataMem[9] = DataFromDD3[9];

assign DataMem[8] = DataFromDD3[8];

assign DataMem[7] = DataFromDD3[7];

assign DataMem[6] = DataFromDD3[6];

assign DataMem[5] = DataFromDD3[5];

assign DataMem[4] = DataFromDD3[4];

assign DataMem[3] = DataFromDD3[3];

assign DataMem[2] = DataFromDD3[2];

assign DataMem[1] = DataFromDD3[1];

assign DataMem[0] = DataFromDD3[0];

assign DataToDD3[13] = ~ \MainHalfControl:inst7|DataOutSlow[13]~0 ;

assign DataToDD3[12] = \MainHalfControl:inst7|DataOutSlow[12]~1 ;

assign DataToDD3[11] = \MainHalfControl:inst7|DataOutSlow[11]~2 ;

assign DataToDD3[10] = \MainHalfControl:inst7|DataOutSlow[10]~3 ;

assign DataToDD3[9] = \MainHalfControl:inst7|DataOutSlow[9]~4 ;

assign DataToDD3[8] = \MainHalfControl:inst7|DataOutSlow[8]~5 ;

assign DataToDD3[7] = \MainHalfControl:inst7|DataOutSlow[7]~6 ;

assign DataToDD3[6] = \MainHalfControl:inst7|DataOutSlow[6]~7 ;

assign DataToDD3[5] = \MainHalfControl:inst7|DataOutSlow[5]~8 ;

assign DataToDD3[4] = \MainHalfControl:inst7|DataOutSlow[4]~9 ;

assign DataToDD3[3] = \MainHalfControl:inst7|DataOutSlow[3]~10 ;

assign DataToDD3[2] = \MainHalfControl:inst7|DataOutSlow[2]~11 ;

assign DataToDD3[1] = \MainHalfControl:inst7|DataOutSlow[1]~12 ;

assign DataToDD3[0] = \MainHalfControl:inst7|DataOutSlow[0]~13 ;

endmodule
