{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 6 -x 2400 -y 1230 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 6 -x 2400 -y 910 -defaultsOSRD
preplace port CM3_CODE_AXI3 -pg 1 -lvl 6 -x 2400 -y 120 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -160 -y 940 -defaultsOSRD
preplace port TDI -pg 1 -lvl 0 -x -160 -y 340 -defaultsOSRD
preplace port nTRST -pg 1 -lvl 0 -x -160 -y 320 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -160 -y 1000 -defaultsOSRD
preplace port ext_clock -pg 1 -lvl 6 -x 2400 -y 1000 -defaultsOSRD
preplace port locked -pg 1 -lvl 0 -x -160 -y 840 -defaultsOSRD
preplace port TDO -pg 1 -lvl 6 -x 2400 -y 300 -defaultsOSRD
preplace port nTDOEN -pg 1 -lvl 6 -x 2400 -y 320 -defaultsOSRD
preplace port SWV -pg 1 -lvl 6 -x 2400 -y 400 -defaultsOSRD
preplace port SWDI -pg 1 -lvl 0 -x -160 -y 300 -defaultsOSRD
preplace port SWCLK -pg 1 -lvl 0 -x -160 -y 270 -defaultsOSRD
preplace port JTAGNSW -pg 1 -lvl 6 -x 2400 -y 220 -defaultsOSRD
preplace port JTAGTOP -pg 1 -lvl 6 -x 2400 -y 240 -defaultsOSRD
preplace port SWDO -pg 1 -lvl 6 -x 2400 -y 260 -defaultsOSRD
preplace port SWDOEN -pg 1 -lvl 6 -x 2400 -y 280 -defaultsOSRD
preplace portBus M3_RESET_OUT -pg 1 -lvl 6 -x 2400 -y 1250 -defaultsOSRD
preplace portBus CFGITCMEN -pg 1 -lvl 0 -x -160 -y 210 -defaultsOSRD
preplace inst Clocks_and_Resets -pg 1 -lvl 4 -x 1330 -y 1160 -defaultsOSRD
preplace inst Cortex_M3_0 -pg 1 -lvl 4 -x 1330 -y 250 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1330 -y 650 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1330 -y 910 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 670 -y 560 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1330 -y 1440 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 2240 -y 650 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 670 -y 930 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 360 -y 540 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 360 -y 640 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x 360 -y 740 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x 360 -y 840 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x 360 -y 940 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 1 -x 360 -y 1040 -defaultsOSRD
preplace inst xlconstant_7 -pg 1 -lvl 1 -x 360 -y 1140 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 1 4 500 1360 N 1360 N 1360 1530J
preplace netloc clk_wiz_0_clk_out1 1 1 5 490 390 N 390 1000 1000 1560 1000 N
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 3 2 1070 1260 1530J
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 1 4 500 400 N 400 970 460 1530
preplace netloc sys_clock_1 1 0 4 -130J 1210 490 1130 N 1130 N
preplace netloc xlconcat_0_dout 1 2 2 820 170 N
preplace netloc Clocks_and_Resets_sysresetn 1 3 3 1060 1250 1560 1250 N
preplace netloc Clocks_and_Resets_dbgresetn 1 3 2 1040 20 1550
preplace netloc TDI_1 1 0 4 NJ 340 N 340 N 340 1010
preplace netloc nTRST_1 1 0 4 NJ 320 N 320 N 320 1020
preplace netloc Cortex_M3_0_SYSRESETREQ 1 3 2 1050 40 1530
preplace netloc reset_1 1 0 4 -140J 1220 N 1220 N 1220 1020
preplace netloc locked_1 1 0 4 -120J 1200 N 1200 N 1200 1040
preplace netloc Cortex_M3_0_TDO 1 4 2 N 300 NJ
preplace netloc Cortex_M3_0_nTDOEN 1 4 2 N 320 NJ
preplace netloc Cortex_M3_0_SWV 1 4 2 N 400 NJ
preplace netloc SWDI_1 1 0 4 NJ 300 N 300 N 300 1030
preplace netloc SWCLK_1 1 0 4 NJ 270 N 270 N 270 1040
preplace netloc Cortex_M3_0_JTAGNSW 1 4 2 N 220 NJ
preplace netloc Cortex_M3_0_JTAGTOP 1 4 2 N 240 NJ
preplace netloc Cortex_M3_0_SWDO 1 4 2 N 260 NJ
preplace netloc Cortex_M3_0_SWDOEN 1 4 2 N 280 NJ
preplace netloc CFGITCMEN_1 1 0 4 NJ 210 N 210 N 210 N
preplace netloc xlconstant_1_dout 1 1 1 480 540n
preplace netloc xlconstant_2_dout 1 1 1 470 640n
preplace netloc xlconstant_3_dout 1 1 1 460 740n
preplace netloc xlconstant_4_dout 1 1 1 450 840n
preplace netloc xlconstant_5_dout 1 1 1 440 940n
preplace netloc xlconstant_6_dout 1 1 1 450 980n
preplace netloc xlconstant_7_dout 1 1 1 470 1000n
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 N 580 970
preplace netloc axi_uartlite_0_UART 1 4 2 1570 1230 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 N 540 990
preplace netloc Cortex_M3_0_CM3_SYS_AXI3 1 1 4 480 30 N 30 N 30 1540
preplace netloc axi_gpio_0_GPIO 1 4 2 N 910 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 650
preplace netloc Cortex_M3_0_CM3_CODE_AXI3 1 4 2 N 120 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 N 560 980
levelinfo -pg 1 -160 360 670 950 1330 2240 2400
pagesize -pg 1 -db -bbox -sgen -330 -90 2600 1520
"
}
0
