// Seed: 4223280545
module module_0;
  assign id_1 = 1 < (1 ? 1'd0 : 1) & 1;
  always_ff id_1 <= "";
  reg id_2, id_3;
  wire id_4;
  initial @(posedge id_1 or posedge 1 - 1 or($display(id_1, id_2, ~id_2))) id_2 <= 1;
  wire id_5, id_6;
  assign #1 id_4 = id_5;
  wire id_7;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  uwire id_4 = id_1;
  assign id_2 = 1;
  module_0();
  wire id_5;
  wire id_6;
endmodule
