<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
   type="SYSTEM_VERILOG"
   library="qspi_inf_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="qspi_inf_mux" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="avst_fifo" />
 <file
   path="simulation/submodules/inf_sc_fifo_ser_data.v"
   type="VERILOG"
   library="inf_sc_fifo_ser_data" />
 <file
   path="simulation/submodules/qspi_inf_mux.v"
   type="VERILOG"
   library="qspi_inf_mux" />
 <file
   path="simulation/submodules/avst_fifo.v"
   type="VERILOG"
   library="avst_fifo" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
   type="VERILOG"
   library="qspi_inf_inst" />
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
   type="SYSTEM_VERILOG"
   library="qspi_inf_inst" />
 <file
   path="simulation/submodules/intel_generic_serial_flash_interface_cmd.sv"
   type="SYSTEM_VERILOG"
   library="serial_flash_inf_cmd_gen_inst" />
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
   type="SYSTEM_VERILOG"
   library="multiplexer" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="multiplexer" />
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
   type="SYSTEM_VERILOG"
   library="merlin_demultiplexer_0" />
 <file
   path="simulation/submodules/intel_generic_serial_flash_interface_addr.sv"
   type="SYSTEM_VERILOG"
   library="xip_addr_adaption" />
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
   type="SYSTEM_VERILOG"
   library="xip_controller" />
 <file
   path="simulation/submodules/intel_generic_serial_flash_interface_csr.sv"
   type="SYSTEM_VERILOG"
   library="csr_controller" />
 <file
   path="simulation/submodules/flashLoader_intel_generic_serial_flash_interface_top_0.v"
   type="VERILOG"
   library="intel_generic_serial_flash_interface_top_0" />
 <file path="simulation/flashLoader.v" type="VERILOG" />
 <topLevel name="flashLoader" />
 <deviceFamily name="cycloneive" />
</simPackage>
