$date
	Sun Oct 23 09:50:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#426406
b1001 &
b1001 %
1$
b1001 !
1"
#426407
0"
#426410
b11100 &
b11100 %
#426414
b1110 &
b1110 %
#426418
b111 &
b111 %
#426422
b10110 &
b10110 %
#426426
b1011 &
b1011 %
#426430
b100010 &
b100010 %
#426434
b10001 &
b10001 %
#426438
b110100 &
b110100 %
#426442
b11010 &
b11010 %
#426446
b1101 &
b1101 %
#426450
b101000 &
b101000 %
#426454
b10100 &
b10100 %
#426458
b1010 &
b1010 %
#426462
b101 &
b101 %
#426466
b10000 &
b10000 %
#426470
b1000 &
b1000 %
#426474
b100 &
b100 %
#426478
b10 &
b10 %
#426482
b1 &
b1 %
1#
#426486
b0 &
0#
b0 %
0$
#1413982
b11000 &
b11000 %
1$
b11000 !
1"
#1413983
0"
#1413986
b1100 &
b1100 %
#1413990
b110 &
b110 %
#1413994
b11 &
b11 %
#1413998
b1010 &
b1010 %
#1414002
b101 &
b101 %
#1414006
b10000 &
b10000 %
#1414010
b1000 &
b1000 %
#1414014
b100 &
b100 %
#1414018
b10 &
b10 %
#1414022
b1 &
1#
b1 %
#1414026
b0 &
b0 %
0#
0$
#2409071
b10100 !
1"
#2409074
b10100 &
b10100 %
1$
#2409075
0"
#2409078
b1010 &
b1010 %
#2409082
b101 &
b101 %
#2409086
b10000 &
b10000 %
#2409090
b1000 &
b1000 %
#2409094
b100 &
b100 %
#2409098
b10 &
b10 %
#2409102
b1 &
1#
b1 %
#2409106
b0 &
b0 %
0#
0$
#4500012
