-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spfph_mu2trk_dptvals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mu_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    mu_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    mu_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_14_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_15_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_16_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_17_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_18_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_19_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_20_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_21_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_22_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_23_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_24_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_15_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_16_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_17_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_18_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_19_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_20_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_21_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_22_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_23_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_24_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_rea : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_15_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_16_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_17_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_18_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_19_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_20_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_21_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_22_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_23_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    track_24_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of spfph_mu2trk_dptvals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_419 : STD_LOGIC_VECTOR (10 downto 0) := "10000011001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal track_24_hwPhi_V_re_6_reg_3067 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal track_23_hwPhi_V_re_6_reg_3072 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_22_hwPhi_V_re_6_reg_3077 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_21_hwPhi_V_re_6_reg_3082 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_20_hwPhi_V_re_6_reg_3087 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_19_hwPhi_V_re_6_reg_3092 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_18_hwPhi_V_re_6_reg_3097 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_17_hwPhi_V_re_6_reg_3102 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_16_hwPhi_V_re_6_reg_3107 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_15_hwPhi_V_re_6_reg_3112 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_14_hwPhi_V_re_6_reg_3117 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwPhi_V_re_6_reg_3122 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwPhi_V_re_6_reg_3127 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwPhi_V_re_6_reg_3132 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwPhi_V_re_6_reg_3137 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwPhi_V_rea_6_reg_3142 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwPhi_V_rea_6_reg_3147 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPhi_V_rea_6_reg_3152 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwPhi_V_rea_6_reg_3157 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwPhi_V_rea_6_reg_3162 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwPhi_V_rea_6_reg_3167 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwPhi_V_rea_6_reg_3172 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwPhi_V_rea_6_reg_3177 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwPhi_V_rea_6_reg_3182 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwPhi_V_rea_6_reg_3187 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_24_hwEta_V_re_6_reg_3192 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_23_hwEta_V_re_6_reg_3197 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_22_hwEta_V_re_6_reg_3202 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_21_hwEta_V_re_6_reg_3207 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_20_hwEta_V_re_6_reg_3212 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_19_hwEta_V_re_6_reg_3217 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_18_hwEta_V_re_6_reg_3222 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_17_hwEta_V_re_6_reg_3227 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_16_hwEta_V_re_6_reg_3232 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_15_hwEta_V_re_6_reg_3237 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_14_hwEta_V_re_6_reg_3242 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_13_hwEta_V_re_6_reg_3247 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_12_hwEta_V_re_6_reg_3252 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_11_hwEta_V_re_6_reg_3257 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_10_hwEta_V_re_6_reg_3262 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_9_hwEta_V_rea_6_reg_3267 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_8_hwEta_V_rea_6_reg_3272 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwEta_V_rea_6_reg_3277 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_6_hwEta_V_rea_6_reg_3282 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_5_hwEta_V_rea_6_reg_3287 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_4_hwEta_V_rea_6_reg_3292 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_3_hwEta_V_rea_6_reg_3297 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_2_hwEta_V_rea_6_reg_3302 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_1_hwEta_V_rea_6_reg_3307 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_0_hwEta_V_rea_6_reg_3312 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_24_hwPt_V_rea_6_reg_3375 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_24_hwPt_V_rea_6_reg_3375_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_23_hwPt_V_rea_6_reg_3381 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_23_hwPt_V_rea_6_reg_3381_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_22_hwPt_V_rea_6_reg_3387 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_22_hwPt_V_rea_6_reg_3387_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_21_hwPt_V_rea_6_reg_3393 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_21_hwPt_V_rea_6_reg_3393_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_20_hwPt_V_rea_6_reg_3399 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_20_hwPt_V_rea_6_reg_3399_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_19_hwPt_V_rea_6_reg_3405 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_19_hwPt_V_rea_6_reg_3405_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_18_hwPt_V_rea_6_reg_3411 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_18_hwPt_V_rea_6_reg_3411_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_17_hwPt_V_rea_6_reg_3417 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_17_hwPt_V_rea_6_reg_3417_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_16_hwPt_V_rea_6_reg_3423 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_16_hwPt_V_rea_6_reg_3423_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_15_hwPt_V_rea_6_reg_3429 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_15_hwPt_V_rea_6_reg_3429_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_14_hwPt_V_rea_6_reg_3435 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_14_hwPt_V_rea_6_reg_3435_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_3441 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_6_reg_3441_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_3447 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_6_reg_3447_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_3453 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_6_reg_3453_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_3459 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_6_reg_3459_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_3465 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_7_reg_3465_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_3471 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_7_reg_3471_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_3477 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_7_reg_3477_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_3483 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPt_V_read_7_reg_3483_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_3489 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPt_V_read_7_reg_3489_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_3495 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPt_V_read_7_reg_3495_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_3501 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPt_V_read_7_reg_3501_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_3507 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPt_V_read_7_reg_3507_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_3513 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPt_V_read_7_reg_3513_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_14_reg_3519 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPt_V_read_14_reg_3519_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_3583 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_3612 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_3641 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_s_reg_3641_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_82_reg_3646 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_82_reg_3646_pp0_iter1_reg : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3651 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_1_reg_3656 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_2_reg_3661 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_3_reg_3666 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_4_reg_3671 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_5_reg_3676 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_6_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_7_reg_3686 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_8_reg_3691 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_9_reg_3696 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_s_reg_3701 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_10_reg_3706 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_11_reg_3711 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_12_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_13_reg_3721 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_14_reg_3726 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_15_reg_3731 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_16_reg_3736 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_17_reg_3741 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_18_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_19_reg_3751 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_20_reg_3756 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_21_reg_3761 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_22_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_0_23_reg_3771 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_port_reg_mu_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_mu_1_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_mu_1_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_14_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_15_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_16_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_17_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_18_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_19_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_20_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_21_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_22_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_23_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_24_hwPt_V_rea : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_666_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_678_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_678_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_678_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_678_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_678_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_678_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_690_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_690_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_690_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_690_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_690_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_690_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_702_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_702_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_702_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_702_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_702_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_702_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_714_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_714_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_714_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_714_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_714_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_714_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_726_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_726_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_726_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_726_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_726_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_726_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_738_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_738_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_738_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_738_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_738_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_738_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_750_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_750_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_750_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_750_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_750_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_750_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_762_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_762_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_762_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_762_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_762_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_762_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_774_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_774_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_774_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_774_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_774_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_774_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_786_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_786_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_786_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_786_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_786_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_786_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_798_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_798_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_798_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_798_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_798_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_798_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_810_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_810_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_810_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_810_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_810_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_810_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_822_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_822_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_822_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_822_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_822_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_822_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_834_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_834_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_834_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_834_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_834_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_834_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_846_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_846_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_846_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_846_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_846_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_846_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_858_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_858_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_858_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_858_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_858_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_858_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_870_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_870_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_870_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_870_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_870_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_870_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_882_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_882_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_882_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_882_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_882_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_882_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_894_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_894_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_894_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_894_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_894_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_894_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_906_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_906_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_906_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_906_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_906_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_906_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_918_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_918_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_918_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_918_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_918_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_918_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_930_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_930_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_930_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_930_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_930_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_930_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_942_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_942_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_942_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_942_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_942_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_942_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_12_s_fu_954_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_954_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_954_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_954_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_12_s_fu_954_ap_return : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dr2_int_cap_12_s_fu_954_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal dpt_V_fu_1186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_fu_1202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1210_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_1_fu_1220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_1_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_1_fu_1230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_1_fu_1236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_2_fu_1251_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_2_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_2_fu_1261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_2_fu_1267_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_3_fu_1282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_3_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_3_fu_1292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_3_fu_1298_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_4_fu_1313_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_4_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_4_fu_1323_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_4_fu_1329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_5_fu_1344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_5_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_5_fu_1354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_5_fu_1360_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_6_fu_1375_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_6_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_6_fu_1385_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_6_fu_1391_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_7_fu_1406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_7_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_7_fu_1416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_7_fu_1422_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_8_fu_1437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_8_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_8_fu_1447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_8_fu_1453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_9_fu_1468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_9_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_9_fu_1478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_9_fu_1484_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_s_fu_1499_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_s_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_s_fu_1509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_s_fu_1515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_10_fu_1530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_10_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_10_fu_1540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_10_fu_1546_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_11_fu_1561_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_11_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_11_fu_1571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_11_fu_1577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_12_fu_1592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_12_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_12_fu_1602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_12_fu_1608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_13_fu_1623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_13_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_13_fu_1633_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_13_fu_1639_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_14_fu_1654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_14_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_14_fu_1664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_14_fu_1670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_15_fu_1685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_15_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_15_fu_1695_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_15_fu_1701_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_16_fu_1716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_16_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_16_fu_1726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_16_fu_1732_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_17_fu_1747_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_17_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_17_fu_1757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_17_fu_1763_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_18_fu_1778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_18_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_18_fu_1788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_18_fu_1794_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_19_fu_1809_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_19_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_19_fu_1819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_19_fu_1825_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_20_fu_1840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_20_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_20_fu_1850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_20_fu_1856_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_21_fu_1871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_21_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_21_fu_1881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_21_fu_1887_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_22_fu_1902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_22_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_22_fu_1912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_22_fu_1918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_0_23_fu_1933_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_0_23_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_23_fu_1943_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_0_23_fu_1949_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_s_fu_1964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_fu_1968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_fu_1974_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_fu_1980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1988_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_1_fu_1999_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_1_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_1_fu_2009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_1_fu_2015_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_2_fu_2031_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_2_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_2_fu_2041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_2_fu_2047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_3_fu_2063_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_3_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_3_fu_2073_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_3_fu_2079_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_4_fu_2095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_4_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_4_fu_2105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_4_fu_2111_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_5_fu_2127_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_5_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_5_fu_2137_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_5_fu_2143_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_6_fu_2159_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_6_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_6_fu_2169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_6_fu_2175_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_7_fu_2191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_7_fu_2195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_7_fu_2201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_7_fu_2207_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_8_fu_2223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_8_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_8_fu_2233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_8_fu_2239_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_9_fu_2255_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_9_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_9_fu_2265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_9_fu_2271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_s_fu_2287_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_s_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_s_fu_2297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_s_fu_2303_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_10_fu_2319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_10_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_10_fu_2329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_10_fu_2335_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_11_fu_2351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_11_fu_2355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_11_fu_2361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_11_fu_2367_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_12_fu_2383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_12_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_12_fu_2393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_12_fu_2399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_13_fu_2415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_13_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_13_fu_2425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_13_fu_2431_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_14_fu_2447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_14_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_14_fu_2457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_14_fu_2463_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_15_fu_2479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_15_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_15_fu_2489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_15_fu_2495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_16_fu_2511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_16_fu_2515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_16_fu_2521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_16_fu_2527_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_17_fu_2543_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_17_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_17_fu_2553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_17_fu_2559_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_18_fu_2575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_18_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_18_fu_2585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_18_fu_2591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_19_fu_2607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_19_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_19_fu_2617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_19_fu_2623_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_20_fu_2639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_20_fu_2643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_20_fu_2649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_20_fu_2655_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_21_fu_2671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_21_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_21_fu_2681_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_21_fu_2687_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_22_fu_2703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_22_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_22_fu_2713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_22_fu_2719_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_13_23_fu_2735_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_1_23_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_23_fu_2745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpt_V_1_1_23_fu_2751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_0_fu_1213_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_fu_1244_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_fu_1275_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_3_fu_1306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_4_fu_1337_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_5_fu_1368_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_6_fu_1399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_7_fu_1430_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_8_fu_1461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_9_fu_1492_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_1_fu_1523_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_2_fu_1554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_3_fu_1585_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_4_fu_1616_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_5_fu_1647_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_6_fu_1678_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_7_fu_1709_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_8_fu_1740_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_9_fu_1771_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_1_11_fu_1802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_1_fu_1833_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_2_fu_1864_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_3_fu_1895_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_4_fu_1926_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_0_2_5_fu_1957_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_0_fu_1991_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_fu_2023_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_fu_2055_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_3_fu_2087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_4_fu_2119_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_5_fu_2151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_6_fu_2183_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_7_fu_2215_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_8_fu_2247_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_9_fu_2279_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_1_fu_2311_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_2_fu_2343_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_3_fu_2375_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_4_fu_2407_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_5_fu_2439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_6_fu_2471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_7_fu_2503_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_8_fu_2535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_9_fu_2567_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_1_11_fu_2599_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_1_fu_2631_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_2_fu_2663_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_3_fu_2695_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_4_fu_2727_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mu_track_dptval_1_2_5_fu_2759_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component dr2_int_cap_12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (10 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_12_s_fu_666 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_666_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_666_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_666_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_666_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_666_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_666_ap_ce);

    grp_dr2_int_cap_12_s_fu_678 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_678_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_678_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_678_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_678_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_678_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_678_ap_ce);

    grp_dr2_int_cap_12_s_fu_690 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_690_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_690_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_690_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_690_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_690_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_690_ap_ce);

    grp_dr2_int_cap_12_s_fu_702 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_702_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_702_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_702_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_702_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_702_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_702_ap_ce);

    grp_dr2_int_cap_12_s_fu_714 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_714_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_714_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_714_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_714_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_714_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_714_ap_ce);

    grp_dr2_int_cap_12_s_fu_726 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_726_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_726_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_726_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_726_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_726_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_726_ap_ce);

    grp_dr2_int_cap_12_s_fu_738 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_738_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_738_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_738_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_738_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_738_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_738_ap_ce);

    grp_dr2_int_cap_12_s_fu_750 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_750_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_750_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_750_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_750_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_750_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_750_ap_ce);

    grp_dr2_int_cap_12_s_fu_762 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_762_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_762_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_762_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_762_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_762_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_762_ap_ce);

    grp_dr2_int_cap_12_s_fu_774 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_774_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_774_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_774_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_774_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_774_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_774_ap_ce);

    grp_dr2_int_cap_12_s_fu_786 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_786_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_786_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_786_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_786_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_786_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_786_ap_ce);

    grp_dr2_int_cap_12_s_fu_798 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_798_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_798_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_798_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_798_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_798_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_798_ap_ce);

    grp_dr2_int_cap_12_s_fu_810 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_810_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_810_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_810_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_810_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_810_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_810_ap_ce);

    grp_dr2_int_cap_12_s_fu_822 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_822_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_822_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_822_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_822_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_822_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_822_ap_ce);

    grp_dr2_int_cap_12_s_fu_834 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_834_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_834_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_834_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_834_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_834_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_834_ap_ce);

    grp_dr2_int_cap_12_s_fu_846 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_846_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_846_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_846_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_846_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_846_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_846_ap_ce);

    grp_dr2_int_cap_12_s_fu_858 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_858_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_858_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_858_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_858_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_858_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_858_ap_ce);

    grp_dr2_int_cap_12_s_fu_870 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_870_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_870_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_870_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_870_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_870_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_870_ap_ce);

    grp_dr2_int_cap_12_s_fu_882 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_882_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_882_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_882_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_882_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_882_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_882_ap_ce);

    grp_dr2_int_cap_12_s_fu_894 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_894_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_894_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_894_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_894_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_894_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_894_ap_ce);

    grp_dr2_int_cap_12_s_fu_906 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_906_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_906_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_906_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_906_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_906_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_906_ap_ce);

    grp_dr2_int_cap_12_s_fu_918 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_918_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_918_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_918_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_918_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_918_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_918_ap_ce);

    grp_dr2_int_cap_12_s_fu_930 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_930_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_930_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_930_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_930_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_930_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_930_ap_ce);

    grp_dr2_int_cap_12_s_fu_942 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_942_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_942_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_942_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_942_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_942_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_942_ap_ce);

    grp_dr2_int_cap_12_s_fu_954 : component dr2_int_cap_12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_12_s_fu_954_eta1_V,
        phi1_V => grp_dr2_int_cap_12_s_fu_954_phi1_V,
        eta2_V => grp_dr2_int_cap_12_s_fu_954_eta2_V,
        phi2_V => grp_dr2_int_cap_12_s_fu_954_phi2_V,
        ap_return => grp_dr2_int_cap_12_s_fu_954_ap_return,
        ap_ce => grp_dr2_int_cap_12_s_fu_954_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_mu_0_hwPt_V_read <= mu_0_hwPt_V_read;
                ap_port_reg_mu_1_hwEta_V_read <= mu_1_hwEta_V_read;
                ap_port_reg_mu_1_hwPhi_V_read <= mu_1_hwPhi_V_read;
                ap_port_reg_mu_1_hwPt_V_read <= mu_1_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwPt_V_rea <= track_10_hwPt_V_rea;
                ap_port_reg_track_11_hwPt_V_rea <= track_11_hwPt_V_rea;
                ap_port_reg_track_12_hwPt_V_rea <= track_12_hwPt_V_rea;
                ap_port_reg_track_13_hwPt_V_rea <= track_13_hwPt_V_rea;
                ap_port_reg_track_14_hwPt_V_rea <= track_14_hwPt_V_rea;
                ap_port_reg_track_15_hwPt_V_rea <= track_15_hwPt_V_rea;
                ap_port_reg_track_16_hwPt_V_rea <= track_16_hwPt_V_rea;
                ap_port_reg_track_17_hwPt_V_rea <= track_17_hwPt_V_rea;
                ap_port_reg_track_18_hwPt_V_rea <= track_18_hwPt_V_rea;
                ap_port_reg_track_19_hwPt_V_rea <= track_19_hwPt_V_rea;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_20_hwPt_V_rea <= track_20_hwPt_V_rea;
                ap_port_reg_track_21_hwPt_V_rea <= track_21_hwPt_V_rea;
                ap_port_reg_track_22_hwPt_V_rea <= track_22_hwPt_V_rea;
                ap_port_reg_track_23_hwPt_V_rea <= track_23_hwPt_V_rea;
                ap_port_reg_track_24_hwPt_V_rea <= track_24_hwPt_V_rea;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mu_0_hwPt_V_read_3_reg_3612 <= ap_port_reg_mu_0_hwPt_V_read;
                mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg <= mu_0_hwPt_V_read_3_reg_3612;
                mu_1_hwPt_V_read_3_reg_3583 <= ap_port_reg_mu_1_hwPt_V_read;
                mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg <= mu_1_hwPt_V_read_3_reg_3583;
                tmp_82_reg_3646 <= ap_port_reg_mu_1_hwPt_V_read(15 downto 1);
                tmp_82_reg_3646_pp0_iter1_reg <= tmp_82_reg_3646;
                tmp_s_reg_3641 <= ap_port_reg_mu_0_hwPt_V_read(15 downto 1);
                tmp_s_reg_3641_pp0_iter1_reg <= tmp_s_reg_3641;
                track_0_hwPt_V_read_14_reg_3519 <= ap_port_reg_track_0_hwPt_V_read;
                track_0_hwPt_V_read_14_reg_3519_pp0_iter1_reg <= track_0_hwPt_V_read_14_reg_3519;
                track_10_hwPt_V_rea_6_reg_3459 <= ap_port_reg_track_10_hwPt_V_rea;
                track_10_hwPt_V_rea_6_reg_3459_pp0_iter1_reg <= track_10_hwPt_V_rea_6_reg_3459;
                track_11_hwPt_V_rea_6_reg_3453 <= ap_port_reg_track_11_hwPt_V_rea;
                track_11_hwPt_V_rea_6_reg_3453_pp0_iter1_reg <= track_11_hwPt_V_rea_6_reg_3453;
                track_12_hwPt_V_rea_6_reg_3447 <= ap_port_reg_track_12_hwPt_V_rea;
                track_12_hwPt_V_rea_6_reg_3447_pp0_iter1_reg <= track_12_hwPt_V_rea_6_reg_3447;
                track_13_hwPt_V_rea_6_reg_3441 <= ap_port_reg_track_13_hwPt_V_rea;
                track_13_hwPt_V_rea_6_reg_3441_pp0_iter1_reg <= track_13_hwPt_V_rea_6_reg_3441;
                track_14_hwPt_V_rea_6_reg_3435 <= ap_port_reg_track_14_hwPt_V_rea;
                track_14_hwPt_V_rea_6_reg_3435_pp0_iter1_reg <= track_14_hwPt_V_rea_6_reg_3435;
                track_15_hwPt_V_rea_6_reg_3429 <= ap_port_reg_track_15_hwPt_V_rea;
                track_15_hwPt_V_rea_6_reg_3429_pp0_iter1_reg <= track_15_hwPt_V_rea_6_reg_3429;
                track_16_hwPt_V_rea_6_reg_3423 <= ap_port_reg_track_16_hwPt_V_rea;
                track_16_hwPt_V_rea_6_reg_3423_pp0_iter1_reg <= track_16_hwPt_V_rea_6_reg_3423;
                track_17_hwPt_V_rea_6_reg_3417 <= ap_port_reg_track_17_hwPt_V_rea;
                track_17_hwPt_V_rea_6_reg_3417_pp0_iter1_reg <= track_17_hwPt_V_rea_6_reg_3417;
                track_18_hwPt_V_rea_6_reg_3411 <= ap_port_reg_track_18_hwPt_V_rea;
                track_18_hwPt_V_rea_6_reg_3411_pp0_iter1_reg <= track_18_hwPt_V_rea_6_reg_3411;
                track_19_hwPt_V_rea_6_reg_3405 <= ap_port_reg_track_19_hwPt_V_rea;
                track_19_hwPt_V_rea_6_reg_3405_pp0_iter1_reg <= track_19_hwPt_V_rea_6_reg_3405;
                track_1_hwPt_V_read_7_reg_3513 <= ap_port_reg_track_1_hwPt_V_read;
                track_1_hwPt_V_read_7_reg_3513_pp0_iter1_reg <= track_1_hwPt_V_read_7_reg_3513;
                track_20_hwPt_V_rea_6_reg_3399 <= ap_port_reg_track_20_hwPt_V_rea;
                track_20_hwPt_V_rea_6_reg_3399_pp0_iter1_reg <= track_20_hwPt_V_rea_6_reg_3399;
                track_21_hwPt_V_rea_6_reg_3393 <= ap_port_reg_track_21_hwPt_V_rea;
                track_21_hwPt_V_rea_6_reg_3393_pp0_iter1_reg <= track_21_hwPt_V_rea_6_reg_3393;
                track_22_hwPt_V_rea_6_reg_3387 <= ap_port_reg_track_22_hwPt_V_rea;
                track_22_hwPt_V_rea_6_reg_3387_pp0_iter1_reg <= track_22_hwPt_V_rea_6_reg_3387;
                track_23_hwPt_V_rea_6_reg_3381 <= ap_port_reg_track_23_hwPt_V_rea;
                track_23_hwPt_V_rea_6_reg_3381_pp0_iter1_reg <= track_23_hwPt_V_rea_6_reg_3381;
                track_24_hwPt_V_rea_6_reg_3375 <= ap_port_reg_track_24_hwPt_V_rea;
                track_24_hwPt_V_rea_6_reg_3375_pp0_iter1_reg <= track_24_hwPt_V_rea_6_reg_3375;
                track_2_hwPt_V_read_7_reg_3507 <= ap_port_reg_track_2_hwPt_V_read;
                track_2_hwPt_V_read_7_reg_3507_pp0_iter1_reg <= track_2_hwPt_V_read_7_reg_3507;
                track_3_hwPt_V_read_7_reg_3501 <= ap_port_reg_track_3_hwPt_V_read;
                track_3_hwPt_V_read_7_reg_3501_pp0_iter1_reg <= track_3_hwPt_V_read_7_reg_3501;
                track_4_hwPt_V_read_7_reg_3495 <= ap_port_reg_track_4_hwPt_V_read;
                track_4_hwPt_V_read_7_reg_3495_pp0_iter1_reg <= track_4_hwPt_V_read_7_reg_3495;
                track_5_hwPt_V_read_7_reg_3489 <= ap_port_reg_track_5_hwPt_V_read;
                track_5_hwPt_V_read_7_reg_3489_pp0_iter1_reg <= track_5_hwPt_V_read_7_reg_3489;
                track_6_hwPt_V_read_7_reg_3483 <= ap_port_reg_track_6_hwPt_V_read;
                track_6_hwPt_V_read_7_reg_3483_pp0_iter1_reg <= track_6_hwPt_V_read_7_reg_3483;
                track_7_hwPt_V_read_7_reg_3477 <= ap_port_reg_track_7_hwPt_V_read;
                track_7_hwPt_V_read_7_reg_3477_pp0_iter1_reg <= track_7_hwPt_V_read_7_reg_3477;
                track_8_hwPt_V_read_7_reg_3471 <= ap_port_reg_track_8_hwPt_V_read;
                track_8_hwPt_V_read_7_reg_3471_pp0_iter1_reg <= track_8_hwPt_V_read_7_reg_3471;
                track_9_hwPt_V_read_7_reg_3465 <= ap_port_reg_track_9_hwPt_V_read;
                track_9_hwPt_V_read_7_reg_3465_pp0_iter1_reg <= track_9_hwPt_V_read_7_reg_3465;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_47_0_10_reg_3706 <= grp_fu_1082_p2;
                tmp_47_0_11_reg_3711 <= grp_fu_1088_p2;
                tmp_47_0_12_reg_3716 <= grp_fu_1094_p2;
                tmp_47_0_13_reg_3721 <= grp_fu_1100_p2;
                tmp_47_0_14_reg_3726 <= grp_fu_1106_p2;
                tmp_47_0_15_reg_3731 <= grp_fu_1112_p2;
                tmp_47_0_16_reg_3736 <= grp_fu_1118_p2;
                tmp_47_0_17_reg_3741 <= grp_fu_1124_p2;
                tmp_47_0_18_reg_3746 <= grp_fu_1130_p2;
                tmp_47_0_19_reg_3751 <= grp_fu_1136_p2;
                tmp_47_0_1_reg_3656 <= grp_fu_1022_p2;
                tmp_47_0_20_reg_3756 <= grp_fu_1142_p2;
                tmp_47_0_21_reg_3761 <= grp_fu_1148_p2;
                tmp_47_0_22_reg_3766 <= grp_fu_1154_p2;
                tmp_47_0_23_reg_3771 <= grp_fu_1160_p2;
                tmp_47_0_2_reg_3661 <= grp_fu_1028_p2;
                tmp_47_0_3_reg_3666 <= grp_fu_1034_p2;
                tmp_47_0_4_reg_3671 <= grp_fu_1040_p2;
                tmp_47_0_5_reg_3676 <= grp_fu_1046_p2;
                tmp_47_0_6_reg_3681 <= grp_fu_1052_p2;
                tmp_47_0_7_reg_3686 <= grp_fu_1058_p2;
                tmp_47_0_8_reg_3691 <= grp_fu_1064_p2;
                tmp_47_0_9_reg_3696 <= grp_fu_1070_p2;
                tmp_47_0_s_reg_3701 <= grp_fu_1076_p2;
                tmp_47_reg_3651 <= grp_fu_1016_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                track_0_hwEta_V_rea_6_reg_3312 <= track_0_hwEta_V_rea;
                track_0_hwPhi_V_rea_6_reg_3187 <= track_0_hwPhi_V_rea;
                track_10_hwEta_V_re_6_reg_3262 <= track_10_hwEta_V_re;
                track_10_hwPhi_V_re_6_reg_3137 <= track_10_hwPhi_V_re;
                track_11_hwEta_V_re_6_reg_3257 <= track_11_hwEta_V_re;
                track_11_hwPhi_V_re_6_reg_3132 <= track_11_hwPhi_V_re;
                track_12_hwEta_V_re_6_reg_3252 <= track_12_hwEta_V_re;
                track_12_hwPhi_V_re_6_reg_3127 <= track_12_hwPhi_V_re;
                track_13_hwEta_V_re_6_reg_3247 <= track_13_hwEta_V_re;
                track_13_hwPhi_V_re_6_reg_3122 <= track_13_hwPhi_V_re;
                track_14_hwEta_V_re_6_reg_3242 <= track_14_hwEta_V_re;
                track_14_hwPhi_V_re_6_reg_3117 <= track_14_hwPhi_V_re;
                track_15_hwEta_V_re_6_reg_3237 <= track_15_hwEta_V_re;
                track_15_hwPhi_V_re_6_reg_3112 <= track_15_hwPhi_V_re;
                track_16_hwEta_V_re_6_reg_3232 <= track_16_hwEta_V_re;
                track_16_hwPhi_V_re_6_reg_3107 <= track_16_hwPhi_V_re;
                track_17_hwEta_V_re_6_reg_3227 <= track_17_hwEta_V_re;
                track_17_hwPhi_V_re_6_reg_3102 <= track_17_hwPhi_V_re;
                track_18_hwEta_V_re_6_reg_3222 <= track_18_hwEta_V_re;
                track_18_hwPhi_V_re_6_reg_3097 <= track_18_hwPhi_V_re;
                track_19_hwEta_V_re_6_reg_3217 <= track_19_hwEta_V_re;
                track_19_hwPhi_V_re_6_reg_3092 <= track_19_hwPhi_V_re;
                track_1_hwEta_V_rea_6_reg_3307 <= track_1_hwEta_V_rea;
                track_1_hwPhi_V_rea_6_reg_3182 <= track_1_hwPhi_V_rea;
                track_20_hwEta_V_re_6_reg_3212 <= track_20_hwEta_V_re;
                track_20_hwPhi_V_re_6_reg_3087 <= track_20_hwPhi_V_re;
                track_21_hwEta_V_re_6_reg_3207 <= track_21_hwEta_V_re;
                track_21_hwPhi_V_re_6_reg_3082 <= track_21_hwPhi_V_re;
                track_22_hwEta_V_re_6_reg_3202 <= track_22_hwEta_V_re;
                track_22_hwPhi_V_re_6_reg_3077 <= track_22_hwPhi_V_re;
                track_23_hwEta_V_re_6_reg_3197 <= track_23_hwEta_V_re;
                track_23_hwPhi_V_re_6_reg_3072 <= track_23_hwPhi_V_re;
                track_24_hwEta_V_re_6_reg_3192 <= track_24_hwEta_V_re;
                track_24_hwPhi_V_re_6_reg_3067 <= track_24_hwPhi_V_re;
                track_2_hwEta_V_rea_6_reg_3302 <= track_2_hwEta_V_rea;
                track_2_hwPhi_V_rea_6_reg_3177 <= track_2_hwPhi_V_rea;
                track_3_hwEta_V_rea_6_reg_3297 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_6_reg_3172 <= track_3_hwPhi_V_rea;
                track_4_hwEta_V_rea_6_reg_3292 <= track_4_hwEta_V_rea;
                track_4_hwPhi_V_rea_6_reg_3167 <= track_4_hwPhi_V_rea;
                track_5_hwEta_V_rea_6_reg_3287 <= track_5_hwEta_V_rea;
                track_5_hwPhi_V_rea_6_reg_3162 <= track_5_hwPhi_V_rea;
                track_6_hwEta_V_rea_6_reg_3282 <= track_6_hwEta_V_rea;
                track_6_hwPhi_V_rea_6_reg_3157 <= track_6_hwPhi_V_rea;
                track_7_hwEta_V_rea_6_reg_3277 <= track_7_hwEta_V_rea;
                track_7_hwPhi_V_rea_6_reg_3152 <= track_7_hwPhi_V_rea;
                track_8_hwEta_V_rea_6_reg_3272 <= track_8_hwEta_V_rea;
                track_8_hwPhi_V_rea_6_reg_3147 <= track_8_hwPhi_V_rea;
                track_9_hwEta_V_rea_6_reg_3267 <= track_9_hwEta_V_rea;
                track_9_hwPhi_V_rea_6_reg_3142 <= track_9_hwPhi_V_rea;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= mu_track_dptval_0_0_fu_1213_p3;
    ap_return_1 <= mu_track_dptval_0_1_fu_1244_p3;
    ap_return_10 <= mu_track_dptval_0_1_1_fu_1523_p3;
    ap_return_11 <= mu_track_dptval_0_1_2_fu_1554_p3;
    ap_return_12 <= mu_track_dptval_0_1_3_fu_1585_p3;
    ap_return_13 <= mu_track_dptval_0_1_4_fu_1616_p3;
    ap_return_14 <= mu_track_dptval_0_1_5_fu_1647_p3;
    ap_return_15 <= mu_track_dptval_0_1_6_fu_1678_p3;
    ap_return_16 <= mu_track_dptval_0_1_7_fu_1709_p3;
    ap_return_17 <= mu_track_dptval_0_1_8_fu_1740_p3;
    ap_return_18 <= mu_track_dptval_0_1_9_fu_1771_p3;
    ap_return_19 <= mu_track_dptval_0_1_11_fu_1802_p3;
    ap_return_2 <= mu_track_dptval_0_2_fu_1275_p3;
    ap_return_20 <= mu_track_dptval_0_2_1_fu_1833_p3;
    ap_return_21 <= mu_track_dptval_0_2_2_fu_1864_p3;
    ap_return_22 <= mu_track_dptval_0_2_3_fu_1895_p3;
    ap_return_23 <= mu_track_dptval_0_2_4_fu_1926_p3;
    ap_return_24 <= mu_track_dptval_0_2_5_fu_1957_p3;
    ap_return_25 <= mu_track_dptval_1_0_fu_1991_p3;
    ap_return_26 <= mu_track_dptval_1_1_fu_2023_p3;
    ap_return_27 <= mu_track_dptval_1_2_fu_2055_p3;
    ap_return_28 <= mu_track_dptval_1_3_fu_2087_p3;
    ap_return_29 <= mu_track_dptval_1_4_fu_2119_p3;
    ap_return_3 <= mu_track_dptval_0_3_fu_1306_p3;
    ap_return_30 <= mu_track_dptval_1_5_fu_2151_p3;
    ap_return_31 <= mu_track_dptval_1_6_fu_2183_p3;
    ap_return_32 <= mu_track_dptval_1_7_fu_2215_p3;
    ap_return_33 <= mu_track_dptval_1_8_fu_2247_p3;
    ap_return_34 <= mu_track_dptval_1_9_fu_2279_p3;
    ap_return_35 <= mu_track_dptval_1_1_1_fu_2311_p3;
    ap_return_36 <= mu_track_dptval_1_1_2_fu_2343_p3;
    ap_return_37 <= mu_track_dptval_1_1_3_fu_2375_p3;
    ap_return_38 <= mu_track_dptval_1_1_4_fu_2407_p3;
    ap_return_39 <= mu_track_dptval_1_1_5_fu_2439_p3;
    ap_return_4 <= mu_track_dptval_0_4_fu_1337_p3;
    ap_return_40 <= mu_track_dptval_1_1_6_fu_2471_p3;
    ap_return_41 <= mu_track_dptval_1_1_7_fu_2503_p3;
    ap_return_42 <= mu_track_dptval_1_1_8_fu_2535_p3;
    ap_return_43 <= mu_track_dptval_1_1_9_fu_2567_p3;
    ap_return_44 <= mu_track_dptval_1_1_11_fu_2599_p3;
    ap_return_45 <= mu_track_dptval_1_2_1_fu_2631_p3;
    ap_return_46 <= mu_track_dptval_1_2_2_fu_2663_p3;
    ap_return_47 <= mu_track_dptval_1_2_3_fu_2695_p3;
    ap_return_48 <= mu_track_dptval_1_2_4_fu_2727_p3;
    ap_return_49 <= mu_track_dptval_1_2_5_fu_2759_p3;
    ap_return_5 <= mu_track_dptval_0_5_fu_1368_p3;
    ap_return_6 <= mu_track_dptval_0_6_fu_1399_p3;
    ap_return_7 <= mu_track_dptval_0_7_fu_1430_p3;
    ap_return_8 <= mu_track_dptval_0_8_fu_1461_p3;
    ap_return_9 <= mu_track_dptval_0_9_fu_1492_p3;
    dpt_V_0_10_fu_1530_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_11_hwPt_V_rea_6_reg_3453_pp0_iter1_reg));
    dpt_V_0_11_fu_1561_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_12_hwPt_V_rea_6_reg_3447_pp0_iter1_reg));
    dpt_V_0_12_fu_1592_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_13_hwPt_V_rea_6_reg_3441_pp0_iter1_reg));
    dpt_V_0_13_fu_1623_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_14_hwPt_V_rea_6_reg_3435_pp0_iter1_reg));
    dpt_V_0_14_fu_1654_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_15_hwPt_V_rea_6_reg_3429_pp0_iter1_reg));
    dpt_V_0_15_fu_1685_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_16_hwPt_V_rea_6_reg_3423_pp0_iter1_reg));
    dpt_V_0_16_fu_1716_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_17_hwPt_V_rea_6_reg_3417_pp0_iter1_reg));
    dpt_V_0_17_fu_1747_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_18_hwPt_V_rea_6_reg_3411_pp0_iter1_reg));
    dpt_V_0_18_fu_1778_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_19_hwPt_V_rea_6_reg_3405_pp0_iter1_reg));
    dpt_V_0_19_fu_1809_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_20_hwPt_V_rea_6_reg_3399_pp0_iter1_reg));
    dpt_V_0_1_fu_1220_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_1_hwPt_V_read_7_reg_3513_pp0_iter1_reg));
    dpt_V_0_20_fu_1840_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_21_hwPt_V_rea_6_reg_3393_pp0_iter1_reg));
    dpt_V_0_21_fu_1871_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_22_hwPt_V_rea_6_reg_3387_pp0_iter1_reg));
    dpt_V_0_22_fu_1902_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_23_hwPt_V_rea_6_reg_3381_pp0_iter1_reg));
    dpt_V_0_23_fu_1933_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_24_hwPt_V_rea_6_reg_3375_pp0_iter1_reg));
    dpt_V_0_2_fu_1251_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_2_hwPt_V_read_7_reg_3507_pp0_iter1_reg));
    dpt_V_0_3_fu_1282_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_3_hwPt_V_read_7_reg_3501_pp0_iter1_reg));
    dpt_V_0_4_fu_1313_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_4_hwPt_V_read_7_reg_3495_pp0_iter1_reg));
    dpt_V_0_5_fu_1344_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_5_hwPt_V_read_7_reg_3489_pp0_iter1_reg));
    dpt_V_0_6_fu_1375_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_6_hwPt_V_read_7_reg_3483_pp0_iter1_reg));
    dpt_V_0_7_fu_1406_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_7_hwPt_V_read_7_reg_3477_pp0_iter1_reg));
    dpt_V_0_8_fu_1437_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_8_hwPt_V_read_7_reg_3471_pp0_iter1_reg));
    dpt_V_0_9_fu_1468_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_9_hwPt_V_read_7_reg_3465_pp0_iter1_reg));
    dpt_V_0_s_fu_1499_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_10_hwPt_V_rea_6_reg_3459_pp0_iter1_reg));
    dpt_V_13_10_fu_2319_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_11_hwPt_V_rea_6_reg_3453_pp0_iter1_reg));
    dpt_V_13_11_fu_2351_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_12_hwPt_V_rea_6_reg_3447_pp0_iter1_reg));
    dpt_V_13_12_fu_2383_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_13_hwPt_V_rea_6_reg_3441_pp0_iter1_reg));
    dpt_V_13_13_fu_2415_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_14_hwPt_V_rea_6_reg_3435_pp0_iter1_reg));
    dpt_V_13_14_fu_2447_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_15_hwPt_V_rea_6_reg_3429_pp0_iter1_reg));
    dpt_V_13_15_fu_2479_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_16_hwPt_V_rea_6_reg_3423_pp0_iter1_reg));
    dpt_V_13_16_fu_2511_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_17_hwPt_V_rea_6_reg_3417_pp0_iter1_reg));
    dpt_V_13_17_fu_2543_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_18_hwPt_V_rea_6_reg_3411_pp0_iter1_reg));
    dpt_V_13_18_fu_2575_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_19_hwPt_V_rea_6_reg_3405_pp0_iter1_reg));
    dpt_V_13_19_fu_2607_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_20_hwPt_V_rea_6_reg_3399_pp0_iter1_reg));
    dpt_V_13_1_fu_1999_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_1_hwPt_V_read_7_reg_3513_pp0_iter1_reg));
    dpt_V_13_20_fu_2639_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_21_hwPt_V_rea_6_reg_3393_pp0_iter1_reg));
    dpt_V_13_21_fu_2671_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_22_hwPt_V_rea_6_reg_3387_pp0_iter1_reg));
    dpt_V_13_22_fu_2703_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_23_hwPt_V_rea_6_reg_3381_pp0_iter1_reg));
    dpt_V_13_23_fu_2735_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_24_hwPt_V_rea_6_reg_3375_pp0_iter1_reg));
    dpt_V_13_2_fu_2031_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_2_hwPt_V_read_7_reg_3507_pp0_iter1_reg));
    dpt_V_13_3_fu_2063_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_3_hwPt_V_read_7_reg_3501_pp0_iter1_reg));
    dpt_V_13_4_fu_2095_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_4_hwPt_V_read_7_reg_3495_pp0_iter1_reg));
    dpt_V_13_5_fu_2127_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_5_hwPt_V_read_7_reg_3489_pp0_iter1_reg));
    dpt_V_13_6_fu_2159_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_6_hwPt_V_read_7_reg_3483_pp0_iter1_reg));
    dpt_V_13_7_fu_2191_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_7_hwPt_V_read_7_reg_3477_pp0_iter1_reg));
    dpt_V_13_8_fu_2223_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_8_hwPt_V_read_7_reg_3471_pp0_iter1_reg));
    dpt_V_13_9_fu_2255_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_9_hwPt_V_read_7_reg_3465_pp0_iter1_reg));
    dpt_V_13_s_fu_2287_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_10_hwPt_V_rea_6_reg_3459_pp0_iter1_reg));
    dpt_V_1_0_10_fu_1546_p3 <= 
        dpt_V_0_10_fu_1530_p2 when (tmp_48_0_10_fu_1534_p2(0) = '1') else 
        tmp_49_0_10_fu_1540_p2;
    dpt_V_1_0_11_fu_1577_p3 <= 
        dpt_V_0_11_fu_1561_p2 when (tmp_48_0_11_fu_1565_p2(0) = '1') else 
        tmp_49_0_11_fu_1571_p2;
    dpt_V_1_0_12_fu_1608_p3 <= 
        dpt_V_0_12_fu_1592_p2 when (tmp_48_0_12_fu_1596_p2(0) = '1') else 
        tmp_49_0_12_fu_1602_p2;
    dpt_V_1_0_13_fu_1639_p3 <= 
        dpt_V_0_13_fu_1623_p2 when (tmp_48_0_13_fu_1627_p2(0) = '1') else 
        tmp_49_0_13_fu_1633_p2;
    dpt_V_1_0_14_fu_1670_p3 <= 
        dpt_V_0_14_fu_1654_p2 when (tmp_48_0_14_fu_1658_p2(0) = '1') else 
        tmp_49_0_14_fu_1664_p2;
    dpt_V_1_0_15_fu_1701_p3 <= 
        dpt_V_0_15_fu_1685_p2 when (tmp_48_0_15_fu_1689_p2(0) = '1') else 
        tmp_49_0_15_fu_1695_p2;
    dpt_V_1_0_16_fu_1732_p3 <= 
        dpt_V_0_16_fu_1716_p2 when (tmp_48_0_16_fu_1720_p2(0) = '1') else 
        tmp_49_0_16_fu_1726_p2;
    dpt_V_1_0_17_fu_1763_p3 <= 
        dpt_V_0_17_fu_1747_p2 when (tmp_48_0_17_fu_1751_p2(0) = '1') else 
        tmp_49_0_17_fu_1757_p2;
    dpt_V_1_0_18_fu_1794_p3 <= 
        dpt_V_0_18_fu_1778_p2 when (tmp_48_0_18_fu_1782_p2(0) = '1') else 
        tmp_49_0_18_fu_1788_p2;
    dpt_V_1_0_19_fu_1825_p3 <= 
        dpt_V_0_19_fu_1809_p2 when (tmp_48_0_19_fu_1813_p2(0) = '1') else 
        tmp_49_0_19_fu_1819_p2;
    dpt_V_1_0_1_fu_1236_p3 <= 
        dpt_V_0_1_fu_1220_p2 when (tmp_48_0_1_fu_1224_p2(0) = '1') else 
        tmp_49_0_1_fu_1230_p2;
    dpt_V_1_0_20_fu_1856_p3 <= 
        dpt_V_0_20_fu_1840_p2 when (tmp_48_0_20_fu_1844_p2(0) = '1') else 
        tmp_49_0_20_fu_1850_p2;
    dpt_V_1_0_21_fu_1887_p3 <= 
        dpt_V_0_21_fu_1871_p2 when (tmp_48_0_21_fu_1875_p2(0) = '1') else 
        tmp_49_0_21_fu_1881_p2;
    dpt_V_1_0_22_fu_1918_p3 <= 
        dpt_V_0_22_fu_1902_p2 when (tmp_48_0_22_fu_1906_p2(0) = '1') else 
        tmp_49_0_22_fu_1912_p2;
    dpt_V_1_0_23_fu_1949_p3 <= 
        dpt_V_0_23_fu_1933_p2 when (tmp_48_0_23_fu_1937_p2(0) = '1') else 
        tmp_49_0_23_fu_1943_p2;
    dpt_V_1_0_2_fu_1267_p3 <= 
        dpt_V_0_2_fu_1251_p2 when (tmp_48_0_2_fu_1255_p2(0) = '1') else 
        tmp_49_0_2_fu_1261_p2;
    dpt_V_1_0_3_fu_1298_p3 <= 
        dpt_V_0_3_fu_1282_p2 when (tmp_48_0_3_fu_1286_p2(0) = '1') else 
        tmp_49_0_3_fu_1292_p2;
    dpt_V_1_0_4_fu_1329_p3 <= 
        dpt_V_0_4_fu_1313_p2 when (tmp_48_0_4_fu_1317_p2(0) = '1') else 
        tmp_49_0_4_fu_1323_p2;
    dpt_V_1_0_5_fu_1360_p3 <= 
        dpt_V_0_5_fu_1344_p2 when (tmp_48_0_5_fu_1348_p2(0) = '1') else 
        tmp_49_0_5_fu_1354_p2;
    dpt_V_1_0_6_fu_1391_p3 <= 
        dpt_V_0_6_fu_1375_p2 when (tmp_48_0_6_fu_1379_p2(0) = '1') else 
        tmp_49_0_6_fu_1385_p2;
    dpt_V_1_0_7_fu_1422_p3 <= 
        dpt_V_0_7_fu_1406_p2 when (tmp_48_0_7_fu_1410_p2(0) = '1') else 
        tmp_49_0_7_fu_1416_p2;
    dpt_V_1_0_8_fu_1453_p3 <= 
        dpt_V_0_8_fu_1437_p2 when (tmp_48_0_8_fu_1441_p2(0) = '1') else 
        tmp_49_0_8_fu_1447_p2;
    dpt_V_1_0_9_fu_1484_p3 <= 
        dpt_V_0_9_fu_1468_p2 when (tmp_48_0_9_fu_1472_p2(0) = '1') else 
        tmp_49_0_9_fu_1478_p2;
    dpt_V_1_0_s_fu_1515_p3 <= 
        dpt_V_0_s_fu_1499_p2 when (tmp_48_0_s_fu_1503_p2(0) = '1') else 
        tmp_49_0_s_fu_1509_p2;
    dpt_V_1_1_10_fu_2335_p3 <= 
        dpt_V_13_10_fu_2319_p2 when (tmp_48_1_10_fu_2323_p2(0) = '1') else 
        tmp_49_1_10_fu_2329_p2;
    dpt_V_1_1_11_fu_2367_p3 <= 
        dpt_V_13_11_fu_2351_p2 when (tmp_48_1_11_fu_2355_p2(0) = '1') else 
        tmp_49_1_11_fu_2361_p2;
    dpt_V_1_1_12_fu_2399_p3 <= 
        dpt_V_13_12_fu_2383_p2 when (tmp_48_1_12_fu_2387_p2(0) = '1') else 
        tmp_49_1_12_fu_2393_p2;
    dpt_V_1_1_13_fu_2431_p3 <= 
        dpt_V_13_13_fu_2415_p2 when (tmp_48_1_13_fu_2419_p2(0) = '1') else 
        tmp_49_1_13_fu_2425_p2;
    dpt_V_1_1_14_fu_2463_p3 <= 
        dpt_V_13_14_fu_2447_p2 when (tmp_48_1_14_fu_2451_p2(0) = '1') else 
        tmp_49_1_14_fu_2457_p2;
    dpt_V_1_1_15_fu_2495_p3 <= 
        dpt_V_13_15_fu_2479_p2 when (tmp_48_1_15_fu_2483_p2(0) = '1') else 
        tmp_49_1_15_fu_2489_p2;
    dpt_V_1_1_16_fu_2527_p3 <= 
        dpt_V_13_16_fu_2511_p2 when (tmp_48_1_16_fu_2515_p2(0) = '1') else 
        tmp_49_1_16_fu_2521_p2;
    dpt_V_1_1_17_fu_2559_p3 <= 
        dpt_V_13_17_fu_2543_p2 when (tmp_48_1_17_fu_2547_p2(0) = '1') else 
        tmp_49_1_17_fu_2553_p2;
    dpt_V_1_1_18_fu_2591_p3 <= 
        dpt_V_13_18_fu_2575_p2 when (tmp_48_1_18_fu_2579_p2(0) = '1') else 
        tmp_49_1_18_fu_2585_p2;
    dpt_V_1_1_19_fu_2623_p3 <= 
        dpt_V_13_19_fu_2607_p2 when (tmp_48_1_19_fu_2611_p2(0) = '1') else 
        tmp_49_1_19_fu_2617_p2;
    dpt_V_1_1_1_fu_2015_p3 <= 
        dpt_V_13_1_fu_1999_p2 when (tmp_48_1_1_fu_2003_p2(0) = '1') else 
        tmp_49_1_1_fu_2009_p2;
    dpt_V_1_1_20_fu_2655_p3 <= 
        dpt_V_13_20_fu_2639_p2 when (tmp_48_1_20_fu_2643_p2(0) = '1') else 
        tmp_49_1_20_fu_2649_p2;
    dpt_V_1_1_21_fu_2687_p3 <= 
        dpt_V_13_21_fu_2671_p2 when (tmp_48_1_21_fu_2675_p2(0) = '1') else 
        tmp_49_1_21_fu_2681_p2;
    dpt_V_1_1_22_fu_2719_p3 <= 
        dpt_V_13_22_fu_2703_p2 when (tmp_48_1_22_fu_2707_p2(0) = '1') else 
        tmp_49_1_22_fu_2713_p2;
    dpt_V_1_1_23_fu_2751_p3 <= 
        dpt_V_13_23_fu_2735_p2 when (tmp_48_1_23_fu_2739_p2(0) = '1') else 
        tmp_49_1_23_fu_2745_p2;
    dpt_V_1_1_2_fu_2047_p3 <= 
        dpt_V_13_2_fu_2031_p2 when (tmp_48_1_2_fu_2035_p2(0) = '1') else 
        tmp_49_1_2_fu_2041_p2;
    dpt_V_1_1_3_fu_2079_p3 <= 
        dpt_V_13_3_fu_2063_p2 when (tmp_48_1_3_fu_2067_p2(0) = '1') else 
        tmp_49_1_3_fu_2073_p2;
    dpt_V_1_1_4_fu_2111_p3 <= 
        dpt_V_13_4_fu_2095_p2 when (tmp_48_1_4_fu_2099_p2(0) = '1') else 
        tmp_49_1_4_fu_2105_p2;
    dpt_V_1_1_5_fu_2143_p3 <= 
        dpt_V_13_5_fu_2127_p2 when (tmp_48_1_5_fu_2131_p2(0) = '1') else 
        tmp_49_1_5_fu_2137_p2;
    dpt_V_1_1_6_fu_2175_p3 <= 
        dpt_V_13_6_fu_2159_p2 when (tmp_48_1_6_fu_2163_p2(0) = '1') else 
        tmp_49_1_6_fu_2169_p2;
    dpt_V_1_1_7_fu_2207_p3 <= 
        dpt_V_13_7_fu_2191_p2 when (tmp_48_1_7_fu_2195_p2(0) = '1') else 
        tmp_49_1_7_fu_2201_p2;
    dpt_V_1_1_8_fu_2239_p3 <= 
        dpt_V_13_8_fu_2223_p2 when (tmp_48_1_8_fu_2227_p2(0) = '1') else 
        tmp_49_1_8_fu_2233_p2;
    dpt_V_1_1_9_fu_2271_p3 <= 
        dpt_V_13_9_fu_2255_p2 when (tmp_48_1_9_fu_2259_p2(0) = '1') else 
        tmp_49_1_9_fu_2265_p2;
    dpt_V_1_1_fu_1980_p3 <= 
        dpt_V_s_fu_1964_p2 when (tmp_48_1_fu_1968_p2(0) = '1') else 
        tmp_49_1_fu_1974_p2;
    dpt_V_1_1_s_fu_2303_p3 <= 
        dpt_V_13_s_fu_2287_p2 when (tmp_48_1_s_fu_2291_p2(0) = '1') else 
        tmp_49_1_s_fu_2297_p2;
    dpt_V_1_fu_1202_p3 <= 
        dpt_V_fu_1186_p2 when (tmp_48_fu_1190_p2(0) = '1') else 
        tmp_49_fu_1196_p2;
    dpt_V_fu_1186_p2 <= std_logic_vector(unsigned(mu_0_hwPt_V_read_3_reg_3612_pp0_iter1_reg) - unsigned(track_0_hwPt_V_read_14_reg_3519_pp0_iter1_reg));
    dpt_V_s_fu_1964_p2 <= std_logic_vector(unsigned(mu_1_hwPt_V_read_3_reg_3583_pp0_iter1_reg) - unsigned(track_0_hwPt_V_read_14_reg_3519_pp0_iter1_reg));

    grp_dr2_int_cap_12_s_fu_666_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_666_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_666_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_666_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_666_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_666_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_666_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_666_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_666_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, track_0_hwEta_V_rea_6_reg_3312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_666_eta2_V <= track_0_hwEta_V_rea_6_reg_3312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_666_eta2_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_666_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_666_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_666_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_666_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_666_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_666_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_666_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_666_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, track_0_hwPhi_V_rea_6_reg_3187, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_666_phi2_V <= track_0_hwPhi_V_rea_6_reg_3187;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_666_phi2_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_666_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_666_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_678_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_678_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_678_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_678_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_678_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_678_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_678_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_678_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_678_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, track_1_hwEta_V_rea_6_reg_3307, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_678_eta2_V <= track_1_hwEta_V_rea_6_reg_3307;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_678_eta2_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_678_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_678_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_678_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_678_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_678_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_678_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_678_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_678_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, track_1_hwPhi_V_rea_6_reg_3182, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_678_phi2_V <= track_1_hwPhi_V_rea_6_reg_3182;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_678_phi2_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_678_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_678_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_690_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_690_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_690_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_690_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_690_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_690_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_690_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_690_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_690_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, track_2_hwEta_V_rea_6_reg_3302, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_690_eta2_V <= track_2_hwEta_V_rea_6_reg_3302;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_690_eta2_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_690_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_690_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_690_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_690_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_690_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_690_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_690_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_690_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, track_2_hwPhi_V_rea_6_reg_3177, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_690_phi2_V <= track_2_hwPhi_V_rea_6_reg_3177;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_690_phi2_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_690_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_690_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_702_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_702_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_702_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_702_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_702_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_702_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_702_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_702_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_702_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea, track_3_hwEta_V_rea_6_reg_3297, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_702_eta2_V <= track_3_hwEta_V_rea_6_reg_3297;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_702_eta2_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_702_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_702_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_702_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_702_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_702_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_702_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_702_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_702_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea, track_3_hwPhi_V_rea_6_reg_3172, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_702_phi2_V <= track_3_hwPhi_V_rea_6_reg_3172;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_702_phi2_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_702_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_702_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_714_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_714_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_714_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_714_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_714_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_714_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_714_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_714_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_714_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_rea, track_4_hwEta_V_rea_6_reg_3292, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_714_eta2_V <= track_4_hwEta_V_rea_6_reg_3292;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_714_eta2_V <= track_4_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_714_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_714_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_714_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_714_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_714_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_714_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_714_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_714_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_rea, track_4_hwPhi_V_rea_6_reg_3167, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_714_phi2_V <= track_4_hwPhi_V_rea_6_reg_3167;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_714_phi2_V <= track_4_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_714_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_714_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_726_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_726_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_726_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_726_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_726_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_726_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_726_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_726_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_726_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_rea, track_5_hwEta_V_rea_6_reg_3287, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_726_eta2_V <= track_5_hwEta_V_rea_6_reg_3287;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_726_eta2_V <= track_5_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_726_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_726_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_726_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_726_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_726_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_726_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_726_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_726_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_rea, track_5_hwPhi_V_rea_6_reg_3162, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_726_phi2_V <= track_5_hwPhi_V_rea_6_reg_3162;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_726_phi2_V <= track_5_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_726_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_726_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_738_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_738_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_738_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_738_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_738_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_738_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_738_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_738_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_738_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_rea, track_6_hwEta_V_rea_6_reg_3282, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_738_eta2_V <= track_6_hwEta_V_rea_6_reg_3282;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_738_eta2_V <= track_6_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_738_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_738_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_738_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_738_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_738_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_738_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_738_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_738_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_rea, track_6_hwPhi_V_rea_6_reg_3157, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_738_phi2_V <= track_6_hwPhi_V_rea_6_reg_3157;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_738_phi2_V <= track_6_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_738_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_738_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_750_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_750_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_750_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_750_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_750_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_750_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_750_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_750_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_750_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_rea, track_7_hwEta_V_rea_6_reg_3277, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_750_eta2_V <= track_7_hwEta_V_rea_6_reg_3277;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_750_eta2_V <= track_7_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_750_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_750_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_750_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_750_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_750_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_750_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_750_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_750_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_rea, track_7_hwPhi_V_rea_6_reg_3152, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_750_phi2_V <= track_7_hwPhi_V_rea_6_reg_3152;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_750_phi2_V <= track_7_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_750_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_750_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_762_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_762_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_762_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_762_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_762_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_762_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_762_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_762_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_762_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwEta_V_rea, track_8_hwEta_V_rea_6_reg_3272, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_762_eta2_V <= track_8_hwEta_V_rea_6_reg_3272;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_762_eta2_V <= track_8_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_762_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_762_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_762_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_762_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_762_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_762_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_762_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_762_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_8_hwPhi_V_rea, track_8_hwPhi_V_rea_6_reg_3147, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_762_phi2_V <= track_8_hwPhi_V_rea_6_reg_3147;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_762_phi2_V <= track_8_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_762_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_762_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_774_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_774_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_774_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_774_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_774_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_774_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_774_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_774_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_774_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwEta_V_rea, track_9_hwEta_V_rea_6_reg_3267, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_774_eta2_V <= track_9_hwEta_V_rea_6_reg_3267;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_774_eta2_V <= track_9_hwEta_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_774_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_774_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_774_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_774_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_774_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_774_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_774_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_774_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_9_hwPhi_V_rea, track_9_hwPhi_V_rea_6_reg_3142, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_774_phi2_V <= track_9_hwPhi_V_rea_6_reg_3142;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_774_phi2_V <= track_9_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_12_s_fu_774_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_774_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_786_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_786_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_786_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_786_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_786_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_786_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_786_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_786_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_786_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwEta_V_re, track_10_hwEta_V_re_6_reg_3262, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_786_eta2_V <= track_10_hwEta_V_re_6_reg_3262;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_786_eta2_V <= track_10_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_786_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_786_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_786_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_786_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_786_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_786_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_786_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_786_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_10_hwPhi_V_re, track_10_hwPhi_V_re_6_reg_3137, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_786_phi2_V <= track_10_hwPhi_V_re_6_reg_3137;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_786_phi2_V <= track_10_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_786_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_786_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_798_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_798_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_798_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_798_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_798_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_798_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_798_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_798_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_798_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwEta_V_re, track_11_hwEta_V_re_6_reg_3257, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_798_eta2_V <= track_11_hwEta_V_re_6_reg_3257;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_798_eta2_V <= track_11_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_798_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_798_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_798_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_798_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_798_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_798_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_798_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_798_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_11_hwPhi_V_re, track_11_hwPhi_V_re_6_reg_3132, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_798_phi2_V <= track_11_hwPhi_V_re_6_reg_3132;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_798_phi2_V <= track_11_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_798_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_798_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_810_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_810_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_810_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_810_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_810_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_810_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_810_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_810_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_810_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwEta_V_re, track_12_hwEta_V_re_6_reg_3252, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_810_eta2_V <= track_12_hwEta_V_re_6_reg_3252;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_810_eta2_V <= track_12_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_810_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_810_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_810_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_810_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_810_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_810_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_810_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_810_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_12_hwPhi_V_re, track_12_hwPhi_V_re_6_reg_3127, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_810_phi2_V <= track_12_hwPhi_V_re_6_reg_3127;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_810_phi2_V <= track_12_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_810_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_810_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_822_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_822_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_822_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_822_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_822_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_822_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_822_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_822_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_822_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwEta_V_re, track_13_hwEta_V_re_6_reg_3247, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_822_eta2_V <= track_13_hwEta_V_re_6_reg_3247;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_822_eta2_V <= track_13_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_822_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_822_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_822_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_822_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_822_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_822_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_822_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_822_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_13_hwPhi_V_re, track_13_hwPhi_V_re_6_reg_3122, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_822_phi2_V <= track_13_hwPhi_V_re_6_reg_3122;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_822_phi2_V <= track_13_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_822_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_822_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_834_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_834_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_834_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_834_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_834_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_834_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_834_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_834_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_834_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_14_hwEta_V_re, track_14_hwEta_V_re_6_reg_3242, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_834_eta2_V <= track_14_hwEta_V_re_6_reg_3242;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_834_eta2_V <= track_14_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_834_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_834_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_834_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_834_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_834_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_834_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_834_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_834_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_14_hwPhi_V_re, track_14_hwPhi_V_re_6_reg_3117, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_834_phi2_V <= track_14_hwPhi_V_re_6_reg_3117;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_834_phi2_V <= track_14_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_834_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_834_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_846_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_846_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_846_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_846_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_846_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_846_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_846_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_846_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_846_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_15_hwEta_V_re, track_15_hwEta_V_re_6_reg_3237, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_846_eta2_V <= track_15_hwEta_V_re_6_reg_3237;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_846_eta2_V <= track_15_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_846_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_846_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_846_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_846_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_846_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_846_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_846_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_846_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_15_hwPhi_V_re, track_15_hwPhi_V_re_6_reg_3112, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_846_phi2_V <= track_15_hwPhi_V_re_6_reg_3112;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_846_phi2_V <= track_15_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_846_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_846_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_858_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_858_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_858_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_858_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_858_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_858_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_858_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_858_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_858_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_16_hwEta_V_re, track_16_hwEta_V_re_6_reg_3232, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_858_eta2_V <= track_16_hwEta_V_re_6_reg_3232;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_858_eta2_V <= track_16_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_858_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_858_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_858_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_858_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_858_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_858_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_858_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_858_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_16_hwPhi_V_re, track_16_hwPhi_V_re_6_reg_3107, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_858_phi2_V <= track_16_hwPhi_V_re_6_reg_3107;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_858_phi2_V <= track_16_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_858_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_858_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_870_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_870_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_870_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_870_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_870_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_870_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_870_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_870_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_870_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_17_hwEta_V_re, track_17_hwEta_V_re_6_reg_3227, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_870_eta2_V <= track_17_hwEta_V_re_6_reg_3227;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_870_eta2_V <= track_17_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_870_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_870_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_870_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_870_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_870_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_870_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_870_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_870_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_17_hwPhi_V_re, track_17_hwPhi_V_re_6_reg_3102, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_870_phi2_V <= track_17_hwPhi_V_re_6_reg_3102;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_870_phi2_V <= track_17_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_870_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_870_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_882_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_882_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_882_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_882_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_882_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_882_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_882_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_882_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_882_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_18_hwEta_V_re, track_18_hwEta_V_re_6_reg_3222, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_882_eta2_V <= track_18_hwEta_V_re_6_reg_3222;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_882_eta2_V <= track_18_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_882_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_882_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_882_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_882_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_882_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_882_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_882_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_882_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_18_hwPhi_V_re, track_18_hwPhi_V_re_6_reg_3097, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_882_phi2_V <= track_18_hwPhi_V_re_6_reg_3097;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_882_phi2_V <= track_18_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_882_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_882_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_894_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_894_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_894_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_894_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_894_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_894_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_894_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_894_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_894_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_19_hwEta_V_re, track_19_hwEta_V_re_6_reg_3217, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_894_eta2_V <= track_19_hwEta_V_re_6_reg_3217;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_894_eta2_V <= track_19_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_894_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_894_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_894_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_894_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_894_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_894_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_894_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_894_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_19_hwPhi_V_re, track_19_hwPhi_V_re_6_reg_3092, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_894_phi2_V <= track_19_hwPhi_V_re_6_reg_3092;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_894_phi2_V <= track_19_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_894_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_894_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_906_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_906_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_906_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_906_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_906_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_906_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_906_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_906_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_906_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_20_hwEta_V_re, track_20_hwEta_V_re_6_reg_3212, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_906_eta2_V <= track_20_hwEta_V_re_6_reg_3212;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_906_eta2_V <= track_20_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_906_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_906_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_906_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_906_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_906_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_906_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_906_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_906_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_20_hwPhi_V_re, track_20_hwPhi_V_re_6_reg_3087, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_906_phi2_V <= track_20_hwPhi_V_re_6_reg_3087;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_906_phi2_V <= track_20_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_906_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_906_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_918_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_918_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_918_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_918_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_918_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_918_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_918_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_918_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_918_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_21_hwEta_V_re, track_21_hwEta_V_re_6_reg_3207, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_918_eta2_V <= track_21_hwEta_V_re_6_reg_3207;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_918_eta2_V <= track_21_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_918_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_918_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_918_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_918_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_918_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_918_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_918_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_918_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_21_hwPhi_V_re, track_21_hwPhi_V_re_6_reg_3082, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_918_phi2_V <= track_21_hwPhi_V_re_6_reg_3082;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_918_phi2_V <= track_21_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_918_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_918_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_930_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_930_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_930_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_930_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_930_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_930_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_930_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_930_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_930_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_22_hwEta_V_re, track_22_hwEta_V_re_6_reg_3202, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_930_eta2_V <= track_22_hwEta_V_re_6_reg_3202;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_930_eta2_V <= track_22_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_930_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_930_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_930_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_930_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_930_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_930_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_930_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_930_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_22_hwPhi_V_re, track_22_hwPhi_V_re_6_reg_3077, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_930_phi2_V <= track_22_hwPhi_V_re_6_reg_3077;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_930_phi2_V <= track_22_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_930_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_930_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_942_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_942_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_942_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_942_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_942_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_942_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_942_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_942_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_942_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_23_hwEta_V_re, track_23_hwEta_V_re_6_reg_3197, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_942_eta2_V <= track_23_hwEta_V_re_6_reg_3197;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_942_eta2_V <= track_23_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_942_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_942_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_942_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_942_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_942_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_942_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_942_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_942_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_23_hwPhi_V_re, track_23_hwPhi_V_re_6_reg_3072, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_942_phi2_V <= track_23_hwPhi_V_re_6_reg_3072;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_942_phi2_V <= track_23_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_942_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_942_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_954_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_int_cap_12_s_fu_954_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_12_s_fu_954_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_954_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwEta_V_read, ap_port_reg_mu_1_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_954_eta1_V <= ap_port_reg_mu_1_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_954_eta1_V <= mu_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_954_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_954_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_954_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_24_hwEta_V_re, track_24_hwEta_V_re_6_reg_3192, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_954_eta2_V <= track_24_hwEta_V_re_6_reg_3192;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_954_eta2_V <= track_24_hwEta_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_954_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_954_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_954_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, mu_0_hwPhi_V_read, ap_port_reg_mu_1_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_954_phi1_V <= ap_port_reg_mu_1_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_954_phi1_V <= mu_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_12_s_fu_954_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_954_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_12_s_fu_954_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_24_hwPhi_V_re, track_24_hwPhi_V_re_6_reg_3067, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_12_s_fu_954_phi2_V <= track_24_hwPhi_V_re_6_reg_3067;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_12_s_fu_954_phi2_V <= track_24_hwPhi_V_re;
            else 
                grp_dr2_int_cap_12_s_fu_954_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_12_s_fu_954_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1016_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_666_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1022_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_678_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1028_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_690_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1034_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_702_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1040_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_714_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1046_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_726_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1052_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_738_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1058_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_750_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1064_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_762_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1070_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_774_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1076_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_786_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1082_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_798_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1088_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_810_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1094_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_822_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1100_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_834_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1106_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_846_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1112_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_858_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1118_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_870_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1124_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_882_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1130_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_894_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1136_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_906_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1142_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_918_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1148_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_930_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1154_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_942_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    grp_fu_1160_p2 <= "1" when (unsigned(grp_dr2_int_cap_12_s_fu_954_ap_return) < unsigned(ap_const_lv11_419)) else "0";
    mu_track_dptval_0_0_fu_1213_p3 <= 
        dpt_V_1_fu_1202_p3 when (tmp_47_reg_3651(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_11_fu_1802_p3 <= 
        dpt_V_1_0_18_fu_1794_p3 when (tmp_47_0_18_reg_3746(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_1_fu_1523_p3 <= 
        dpt_V_1_0_s_fu_1515_p3 when (tmp_47_0_s_reg_3701(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_2_fu_1554_p3 <= 
        dpt_V_1_0_10_fu_1546_p3 when (tmp_47_0_10_reg_3706(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_3_fu_1585_p3 <= 
        dpt_V_1_0_11_fu_1577_p3 when (tmp_47_0_11_reg_3711(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_4_fu_1616_p3 <= 
        dpt_V_1_0_12_fu_1608_p3 when (tmp_47_0_12_reg_3716(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_5_fu_1647_p3 <= 
        dpt_V_1_0_13_fu_1639_p3 when (tmp_47_0_13_reg_3721(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_6_fu_1678_p3 <= 
        dpt_V_1_0_14_fu_1670_p3 when (tmp_47_0_14_reg_3726(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_7_fu_1709_p3 <= 
        dpt_V_1_0_15_fu_1701_p3 when (tmp_47_0_15_reg_3731(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_8_fu_1740_p3 <= 
        dpt_V_1_0_16_fu_1732_p3 when (tmp_47_0_16_reg_3736(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_9_fu_1771_p3 <= 
        dpt_V_1_0_17_fu_1763_p3 when (tmp_47_0_17_reg_3741(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_1_fu_1244_p3 <= 
        dpt_V_1_0_1_fu_1236_p3 when (tmp_47_0_1_reg_3656(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_1_fu_1833_p3 <= 
        dpt_V_1_0_19_fu_1825_p3 when (tmp_47_0_19_reg_3751(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_2_fu_1864_p3 <= 
        dpt_V_1_0_20_fu_1856_p3 when (tmp_47_0_20_reg_3756(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_3_fu_1895_p3 <= 
        dpt_V_1_0_21_fu_1887_p3 when (tmp_47_0_21_reg_3761(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_4_fu_1926_p3 <= 
        dpt_V_1_0_22_fu_1918_p3 when (tmp_47_0_22_reg_3766(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_5_fu_1957_p3 <= 
        dpt_V_1_0_23_fu_1949_p3 when (tmp_47_0_23_reg_3771(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_2_fu_1275_p3 <= 
        dpt_V_1_0_2_fu_1267_p3 when (tmp_47_0_2_reg_3661(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_3_fu_1306_p3 <= 
        dpt_V_1_0_3_fu_1298_p3 when (tmp_47_0_3_reg_3666(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_4_fu_1337_p3 <= 
        dpt_V_1_0_4_fu_1329_p3 when (tmp_47_0_4_reg_3671(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_5_fu_1368_p3 <= 
        dpt_V_1_0_5_fu_1360_p3 when (tmp_47_0_5_reg_3676(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_6_fu_1399_p3 <= 
        dpt_V_1_0_6_fu_1391_p3 when (tmp_47_0_6_reg_3681(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_7_fu_1430_p3 <= 
        dpt_V_1_0_7_fu_1422_p3 when (tmp_47_0_7_reg_3686(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_8_fu_1461_p3 <= 
        dpt_V_1_0_8_fu_1453_p3 when (tmp_47_0_8_reg_3691(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_0_9_fu_1492_p3 <= 
        dpt_V_1_0_9_fu_1484_p3 when (tmp_47_0_9_reg_3696(0) = '1') else 
        r_V_fu_1210_p1;
    mu_track_dptval_1_0_fu_1991_p3 <= 
        dpt_V_1_1_fu_1980_p3 when (grp_fu_1016_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_11_fu_2599_p3 <= 
        dpt_V_1_1_18_fu_2591_p3 when (grp_fu_1130_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_1_fu_2311_p3 <= 
        dpt_V_1_1_s_fu_2303_p3 when (grp_fu_1076_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_2_fu_2343_p3 <= 
        dpt_V_1_1_10_fu_2335_p3 when (grp_fu_1082_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_3_fu_2375_p3 <= 
        dpt_V_1_1_11_fu_2367_p3 when (grp_fu_1088_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_4_fu_2407_p3 <= 
        dpt_V_1_1_12_fu_2399_p3 when (grp_fu_1094_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_5_fu_2439_p3 <= 
        dpt_V_1_1_13_fu_2431_p3 when (grp_fu_1100_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_6_fu_2471_p3 <= 
        dpt_V_1_1_14_fu_2463_p3 when (grp_fu_1106_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_7_fu_2503_p3 <= 
        dpt_V_1_1_15_fu_2495_p3 when (grp_fu_1112_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_8_fu_2535_p3 <= 
        dpt_V_1_1_16_fu_2527_p3 when (grp_fu_1118_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_9_fu_2567_p3 <= 
        dpt_V_1_1_17_fu_2559_p3 when (grp_fu_1124_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_1_fu_2023_p3 <= 
        dpt_V_1_1_1_fu_2015_p3 when (grp_fu_1022_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_1_fu_2631_p3 <= 
        dpt_V_1_1_19_fu_2623_p3 when (grp_fu_1136_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_2_fu_2663_p3 <= 
        dpt_V_1_1_20_fu_2655_p3 when (grp_fu_1142_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_3_fu_2695_p3 <= 
        dpt_V_1_1_21_fu_2687_p3 when (grp_fu_1148_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_4_fu_2727_p3 <= 
        dpt_V_1_1_22_fu_2719_p3 when (grp_fu_1154_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_5_fu_2759_p3 <= 
        dpt_V_1_1_23_fu_2751_p3 when (grp_fu_1160_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_2_fu_2055_p3 <= 
        dpt_V_1_1_2_fu_2047_p3 when (grp_fu_1028_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_3_fu_2087_p3 <= 
        dpt_V_1_1_3_fu_2079_p3 when (grp_fu_1034_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_4_fu_2119_p3 <= 
        dpt_V_1_1_4_fu_2111_p3 when (grp_fu_1040_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_5_fu_2151_p3 <= 
        dpt_V_1_1_5_fu_2143_p3 when (grp_fu_1046_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_6_fu_2183_p3 <= 
        dpt_V_1_1_6_fu_2175_p3 when (grp_fu_1052_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_7_fu_2215_p3 <= 
        dpt_V_1_1_7_fu_2207_p3 when (grp_fu_1058_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_8_fu_2247_p3 <= 
        dpt_V_1_1_8_fu_2239_p3 when (grp_fu_1064_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
    mu_track_dptval_1_9_fu_2279_p3 <= 
        dpt_V_1_1_9_fu_2271_p3 when (grp_fu_1070_p2(0) = '1') else 
        r_V_1_fu_1988_p1;
        r_V_1_fu_1988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_82_reg_3646_pp0_iter1_reg),16));

        r_V_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_3641_pp0_iter1_reg),16));

    tmp_48_0_10_fu_1534_p2 <= "1" when (signed(dpt_V_0_10_fu_1530_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_11_fu_1565_p2 <= "1" when (signed(dpt_V_0_11_fu_1561_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_12_fu_1596_p2 <= "1" when (signed(dpt_V_0_12_fu_1592_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_13_fu_1627_p2 <= "1" when (signed(dpt_V_0_13_fu_1623_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_14_fu_1658_p2 <= "1" when (signed(dpt_V_0_14_fu_1654_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_15_fu_1689_p2 <= "1" when (signed(dpt_V_0_15_fu_1685_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_16_fu_1720_p2 <= "1" when (signed(dpt_V_0_16_fu_1716_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_17_fu_1751_p2 <= "1" when (signed(dpt_V_0_17_fu_1747_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_18_fu_1782_p2 <= "1" when (signed(dpt_V_0_18_fu_1778_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_19_fu_1813_p2 <= "1" when (signed(dpt_V_0_19_fu_1809_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_1_fu_1224_p2 <= "1" when (signed(dpt_V_0_1_fu_1220_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_20_fu_1844_p2 <= "1" when (signed(dpt_V_0_20_fu_1840_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_21_fu_1875_p2 <= "1" when (signed(dpt_V_0_21_fu_1871_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_22_fu_1906_p2 <= "1" when (signed(dpt_V_0_22_fu_1902_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_23_fu_1937_p2 <= "1" when (signed(dpt_V_0_23_fu_1933_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_2_fu_1255_p2 <= "1" when (signed(dpt_V_0_2_fu_1251_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_3_fu_1286_p2 <= "1" when (signed(dpt_V_0_3_fu_1282_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_4_fu_1317_p2 <= "1" when (signed(dpt_V_0_4_fu_1313_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_5_fu_1348_p2 <= "1" when (signed(dpt_V_0_5_fu_1344_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_6_fu_1379_p2 <= "1" when (signed(dpt_V_0_6_fu_1375_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_7_fu_1410_p2 <= "1" when (signed(dpt_V_0_7_fu_1406_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_8_fu_1441_p2 <= "1" when (signed(dpt_V_0_8_fu_1437_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_9_fu_1472_p2 <= "1" when (signed(dpt_V_0_9_fu_1468_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_0_s_fu_1503_p2 <= "1" when (signed(dpt_V_0_s_fu_1499_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_10_fu_2323_p2 <= "1" when (signed(dpt_V_13_10_fu_2319_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_11_fu_2355_p2 <= "1" when (signed(dpt_V_13_11_fu_2351_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_12_fu_2387_p2 <= "1" when (signed(dpt_V_13_12_fu_2383_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_13_fu_2419_p2 <= "1" when (signed(dpt_V_13_13_fu_2415_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_14_fu_2451_p2 <= "1" when (signed(dpt_V_13_14_fu_2447_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_15_fu_2483_p2 <= "1" when (signed(dpt_V_13_15_fu_2479_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_16_fu_2515_p2 <= "1" when (signed(dpt_V_13_16_fu_2511_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_17_fu_2547_p2 <= "1" when (signed(dpt_V_13_17_fu_2543_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_18_fu_2579_p2 <= "1" when (signed(dpt_V_13_18_fu_2575_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_19_fu_2611_p2 <= "1" when (signed(dpt_V_13_19_fu_2607_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_1_fu_2003_p2 <= "1" when (signed(dpt_V_13_1_fu_1999_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_20_fu_2643_p2 <= "1" when (signed(dpt_V_13_20_fu_2639_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_21_fu_2675_p2 <= "1" when (signed(dpt_V_13_21_fu_2671_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_22_fu_2707_p2 <= "1" when (signed(dpt_V_13_22_fu_2703_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_23_fu_2739_p2 <= "1" when (signed(dpt_V_13_23_fu_2735_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_2_fu_2035_p2 <= "1" when (signed(dpt_V_13_2_fu_2031_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_3_fu_2067_p2 <= "1" when (signed(dpt_V_13_3_fu_2063_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_4_fu_2099_p2 <= "1" when (signed(dpt_V_13_4_fu_2095_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_5_fu_2131_p2 <= "1" when (signed(dpt_V_13_5_fu_2127_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_6_fu_2163_p2 <= "1" when (signed(dpt_V_13_6_fu_2159_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_7_fu_2195_p2 <= "1" when (signed(dpt_V_13_7_fu_2191_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_8_fu_2227_p2 <= "1" when (signed(dpt_V_13_8_fu_2223_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_9_fu_2259_p2 <= "1" when (signed(dpt_V_13_9_fu_2255_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_fu_1968_p2 <= "1" when (signed(dpt_V_s_fu_1964_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_1_s_fu_2291_p2 <= "1" when (signed(dpt_V_13_s_fu_2287_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_48_fu_1190_p2 <= "1" when (signed(dpt_V_fu_1186_p2) > signed(ap_const_lv16_0)) else "0";
    tmp_49_0_10_fu_1540_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_10_fu_1530_p2));
    tmp_49_0_11_fu_1571_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_11_fu_1561_p2));
    tmp_49_0_12_fu_1602_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_12_fu_1592_p2));
    tmp_49_0_13_fu_1633_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_13_fu_1623_p2));
    tmp_49_0_14_fu_1664_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_14_fu_1654_p2));
    tmp_49_0_15_fu_1695_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_15_fu_1685_p2));
    tmp_49_0_16_fu_1726_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_16_fu_1716_p2));
    tmp_49_0_17_fu_1757_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_17_fu_1747_p2));
    tmp_49_0_18_fu_1788_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_18_fu_1778_p2));
    tmp_49_0_19_fu_1819_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_19_fu_1809_p2));
    tmp_49_0_1_fu_1230_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_1_fu_1220_p2));
    tmp_49_0_20_fu_1850_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_20_fu_1840_p2));
    tmp_49_0_21_fu_1881_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_21_fu_1871_p2));
    tmp_49_0_22_fu_1912_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_22_fu_1902_p2));
    tmp_49_0_23_fu_1943_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_23_fu_1933_p2));
    tmp_49_0_2_fu_1261_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_2_fu_1251_p2));
    tmp_49_0_3_fu_1292_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_3_fu_1282_p2));
    tmp_49_0_4_fu_1323_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_4_fu_1313_p2));
    tmp_49_0_5_fu_1354_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_5_fu_1344_p2));
    tmp_49_0_6_fu_1385_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_6_fu_1375_p2));
    tmp_49_0_7_fu_1416_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_7_fu_1406_p2));
    tmp_49_0_8_fu_1447_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_8_fu_1437_p2));
    tmp_49_0_9_fu_1478_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_9_fu_1468_p2));
    tmp_49_0_s_fu_1509_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_0_s_fu_1499_p2));
    tmp_49_1_10_fu_2329_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_10_fu_2319_p2));
    tmp_49_1_11_fu_2361_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_11_fu_2351_p2));
    tmp_49_1_12_fu_2393_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_12_fu_2383_p2));
    tmp_49_1_13_fu_2425_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_13_fu_2415_p2));
    tmp_49_1_14_fu_2457_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_14_fu_2447_p2));
    tmp_49_1_15_fu_2489_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_15_fu_2479_p2));
    tmp_49_1_16_fu_2521_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_16_fu_2511_p2));
    tmp_49_1_17_fu_2553_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_17_fu_2543_p2));
    tmp_49_1_18_fu_2585_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_18_fu_2575_p2));
    tmp_49_1_19_fu_2617_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_19_fu_2607_p2));
    tmp_49_1_1_fu_2009_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_1_fu_1999_p2));
    tmp_49_1_20_fu_2649_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_20_fu_2639_p2));
    tmp_49_1_21_fu_2681_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_21_fu_2671_p2));
    tmp_49_1_22_fu_2713_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_22_fu_2703_p2));
    tmp_49_1_23_fu_2745_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_23_fu_2735_p2));
    tmp_49_1_2_fu_2041_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_2_fu_2031_p2));
    tmp_49_1_3_fu_2073_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_3_fu_2063_p2));
    tmp_49_1_4_fu_2105_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_4_fu_2095_p2));
    tmp_49_1_5_fu_2137_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_5_fu_2127_p2));
    tmp_49_1_6_fu_2169_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_6_fu_2159_p2));
    tmp_49_1_7_fu_2201_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_7_fu_2191_p2));
    tmp_49_1_8_fu_2233_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_8_fu_2223_p2));
    tmp_49_1_9_fu_2265_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_9_fu_2255_p2));
    tmp_49_1_fu_1974_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_s_fu_1964_p2));
    tmp_49_1_s_fu_2297_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_13_s_fu_2287_p2));
    tmp_49_fu_1196_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(dpt_V_fu_1186_p2));
end behav;
