digraph "CFG for '_Z12translate_2DPfmmff' function" {
	label="CFG for '_Z12translate_2DPfmmff' function";

	Node0x5022220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = zext i32 %14 to i64\l  %16 = mul i64 %2, %1\l  %17 = icmp ugt i64 %16, %15\l  br i1 %17, label %18, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5022220:s0 -> Node0x5024230;
	Node0x5022220:s1 -> Node0x50242c0;
	Node0x5024230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = fadd contract float %20, %3\l  store float %21, float addrspace(1)* %19, align 4, !tbaa !7\l  %22 = add i64 %16, %15\l  %23 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7\l  %25 = fadd contract float %24, %4\l  store float %25, float addrspace(1)* %23, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %26\l}"];
	Node0x5024230 -> Node0x50242c0;
	Node0x50242c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
