<stg><name>dct</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="col_outbuf_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="64">
<![CDATA[
codeRepl:5  %col_inbuf = alloca [8 x i128], align 8

]]></Node>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
codeRepl:7  %buf_2d_in = alloca [8 x i128], align 8

]]></Node>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
codeRepl:8  %buf_2d_out = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
codeRepl:9  call fastcc void @read_data([64 x i16]* %input_r, [8 x i128]* %buf_2d_in) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16">
<![CDATA[
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16">
<![CDATA[
codeRepl:10  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="128">
<![CDATA[
codeRepl:11  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="24" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16">
<![CDATA[
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="25" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16">
<![CDATA[
codeRepl:12  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="26" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="27" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:13  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="28" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="29" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:14  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
codeRepl:15  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="dct_coeff_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="row_outbuf_i" fromId="50" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_50" to="col_outbuf_i" fromId="50" toId="14">
</dataflow>
<dataflow id="53" from="StgValue_50" to="col_inbuf" fromId="50" toId="15">
</dataflow>
<dataflow id="54" from="StgValue_50" to="buf_2d_in" fromId="50" toId="16">
</dataflow>
<dataflow id="55" from="StgValue_50" to="buf_2d_out" fromId="50" toId="17">
</dataflow>
<dataflow id="57" from="read_data" to="StgValue_18" fromId="56" toId="18">
</dataflow>
<dataflow id="58" from="input_r" to="StgValue_18" fromId="47" toId="18">
</dataflow>
<dataflow id="59" from="buf_2d_in" to="StgValue_18" fromId="16" toId="18">
</dataflow>
<dataflow id="60" from="read_data" to="StgValue_19" fromId="56" toId="19">
</dataflow>
<dataflow id="61" from="input_r" to="StgValue_19" fromId="47" toId="19">
</dataflow>
<dataflow id="62" from="buf_2d_in" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="64" from="Loop_Row_DCT_Loop_pr" to="StgValue_20" fromId="63" toId="20">
</dataflow>
<dataflow id="65" from="buf_2d_in" to="StgValue_20" fromId="16" toId="20">
</dataflow>
<dataflow id="66" from="row_outbuf_i" to="StgValue_20" fromId="13" toId="20">
</dataflow>
<dataflow id="67" from="dct_coeff_table" to="StgValue_20" fromId="49" toId="20">
</dataflow>
<dataflow id="68" from="Loop_Row_DCT_Loop_pr" to="StgValue_21" fromId="63" toId="21">
</dataflow>
<dataflow id="69" from="buf_2d_in" to="StgValue_21" fromId="16" toId="21">
</dataflow>
<dataflow id="70" from="row_outbuf_i" to="StgValue_21" fromId="13" toId="21">
</dataflow>
<dataflow id="71" from="dct_coeff_table" to="StgValue_21" fromId="49" toId="21">
</dataflow>
<dataflow id="73" from="Loop_Xpose_Row_Outer" to="StgValue_22" fromId="72" toId="22">
</dataflow>
<dataflow id="74" from="row_outbuf_i" to="StgValue_22" fromId="13" toId="22">
</dataflow>
<dataflow id="75" from="col_inbuf" to="StgValue_22" fromId="15" toId="22">
</dataflow>
<dataflow id="76" from="Loop_Xpose_Row_Outer" to="StgValue_23" fromId="72" toId="23">
</dataflow>
<dataflow id="77" from="row_outbuf_i" to="StgValue_23" fromId="13" toId="23">
</dataflow>
<dataflow id="78" from="col_inbuf" to="StgValue_23" fromId="15" toId="23">
</dataflow>
<dataflow id="80" from="Loop_Col_DCT_Loop_pr" to="StgValue_24" fromId="79" toId="24">
</dataflow>
<dataflow id="81" from="col_inbuf" to="StgValue_24" fromId="15" toId="24">
</dataflow>
<dataflow id="82" from="col_outbuf_i" to="StgValue_24" fromId="14" toId="24">
</dataflow>
<dataflow id="83" from="dct_coeff_table" to="StgValue_24" fromId="49" toId="24">
</dataflow>
<dataflow id="84" from="Loop_Col_DCT_Loop_pr" to="StgValue_25" fromId="79" toId="25">
</dataflow>
<dataflow id="85" from="col_inbuf" to="StgValue_25" fromId="15" toId="25">
</dataflow>
<dataflow id="86" from="col_outbuf_i" to="StgValue_25" fromId="14" toId="25">
</dataflow>
<dataflow id="87" from="dct_coeff_table" to="StgValue_25" fromId="49" toId="25">
</dataflow>
<dataflow id="89" from="Loop_Xpose_Col_Outer" to="StgValue_26" fromId="88" toId="26">
</dataflow>
<dataflow id="90" from="col_outbuf_i" to="StgValue_26" fromId="14" toId="26">
</dataflow>
<dataflow id="91" from="buf_2d_out" to="StgValue_26" fromId="17" toId="26">
</dataflow>
<dataflow id="92" from="Loop_Xpose_Col_Outer" to="StgValue_27" fromId="88" toId="27">
</dataflow>
<dataflow id="93" from="col_outbuf_i" to="StgValue_27" fromId="14" toId="27">
</dataflow>
<dataflow id="94" from="buf_2d_out" to="StgValue_27" fromId="17" toId="27">
</dataflow>
<dataflow id="96" from="write_data" to="StgValue_28" fromId="95" toId="28">
</dataflow>
<dataflow id="97" from="buf_2d_out" to="StgValue_28" fromId="17" toId="28">
</dataflow>
<dataflow id="98" from="output_r" to="StgValue_28" fromId="48" toId="28">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecDataflowPipeline" to="StgValue_29" fromId="99" toId="29">
</dataflow>
<dataflow id="102" from="StgValue_101" to="StgValue_29" fromId="101" toId="29">
</dataflow>
<dataflow id="104" from="p_str1" to="StgValue_29" fromId="103" toId="29">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="StgValue_30" fromId="105" toId="30">
</dataflow>
<dataflow id="107" from="input_r" to="StgValue_30" fromId="47" toId="30">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="StgValue_31" fromId="105" toId="31">
</dataflow>
<dataflow id="109" from="output_r" to="StgValue_31" fromId="48" toId="31">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecTopModule" to="StgValue_32" fromId="110" toId="32">
</dataflow>
<dataflow id="113" from="dct_str" to="StgValue_32" fromId="112" toId="32">
</dataflow>
<dataflow id="114" from="write_data" to="StgValue_33" fromId="95" toId="33">
</dataflow>
<dataflow id="115" from="buf_2d_out" to="StgValue_33" fromId="17" toId="33">
</dataflow>
<dataflow id="116" from="output_r" to="StgValue_33" fromId="48" toId="33">
</dataflow>
</dataflows>


</stg>
