// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/28/2018 20:48:21"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_TOP (
	SYS_CLK,
	RST_N,
	WRREQ,
	WRCLK,
	FIFO_DATA,
	TXD,
	WRFULL);
input 	SYS_CLK;
input 	RST_N;
input 	WRREQ;
input 	WRCLK;
input 	[7:0] FIFO_DATA;
output 	TXD;
output 	WRFULL;

// Design Ports Information
// TXD	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WRFULL	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SYS_CLK	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST_N	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRREQ	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRCLK	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[7]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[5]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[4]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[3]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[6]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[2]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[1]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FIFO_DATA[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UART_TOP_v_fast.sdo");
// synopsys translate_on

wire \UART_TXD_inst|bit_cnt[4]~17_combout ;
wire \UART_TXD_inst|baud_count[5]~27_combout ;
wire \UART_TXD_inst|baud_count[8]~33_combout ;
wire \UART_TXD_inst|baud_count[11]~40 ;
wire \UART_TXD_inst|baud_count[12]~41_combout ;
wire \UART_TXD_inst|baud_count[12]~42 ;
wire \UART_TXD_inst|baud_count[13]~43_combout ;
wire \UART_TXD_inst|baud_count[13]~44 ;
wire \UART_TXD_inst|baud_count[14]~45_combout ;
wire \UART_TXD_inst|baud_count[14]~46 ;
wire \UART_TXD_inst|baud_count[15]~47_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ;
wire \UART_TXD_inst|TXD~2_combout ;
wire \UART_TXD_inst|TXD~3_combout ;
wire \UART_TXD_inst|Equal0~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \UART_TXD_inst|STATE.IDLE~regout ;
wire \UART_TXD_inst|Selector1~0_combout ;
wire \UART_TXD_inst|tx_data[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \SYS_CLK~combout ;
wire \SYS_CLK~clkctrl_outclk ;
wire \UART_TXD_inst|bit_cnt[0]~8_combout ;
wire \RST_N~combout ;
wire \RST_N~clkctrl_outclk ;
wire \WRREQ~combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \UART_TXD_inst|Selector3~0_combout ;
wire \UART_TXD_inst|RDREQ~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \UART_TXD_inst|STATE~7_combout ;
wire \UART_TXD_inst|STATE.GET_DATA~regout ;
wire \UART_TXD_inst|bit_cnt[3]~14_combout ;
wire \UART_TXD_inst|baud_count[0]~17_combout ;
wire \UART_TXD_inst|baud_count[0]~18 ;
wire \UART_TXD_inst|baud_count[1]~19_combout ;
wire \UART_TXD_inst|baud_count[1]~20 ;
wire \UART_TXD_inst|baud_count[2]~21_combout ;
wire \UART_TXD_inst|baud_count[2]~22 ;
wire \UART_TXD_inst|baud_count[3]~24 ;
wire \UART_TXD_inst|baud_count[4]~25_combout ;
wire \UART_TXD_inst|baud_count[4]~26 ;
wire \UART_TXD_inst|baud_count[5]~28 ;
wire \UART_TXD_inst|baud_count[6]~30 ;
wire \UART_TXD_inst|baud_count[7]~31_combout ;
wire \UART_TXD_inst|baud_count[7]~32 ;
wire \UART_TXD_inst|baud_count[8]~34 ;
wire \UART_TXD_inst|baud_count[9]~35_combout ;
wire \UART_TXD_inst|baud_count[9]~36 ;
wire \UART_TXD_inst|baud_count[10]~37_combout ;
wire \UART_TXD_inst|baud_count[10]~38 ;
wire \UART_TXD_inst|baud_count[11]~39_combout ;
wire \UART_TXD_inst|Equal0~2_combout ;
wire \UART_TXD_inst|baud_count[6]~29_combout ;
wire \UART_TXD_inst|Equal0~1_combout ;
wire \UART_TXD_inst|baud_count[3]~23_combout ;
wire \UART_TXD_inst|Equal0~0_combout ;
wire \UART_TXD_inst|Equal0~4_combout ;
wire \UART_TXD_inst|bit_cnt[7]~16_combout ;
wire \UART_TXD_inst|Equal1~0_combout ;
wire \UART_TXD_inst|Equal1~2_combout ;
wire \UART_TXD_inst|Selector2~0_combout ;
wire \UART_TXD_inst|STATE.SEND~regout ;
wire \UART_TXD_inst|bit_cnt[0]~9 ;
wire \UART_TXD_inst|bit_cnt[1]~11 ;
wire \UART_TXD_inst|bit_cnt[2]~12_combout ;
wire \UART_TXD_inst|bit_cnt[2]~13 ;
wire \UART_TXD_inst|bit_cnt[3]~15 ;
wire \UART_TXD_inst|bit_cnt[4]~18 ;
wire \UART_TXD_inst|bit_cnt[5]~19_combout ;
wire \UART_TXD_inst|bit_cnt[5]~20 ;
wire \UART_TXD_inst|bit_cnt[6]~21_combout ;
wire \UART_TXD_inst|bit_cnt[6]~22 ;
wire \UART_TXD_inst|bit_cnt[7]~23_combout ;
wire \UART_TXD_inst|Equal1~1_combout ;
wire \WRCLK~combout ;
wire \WRCLK~clkctrl_outclk ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ;
wire \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \UART_TXD_inst|tx_data[5]~feeder_combout ;
wire \UART_TXD_inst|tx_data[0]~0_combout ;
wire \UART_TXD_inst|tx_data[3]~feeder_combout ;
wire \UART_TXD_inst|bit_cnt[1]~10_combout ;
wire \UART_TXD_inst|Selector0~0_combout ;
wire \UART_TXD_inst|Selector0~1_combout ;
wire \UART_TXD_inst|TXD~0_combout ;
wire \UART_TXD_inst|TXD~1_combout ;
wire \UART_TXD_inst|TXD~4_combout ;
wire \UART_TXD_inst|TXD~regout ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a ;
wire [7:0] \FIFO_DATA~combout ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \UART_TXD_inst|tx_data ;
wire [7:0] \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [0:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a ;
wire [7:0] \UART_TXD_inst|bit_cnt ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a ;
wire [6:0] \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a ;
wire [15:0] \UART_TXD_inst|baud_count ;

wire [7:0] \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus ;

assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [0];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [1];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [2];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [3];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [4];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [5];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [6];
assign \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus [7];

// Location: LCFF_X31_Y7_N13
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[4]~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [4]));

// Location: LCFF_X32_Y7_N11
cycloneii_lcell_ff \UART_TXD_inst|baud_count[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [5]));

// Location: LCFF_X32_Y7_N17
cycloneii_lcell_ff \UART_TXD_inst|baud_count[8] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[8]~33_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [8]));

// Location: LCFF_X32_Y7_N25
cycloneii_lcell_ff \UART_TXD_inst|baud_count[12] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[12]~41_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [12]));

// Location: LCFF_X32_Y7_N27
cycloneii_lcell_ff \UART_TXD_inst|baud_count[13] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[13]~43_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [13]));

// Location: LCFF_X32_Y7_N29
cycloneii_lcell_ff \UART_TXD_inst|baud_count[14] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[14]~45_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [14]));

// Location: LCFF_X32_Y7_N31
cycloneii_lcell_ff \UART_TXD_inst|baud_count[15] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[15]~47_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [15]));

// Location: M4K_X27_Y7
cycloneii_ram_block \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 (
	.portawe(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.clk0(\WRCLK~clkctrl_outclk ),
	.clk1(!\SYS_CLK~clkctrl_outclk ),
	.ena0(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\FIFO_DATA~combout [7],\FIFO_DATA~combout [6],\FIFO_DATA~combout [5],\FIFO_DATA~combout [4],\FIFO_DATA~combout [3],\FIFO_DATA~combout [2],\FIFO_DATA~combout [1],\FIFO_DATA~combout [0]}),
	.portaaddr({\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ,\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ,\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .logical_ram_name = "FIFO_IP:FIFO_IP_inst|dcfifo:dcfifo_component|dcfifo_n7f1:auto_generated|altsyncram_7ku:fifo_ram|ALTSYNCRAM";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .operation_mode = "dual_port";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_address_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_address_width = 6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_byte_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_in_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_out_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_out_clock = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_data_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_first_address = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_first_bit_number = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_last_address = 63;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_logical_ram_depth = 64;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_logical_ram_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_a_write_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_address_width = 6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_byte_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_in_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_out_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_out_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_data_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_disable_ce_on_input_registers = "on";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_first_address = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_first_bit_number = 0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_last_address = 63;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_logical_ram_depth = 64;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_logical_ram_width = 8;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_read_enable_write_enable_clear = "none";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .ram_block_type = "M4K";
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|ram_block14a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[4]~17 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[4]~17_combout  = (\UART_TXD_inst|bit_cnt [4] & (\UART_TXD_inst|bit_cnt[3]~15  $ (GND))) # (!\UART_TXD_inst|bit_cnt [4] & (!\UART_TXD_inst|bit_cnt[3]~15  & VCC))
// \UART_TXD_inst|bit_cnt[4]~18  = CARRY((\UART_TXD_inst|bit_cnt [4] & !\UART_TXD_inst|bit_cnt[3]~15 ))

	.dataa(\UART_TXD_inst|bit_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[3]~15 ),
	.combout(\UART_TXD_inst|bit_cnt[4]~17_combout ),
	.cout(\UART_TXD_inst|bit_cnt[4]~18 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[4]~17 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|bit_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneii_lcell_comb \UART_TXD_inst|baud_count[5]~27 (
// Equation(s):
// \UART_TXD_inst|baud_count[5]~27_combout  = (\UART_TXD_inst|baud_count [5] & (!\UART_TXD_inst|baud_count[4]~26 )) # (!\UART_TXD_inst|baud_count [5] & ((\UART_TXD_inst|baud_count[4]~26 ) # (GND)))
// \UART_TXD_inst|baud_count[5]~28  = CARRY((!\UART_TXD_inst|baud_count[4]~26 ) # (!\UART_TXD_inst|baud_count [5]))

	.dataa(\UART_TXD_inst|baud_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[4]~26 ),
	.combout(\UART_TXD_inst|baud_count[5]~27_combout ),
	.cout(\UART_TXD_inst|baud_count[5]~28 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[5]~27 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|baud_count[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
cycloneii_lcell_comb \UART_TXD_inst|baud_count[8]~33 (
// Equation(s):
// \UART_TXD_inst|baud_count[8]~33_combout  = (\UART_TXD_inst|baud_count [8] & (\UART_TXD_inst|baud_count[7]~32  $ (GND))) # (!\UART_TXD_inst|baud_count [8] & (!\UART_TXD_inst|baud_count[7]~32  & VCC))
// \UART_TXD_inst|baud_count[8]~34  = CARRY((\UART_TXD_inst|baud_count [8] & !\UART_TXD_inst|baud_count[7]~32 ))

	.dataa(\UART_TXD_inst|baud_count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[7]~32 ),
	.combout(\UART_TXD_inst|baud_count[8]~33_combout ),
	.cout(\UART_TXD_inst|baud_count[8]~34 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[8]~33 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneii_lcell_comb \UART_TXD_inst|baud_count[11]~39 (
// Equation(s):
// \UART_TXD_inst|baud_count[11]~39_combout  = (\UART_TXD_inst|baud_count [11] & (!\UART_TXD_inst|baud_count[10]~38 )) # (!\UART_TXD_inst|baud_count [11] & ((\UART_TXD_inst|baud_count[10]~38 ) # (GND)))
// \UART_TXD_inst|baud_count[11]~40  = CARRY((!\UART_TXD_inst|baud_count[10]~38 ) # (!\UART_TXD_inst|baud_count [11]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[10]~38 ),
	.combout(\UART_TXD_inst|baud_count[11]~39_combout ),
	.cout(\UART_TXD_inst|baud_count[11]~40 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[11]~39 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneii_lcell_comb \UART_TXD_inst|baud_count[12]~41 (
// Equation(s):
// \UART_TXD_inst|baud_count[12]~41_combout  = (\UART_TXD_inst|baud_count [12] & (\UART_TXD_inst|baud_count[11]~40  $ (GND))) # (!\UART_TXD_inst|baud_count [12] & (!\UART_TXD_inst|baud_count[11]~40  & VCC))
// \UART_TXD_inst|baud_count[12]~42  = CARRY((\UART_TXD_inst|baud_count [12] & !\UART_TXD_inst|baud_count[11]~40 ))

	.dataa(\UART_TXD_inst|baud_count [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[11]~40 ),
	.combout(\UART_TXD_inst|baud_count[12]~41_combout ),
	.cout(\UART_TXD_inst|baud_count[12]~42 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[12]~41 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneii_lcell_comb \UART_TXD_inst|baud_count[13]~43 (
// Equation(s):
// \UART_TXD_inst|baud_count[13]~43_combout  = (\UART_TXD_inst|baud_count [13] & (!\UART_TXD_inst|baud_count[12]~42 )) # (!\UART_TXD_inst|baud_count [13] & ((\UART_TXD_inst|baud_count[12]~42 ) # (GND)))
// \UART_TXD_inst|baud_count[13]~44  = CARRY((!\UART_TXD_inst|baud_count[12]~42 ) # (!\UART_TXD_inst|baud_count [13]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[12]~42 ),
	.combout(\UART_TXD_inst|baud_count[13]~43_combout ),
	.cout(\UART_TXD_inst|baud_count[13]~44 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[13]~43 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneii_lcell_comb \UART_TXD_inst|baud_count[14]~45 (
// Equation(s):
// \UART_TXD_inst|baud_count[14]~45_combout  = (\UART_TXD_inst|baud_count [14] & (\UART_TXD_inst|baud_count[13]~44  $ (GND))) # (!\UART_TXD_inst|baud_count [14] & (!\UART_TXD_inst|baud_count[13]~44  & VCC))
// \UART_TXD_inst|baud_count[14]~46  = CARRY((\UART_TXD_inst|baud_count [14] & !\UART_TXD_inst|baud_count[13]~44 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[13]~44 ),
	.combout(\UART_TXD_inst|baud_count[14]~45_combout ),
	.cout(\UART_TXD_inst|baud_count[14]~46 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[14]~45 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneii_lcell_comb \UART_TXD_inst|baud_count[15]~47 (
// Equation(s):
// \UART_TXD_inst|baud_count[15]~47_combout  = \UART_TXD_inst|baud_count[14]~46  $ (\UART_TXD_inst|baud_count [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_TXD_inst|baud_count [15]),
	.cin(\UART_TXD_inst|baud_count[14]~46 ),
	.combout(\UART_TXD_inst|baud_count[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[15]~47 .lut_mask = 16'h0FF0;
defparam \UART_TXD_inst|baud_count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X26_Y7_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N1
cycloneii_lcell_ff \UART_TXD_inst|tx_data[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [2]));

// Location: LCFF_X28_Y7_N27
cycloneii_lcell_ff \UART_TXD_inst|tx_data[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [1]));

// Location: LCCOMB_X28_Y7_N26
cycloneii_lcell_comb \UART_TXD_inst|TXD~2 (
// Equation(s):
// \UART_TXD_inst|TXD~2_combout  = (\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|bit_cnt [0] & (\UART_TXD_inst|tx_data [2])) # (!\UART_TXD_inst|bit_cnt [0] & ((\UART_TXD_inst|tx_data [1])))))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|tx_data [2]),
	.datac(\UART_TXD_inst|tx_data [1]),
	.datad(\UART_TXD_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~2 .lut_mask = 16'h88A0;
defparam \UART_TXD_inst|TXD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N25
cycloneii_lcell_ff \UART_TXD_inst|tx_data[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [0]));

// Location: LCCOMB_X28_Y7_N24
cycloneii_lcell_comb \UART_TXD_inst|TXD~3 (
// Equation(s):
// \UART_TXD_inst|TXD~3_combout  = (\UART_TXD_inst|TXD~2_combout ) # ((!\UART_TXD_inst|bit_cnt [1] & (\UART_TXD_inst|tx_data [0] & \UART_TXD_inst|bit_cnt [0])))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|TXD~2_combout ),
	.datac(\UART_TXD_inst|tx_data [0]),
	.datad(\UART_TXD_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~3 .lut_mask = 16'hDCCC;
defparam \UART_TXD_inst|TXD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneii_lcell_comb \UART_TXD_inst|Equal0~3 (
// Equation(s):
// \UART_TXD_inst|Equal0~3_combout  = (\UART_TXD_inst|baud_count [13]) # ((\UART_TXD_inst|baud_count [14]) # ((\UART_TXD_inst|baud_count [12]) # (\UART_TXD_inst|baud_count [15])))

	.dataa(\UART_TXD_inst|baud_count [13]),
	.datab(\UART_TXD_inst|baud_count [14]),
	.datac(\UART_TXD_inst|baud_count [12]),
	.datad(\UART_TXD_inst|baud_count [15]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~3 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N13
cycloneii_lcell_ff \UART_TXD_inst|STATE.IDLE (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.IDLE~regout ));

// Location: LCFF_X25_Y7_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneii_lcell_comb \UART_TXD_inst|Selector1~0 (
// Equation(s):
// \UART_TXD_inst|Selector1~0_combout  = (\UART_TXD_inst|STATE.SEND~regout  & (!\UART_TXD_inst|Equal1~2_combout  & ((\UART_TXD_inst|STATE.IDLE~regout ) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))) # 
// (!\UART_TXD_inst|STATE.SEND~regout  & (((\UART_TXD_inst|STATE.IDLE~regout ) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ))))

	.dataa(\UART_TXD_inst|STATE.SEND~regout ),
	.datab(\UART_TXD_inst|Equal1~2_combout ),
	.datac(\UART_TXD_inst|STATE.IDLE~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector1~0 .lut_mask = 16'h7770;
defparam \UART_TXD_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCFF_X25_Y7_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X28_Y7_N0
cycloneii_lcell_comb \UART_TXD_inst|tx_data[2]~feeder (
// Equation(s):
// \UART_TXD_inst|tx_data[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_TXD_inst|tx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SYS_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SYS_CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SYS_CLK));
// synopsys translate_off
defparam \SYS_CLK~I .input_async_reset = "none";
defparam \SYS_CLK~I .input_power_up = "low";
defparam \SYS_CLK~I .input_register_mode = "none";
defparam \SYS_CLK~I .input_sync_reset = "none";
defparam \SYS_CLK~I .oe_async_reset = "none";
defparam \SYS_CLK~I .oe_power_up = "low";
defparam \SYS_CLK~I .oe_register_mode = "none";
defparam \SYS_CLK~I .oe_sync_reset = "none";
defparam \SYS_CLK~I .operation_mode = "input";
defparam \SYS_CLK~I .output_async_reset = "none";
defparam \SYS_CLK~I .output_power_up = "low";
defparam \SYS_CLK~I .output_register_mode = "none";
defparam \SYS_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \SYS_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SYS_CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYS_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SYS_CLK~clkctrl .clock_type = "global clock";
defparam \SYS_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[0]~8 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[0]~8_combout  = \UART_TXD_inst|bit_cnt [0] $ (VCC)
// \UART_TXD_inst|bit_cnt[0]~9  = CARRY(\UART_TXD_inst|bit_cnt [0])

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[0]~8_combout ),
	.cout(\UART_TXD_inst|bit_cnt[0]~9 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[0]~8 .lut_mask = 16'h33CC;
defparam \UART_TXD_inst|bit_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RST_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RST_N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RST_N));
// synopsys translate_off
defparam \RST_N~I .input_async_reset = "none";
defparam \RST_N~I .input_power_up = "low";
defparam \RST_N~I .input_register_mode = "none";
defparam \RST_N~I .input_sync_reset = "none";
defparam \RST_N~I .oe_async_reset = "none";
defparam \RST_N~I .oe_power_up = "low";
defparam \RST_N~I .oe_register_mode = "none";
defparam \RST_N~I .oe_sync_reset = "none";
defparam \RST_N~I .operation_mode = "input";
defparam \RST_N~I .output_async_reset = "none";
defparam \RST_N~I .output_power_up = "low";
defparam \RST_N~I .output_register_mode = "none";
defparam \RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \RST_N~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\RST_N~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST_N~clkctrl_outclk ));
// synopsys translate_off
defparam \RST_N~clkctrl .clock_type = "global clock";
defparam \RST_N~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRREQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRREQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRREQ));
// synopsys translate_off
defparam \WRREQ~I .input_async_reset = "none";
defparam \WRREQ~I .input_power_up = "low";
defparam \WRREQ~I .input_register_mode = "none";
defparam \WRREQ~I .input_sync_reset = "none";
defparam \WRREQ~I .oe_async_reset = "none";
defparam \WRREQ~I .oe_power_up = "low";
defparam \WRREQ~I .oe_register_mode = "none";
defparam \WRREQ~I .oe_sync_reset = "none";
defparam \WRREQ~I .operation_mode = "input";
defparam \WRREQ~I .output_async_reset = "none";
defparam \WRREQ~I .output_power_up = "low";
defparam \WRREQ~I .output_register_mode = "none";
defparam \WRREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\WRREQ~combout  & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\WRREQ~combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 .lut_mask = 16'hB4F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X25_Y7_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h9669;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X26_Y7_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h0100;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 .lut_mask = 16'hC3F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCCOMB_X26_Y8_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h9696;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X26_Y8_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout  $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'hF00F;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X26_Y7_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & (\WRREQ~combout  & (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\WRREQ~combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h4000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 .lut_mask = 16'hD2F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X26_Y7_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h1000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N1
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X26_Y7_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 .lut_mask = 16'h3CF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCCOMB_X30_Y7_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder .lut_mask = 16'hFFFF;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]));

// Location: LCFF_X30_Y7_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|p0addr (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X29_Y7_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hA5A5;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneii_lcell_comb \UART_TXD_inst|Selector3~0 (
// Equation(s):
// \UART_TXD_inst|Selector3~0_combout  = (\UART_TXD_inst|STATE.IDLE~regout  & (\UART_TXD_inst|STATE.SEND~regout  & (\UART_TXD_inst|RDREQ~regout ))) # (!\UART_TXD_inst|STATE.IDLE~regout  & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\UART_TXD_inst|STATE.SEND~regout  & \UART_TXD_inst|RDREQ~regout ))))

	.dataa(\UART_TXD_inst|STATE.IDLE~regout ),
	.datab(\UART_TXD_inst|STATE.SEND~regout ),
	.datac(\UART_TXD_inst|RDREQ~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector3~0 .lut_mask = 16'hD5C0;
defparam \UART_TXD_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N17
cycloneii_lcell_ff \UART_TXD_inst|RDREQ (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|RDREQ~regout ));

// Location: LCCOMB_X29_Y7_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  = ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  & \UART_TXD_inst|RDREQ~regout )) # 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\UART_TXD_inst|RDREQ~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .lut_mask = 16'hF333;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X29_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & ((\UART_TXD_inst|RDREQ~regout ) # 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\UART_TXD_inst|RDREQ~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0501;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|p0addr~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'hC400;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h3CF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X30_Y7_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0300;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 .lut_mask = 16'h5AF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X30_Y7_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 .lut_mask = 16'hA5F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~4_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X30_Y7_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hB4F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X29_Y7_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'hC33C;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X30_Y7_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X29_Y7_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X29_Y7_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout )

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hCC33;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X30_Y7_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y7_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\FIFO_IP_inst|dcfifo_component|auto_generated|rdaclr|dffe15a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X28_Y7_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout  = (\UART_TXD_inst|RDREQ~regout  & \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TXD_inst|RDREQ~regout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'hF000;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X25_Y7_N20
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCCOMB_X25_Y7_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hDE7B;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X25_Y8_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X29_Y7_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCFF_X25_Y7_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4])))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6])))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [4]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'hBE7D;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N19
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCCOMB_X25_Y7_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N1
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N7
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCCOMB_X25_Y7_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N31
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y7_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe20a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [0]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe19|dffe21a [3]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ) # 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[0]~0_combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFFFE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\WRREQ~combout  & \FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(\WRREQ~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hAA00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout  & \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 .lut_mask = 16'h78F0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCCOMB_X25_Y7_N12
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N13
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCFF_X24_Y7_N21
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N23
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N3
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_IP_inst|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCCOMB_X24_Y7_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [1]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCCOMB_X23_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (((\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(vcc),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 .lut_mask = 16'h3CF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N15
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCFF_X25_Y7_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCCOMB_X25_Y7_N8
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N9
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N25
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [5]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [2]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N27
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCCOMB_X25_Y7_N10
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N11
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N5
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X26_Y8_N29
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\WRCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCCOMB_X25_Y7_N16
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N17
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X24_Y7_N1
cycloneii_lcell_ff \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] (
	.clk(!\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe17a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]));
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4] & ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6])) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]))) # (!\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]) # (\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [4]),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe16|dffe18a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ) # ((\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[0]~0_combout ),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'hFFFE;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneii_lcell_comb \UART_TXD_inst|STATE~7 (
// Equation(s):
// \UART_TXD_inst|STATE~7_combout  = (!\UART_TXD_inst|STATE.IDLE~regout  & \FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )

	.dataa(\UART_TXD_inst|STATE.IDLE~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|STATE~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|STATE~7 .lut_mask = 16'h5500;
defparam \UART_TXD_inst|STATE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N3
cycloneii_lcell_ff \UART_TXD_inst|STATE.GET_DATA (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|STATE~7_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.GET_DATA~regout ));

// Location: LCCOMB_X31_Y7_N10
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[3]~14 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[3]~14_combout  = (\UART_TXD_inst|bit_cnt [3] & (!\UART_TXD_inst|bit_cnt[2]~13 )) # (!\UART_TXD_inst|bit_cnt [3] & ((\UART_TXD_inst|bit_cnt[2]~13 ) # (GND)))
// \UART_TXD_inst|bit_cnt[3]~15  = CARRY((!\UART_TXD_inst|bit_cnt[2]~13 ) # (!\UART_TXD_inst|bit_cnt [3]))

	.dataa(\UART_TXD_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[2]~13 ),
	.combout(\UART_TXD_inst|bit_cnt[3]~14_combout ),
	.cout(\UART_TXD_inst|bit_cnt[3]~15 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[3]~14 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|bit_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneii_lcell_comb \UART_TXD_inst|baud_count[0]~17 (
// Equation(s):
// \UART_TXD_inst|baud_count[0]~17_combout  = \UART_TXD_inst|baud_count [0] $ (VCC)
// \UART_TXD_inst|baud_count[0]~18  = CARRY(\UART_TXD_inst|baud_count [0])

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TXD_inst|baud_count[0]~17_combout ),
	.cout(\UART_TXD_inst|baud_count[0]~18 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[0]~17 .lut_mask = 16'h33CC;
defparam \UART_TXD_inst|baud_count[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y7_N1
cycloneii_lcell_ff \UART_TXD_inst|baud_count[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[0]~17_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [0]));

// Location: LCCOMB_X32_Y7_N2
cycloneii_lcell_comb \UART_TXD_inst|baud_count[1]~19 (
// Equation(s):
// \UART_TXD_inst|baud_count[1]~19_combout  = (\UART_TXD_inst|baud_count [1] & (!\UART_TXD_inst|baud_count[0]~18 )) # (!\UART_TXD_inst|baud_count [1] & ((\UART_TXD_inst|baud_count[0]~18 ) # (GND)))
// \UART_TXD_inst|baud_count[1]~20  = CARRY((!\UART_TXD_inst|baud_count[0]~18 ) # (!\UART_TXD_inst|baud_count [1]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[0]~18 ),
	.combout(\UART_TXD_inst|baud_count[1]~19_combout ),
	.cout(\UART_TXD_inst|baud_count[1]~20 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[1]~19 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N3
cycloneii_lcell_ff \UART_TXD_inst|baud_count[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[1]~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [1]));

// Location: LCCOMB_X32_Y7_N4
cycloneii_lcell_comb \UART_TXD_inst|baud_count[2]~21 (
// Equation(s):
// \UART_TXD_inst|baud_count[2]~21_combout  = (\UART_TXD_inst|baud_count [2] & (\UART_TXD_inst|baud_count[1]~20  $ (GND))) # (!\UART_TXD_inst|baud_count [2] & (!\UART_TXD_inst|baud_count[1]~20  & VCC))
// \UART_TXD_inst|baud_count[2]~22  = CARRY((\UART_TXD_inst|baud_count [2] & !\UART_TXD_inst|baud_count[1]~20 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[1]~20 ),
	.combout(\UART_TXD_inst|baud_count[2]~21_combout ),
	.cout(\UART_TXD_inst|baud_count[2]~22 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[2]~21 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N5
cycloneii_lcell_ff \UART_TXD_inst|baud_count[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[2]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [2]));

// Location: LCCOMB_X32_Y7_N6
cycloneii_lcell_comb \UART_TXD_inst|baud_count[3]~23 (
// Equation(s):
// \UART_TXD_inst|baud_count[3]~23_combout  = (\UART_TXD_inst|baud_count [3] & (!\UART_TXD_inst|baud_count[2]~22 )) # (!\UART_TXD_inst|baud_count [3] & ((\UART_TXD_inst|baud_count[2]~22 ) # (GND)))
// \UART_TXD_inst|baud_count[3]~24  = CARRY((!\UART_TXD_inst|baud_count[2]~22 ) # (!\UART_TXD_inst|baud_count [3]))

	.dataa(\UART_TXD_inst|baud_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[2]~22 ),
	.combout(\UART_TXD_inst|baud_count[3]~23_combout ),
	.cout(\UART_TXD_inst|baud_count[3]~24 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[3]~23 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|baud_count[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneii_lcell_comb \UART_TXD_inst|baud_count[4]~25 (
// Equation(s):
// \UART_TXD_inst|baud_count[4]~25_combout  = (\UART_TXD_inst|baud_count [4] & (\UART_TXD_inst|baud_count[3]~24  $ (GND))) # (!\UART_TXD_inst|baud_count [4] & (!\UART_TXD_inst|baud_count[3]~24  & VCC))
// \UART_TXD_inst|baud_count[4]~26  = CARRY((\UART_TXD_inst|baud_count [4] & !\UART_TXD_inst|baud_count[3]~24 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[3]~24 ),
	.combout(\UART_TXD_inst|baud_count[4]~25_combout ),
	.cout(\UART_TXD_inst|baud_count[4]~26 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[4]~25 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|baud_count[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N9
cycloneii_lcell_ff \UART_TXD_inst|baud_count[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[4]~25_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [4]));

// Location: LCCOMB_X32_Y7_N12
cycloneii_lcell_comb \UART_TXD_inst|baud_count[6]~29 (
// Equation(s):
// \UART_TXD_inst|baud_count[6]~29_combout  = (\UART_TXD_inst|baud_count [6] & (\UART_TXD_inst|baud_count[5]~28  $ (GND))) # (!\UART_TXD_inst|baud_count [6] & (!\UART_TXD_inst|baud_count[5]~28  & VCC))
// \UART_TXD_inst|baud_count[6]~30  = CARRY((\UART_TXD_inst|baud_count [6] & !\UART_TXD_inst|baud_count[5]~28 ))

	.dataa(\UART_TXD_inst|baud_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[5]~28 ),
	.combout(\UART_TXD_inst|baud_count[6]~29_combout ),
	.cout(\UART_TXD_inst|baud_count[6]~30 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[6]~29 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneii_lcell_comb \UART_TXD_inst|baud_count[7]~31 (
// Equation(s):
// \UART_TXD_inst|baud_count[7]~31_combout  = (\UART_TXD_inst|baud_count [7] & (!\UART_TXD_inst|baud_count[6]~30 )) # (!\UART_TXD_inst|baud_count [7] & ((\UART_TXD_inst|baud_count[6]~30 ) # (GND)))
// \UART_TXD_inst|baud_count[7]~32  = CARRY((!\UART_TXD_inst|baud_count[6]~30 ) # (!\UART_TXD_inst|baud_count [7]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[6]~30 ),
	.combout(\UART_TXD_inst|baud_count[7]~31_combout ),
	.cout(\UART_TXD_inst|baud_count[7]~32 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[7]~31 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N15
cycloneii_lcell_ff \UART_TXD_inst|baud_count[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [7]));

// Location: LCCOMB_X32_Y7_N18
cycloneii_lcell_comb \UART_TXD_inst|baud_count[9]~35 (
// Equation(s):
// \UART_TXD_inst|baud_count[9]~35_combout  = (\UART_TXD_inst|baud_count [9] & (!\UART_TXD_inst|baud_count[8]~34 )) # (!\UART_TXD_inst|baud_count [9] & ((\UART_TXD_inst|baud_count[8]~34 ) # (GND)))
// \UART_TXD_inst|baud_count[9]~36  = CARRY((!\UART_TXD_inst|baud_count[8]~34 ) # (!\UART_TXD_inst|baud_count [9]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|baud_count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[8]~34 ),
	.combout(\UART_TXD_inst|baud_count[9]~35_combout ),
	.cout(\UART_TXD_inst|baud_count[9]~36 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[9]~35 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|baud_count[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N19
cycloneii_lcell_ff \UART_TXD_inst|baud_count[9] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[9]~35_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [9]));

// Location: LCCOMB_X32_Y7_N20
cycloneii_lcell_comb \UART_TXD_inst|baud_count[10]~37 (
// Equation(s):
// \UART_TXD_inst|baud_count[10]~37_combout  = (\UART_TXD_inst|baud_count [10] & (\UART_TXD_inst|baud_count[9]~36  $ (GND))) # (!\UART_TXD_inst|baud_count [10] & (!\UART_TXD_inst|baud_count[9]~36  & VCC))
// \UART_TXD_inst|baud_count[10]~38  = CARRY((\UART_TXD_inst|baud_count [10] & !\UART_TXD_inst|baud_count[9]~36 ))

	.dataa(\UART_TXD_inst|baud_count [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|baud_count[9]~36 ),
	.combout(\UART_TXD_inst|baud_count[10]~37_combout ),
	.cout(\UART_TXD_inst|baud_count[10]~38 ));
// synopsys translate_off
defparam \UART_TXD_inst|baud_count[10]~37 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|baud_count[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y7_N21
cycloneii_lcell_ff \UART_TXD_inst|baud_count[10] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[10]~37_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [10]));

// Location: LCFF_X32_Y7_N23
cycloneii_lcell_ff \UART_TXD_inst|baud_count[11] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[11]~39_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [11]));

// Location: LCCOMB_X31_Y7_N30
cycloneii_lcell_comb \UART_TXD_inst|Equal0~2 (
// Equation(s):
// \UART_TXD_inst|Equal0~2_combout  = (\UART_TXD_inst|baud_count [8]) # ((\UART_TXD_inst|baud_count [10]) # ((\UART_TXD_inst|baud_count [11]) # (\UART_TXD_inst|baud_count [9])))

	.dataa(\UART_TXD_inst|baud_count [8]),
	.datab(\UART_TXD_inst|baud_count [10]),
	.datac(\UART_TXD_inst|baud_count [11]),
	.datad(\UART_TXD_inst|baud_count [9]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~2 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y7_N13
cycloneii_lcell_ff \UART_TXD_inst|baud_count[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[6]~29_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [6]));

// Location: LCCOMB_X31_Y7_N24
cycloneii_lcell_comb \UART_TXD_inst|Equal0~1 (
// Equation(s):
// \UART_TXD_inst|Equal0~1_combout  = (((\UART_TXD_inst|baud_count [4]) # (\UART_TXD_inst|baud_count [6])) # (!\UART_TXD_inst|baud_count [7])) # (!\UART_TXD_inst|baud_count [5])

	.dataa(\UART_TXD_inst|baud_count [5]),
	.datab(\UART_TXD_inst|baud_count [7]),
	.datac(\UART_TXD_inst|baud_count [4]),
	.datad(\UART_TXD_inst|baud_count [6]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~1 .lut_mask = 16'hFFF7;
defparam \UART_TXD_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y7_N7
cycloneii_lcell_ff \UART_TXD_inst|baud_count[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|baud_count[3]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|baud_count [3]));

// Location: LCCOMB_X31_Y7_N2
cycloneii_lcell_comb \UART_TXD_inst|Equal0~0 (
// Equation(s):
// \UART_TXD_inst|Equal0~0_combout  = (\UART_TXD_inst|baud_count [1]) # (((!\UART_TXD_inst|baud_count [2]) # (!\UART_TXD_inst|baud_count [3])) # (!\UART_TXD_inst|baud_count [0]))

	.dataa(\UART_TXD_inst|baud_count [1]),
	.datab(\UART_TXD_inst|baud_count [0]),
	.datac(\UART_TXD_inst|baud_count [3]),
	.datad(\UART_TXD_inst|baud_count [2]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~0 .lut_mask = 16'hBFFF;
defparam \UART_TXD_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneii_lcell_comb \UART_TXD_inst|Equal0~4 (
// Equation(s):
// \UART_TXD_inst|Equal0~4_combout  = (\UART_TXD_inst|Equal0~3_combout ) # ((\UART_TXD_inst|Equal0~2_combout ) # ((\UART_TXD_inst|Equal0~1_combout ) # (\UART_TXD_inst|Equal0~0_combout )))

	.dataa(\UART_TXD_inst|Equal0~3_combout ),
	.datab(\UART_TXD_inst|Equal0~2_combout ),
	.datac(\UART_TXD_inst|Equal0~1_combout ),
	.datad(\UART_TXD_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal0~4 .lut_mask = 16'hFFFE;
defparam \UART_TXD_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[7]~16 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[7]~16_combout  = (!\UART_TXD_inst|Equal0~4_combout ) # (!\UART_TXD_inst|STATE.SEND~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[7]~16 .lut_mask = 16'h0FFF;
defparam \UART_TXD_inst|bit_cnt[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y7_N11
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[3]~14_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [3]));

// Location: LCCOMB_X28_Y7_N8
cycloneii_lcell_comb \UART_TXD_inst|Equal1~0 (
// Equation(s):
// \UART_TXD_inst|Equal1~0_combout  = (!\UART_TXD_inst|bit_cnt [2] & !\UART_TXD_inst|bit_cnt [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UART_TXD_inst|bit_cnt [2]),
	.datad(\UART_TXD_inst|bit_cnt [0]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal1~0 .lut_mask = 16'h000F;
defparam \UART_TXD_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneii_lcell_comb \UART_TXD_inst|Equal1~2 (
// Equation(s):
// \UART_TXD_inst|Equal1~2_combout  = (\UART_TXD_inst|bit_cnt [1] & (\UART_TXD_inst|bit_cnt [3] & (\UART_TXD_inst|Equal1~0_combout  & \UART_TXD_inst|Equal1~1_combout )))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|bit_cnt [3]),
	.datac(\UART_TXD_inst|Equal1~0_combout ),
	.datad(\UART_TXD_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal1~2 .lut_mask = 16'h8000;
defparam \UART_TXD_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneii_lcell_comb \UART_TXD_inst|Selector2~0 (
// Equation(s):
// \UART_TXD_inst|Selector2~0_combout  = (\UART_TXD_inst|STATE.GET_DATA~regout ) # ((\UART_TXD_inst|STATE.SEND~regout  & !\UART_TXD_inst|Equal1~2_combout ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|STATE.GET_DATA~regout ),
	.datac(\UART_TXD_inst|STATE.SEND~regout ),
	.datad(\UART_TXD_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector2~0 .lut_mask = 16'hCCFC;
defparam \UART_TXD_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y7_N1
cycloneii_lcell_ff \UART_TXD_inst|STATE.SEND (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|STATE.SEND~regout ));

// Location: LCFF_X31_Y7_N5
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[0] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [0]));

// Location: LCCOMB_X31_Y7_N6
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[1]~10 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[1]~10_combout  = (\UART_TXD_inst|bit_cnt [1] & (!\UART_TXD_inst|bit_cnt[0]~9 )) # (!\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|bit_cnt[0]~9 ) # (GND)))
// \UART_TXD_inst|bit_cnt[1]~11  = CARRY((!\UART_TXD_inst|bit_cnt[0]~9 ) # (!\UART_TXD_inst|bit_cnt [1]))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[0]~9 ),
	.combout(\UART_TXD_inst|bit_cnt[1]~10_combout ),
	.cout(\UART_TXD_inst|bit_cnt[1]~11 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \UART_TXD_inst|bit_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[2]~12 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[2]~12_combout  = (\UART_TXD_inst|bit_cnt [2] & (\UART_TXD_inst|bit_cnt[1]~11  $ (GND))) # (!\UART_TXD_inst|bit_cnt [2] & (!\UART_TXD_inst|bit_cnt[1]~11  & VCC))
// \UART_TXD_inst|bit_cnt[2]~13  = CARRY((\UART_TXD_inst|bit_cnt [2] & !\UART_TXD_inst|bit_cnt[1]~11 ))

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[1]~11 ),
	.combout(\UART_TXD_inst|bit_cnt[2]~12_combout ),
	.cout(\UART_TXD_inst|bit_cnt[2]~13 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \UART_TXD_inst|bit_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y7_N9
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[2] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[2]~12_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [2]));

// Location: LCCOMB_X31_Y7_N14
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[5]~19 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[5]~19_combout  = (\UART_TXD_inst|bit_cnt [5] & (!\UART_TXD_inst|bit_cnt[4]~18 )) # (!\UART_TXD_inst|bit_cnt [5] & ((\UART_TXD_inst|bit_cnt[4]~18 ) # (GND)))
// \UART_TXD_inst|bit_cnt[5]~20  = CARRY((!\UART_TXD_inst|bit_cnt[4]~18 ) # (!\UART_TXD_inst|bit_cnt [5]))

	.dataa(vcc),
	.datab(\UART_TXD_inst|bit_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[4]~18 ),
	.combout(\UART_TXD_inst|bit_cnt[5]~19_combout ),
	.cout(\UART_TXD_inst|bit_cnt[5]~20 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[5]~19 .lut_mask = 16'h3C3F;
defparam \UART_TXD_inst|bit_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y7_N15
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[5]~19_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [5]));

// Location: LCCOMB_X31_Y7_N16
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[6]~21 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[6]~21_combout  = (\UART_TXD_inst|bit_cnt [6] & (\UART_TXD_inst|bit_cnt[5]~20  $ (GND))) # (!\UART_TXD_inst|bit_cnt [6] & (!\UART_TXD_inst|bit_cnt[5]~20  & VCC))
// \UART_TXD_inst|bit_cnt[6]~22  = CARRY((\UART_TXD_inst|bit_cnt [6] & !\UART_TXD_inst|bit_cnt[5]~20 ))

	.dataa(\UART_TXD_inst|bit_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_TXD_inst|bit_cnt[5]~20 ),
	.combout(\UART_TXD_inst|bit_cnt[6]~21_combout ),
	.cout(\UART_TXD_inst|bit_cnt[6]~22 ));
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[6]~21 .lut_mask = 16'hA50A;
defparam \UART_TXD_inst|bit_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y7_N17
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[6]~21_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [6]));

// Location: LCCOMB_X31_Y7_N18
cycloneii_lcell_comb \UART_TXD_inst|bit_cnt[7]~23 (
// Equation(s):
// \UART_TXD_inst|bit_cnt[7]~23_combout  = \UART_TXD_inst|bit_cnt[6]~22  $ (\UART_TXD_inst|bit_cnt [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_TXD_inst|bit_cnt [7]),
	.cin(\UART_TXD_inst|bit_cnt[6]~22 ),
	.combout(\UART_TXD_inst|bit_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|bit_cnt[7]~23 .lut_mask = 16'h0FF0;
defparam \UART_TXD_inst|bit_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y7_N19
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[7]~23_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [7]));

// Location: LCCOMB_X31_Y7_N28
cycloneii_lcell_comb \UART_TXD_inst|Equal1~1 (
// Equation(s):
// \UART_TXD_inst|Equal1~1_combout  = (!\UART_TXD_inst|bit_cnt [4] & (!\UART_TXD_inst|bit_cnt [5] & (!\UART_TXD_inst|bit_cnt [6] & !\UART_TXD_inst|bit_cnt [7])))

	.dataa(\UART_TXD_inst|bit_cnt [4]),
	.datab(\UART_TXD_inst|bit_cnt [5]),
	.datac(\UART_TXD_inst|bit_cnt [6]),
	.datad(\UART_TXD_inst|bit_cnt [7]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Equal1~1 .lut_mask = 16'h0001;
defparam \UART_TXD_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRCLK));
// synopsys translate_off
defparam \WRCLK~I .input_async_reset = "none";
defparam \WRCLK~I .input_power_up = "low";
defparam \WRCLK~I .input_register_mode = "none";
defparam \WRCLK~I .input_sync_reset = "none";
defparam \WRCLK~I .oe_async_reset = "none";
defparam \WRCLK~I .oe_power_up = "low";
defparam \WRCLK~I .oe_register_mode = "none";
defparam \WRCLK~I .oe_sync_reset = "none";
defparam \WRCLK~I .operation_mode = "input";
defparam \WRCLK~I .output_async_reset = "none";
defparam \WRCLK~I .output_power_up = "low";
defparam \WRCLK~I .output_register_mode = "none";
defparam \WRCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \WRCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\WRCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WRCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \WRCLK~clkctrl .clock_type = "global clock";
defparam \WRCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[0]));
// synopsys translate_off
defparam \FIFO_DATA[0]~I .input_async_reset = "none";
defparam \FIFO_DATA[0]~I .input_power_up = "low";
defparam \FIFO_DATA[0]~I .input_register_mode = "none";
defparam \FIFO_DATA[0]~I .input_sync_reset = "none";
defparam \FIFO_DATA[0]~I .oe_async_reset = "none";
defparam \FIFO_DATA[0]~I .oe_power_up = "low";
defparam \FIFO_DATA[0]~I .oe_register_mode = "none";
defparam \FIFO_DATA[0]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[0]~I .operation_mode = "input";
defparam \FIFO_DATA[0]~I .output_async_reset = "none";
defparam \FIFO_DATA[0]~I .output_power_up = "low";
defparam \FIFO_DATA[0]~I .output_register_mode = "none";
defparam \FIFO_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])

	.dataa(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 .lut_mask = 16'h55AA;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_a[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneii_lcell_comb \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 (
// Equation(s):
// \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 .lut_mask = 16'h0FF0;
defparam \FIFO_IP_inst|dcfifo_component|auto_generated|ram_address_b[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[1]));
// synopsys translate_off
defparam \FIFO_DATA[1]~I .input_async_reset = "none";
defparam \FIFO_DATA[1]~I .input_power_up = "low";
defparam \FIFO_DATA[1]~I .input_register_mode = "none";
defparam \FIFO_DATA[1]~I .input_sync_reset = "none";
defparam \FIFO_DATA[1]~I .oe_async_reset = "none";
defparam \FIFO_DATA[1]~I .oe_power_up = "low";
defparam \FIFO_DATA[1]~I .oe_register_mode = "none";
defparam \FIFO_DATA[1]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[1]~I .operation_mode = "input";
defparam \FIFO_DATA[1]~I .output_async_reset = "none";
defparam \FIFO_DATA[1]~I .output_power_up = "low";
defparam \FIFO_DATA[1]~I .output_register_mode = "none";
defparam \FIFO_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[2]));
// synopsys translate_off
defparam \FIFO_DATA[2]~I .input_async_reset = "none";
defparam \FIFO_DATA[2]~I .input_power_up = "low";
defparam \FIFO_DATA[2]~I .input_register_mode = "none";
defparam \FIFO_DATA[2]~I .input_sync_reset = "none";
defparam \FIFO_DATA[2]~I .oe_async_reset = "none";
defparam \FIFO_DATA[2]~I .oe_power_up = "low";
defparam \FIFO_DATA[2]~I .oe_register_mode = "none";
defparam \FIFO_DATA[2]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[2]~I .operation_mode = "input";
defparam \FIFO_DATA[2]~I .output_async_reset = "none";
defparam \FIFO_DATA[2]~I .output_power_up = "low";
defparam \FIFO_DATA[2]~I .output_register_mode = "none";
defparam \FIFO_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[3]));
// synopsys translate_off
defparam \FIFO_DATA[3]~I .input_async_reset = "none";
defparam \FIFO_DATA[3]~I .input_power_up = "low";
defparam \FIFO_DATA[3]~I .input_register_mode = "none";
defparam \FIFO_DATA[3]~I .input_sync_reset = "none";
defparam \FIFO_DATA[3]~I .oe_async_reset = "none";
defparam \FIFO_DATA[3]~I .oe_power_up = "low";
defparam \FIFO_DATA[3]~I .oe_register_mode = "none";
defparam \FIFO_DATA[3]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[3]~I .operation_mode = "input";
defparam \FIFO_DATA[3]~I .output_async_reset = "none";
defparam \FIFO_DATA[3]~I .output_power_up = "low";
defparam \FIFO_DATA[3]~I .output_register_mode = "none";
defparam \FIFO_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[4]));
// synopsys translate_off
defparam \FIFO_DATA[4]~I .input_async_reset = "none";
defparam \FIFO_DATA[4]~I .input_power_up = "low";
defparam \FIFO_DATA[4]~I .input_register_mode = "none";
defparam \FIFO_DATA[4]~I .input_sync_reset = "none";
defparam \FIFO_DATA[4]~I .oe_async_reset = "none";
defparam \FIFO_DATA[4]~I .oe_power_up = "low";
defparam \FIFO_DATA[4]~I .oe_register_mode = "none";
defparam \FIFO_DATA[4]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[4]~I .operation_mode = "input";
defparam \FIFO_DATA[4]~I .output_async_reset = "none";
defparam \FIFO_DATA[4]~I .output_power_up = "low";
defparam \FIFO_DATA[4]~I .output_register_mode = "none";
defparam \FIFO_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[5]));
// synopsys translate_off
defparam \FIFO_DATA[5]~I .input_async_reset = "none";
defparam \FIFO_DATA[5]~I .input_power_up = "low";
defparam \FIFO_DATA[5]~I .input_register_mode = "none";
defparam \FIFO_DATA[5]~I .input_sync_reset = "none";
defparam \FIFO_DATA[5]~I .oe_async_reset = "none";
defparam \FIFO_DATA[5]~I .oe_power_up = "low";
defparam \FIFO_DATA[5]~I .oe_register_mode = "none";
defparam \FIFO_DATA[5]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[5]~I .operation_mode = "input";
defparam \FIFO_DATA[5]~I .output_async_reset = "none";
defparam \FIFO_DATA[5]~I .output_power_up = "low";
defparam \FIFO_DATA[5]~I .output_register_mode = "none";
defparam \FIFO_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[6]));
// synopsys translate_off
defparam \FIFO_DATA[6]~I .input_async_reset = "none";
defparam \FIFO_DATA[6]~I .input_power_up = "low";
defparam \FIFO_DATA[6]~I .input_register_mode = "none";
defparam \FIFO_DATA[6]~I .input_sync_reset = "none";
defparam \FIFO_DATA[6]~I .oe_async_reset = "none";
defparam \FIFO_DATA[6]~I .oe_power_up = "low";
defparam \FIFO_DATA[6]~I .oe_register_mode = "none";
defparam \FIFO_DATA[6]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[6]~I .operation_mode = "input";
defparam \FIFO_DATA[6]~I .output_async_reset = "none";
defparam \FIFO_DATA[6]~I .output_power_up = "low";
defparam \FIFO_DATA[6]~I .output_register_mode = "none";
defparam \FIFO_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FIFO_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FIFO_DATA~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FIFO_DATA[7]));
// synopsys translate_off
defparam \FIFO_DATA[7]~I .input_async_reset = "none";
defparam \FIFO_DATA[7]~I .input_power_up = "low";
defparam \FIFO_DATA[7]~I .input_register_mode = "none";
defparam \FIFO_DATA[7]~I .input_sync_reset = "none";
defparam \FIFO_DATA[7]~I .oe_async_reset = "none";
defparam \FIFO_DATA[7]~I .oe_power_up = "low";
defparam \FIFO_DATA[7]~I .oe_register_mode = "none";
defparam \FIFO_DATA[7]~I .oe_sync_reset = "none";
defparam \FIFO_DATA[7]~I .operation_mode = "input";
defparam \FIFO_DATA[7]~I .output_async_reset = "none";
defparam \FIFO_DATA[7]~I .output_power_up = "low";
defparam \FIFO_DATA[7]~I .output_register_mode = "none";
defparam \FIFO_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneii_lcell_comb \UART_TXD_inst|tx_data[5]~feeder (
// Equation(s):
// \UART_TXD_inst|tx_data[5]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_TXD_inst|tx_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneii_lcell_comb \UART_TXD_inst|tx_data[0]~0 (
// Equation(s):
// \UART_TXD_inst|tx_data[0]~0_combout  = (\RST_N~combout  & \UART_TXD_inst|STATE.GET_DATA~regout )

	.dataa(vcc),
	.datab(\RST_N~combout ),
	.datac(vcc),
	.datad(\UART_TXD_inst|STATE.GET_DATA~regout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data[0]~0 .lut_mask = 16'hCC00;
defparam \UART_TXD_inst|tx_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N19
cycloneii_lcell_ff \UART_TXD_inst|tx_data[5] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [5]));

// Location: LCFF_X28_Y7_N5
cycloneii_lcell_ff \UART_TXD_inst|tx_data[6] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [6]));

// Location: LCCOMB_X28_Y7_N30
cycloneii_lcell_comb \UART_TXD_inst|tx_data[3]~feeder (
// Equation(s):
// \UART_TXD_inst|tx_data[3]~feeder_combout  = \FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\UART_TXD_inst|tx_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|tx_data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART_TXD_inst|tx_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N31
cycloneii_lcell_ff \UART_TXD_inst|tx_data[3] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|tx_data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [3]));

// Location: LCFF_X28_Y7_N13
cycloneii_lcell_ff \UART_TXD_inst|tx_data[4] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [4]));

// Location: LCFF_X31_Y7_N7
cycloneii_lcell_ff \UART_TXD_inst|bit_cnt[1] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|bit_cnt[1]~10_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(!\UART_TXD_inst|STATE.SEND~regout ),
	.sload(gnd),
	.ena(\UART_TXD_inst|bit_cnt[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|bit_cnt [1]));

// Location: LCCOMB_X28_Y7_N12
cycloneii_lcell_comb \UART_TXD_inst|Selector0~0 (
// Equation(s):
// \UART_TXD_inst|Selector0~0_combout  = (\UART_TXD_inst|bit_cnt [0] & (((\UART_TXD_inst|tx_data [4]) # (\UART_TXD_inst|bit_cnt [1])))) # (!\UART_TXD_inst|bit_cnt [0] & (\UART_TXD_inst|tx_data [3] & ((!\UART_TXD_inst|bit_cnt [1]))))

	.dataa(\UART_TXD_inst|bit_cnt [0]),
	.datab(\UART_TXD_inst|tx_data [3]),
	.datac(\UART_TXD_inst|tx_data [4]),
	.datad(\UART_TXD_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector0~0 .lut_mask = 16'hAAE4;
defparam \UART_TXD_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneii_lcell_comb \UART_TXD_inst|Selector0~1 (
// Equation(s):
// \UART_TXD_inst|Selector0~1_combout  = (\UART_TXD_inst|bit_cnt [1] & ((\UART_TXD_inst|Selector0~0_combout  & ((\UART_TXD_inst|tx_data [6]))) # (!\UART_TXD_inst|Selector0~0_combout  & (\UART_TXD_inst|tx_data [5])))) # (!\UART_TXD_inst|bit_cnt [1] & 
// (((\UART_TXD_inst|Selector0~0_combout ))))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|tx_data [5]),
	.datac(\UART_TXD_inst|tx_data [6]),
	.datad(\UART_TXD_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|Selector0~1 .lut_mask = 16'hF588;
defparam \UART_TXD_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N11
cycloneii_lcell_ff \UART_TXD_inst|tx_data[7] (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\FIFO_IP_inst|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TXD_inst|tx_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|tx_data [7]));

// Location: LCCOMB_X28_Y7_N10
cycloneii_lcell_comb \UART_TXD_inst|TXD~0 (
// Equation(s):
// \UART_TXD_inst|TXD~0_combout  = (\UART_TXD_inst|bit_cnt [3] & ((\UART_TXD_inst|bit_cnt [1]) # ((\UART_TXD_inst|tx_data [7]) # (!\UART_TXD_inst|Equal1~0_combout ))))

	.dataa(\UART_TXD_inst|bit_cnt [1]),
	.datab(\UART_TXD_inst|bit_cnt [3]),
	.datac(\UART_TXD_inst|tx_data [7]),
	.datad(\UART_TXD_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~0 .lut_mask = 16'hC8CC;
defparam \UART_TXD_inst|TXD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneii_lcell_comb \UART_TXD_inst|TXD~1 (
// Equation(s):
// \UART_TXD_inst|TXD~1_combout  = ((\UART_TXD_inst|TXD~0_combout ) # ((\UART_TXD_inst|bit_cnt [2] & \UART_TXD_inst|Selector0~1_combout ))) # (!\UART_TXD_inst|STATE.SEND~regout )

	.dataa(\UART_TXD_inst|bit_cnt [2]),
	.datab(\UART_TXD_inst|STATE.SEND~regout ),
	.datac(\UART_TXD_inst|Selector0~1_combout ),
	.datad(\UART_TXD_inst|TXD~0_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~1 .lut_mask = 16'hFFB3;
defparam \UART_TXD_inst|TXD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneii_lcell_comb \UART_TXD_inst|TXD~4 (
// Equation(s):
// \UART_TXD_inst|TXD~4_combout  = (\UART_TXD_inst|Equal1~1_combout  & (!\UART_TXD_inst|TXD~1_combout  & ((\UART_TXD_inst|bit_cnt [2]) # (!\UART_TXD_inst|TXD~3_combout ))))

	.dataa(\UART_TXD_inst|TXD~3_combout ),
	.datab(\UART_TXD_inst|Equal1~1_combout ),
	.datac(\UART_TXD_inst|bit_cnt [2]),
	.datad(\UART_TXD_inst|TXD~1_combout ),
	.cin(gnd),
	.combout(\UART_TXD_inst|TXD~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TXD_inst|TXD~4 .lut_mask = 16'h00C4;
defparam \UART_TXD_inst|TXD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y7_N29
cycloneii_lcell_ff \UART_TXD_inst|TXD (
	.clk(\SYS_CLK~clkctrl_outclk ),
	.datain(\UART_TXD_inst|TXD~4_combout ),
	.sdata(gnd),
	.aclr(!\RST_N~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_TXD_inst|TXD~regout ));

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TXD~I (
	.datain(!\UART_TXD_inst|TXD~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TXD));
// synopsys translate_off
defparam \TXD~I .input_async_reset = "none";
defparam \TXD~I .input_power_up = "low";
defparam \TXD~I .input_register_mode = "none";
defparam \TXD~I .input_sync_reset = "none";
defparam \TXD~I .oe_async_reset = "none";
defparam \TXD~I .oe_power_up = "low";
defparam \TXD~I .oe_register_mode = "none";
defparam \TXD~I .oe_sync_reset = "none";
defparam \TXD~I .operation_mode = "output";
defparam \TXD~I .output_async_reset = "none";
defparam \TXD~I .output_power_up = "low";
defparam \TXD~I .output_register_mode = "none";
defparam \TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WRFULL~I (
	.datain(!\FIFO_IP_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRFULL));
// synopsys translate_off
defparam \WRFULL~I .input_async_reset = "none";
defparam \WRFULL~I .input_power_up = "low";
defparam \WRFULL~I .input_register_mode = "none";
defparam \WRFULL~I .input_sync_reset = "none";
defparam \WRFULL~I .oe_async_reset = "none";
defparam \WRFULL~I .oe_power_up = "low";
defparam \WRFULL~I .oe_register_mode = "none";
defparam \WRFULL~I .oe_sync_reset = "none";
defparam \WRFULL~I .operation_mode = "output";
defparam \WRFULL~I .output_async_reset = "none";
defparam \WRFULL~I .output_power_up = "low";
defparam \WRFULL~I .output_register_mode = "none";
defparam \WRFULL~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
