{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704397678778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704397678779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 16:47:58 2024 " "Processing started: Thu Jan 04 16:47:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704397678779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397678779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397678779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704397679472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704397679472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutional_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutional_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convolutional_unit-convolutional_unit_a " "Found design unit 1: convolutional_unit-convolutional_unit_a" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685413 ""} { "Info" "ISGN_ENTITY_NAME" "1 convolutional_unit " "Found entity 1: convolutional_unit" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arch " "Found design unit 1: CNN2FPGAVHDL-arch" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/CNN2FPGAVHDL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685417 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/CNN2FPGAVHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutional_element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutional_element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convolutional_element-arch " "Found design unit 1: convolutional_element-arch" {  } { { "convolutional_element.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_element.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685420 ""} { "Info" "ISGN_ENTITY_NAME" "1 convolutional_element " "Found entity 1: convolutional_element" {  } { { "convolutional_element.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_element.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397685420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704397685531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolutional_unit convolutional_unit:u_CONV " "Elaborating entity \"convolutional_unit\" for hierarchy \"convolutional_unit:u_CONV\"" {  } { { "CNN2FPGAVHDL.vhd" "u_CONV" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/CNN2FPGAVHDL.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704397685558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_VALUE convolutional_unit.vhd(25) " "VHDL Process Statement warning at convolutional_unit.vhd(25): signal \"i_VALUE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704397685559 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA convolutional_unit.vhd(25) " "VHDL Process Statement warning at convolutional_unit.vhd(25): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704397685559 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_KERNEL convolutional_unit.vhd(25) " "VHDL Process Statement warning at convolutional_unit.vhd(25): signal \"i_KERNEL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704397685559 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_VALUE convolutional_unit.vhd(19) " "VHDL Process Statement warning at convolutional_unit.vhd(19): inferring latch(es) for signal or variable \"o_VALUE\", which holds its previous value in one or more paths through the process" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[0\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[0\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[1\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[1\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[2\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[2\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[3\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[3\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[4\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[4\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[5\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[5\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[6\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[6\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[7\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[7\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[8\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[8\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[9\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[9\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685560 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[10\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[10\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[11\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[11\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[12\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[12\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[13\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[13\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[14\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[14\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[15\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[15\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[16\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[16\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[17\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[17\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[18\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[18\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[19\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[19\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[20\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[20\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[21\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[21\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[22\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[22\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[23\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[23\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[24\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[24\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[25\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[25\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[26\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[26\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[27\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[27\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[28\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[28\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[29\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[29\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[30\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[30\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_VALUE\[31\] convolutional_unit.vhd(19) " "Inferred latch for \"o_VALUE\[31\]\" at convolutional_unit.vhd(19)" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397685561 "|CNN2FPGAVHDL|convolutional_unit:u_CONV"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "convolutional_unit:u_CONV\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convolutional_unit:u_CONV\|Mult0\"" {  } { { "convolutional_unit.vhd" "Mult0" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704397685821 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704397685821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolutional_unit:u_CONV\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convolutional_unit:u_CONV\|lpm_mult:Mult0\"" {  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704397685978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolutional_unit:u_CONV\|lpm_mult:Mult0 " "Instantiated megafunction \"convolutional_unit:u_CONV\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704397685978 ""}  } { { "convolutional_unit.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/convolutional_unit.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704397685978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704397686049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397686049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704397686316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704397686800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704397686800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLKn " "No output dependent on input pin \"i_CLKn\"" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzro/OneDrive/Documentos/CNN2FPGAVHDL/CNN2FPGAVHDL.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704397686966 "|CNN2FPGAVHDL|i_CLKn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704397686966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704397686966 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704397686966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704397686966 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704397686966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704397686966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704397686981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 16:48:06 2024 " "Processing ended: Thu Jan 04 16:48:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704397686981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704397686981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704397686981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704397686981 ""}
