Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 05 23:00:00 2018
| Host         : DESKTOP-NC1PH61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: msseg1/my_clk/tmp_clk_reg/C (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: s_clk_sig_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 586 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.738        0.000                      0                  100        0.155        0.000                      0                  100        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.738        0.000                      0                  100        0.155        0.000                      0                  100        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.138ns (20.066%)  route 4.533ns (79.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.124    10.744    msseg1/my_clk/tmp_clk
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDRE (Setup_fdre_C_R)       -0.524    14.482    msseg1/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.138ns (20.066%)  route 4.533ns (79.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.124    10.744    msseg1/my_clk/tmp_clk
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDRE (Setup_fdre_C_R)       -0.524    14.482    msseg1/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 1.138ns (20.066%)  route 4.533ns (79.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.124    10.744    msseg1/my_clk/tmp_clk
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.440    14.781    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  msseg1/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDRE (Setup_fdre_C_R)       -0.524    14.482    msseg1/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.138ns (20.568%)  route 4.395ns (79.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.986    10.605    msseg1/my_clk/tmp_clk
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    msseg1/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.138ns (20.568%)  route 4.395ns (79.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.986    10.605    msseg1/my_clk/tmp_clk
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    msseg1/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.138ns (20.568%)  route 4.395ns (79.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.986    10.605    msseg1/my_clk/tmp_clk
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    msseg1/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.138ns (20.568%)  route 4.395ns (79.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.986    10.605    msseg1/my_clk/tmp_clk
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.438    14.779    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y27         FDRE                                         r  msseg1/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    msseg1/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.838    10.457    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.838    10.457    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 msseg1/my_clk/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msseg1/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.138ns (21.135%)  route 4.247ns (78.865%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.551     5.072    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  msseg1/my_clk/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  msseg1/my_clk/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.858     6.448    msseg1/my_clk/div_cnt[15]
    SLICE_X51Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.572 f  msseg1/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.973    msseg1/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X51Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.097 f  msseg1/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.502    msseg1/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.626 f  msseg1/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.747     8.374    msseg1/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.498 f  msseg1/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.998     9.495    msseg1/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X51Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.619 r  msseg1/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.838    10.457    msseg1/my_clk/tmp_clk
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.437    14.778    msseg1/my_clk/clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  msseg1/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    msseg1/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  4.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sig_int_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  sig_int_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  sig_int_en_reg[0]/Q
                         net (fo=1, routed)           0.102     1.678    ic1/Q[0]
    SLICE_X46Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.723 r  ic1/int_status_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    ic1/int_status_sig[0]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[0]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.568    ic1/int_status_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.441    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db1s/bounce_counter/s_count_reg[5]/Q
                         net (fo=5, routed)           0.095     1.677    db1s/bounce_counter/s_count_reg__0[5]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.722 r  db1s/bounce_counter/s_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.722    db1s/bounce_counter/plusOp[6]
    SLICE_X37Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     1.952    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[6]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092     1.546    db1s/bounce_counter/s_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sig_int_en_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sig_int_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sig_int_en_reg[4]/Q
                         net (fo=1, routed)           0.097     1.672    ic1/Q[4]
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.717 r  ic1/int_status_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.717    ic1/int_status_sig[4]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  ic1/int_status_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    ic1/clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  ic1/int_status_sig_reg[4]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.091     1.538    ic1/int_status_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.441    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db1s/bounce_counter/s_count_reg[2]/Q
                         net (fo=7, routed)           0.110     1.692    db1s/bounce_counter/s_count_reg__0[2]
    SLICE_X36Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.737 r  db1s/bounce_counter/s_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.737    db1s/bounce_counter/plusOp[5]
    SLICE_X36Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     1.952    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[5]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.092     1.546    db1s/bounce_counter/s_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sig_int_clr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.516%)  route 0.120ns (36.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  sig_int_clr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.164     1.598 f  sig_int_clr_reg[3]/Q
                         net (fo=2, routed)           0.120     1.718    ic1/sig_int_clr_reg[7][3]
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.763 r  ic1/int_status_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    ic1/int_status_sig[3]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.121     1.569    ic1/int_status_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.441    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  db1s/bounce_counter/s_count_reg[0]/Q
                         net (fo=13, routed)          0.120     1.702    db1s/bounce_counter/s_count_reg__0[0]
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.747 r  db1s/bounce_counter/s_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.747    db1s/bounce_counter/plusOp[2]
    SLICE_X37Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     1.952    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  db1s/bounce_counter/s_count_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.091     1.545    db1s/bounce_counter/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sig_int_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  sig_int_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sig_int_en_reg[6]/Q
                         net (fo=1, routed)           0.137     1.712    ic1/Q[6]
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  ic1/int_status_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     1.757    ic1/int_status_sig[6]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  ic1/int_status_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.945    ic1/clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  ic1/int_status_sig_reg[6]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.092     1.539    ic1/int_status_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sig_int_clr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.234%)  route 0.163ns (46.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  sig_int_clr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  sig_int_clr_reg[1]/Q
                         net (fo=2, routed)           0.163     1.739    ic1/sig_int_clr_reg[7][1]
    SLICE_X44Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.784 r  ic1/int_status_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ic1/int_status_sig[1]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  ic1/int_status_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  ic1/int_status_sig_reg[1]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.091     1.559    ic1/int_status_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ic1/int_status_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ic1/int_status_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    ic1/clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  ic1/int_status_sig_reg[7]/Q
                         net (fo=2, routed)           0.149     1.748    ic1/int_status[7]
    SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  ic1/int_status_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ic1/int_status_sig[7]_i_1_n_0
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.819     1.946    ic1/clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  ic1/int_status_sig_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.121     1.556    ic1/int_status_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db1s/bounce_counter/s_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1s/bounce_counter/s_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.192ns (53.632%)  route 0.166ns (46.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.557     1.440    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  db1s/bounce_counter/s_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db1s/bounce_counter/s_count_reg[3]/Q
                         net (fo=11, routed)          0.166     1.747    db1s/bounce_counter/s_count_reg__0[3]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.051     1.798 r  db1s/bounce_counter/s_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.798    db1s/bounce_counter/plusOp[4]
    SLICE_X37Y17         FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.951    db1s/bounce_counter/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  db1s/bounce_counter/s_count_reg[4]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.107     1.547    db1s/bounce_counter/s_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y17   db1s/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y18   db1s/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y18   db1s/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   msseg1/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   msseg1/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   msseg1/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y23   msseg1/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y24   msseg1/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y24   msseg1/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   msseg1/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   msseg1/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y24   msseg1/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y26   r_LEDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y26   r_LEDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y25   sig_int_clr_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y25   sig_int_clr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   sig_int_clr_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y17   db1s/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y22   msseg1/my_clk/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   sig_int_clr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   sig_int_en_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   sig_int_en_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   sig_int_en_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   sig_int_en_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   sig_int_en_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   sig_int_en_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y25   sig_int_en_reg[6]/C



