MIPS32 Pipelined

-----Cycle 1-----
Registers:
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
8	0	ori $v0, $zero, 0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
ori $v0, $zero, 0x1	bubble	bubble	bubble	bubble	

-----Cycle 2-----
Registers:
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
c	4	ori $v1, $zero, 0x2	-	$zero	-	$v0	0	0	-	1	$zero	$v0	1	$v0	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
ori $v1, $zero, 0x2	ori $v0, $zero, 0x1	bubble	bubble	bubble	

-----Cycle 3-----
Registers:
c	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
10	8	ori $a0, $zero, 0x3	-	$zero	-	$v1	0	0	-	2	$zero	$v1	2	$v1	0	1	1	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
ori $a0, $zero, 0x3	ori $v1, $zero, 0x2	ori $v0, $zero, 0x1	bubble	bubble	

-----Cycle 4-----
Registers:
10	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
14	c	ori $a1, $zero, 0x4	-	$zero	-	$a0	0	0	-	3	$zero	$a0	3	$a0	0	2	2	2	-	-	-	1	$v0	-	0	0	0
Memory State:


Pipeline Stages:
ori $a1, $zero, 0x4	ori $a0, $zero, 0x3	ori $v1, $zero, 0x2	ori $v0, $zero, 0x1	bubble	

-----Cycle 5-----
Registers:
14	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
18	10	ori $a2, $zero, 0x5	-	$zero	-	$a1	1	0	-	4	$zero	$a1	4	$a1	0	3	3	2	-	-	-	2	$v1	$v0	1	0	0
Memory State:


Pipeline Stages:
ori $a2, $zero, 0x5	ori $a1, $zero, 0x4	ori $a0, $zero, 0x3	ori $v1, $zero, 0x2	ori $v0, $zero, 0x1	

-----Cycle 6-----
Registers:
18	0	0	1	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
1c	14	ori $a3, $zero, 0x6	-	$zero	-	$a2	2	0	-	5	$zero	$a2	5	$a2	0	4	4	2	-	-	-	3	$a0	$v1	2	0	0
Memory State:


Pipeline Stages:
ori $a3, $zero, 0x6	ori $a2, $zero, 0x5	ori $a1, $zero, 0x4	ori $a0, $zero, 0x3	ori $v1, $zero, 0x2	

-----Cycle 7-----
Registers:
1c	0	0	1	2	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
20	18	ori $t0, $zero, 0x0	-	$zero	-	$a3	3	0	-	6	$zero	$a3	6	$a3	0	5	5	2	-	-	-	4	$a1	$a0	3	0	0
Memory State:


Pipeline Stages:
ori $t0, $zero, 0x0	ori $a3, $zero, 0x6	ori $a2, $zero, 0x5	ori $a1, $zero, 0x4	ori $a0, $zero, 0x3	

-----Cycle 8-----
Registers:
20	0	0	1	2	3	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
24	1c	ori $t1, $zero, 0x1	-	$zero	-	$t0	4	0	-	0	$zero	$t0	0	$t0	0	6	6	2	-	-	-	5	$a2	$a1	4	0	0
Memory State:


Pipeline Stages:
ori $t1, $zero, 0x1	ori $t0, $zero, 0x0	ori $a3, $zero, 0x6	ori $a2, $zero, 0x5	ori $a1, $zero, 0x4	

-----Cycle 9-----
Registers:
24	0	0	1	2	3	4	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
28	20	ori $t2, $zero, 0x2	-	$zero	-	$t1	5	0	-	1	$zero	$t1	1	$t1	0	0	0	2	-	-	-	6	$a3	$a2	5	0	0
Memory State:


Pipeline Stages:
ori $t2, $zero, 0x2	ori $t1, $zero, 0x1	ori $t0, $zero, 0x0	ori $a3, $zero, 0x6	ori $a2, $zero, 0x5	

-----Cycle 10-----
Registers:
28	0	0	1	2	3	4	5	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
2c	24	ori $t3, $zero, 0x3	-	$zero	-	$t2	6	0	-	2	$zero	$t2	2	$t2	0	1	1	2	-	-	-	0	$t0	$a3	6	0	0
Memory State:


Pipeline Stages:
ori $t3, $zero, 0x3	ori $t2, $zero, 0x2	ori $t1, $zero, 0x1	ori $t0, $zero, 0x0	ori $a3, $zero, 0x6	

-----Cycle 11-----
Registers:
2c	0	0	1	2	3	4	5	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
30	28	ori $t4, $zero, 0x4	-	$zero	-	$t3	0	0	-	3	$zero	$t3	3	$t3	0	2	2	2	-	-	-	1	$t1	$t0	0	0	0
Memory State:


Pipeline Stages:
ori $t4, $zero, 0x4	ori $t3, $zero, 0x3	ori $t2, $zero, 0x2	ori $t1, $zero, 0x1	ori $t0, $zero, 0x0	

-----Cycle 12-----
Registers:
30	0	0	1	2	3	4	5	6	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
34	2c	ori $t5, $zero, 0x5	-	$zero	-	$t4	1	0	-	4	$zero	$t4	4	$t4	0	3	3	2	-	-	-	2	$t2	$t1	1	0	0
Memory State:


Pipeline Stages:
ori $t5, $zero, 0x5	ori $t4, $zero, 0x4	ori $t3, $zero, 0x3	ori $t2, $zero, 0x2	ori $t1, $zero, 0x1	

-----Cycle 13-----
Registers:
34	0	0	1	2	3	4	5	6	0	1	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
38	30	ori $t6, $zero, 0x6	-	$zero	-	$t5	2	0	-	5	$zero	$t5	5	$t5	0	4	4	2	-	-	-	3	$t3	$t2	2	0	0
Memory State:


Pipeline Stages:
ori $t6, $zero, 0x6	ori $t5, $zero, 0x5	ori $t4, $zero, 0x4	ori $t3, $zero, 0x3	ori $t2, $zero, 0x2	

-----Cycle 14-----
Registers:
38	0	0	1	2	3	4	5	6	0	1	2	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
3c	34	ori $t7, $zero, 0x7	-	$zero	-	$t6	3	0	-	6	$zero	$t6	6	$t6	0	5	5	2	-	-	-	4	$t4	$t3	3	0	0
Memory State:


Pipeline Stages:
ori $t7, $zero, 0x7	ori $t6, $zero, 0x6	ori $t5, $zero, 0x5	ori $t4, $zero, 0x4	ori $t3, $zero, 0x3	

-----Cycle 15-----
Registers:
3c	0	0	1	2	3	4	5	6	0	1	2	3	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
40	38	ori $s0, $zero, 0x0	-	$zero	-	$t7	4	0	-	7	$zero	$t7	7	$t7	0	6	6	2	-	-	-	5	$t5	$t4	4	0	0
Memory State:


Pipeline Stages:
ori $s0, $zero, 0x0	ori $t7, $zero, 0x7	ori $t6, $zero, 0x6	ori $t5, $zero, 0x5	ori $t4, $zero, 0x4	

-----Cycle 16-----
Registers:
40	0	0	1	2	3	4	5	6	0	1	2	3	4	5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
44	3c	ori $s1, $zero, 0x1	-	$zero	-	$s0	5	0	-	0	$zero	$s0	0	$s0	0	7	7	2	-	-	-	6	$t6	$t5	5	0	0
Memory State:


Pipeline Stages:
ori $s1, $zero, 0x1	ori $s0, $zero, 0x0	ori $t7, $zero, 0x7	ori $t6, $zero, 0x6	ori $t5, $zero, 0x5	

-----Cycle 17-----
Registers:
44	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	0	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
48	40	ori $s2, $zero, 0x2	-	$zero	-	$s1	6	0	-	1	$zero	$s1	1	$s1	0	0	0	2	-	-	-	7	$t7	$t6	6	0	0
Memory State:


Pipeline Stages:
ori $s2, $zero, 0x2	ori $s1, $zero, 0x1	ori $s0, $zero, 0x0	ori $t7, $zero, 0x7	ori $t6, $zero, 0x6	

-----Cycle 18-----
Registers:
48	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
4c	44	ori $s3, $zero, 0x3	-	$zero	-	$s2	7	0	-	2	$zero	$s2	2	$s2	0	1	1	2	-	-	-	0	$s0	$t7	7	0	0
Memory State:


Pipeline Stages:
ori $s3, $zero, 0x3	ori $s2, $zero, 0x2	ori $s1, $zero, 0x1	ori $s0, $zero, 0x0	ori $t7, $zero, 0x7	

-----Cycle 19-----
Registers:
4c	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	0	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
50	48	ori $s4, $zero, 0x4	-	$zero	-	$s3	0	0	-	3	$zero	$s3	3	$s3	0	2	2	2	-	-	-	1	$s1	$s0	0	0	0
Memory State:


Pipeline Stages:
ori $s4, $zero, 0x4	ori $s3, $zero, 0x3	ori $s2, $zero, 0x2	ori $s1, $zero, 0x1	ori $s0, $zero, 0x0	

-----Cycle 20-----
Registers:
50	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	0	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
54	4c	ori $s5, $zero, 0x5	-	$zero	-	$s4	1	0	-	4	$zero	$s4	4	$s4	0	3	3	2	-	-	-	2	$s2	$s1	1	0	0
Memory State:


Pipeline Stages:
ori $s5, $zero, 0x5	ori $s4, $zero, 0x4	ori $s3, $zero, 0x3	ori $s2, $zero, 0x2	ori $s1, $zero, 0x1	

-----Cycle 21-----
Registers:
54	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	0	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
58	50	ori $s6, $zero, 0x6	-	$zero	-	$s5	2	0	-	5	$zero	$s5	5	$s5	0	4	4	2	-	-	-	3	$s3	$s2	2	0	0
Memory State:


Pipeline Stages:
ori $s6, $zero, 0x6	ori $s5, $zero, 0x5	ori $s4, $zero, 0x4	ori $s3, $zero, 0x3	ori $s2, $zero, 0x2	

-----Cycle 22-----
Registers:
58	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	0	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
5c	54	ori $s7, $zero, 0xa	-	$zero	-	$s6	3	0	-	6	$zero	$s6	6	$s6	0	5	5	2	-	-	-	4	$s4	$s3	3	0	0
Memory State:


Pipeline Stages:
ori $s7, $zero, 0xa	ori $s6, $zero, 0x6	ori $s5, $zero, 0x5	ori $s4, $zero, 0x4	ori $s3, $zero, 0x3	

-----Cycle 23-----
Registers:
5c	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	0	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
60	58	ori $t8, $zero, 0x8	-	$zero	-	$s7	4	0	-	a	$zero	$s7	10	$s7	0	6	6	2	-	-	-	5	$s5	$s4	4	0	0
Memory State:


Pipeline Stages:
ori $t8, $zero, 0x8	ori $s7, $zero, 0xa	ori $s6, $zero, 0x6	ori $s5, $zero, 0x5	ori $s4, $zero, 0x4	

-----Cycle 24-----
Registers:
60	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	0	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
64	5c	ori $t9, $zero, 0x9	-	$zero	-	$t8	5	0	-	8	$zero	$t8	8	$t8	0	a	a	2	-	-	-	6	$s6	$s5	5	0	0
Memory State:


Pipeline Stages:
ori $t9, $zero, 0x9	ori $t8, $zero, 0x8	ori $s7, $zero, 0xa	ori $s6, $zero, 0x6	ori $s5, $zero, 0x5	

-----Cycle 25-----
Registers:
64	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	0	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
68	60	ori $k0, $zero, 0x0	-	$zero	-	$t9	6	0	-	9	$zero	$t9	9	$t9	0	8	8	2	-	-	-	a	$s7	$s6	6	0	0
Memory State:


Pipeline Stages:
ori $k0, $zero, 0x0	ori $t9, $zero, 0x9	ori $t8, $zero, 0x8	ori $s7, $zero, 0xa	ori $s6, $zero, 0x6	

-----Cycle 26-----
Registers:
68	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	0	0	0	0	10008000	7ffffffc	0	0	

Monitors:
6c	64	ori $k1, $zero, 0x0	-	$zero	-	$k0	a	0	-	0	$zero	$k0	0	$k0	0	9	9	2	-	-	-	8	$t8	$s7	a	0	0
Memory State:


Pipeline Stages:
ori $k1, $zero, 0x0	ori $k0, $zero, 0x0	ori $t9, $zero, 0x9	ori $t8, $zero, 0x8	ori $s7, $zero, 0xa	

-----Cycle 27-----
Registers:
6c	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	0	0	0	10008000	7ffffffc	0	0	

Monitors:
70	68	ori $ra, $zero, 0x0	-	$zero	-	$k1	8	0	-	0	$zero	$k1	0	$k1	0	0	0	2	-	-	-	9	$t9	$t8	8	0	0
Memory State:


Pipeline Stages:
ori $ra, $zero, 0x0	ori $k1, $zero, 0x0	ori $k0, $zero, 0x0	ori $t9, $zero, 0x9	ori $t8, $zero, 0x8	

-----Cycle 28-----
Registers:
70	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	$zero	-	$ra	9	0	-	0	$zero	$ra	0	$ra	0	0	0	2	-	-	-	0	$k0	$t9	9	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	ori $ra, $zero, 0x0	ori $k1, $zero, 0x0	ori $k0, $zero, 0x0	ori $t9, $zero, 0x9	

-----Cycle 29-----
Registers:
74	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	0	-	1	$t0	$t0	1	$t0	0	0	0	2	-	-	-	0	$k1	$k0	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	ori $ra, $zero, 0x0	ori $k1, $zero, 0x0	ori $k0, $zero, 0x0	

-----Cycle 30-----
Registers:
78	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	0	1	1	2	-	-	-	0	$ra	$k1	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	ori $ra, $zero, 0x0	ori $k1, $zero, 0x0	

-----Cycle 31-----
Registers:
78	0	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	1	$t0	$ra	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	ori $ra, $zero, 0x0	

-----Cycle 32-----
Registers:
78	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	1	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 33-----
Registers:
7c	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	1	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 34-----
Registers:
70	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 35-----
Registers:
74	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	1	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 36-----
Registers:
78	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	1	1	2	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 37-----
Registers:
78	0	0	1	2	3	4	5	6	1	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	2	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 38-----
Registers:
78	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	2	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 39-----
Registers:
7c	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	2	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 40-----
Registers:
70	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 41-----
Registers:
74	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	2	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 42-----
Registers:
78	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	2	1	3	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 43-----
Registers:
78	0	0	1	2	3	4	5	6	2	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	3	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 44-----
Registers:
78	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	3	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 45-----
Registers:
7c	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	3	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 46-----
Registers:
70	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 47-----
Registers:
74	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	3	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 48-----
Registers:
78	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	3	1	4	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 49-----
Registers:
78	0	0	1	2	3	4	5	6	3	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	4	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 50-----
Registers:
78	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	4	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 51-----
Registers:
7c	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	4	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 52-----
Registers:
70	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 53-----
Registers:
74	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	4	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 54-----
Registers:
78	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	4	1	5	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 55-----
Registers:
78	0	0	1	2	3	4	5	6	4	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	5	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 56-----
Registers:
78	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	5	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 57-----
Registers:
7c	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	5	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 58-----
Registers:
70	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 59-----
Registers:
74	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	5	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 60-----
Registers:
78	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	5	1	6	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 61-----
Registers:
78	0	0	1	2	3	4	5	6	5	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	6	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 62-----
Registers:
78	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	6	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 63-----
Registers:
7c	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	6	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 64-----
Registers:
70	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 65-----
Registers:
74	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	6	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 66-----
Registers:
78	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	6	1	7	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 67-----
Registers:
78	0	0	1	2	3	4	5	6	6	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	7	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 68-----
Registers:
78	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	7	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 69-----
Registers:
7c	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	7	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 70-----
Registers:
70	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 71-----
Registers:
74	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	7	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 72-----
Registers:
78	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	7	1	8	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 73-----
Registers:
78	0	0	1	2	3	4	5	6	7	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	8	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 74-----
Registers:
78	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	8	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 75-----
Registers:
7c	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	8	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 76-----
Registers:
70	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 77-----
Registers:
74	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	8	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 78-----
Registers:
78	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	8	1	9	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 79-----
Registers:
78	0	0	1	2	3	4	5	6	8	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	9	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 80-----
Registers:
78	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	9	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 81-----
Registers:
7c	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	9	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 82-----
Registers:
70	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
74	6c	addi $t0, $t0, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 83-----
Registers:
74	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
78	70	or $s7, $s7, $s7	-	$t0	-	$t0	0	9	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	bubble	

-----Cycle 84-----
Registers:
78	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	$s7	$s7	$s7	0	a	a	-	$s7	$s7	$s7	$s7	9	1	a	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	bne $t0, $s7, loop_0	

-----Cycle 85-----
Registers:
78	0	0	1	2	3	4	5	6	9	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	a	a	a	-	-	-	-	a	$t0	-	0	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	bubble	

-----Cycle 86-----
Registers:
78	0	0	1	2	3	4	5	6	a	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
7c	74	bne $t0, $s7, loop_0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	a	0	0
Memory State:


Pipeline Stages:
bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	addi $t0, $t0, 1	

-----Cycle 87-----
Registers:
7c	0	0	1	2	3	4	5	6	a	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	$t0	$s7	$s7	a	a	a	0	$t0	$s7	loop_0	$s7	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	or $s7, $s7, $s7	

-----Cycle 88-----
Registers:
80	0	0	1	2	3	4	5	6	a	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
84	7c	addi $t2, $t2, 1	-	$t2	-	$t2	0	2	-	1	$t2	$t2	1	$t2	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	bubble	

-----Cycle 89-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	$t2	-	$t2	0	2	-	1	$t2	$t2	1	$t2	2	1	3	2	-	-	-	0	$s7	-	0	0	0
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	addi $t2, $t2, 1	addi $t2, $t2, 1	bne $t0, $s7, loop_0	bubble	

-----Cycle 90-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	2	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	3	1	4	-	-	-	-	3	$t2	$s7	0	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	bne $t0, $s7, loop_0	

-----Cycle 91-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	3	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t2	3	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	

-----Cycle 92-----
Registers:
88	0	0	1	2	3	4	5	6	a	1	4	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	84	sw $s7, 0($gp)	-	$t2	$s7	$s7	4	4	a	0	$t2	$s7	loop_2	$s7	-	-	-	2	-	-	-	-	-	-	-	0	1
Memory State:


Pipeline Stages:
sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	

-----Cycle 93-----
Registers:
7c	0	0	1	2	3	4	5	6	a	1	4	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	bubble	

-----Cycle 94-----
Registers:
80	0	0	1	2	3	4	5	6	a	1	4	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
84	7c	addi $t2, $t2, 1	-	$t2	-	$t2	0	4	-	1	$t2	$t2	1	$t2	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	

-----Cycle 95-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	4	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	$t2	-	$t2	0	4	-	1	$t2	$t2	1	$t2	4	1	5	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	

-----Cycle 96-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	4	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	5	1	6	-	-	-	-	5	$t2	-	0	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	

-----Cycle 97-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	5	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t2	5	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	

-----Cycle 98-----
Registers:
88	0	0	1	2	3	4	5	6	a	1	6	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	84	sw $s7, 0($gp)	-	$t2	$s7	$s7	6	6	a	0	$t2	$s7	loop_2	$s7	-	-	-	2	-	-	-	-	-	-	-	0	1
Memory State:


Pipeline Stages:
sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	

-----Cycle 99-----
Registers:
7c	0	0	1	2	3	4	5	6	a	1	6	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	bubble	

-----Cycle 100-----
Registers:
80	0	0	1	2	3	4	5	6	a	1	6	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
84	7c	addi $t2, $t2, 1	-	$t2	-	$t2	0	6	-	1	$t2	$t2	1	$t2	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	

-----Cycle 101-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	6	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	$t2	-	$t2	0	6	-	1	$t2	$t2	1	$t2	6	1	7	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	

-----Cycle 102-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	6	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	7	1	8	-	-	-	-	7	$t2	-	0	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	

-----Cycle 103-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	7	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t2	7	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	

-----Cycle 104-----
Registers:
88	0	0	1	2	3	4	5	6	a	1	8	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	84	sw $s7, 0($gp)	-	$t2	$s7	$s7	8	8	a	0	$t2	$s7	loop_2	$s7	-	-	-	2	-	-	-	-	-	-	-	0	1
Memory State:


Pipeline Stages:
sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	

-----Cycle 105-----
Registers:
7c	0	0	1	2	3	4	5	6	a	1	8	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
80	78	addi $t2, $t2, 1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	bubble	

-----Cycle 106-----
Registers:
80	0	0	1	2	3	4	5	6	a	1	8	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
84	7c	addi $t2, $t2, 1	-	$t2	-	$t2	0	8	-	1	$t2	$t2	1	$t2	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:


Pipeline Stages:
addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	bubble	

-----Cycle 107-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	8	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	$t2	-	$t2	0	8	-	1	$t2	$t2	1	$t2	8	1	9	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	bne $t2, $s7, loop_2	

-----Cycle 108-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	8	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	9	1	a	-	-	-	-	9	$t2	-	0	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	bubble	

-----Cycle 109-----
Registers:
84	0	0	1	2	3	4	5	6	a	1	9	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
88	80	bne $t2, $s7, loop_2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t2	9	0	1
Memory State:


Pipeline Stages:
bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	addi $t2, $t2, 1	

-----Cycle 110-----
Registers:
88	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
8c	84	sw $s7, 0($gp)	-	$t2	$s7	$s7	a	a	a	0	$t2	$s7	loop_2	$s7	-	-	-	2	-	-	-	-	-	-	-	0	1
Memory State:


Pipeline Stages:
sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	bubble	addi $t2, $t2, 1	

-----Cycle 111-----
Registers:
8c	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
90	88	lw $s6, 0($gp)	-	$gp	$s7	$s7	0	10008000	a	0	$gp	$s7	0	$s7	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:


Pipeline Stages:
lw $s6, 0($gp)	sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	bubble	

-----Cycle 112-----
Registers:
90	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
94	8c	beq $s6, $t9, loop_x	-	$gp	-	$s6	0	10008000	-	0	$gp	$s6	0	$s6	10008000	0	10008000	2	10008000	a	-	0	$s7	-	0	0	0
Memory State:


Pipeline Stages:
beq $s6, $t9, loop_x	lw $s6, 0($gp)	sw $s7, 0($gp)	bne $t2, $s7, loop_2	bubble	

-----Cycle 113-----
Registers:
90	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	6	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
94	8c	beq $s6, $t9, loop_x	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	10008000	-	$s7	0	0	0
Memory State:
a	

Pipeline Stages:
beq $s6, $t9, loop_x	bubble	lw $s6, 0($gp)	sw $s7, 0($gp)	bne $t2, $s7, loop_2	

-----Cycle 114-----
Registers:
90	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
94	8c	beq $s6, $t9, loop_x	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	0
Memory State:
a	

Pipeline Stages:
beq $s6, $t9, loop_x	bubble	bubble	lw $s6, 0($gp)	sw $s7, 0($gp)	

-----Cycle 115-----
Registers:
94	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
98	90	addi $t9, $t9, 1	-	$s6	$t9	$t9	a	a	9	0	$s6	$t9	loop_x	$t9	-	-	-	2	-	-	-	-	-	-	-	0	0
Memory State:
a	

Pipeline Stages:
addi $t9, $t9, 1	beq $s6, $t9, loop_x	bubble	bubble	lw $s6, 0($gp)	

-----Cycle 116-----
Registers:
98	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
9c	94	nor $t4, $t4, $t9	-	$t9	-	$t9	0	9	-	1	$t9	$t9	1	$t9	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	

Pipeline Stages:
nor $t4, $t4, $t9	addi $t9, $t9, 1	beq $s6, $t9, loop_x	bubble	bubble	

-----Cycle 117-----
Registers:
9c	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	98	bne $t9, $s6, loop_9	-	$t4	$t9	$t4	0	4	9	-	$t4	$t9	$t4	$t4	9	1	a	2	-	-	-	0	$t9	-	0	0	0
Memory State:
a	

Pipeline Stages:
bne $t9, $s6, loop_9	nor $t4, $t4, $t9	addi $t9, $t9, 1	beq $s6, $t9, loop_x	bubble	

-----Cycle 118-----
Registers:
9c	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	9	0	0	10008000	7ffffffc	0	0	

Monitors:
a0	98	bne $t9, $s6, loop_9	-	-	-	-	-	-	-	-	-	-	-	-	4	a	fffffff1	-	-	-	-	a	$t9	$t9	0	0	1
Memory State:
a	

Pipeline Stages:
bne $t9, $s6, loop_9	bubble	nor $t4, $t4, $t9	addi $t9, $t9, 1	beq $s6, $t9, loop_x	

-----Cycle 119-----
Registers:
a0	0	0	1	2	3	4	5	6	a	1	a	3	4	5	6	7	0	1	2	3	4	5	a	a	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
a4	9c	add $s7, $s6, $t9	-	$t9	$s6	$s6	a	a	a	0	$t9	$s6	loop_9	$s6	-	-	-	2	-	-	-	-	-	$t9	a	0	1
Memory State:
a	

Pipeline Stages:
add $s7, $s6, $t9	bne $t9, $s6, loop_9	bubble	nor $t4, $t4, $t9	addi $t9, $t9, 1	

-----Cycle 120-----
Registers:
a4	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	0	1	2	3	4	5	a	a	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
a8	a0	sub $s0, $s7, $s1	-	$s6	$t9	$s7	fffffff1	a	a	-	$s6	$t9	$s7	$s7	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	

Pipeline Stages:
sub $s0, $s7, $s1	add $s7, $s6, $t9	bne $t9, $s6, loop_9	bubble	nor $t4, $t4, $t9	

-----Cycle 121-----
Registers:
a8	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	0	1	2	3	4	5	a	a	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
ac	a4	sw $s0, 4($gp)	-	$s7	$s1	$s0	0	a	1	-	$s7	$s1	$s0	$s0	a	a	14	2	-	-	-	0	$s6	-	0	0	0
Memory State:
a	

Pipeline Stages:
sw $s0, 4($gp)	sub $s0, $s7, $s1	add $s7, $s6, $t9	bne $t9, $s6, loop_9	bubble	

-----Cycle 122-----
Registers:
ac	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	0	1	2	3	4	5	a	a	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
b0	a8	lw $s7, 4($gp)	-	$gp	$s0	$s0	0	10008000	0	4	$gp	$s0	4	$s0	14	1	13	2	-	-	-	14	$s7	$s6	0	0	1
Memory State:
a	

Pipeline Stages:
lw $s7, 4($gp)	sw $s0, 4($gp)	sub $s0, $s7, $s1	add $s7, $s6, $t9	bne $t9, $s6, loop_9	

-----Cycle 123-----
Registers:
b0	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	0	1	2	3	4	5	a	14	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
b4	ac	or $t4, $zero, $gp	-	$gp	-	$s7	14	10008000	-	4	$gp	$s7	4	$s7	10008000	4	10008004	2	10008004	13	-	13	$s0	$s7	14	0	1
Memory State:
a	

Pipeline Stages:
or $t4, $zero, $gp	lw $s7, 4($gp)	sw $s0, 4($gp)	sub $s0, $s7, $s1	add $s7, $s6, $t9	

-----Cycle 124-----
Registers:
b4	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	13	1	2	3	4	5	a	14	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	$zero	$gp	$t4	13	0	10008000	-	$zero	$gp	$t4	$t4	10008000	4	10008004	2	10008004	-	0	10008004	-	$s0	13	0	0
Memory State:
a	13	

Pipeline Stages:
beq $t1, $s7, exit	or $t4, $zero, $gp	lw $s7, 4($gp)	sw $s0, 4($gp)	sub $s0, $s7, $s1	

-----Cycle 125-----
Registers:
b4	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	0	10008000	10008000	-	-	-	-	13	$s7	-	10008004	0	0
Memory State:
a	13	

Pipeline Stages:
beq $t1, $s7, exit	bubble	or $t4, $zero, $gp	lw $s7, 4($gp)	sw $s0, 4($gp)	

-----Cycle 126-----
Registers:
b8	0	0	1	2	3	4	5	6	a	1	a	3	fffffff1	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	13	1	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	$s7	13	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	or $t4, $zero, $gp	lw $s7, 4($gp)	

-----Cycle 127-----
Registers:
bc	0	0	1	2	3	4	5	6	a	1	a	3	10008000	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	10008000	a	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	or $t4, $zero, $gp	

-----Cycle 128-----
Registers:
c0	0	0	1	2	3	4	5	6	a	1	a	3	10008000	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	1	-	1	$t1	$t1	1	$t1	a	1	b	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	13	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 129-----
Registers:
c4	0	0	1	2	3	4	5	6	a	1	a	3	10008000	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	1	1	2	2	-	-	-	b	$t0	$s7	0	0	0
Memory State:
a	13	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 130-----
Registers:
c4	0	0	1	2	3	4	5	6	b	1	a	3	10008000	5	6	7	13	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	2	$t1	$t0	b	0	0
Memory State:
a	13	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 131-----
Registers:
c8	0	0	1	2	3	4	5	6	b	2	a	3	10008000	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	2	a	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	2	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 132-----
Registers:
cc	0	0	1	2	3	4	5	6	b	2	a	3	10008000	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	3	-	3	$t3	$t3	3	$t3	a	a	14	2	-	-	-	0	-	-	-	0	1
Memory State:
a	13	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 133-----
Registers:
d0	0	0	1	2	3	4	5	6	b	2	a	3	10008000	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008000	-	4	$t4	$t4	4	$t4	3	3	6	2	-	-	-	14	$t2	-	0	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 134-----
Registers:
d4	0	0	1	2	3	4	5	6	b	2	14	3	10008000	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	14	5	-	5	$t5	$t5	5	$t5	10008000	4	10008004	2	-	-	-	6	$t3	$t2	14	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 135-----
Registers:
d8	0	0	1	2	3	4	5	6	b	2	14	6	10008000	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	6	6	-	6	$t6	$t6	6	$t6	5	5	a	2	-	-	-	10008004	$t4	$t3	6	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 136-----
Registers:
dc	0	0	1	2	3	4	5	6	b	2	14	6	10008004	5	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008004	7	-	7	$t7	$t7	7	$t7	6	6	c	2	-	-	-	a	$t5	$t4	10008004	0	0
Memory State:
a	13	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 137-----
Registers:
e0	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	6	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	a	1	-	1	$s1	$s1	1	$s1	7	7	e	2	-	-	-	c	$t6	$t5	a	0	0
Memory State:
a	13	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 138-----
Registers:
e4	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	7	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	c	1	-	2	$s1	$s2	2	$s2	1	1	2	2	-	-	-	e	$t7	$t6	c	0	0
Memory State:
a	13	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 139-----
Registers:
e8	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	1	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	e	3	-	3	$s3	$s3	3	$s3	2	2	4	2	-	-	-	2	$s1	$t7	e	0	1
Memory State:
a	13	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 140-----
Registers:
ec	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	2	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	2	4	-	4	$s4	$s4	4	$s4	3	3	6	2	-	-	-	4	$s2	$s1	2	0	0
Memory State:
a	13	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 141-----
Registers:
f0	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	3	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	4	5	-	5	$s5	$s5	5	$s5	4	4	8	2	-	-	-	6	$s3	$s2	4	0	0
Memory State:
a	13	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 142-----
Registers:
f4	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	4	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	6	5	-	6	$s5	$s6	6	$s6	5	5	a	2	-	-	-	8	$s4	$s3	6	0	0
Memory State:
a	13	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 143-----
Registers:
f8	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	5	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	8	8	-	8	$t8	$t8	8	$t8	a	6	10	2	-	-	-	a	$s5	$s4	8	0	1
Memory State:
a	13	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 144-----
Registers:
fc	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	a	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	a	8	-	9	$t8	$t9	9	$t9	8	8	10	2	-	-	-	10	$s6	$s5	a	0	0
Memory State:
a	13	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 145-----
Registers:
100	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	8	a	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	10	10008004	2	0	$t4	$s1	0	$s1	10	9	19	2	-	-	-	10	$t8	$s6	10	0	1
Memory State:
a	13	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 146-----
Registers:
104	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	a	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	10	0	0	0	$zero	$zero	loop_x	$zero	10008004	0	10008004	2	10008004	2	-	19	$t9	$t8	10	0	0
Memory State:
a	13	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 147-----
Registers:
b4	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008004	-	$t9	19	0	0
Memory State:
a	2	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 148-----
Registers:
b8	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008004	2	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008004	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 149-----
Registers:
bc	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	b	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 150-----
Registers:
c0	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	2	-	1	$t1	$t1	1	$t1	b	1	c	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 151-----
Registers:
c4	0	0	1	2	3	4	5	6	b	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	2	1	3	2	-	-	-	c	$t0	$s7	0	0	0
Memory State:
a	2	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 152-----
Registers:
c4	0	0	1	2	3	4	5	6	c	2	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	3	$t1	$t0	c	0	0
Memory State:
a	2	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 153-----
Registers:
c8	0	0	1	2	3	4	5	6	c	3	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	3	14	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	3	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 154-----
Registers:
cc	0	0	1	2	3	4	5	6	c	3	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	6	-	3	$t3	$t3	3	$t3	14	a	1e	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 155-----
Registers:
d0	0	0	1	2	3	4	5	6	c	3	14	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008004	-	4	$t4	$t4	4	$t4	6	3	9	2	-	-	-	1e	$t2	-	0	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 156-----
Registers:
d4	0	0	1	2	3	4	5	6	c	3	1e	6	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	1e	a	-	5	$t5	$t5	5	$t5	10008004	4	10008008	2	-	-	-	9	$t3	$t2	1e	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 157-----
Registers:
d8	0	0	1	2	3	4	5	6	c	3	1e	9	10008004	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	9	c	-	6	$t6	$t6	6	$t6	a	5	f	2	-	-	-	10008008	$t4	$t3	9	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 158-----
Registers:
dc	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	a	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008008	e	-	7	$t7	$t7	7	$t7	c	6	12	2	-	-	-	f	$t5	$t4	10008008	0	0
Memory State:
a	2	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 159-----
Registers:
e0	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	c	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	f	2	-	1	$s1	$s1	1	$s1	e	7	15	2	-	-	-	12	$t6	$t5	f	0	0
Memory State:
a	2	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 160-----
Registers:
e4	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	e	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	12	2	-	2	$s1	$s2	2	$s2	2	1	3	2	-	-	-	15	$t7	$t6	12	0	0
Memory State:
a	2	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 161-----
Registers:
e8	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	2	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	15	6	-	3	$s3	$s3	3	$s3	3	2	5	2	-	-	-	3	$s1	$t7	15	0	1
Memory State:
a	2	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 162-----
Registers:
ec	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	4	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	3	8	-	4	$s4	$s4	4	$s4	6	3	9	2	-	-	-	5	$s2	$s1	3	0	0
Memory State:
a	2	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 163-----
Registers:
f0	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	6	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	5	a	-	5	$s5	$s5	5	$s5	8	4	c	2	-	-	-	9	$s3	$s2	5	0	0
Memory State:
a	2	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 164-----
Registers:
f4	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	8	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	9	a	-	6	$s5	$s6	6	$s6	a	5	f	2	-	-	-	c	$s4	$s3	9	0	0
Memory State:
a	2	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 165-----
Registers:
f8	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	a	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	c	10	-	8	$t8	$t8	8	$t8	f	6	15	2	-	-	-	f	$s5	$s4	c	0	1
Memory State:
a	2	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 166-----
Registers:
fc	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	10	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	f	10	-	9	$t8	$t9	9	$t9	10	8	18	2	-	-	-	15	$s6	$s5	f	0	0
Memory State:
a	2	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 167-----
Registers:
100	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	10	19	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	15	10008008	3	0	$t4	$s1	0	$s1	18	9	21	2	-	-	-	18	$t8	$s6	15	0	1
Memory State:
a	2	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 168-----
Registers:
104	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	19	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	18	0	0	0	$zero	$zero	loop_x	$zero	10008008	0	10008008	2	10008008	3	-	21	$t9	$t8	18	0	0
Memory State:
a	2	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 169-----
Registers:
b4	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008008	-	$t9	21	0	0
Memory State:
a	2	3	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 170-----
Registers:
b8	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008008	3	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008008	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 171-----
Registers:
bc	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	c	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 172-----
Registers:
c0	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	3	-	1	$t1	$t1	1	$t1	c	1	d	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 173-----
Registers:
c4	0	0	1	2	3	4	5	6	c	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	3	1	4	2	-	-	-	d	$t0	$s7	0	0	0
Memory State:
a	2	3	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 174-----
Registers:
c4	0	0	1	2	3	4	5	6	d	3	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	4	$t1	$t0	d	0	0
Memory State:
a	2	3	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 175-----
Registers:
c8	0	0	1	2	3	4	5	6	d	4	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	4	1e	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	4	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 176-----
Registers:
cc	0	0	1	2	3	4	5	6	d	4	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	9	-	3	$t3	$t3	3	$t3	1e	a	28	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 177-----
Registers:
d0	0	0	1	2	3	4	5	6	d	4	1e	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008008	-	4	$t4	$t4	4	$t4	9	3	c	2	-	-	-	28	$t2	-	0	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 178-----
Registers:
d4	0	0	1	2	3	4	5	6	d	4	28	9	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	28	f	-	5	$t5	$t5	5	$t5	10008008	4	1000800c	2	-	-	-	c	$t3	$t2	28	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 179-----
Registers:
d8	0	0	1	2	3	4	5	6	d	4	28	c	10008008	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	c	12	-	6	$t6	$t6	6	$t6	f	5	14	2	-	-	-	1000800c	$t4	$t3	c	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 180-----
Registers:
dc	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	f	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	1000800c	15	-	7	$t7	$t7	7	$t7	12	6	18	2	-	-	-	14	$t5	$t4	1000800c	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 181-----
Registers:
e0	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	12	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	14	3	-	1	$s1	$s1	1	$s1	15	7	1c	2	-	-	-	18	$t6	$t5	14	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 182-----
Registers:
e4	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	15	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	18	3	-	2	$s1	$s2	2	$s2	3	1	4	2	-	-	-	1c	$t7	$t6	18	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 183-----
Registers:
e8	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	3	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	1c	9	-	3	$s3	$s3	3	$s3	4	2	6	2	-	-	-	4	$s1	$t7	1c	0	1
Memory State:
a	2	3	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 184-----
Registers:
ec	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	5	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	4	c	-	4	$s4	$s4	4	$s4	9	3	c	2	-	-	-	6	$s2	$s1	4	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 185-----
Registers:
f0	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	9	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	6	f	-	5	$s5	$s5	5	$s5	c	4	10	2	-	-	-	c	$s3	$s2	6	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 186-----
Registers:
f4	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	c	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	c	f	-	6	$s5	$s6	6	$s6	f	5	14	2	-	-	-	10	$s4	$s3	c	0	0
Memory State:
a	2	3	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 187-----
Registers:
f8	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	f	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	10	18	-	8	$t8	$t8	8	$t8	14	6	1a	2	-	-	-	14	$s5	$s4	10	0	1
Memory State:
a	2	3	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 188-----
Registers:
fc	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	15	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	14	18	-	9	$t8	$t9	9	$t9	18	8	20	2	-	-	-	1a	$s6	$s5	14	0	0
Memory State:
a	2	3	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 189-----
Registers:
100	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	18	21	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	1a	1000800c	4	0	$t4	$s1	0	$s1	20	9	29	2	-	-	-	20	$t8	$s6	1a	0	1
Memory State:
a	2	3	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 190-----
Registers:
104	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	21	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	20	0	0	0	$zero	$zero	loop_x	$zero	1000800c	0	1000800c	2	1000800c	4	-	29	$t9	$t8	20	0	0
Memory State:
a	2	3	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 191-----
Registers:
b4	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1000800c	-	$t9	29	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 192-----
Registers:
b8	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	1000800c	4	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	1000800c	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 193-----
Registers:
bc	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	d	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 194-----
Registers:
c0	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	4	-	1	$t1	$t1	1	$t1	d	1	e	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 195-----
Registers:
c4	0	0	1	2	3	4	5	6	d	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	4	1	5	2	-	-	-	e	$t0	$s7	0	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 196-----
Registers:
c4	0	0	1	2	3	4	5	6	e	4	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	5	$t1	$t0	e	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 197-----
Registers:
c8	0	0	1	2	3	4	5	6	e	5	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	5	28	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	5	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 198-----
Registers:
cc	0	0	1	2	3	4	5	6	e	5	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	c	-	3	$t3	$t3	3	$t3	28	a	32	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 199-----
Registers:
d0	0	0	1	2	3	4	5	6	e	5	28	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	1000800c	-	4	$t4	$t4	4	$t4	c	3	f	2	-	-	-	32	$t2	-	0	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 200-----
Registers:
d4	0	0	1	2	3	4	5	6	e	5	32	c	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	32	14	-	5	$t5	$t5	5	$t5	1000800c	4	10008010	2	-	-	-	f	$t3	$t2	32	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 201-----
Registers:
d8	0	0	1	2	3	4	5	6	e	5	32	f	1000800c	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	f	18	-	6	$t6	$t6	6	$t6	14	5	19	2	-	-	-	10008010	$t4	$t3	f	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 202-----
Registers:
dc	0	0	1	2	3	4	5	6	e	5	32	f	10008010	14	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008010	1c	-	7	$t7	$t7	7	$t7	18	6	1e	2	-	-	-	19	$t5	$t4	10008010	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 203-----
Registers:
e0	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	18	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	19	4	-	1	$s1	$s1	1	$s1	1c	7	23	2	-	-	-	1e	$t6	$t5	19	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 204-----
Registers:
e4	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	1c	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	1e	4	-	2	$s1	$s2	2	$s2	4	1	5	2	-	-	-	23	$t7	$t6	1e	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 205-----
Registers:
e8	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	4	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	23	c	-	3	$s3	$s3	3	$s3	5	2	7	2	-	-	-	5	$s1	$t7	23	0	1
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 206-----
Registers:
ec	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	6	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	5	10	-	4	$s4	$s4	4	$s4	c	3	f	2	-	-	-	7	$s2	$s1	5	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 207-----
Registers:
f0	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	c	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	7	14	-	5	$s5	$s5	5	$s5	10	4	14	2	-	-	-	f	$s3	$s2	7	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 208-----
Registers:
f4	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	10	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	f	14	-	6	$s5	$s6	6	$s6	14	5	19	2	-	-	-	14	$s4	$s3	f	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 209-----
Registers:
f8	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	14	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	14	20	-	8	$t8	$t8	8	$t8	19	6	1f	2	-	-	-	19	$s5	$s4	14	0	1
Memory State:
a	2	3	4	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 210-----
Registers:
fc	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1a	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	19	20	-	9	$t8	$t9	9	$t9	20	8	28	2	-	-	-	1f	$s6	$s5	19	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 211-----
Registers:
100	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	20	29	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	1f	10008010	5	0	$t4	$s1	0	$s1	28	9	31	2	-	-	-	28	$t8	$s6	1f	0	1
Memory State:
a	2	3	4	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 212-----
Registers:
104	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	29	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	28	0	0	0	$zero	$zero	loop_x	$zero	10008010	0	10008010	2	10008010	5	-	31	$t9	$t8	28	0	0
Memory State:
a	2	3	4	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 213-----
Registers:
b4	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008010	-	$t9	31	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 214-----
Registers:
b8	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008010	5	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008010	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 215-----
Registers:
bc	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	e	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 216-----
Registers:
c0	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	5	-	1	$t1	$t1	1	$t1	e	1	f	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 217-----
Registers:
c4	0	0	1	2	3	4	5	6	e	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	5	1	6	2	-	-	-	f	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 218-----
Registers:
c4	0	0	1	2	3	4	5	6	f	5	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	6	$t1	$t0	f	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 219-----
Registers:
c8	0	0	1	2	3	4	5	6	f	6	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	6	32	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	6	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 220-----
Registers:
cc	0	0	1	2	3	4	5	6	f	6	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	f	-	3	$t3	$t3	3	$t3	32	a	3c	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 221-----
Registers:
d0	0	0	1	2	3	4	5	6	f	6	32	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008010	-	4	$t4	$t4	4	$t4	f	3	12	2	-	-	-	3c	$t2	-	0	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 222-----
Registers:
d4	0	0	1	2	3	4	5	6	f	6	3c	f	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	3c	19	-	5	$t5	$t5	5	$t5	10008010	4	10008014	2	-	-	-	12	$t3	$t2	3c	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 223-----
Registers:
d8	0	0	1	2	3	4	5	6	f	6	3c	12	10008010	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	12	1e	-	6	$t6	$t6	6	$t6	19	5	1e	2	-	-	-	10008014	$t4	$t3	12	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 224-----
Registers:
dc	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	19	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008014	23	-	7	$t7	$t7	7	$t7	1e	6	24	2	-	-	-	1e	$t5	$t4	10008014	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 225-----
Registers:
e0	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	1e	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	1e	5	-	1	$s1	$s1	1	$s1	23	7	2a	2	-	-	-	24	$t6	$t5	1e	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 226-----
Registers:
e4	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	23	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	24	5	-	2	$s1	$s2	2	$s2	5	1	6	2	-	-	-	2a	$t7	$t6	24	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 227-----
Registers:
e8	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	5	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	2a	f	-	3	$s3	$s3	3	$s3	6	2	8	2	-	-	-	6	$s1	$t7	2a	0	1
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 228-----
Registers:
ec	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	7	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	6	14	-	4	$s4	$s4	4	$s4	f	3	12	2	-	-	-	8	$s2	$s1	6	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 229-----
Registers:
f0	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	f	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	8	19	-	5	$s5	$s5	5	$s5	14	4	18	2	-	-	-	12	$s3	$s2	8	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 230-----
Registers:
f4	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	14	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	12	19	-	6	$s5	$s6	6	$s6	19	5	1e	2	-	-	-	18	$s4	$s3	12	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 231-----
Registers:
f8	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	19	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	18	28	-	8	$t8	$t8	8	$t8	1e	6	24	2	-	-	-	1e	$s5	$s4	18	0	1
Memory State:
a	2	3	4	5	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 232-----
Registers:
fc	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	1f	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	1e	28	-	9	$t8	$t9	9	$t9	28	8	30	2	-	-	-	24	$s6	$s5	1e	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 233-----
Registers:
100	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	28	31	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	24	10008014	6	0	$t4	$s1	0	$s1	30	9	39	2	-	-	-	30	$t8	$s6	24	0	1
Memory State:
a	2	3	4	5	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 234-----
Registers:
104	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	31	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	30	0	0	0	$zero	$zero	loop_x	$zero	10008014	0	10008014	2	10008014	6	-	39	$t9	$t8	30	0	0
Memory State:
a	2	3	4	5	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 235-----
Registers:
b4	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008014	-	$t9	39	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 236-----
Registers:
b8	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008014	6	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008014	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 237-----
Registers:
bc	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	f	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 238-----
Registers:
c0	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	6	-	1	$t1	$t1	1	$t1	f	1	10	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 239-----
Registers:
c4	0	0	1	2	3	4	5	6	f	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	6	1	7	2	-	-	-	10	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 240-----
Registers:
c4	0	0	1	2	3	4	5	6	10	6	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	7	$t1	$t0	10	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 241-----
Registers:
c8	0	0	1	2	3	4	5	6	10	7	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	7	3c	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	7	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 242-----
Registers:
cc	0	0	1	2	3	4	5	6	10	7	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	12	-	3	$t3	$t3	3	$t3	3c	a	46	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 243-----
Registers:
d0	0	0	1	2	3	4	5	6	10	7	3c	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008014	-	4	$t4	$t4	4	$t4	12	3	15	2	-	-	-	46	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 244-----
Registers:
d4	0	0	1	2	3	4	5	6	10	7	46	12	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	46	1e	-	5	$t5	$t5	5	$t5	10008014	4	10008018	2	-	-	-	15	$t3	$t2	46	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 245-----
Registers:
d8	0	0	1	2	3	4	5	6	10	7	46	15	10008014	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	15	24	-	6	$t6	$t6	6	$t6	1e	5	23	2	-	-	-	10008018	$t4	$t3	15	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 246-----
Registers:
dc	0	0	1	2	3	4	5	6	10	7	46	15	10008018	1e	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008018	2a	-	7	$t7	$t7	7	$t7	24	6	2a	2	-	-	-	23	$t5	$t4	10008018	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 247-----
Registers:
e0	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	24	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	23	6	-	1	$s1	$s1	1	$s1	2a	7	31	2	-	-	-	2a	$t6	$t5	23	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 248-----
Registers:
e4	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	2a	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	2a	6	-	2	$s1	$s2	2	$s2	6	1	7	2	-	-	-	31	$t7	$t6	2a	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 249-----
Registers:
e8	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	6	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	31	12	-	3	$s3	$s3	3	$s3	7	2	9	2	-	-	-	7	$s1	$t7	31	0	1
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 250-----
Registers:
ec	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	8	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	7	18	-	4	$s4	$s4	4	$s4	12	3	15	2	-	-	-	9	$s2	$s1	7	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 251-----
Registers:
f0	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	12	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	9	1e	-	5	$s5	$s5	5	$s5	18	4	1c	2	-	-	-	15	$s3	$s2	9	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 252-----
Registers:
f4	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	18	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	15	1e	-	6	$s5	$s6	6	$s6	1e	5	23	2	-	-	-	1c	$s4	$s3	15	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 253-----
Registers:
f8	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	1e	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	1c	30	-	8	$t8	$t8	8	$t8	23	6	29	2	-	-	-	23	$s5	$s4	1c	0	1
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 254-----
Registers:
fc	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	24	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	23	30	-	9	$t8	$t9	9	$t9	30	8	38	2	-	-	-	29	$s6	$s5	23	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 255-----
Registers:
100	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	30	39	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	29	10008018	7	0	$t4	$s1	0	$s1	38	9	41	2	-	-	-	38	$t8	$s6	29	0	1
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 256-----
Registers:
104	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	39	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	38	0	0	0	$zero	$zero	loop_x	$zero	10008018	0	10008018	2	10008018	7	-	41	$t9	$t8	38	0	0
Memory State:
a	2	3	4	5	6	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 257-----
Registers:
b4	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008018	-	$t9	41	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 258-----
Registers:
b8	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008018	7	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008018	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 259-----
Registers:
bc	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	10	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 260-----
Registers:
c0	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	7	-	1	$t1	$t1	1	$t1	10	1	11	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 261-----
Registers:
c4	0	0	1	2	3	4	5	6	10	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	7	1	8	2	-	-	-	11	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 262-----
Registers:
c4	0	0	1	2	3	4	5	6	11	7	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	8	$t1	$t0	11	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 263-----
Registers:
c8	0	0	1	2	3	4	5	6	11	8	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	8	46	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	8	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 264-----
Registers:
cc	0	0	1	2	3	4	5	6	11	8	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	15	-	3	$t3	$t3	3	$t3	46	a	50	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 265-----
Registers:
d0	0	0	1	2	3	4	5	6	11	8	46	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008018	-	4	$t4	$t4	4	$t4	15	3	18	2	-	-	-	50	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 266-----
Registers:
d4	0	0	1	2	3	4	5	6	11	8	50	15	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	50	23	-	5	$t5	$t5	5	$t5	10008018	4	1000801c	2	-	-	-	18	$t3	$t2	50	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 267-----
Registers:
d8	0	0	1	2	3	4	5	6	11	8	50	18	10008018	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	18	2a	-	6	$t6	$t6	6	$t6	23	5	28	2	-	-	-	1000801c	$t4	$t3	18	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 268-----
Registers:
dc	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	23	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	1000801c	31	-	7	$t7	$t7	7	$t7	2a	6	30	2	-	-	-	28	$t5	$t4	1000801c	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 269-----
Registers:
e0	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	2a	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	28	7	-	1	$s1	$s1	1	$s1	31	7	38	2	-	-	-	30	$t6	$t5	28	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 270-----
Registers:
e4	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	31	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	30	7	-	2	$s1	$s2	2	$s2	7	1	8	2	-	-	-	38	$t7	$t6	30	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 271-----
Registers:
e8	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	7	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	38	15	-	3	$s3	$s3	3	$s3	8	2	a	2	-	-	-	8	$s1	$t7	38	0	1
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 272-----
Registers:
ec	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	9	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	8	1c	-	4	$s4	$s4	4	$s4	15	3	18	2	-	-	-	a	$s2	$s1	8	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 273-----
Registers:
f0	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	15	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	a	23	-	5	$s5	$s5	5	$s5	1c	4	20	2	-	-	-	18	$s3	$s2	a	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 274-----
Registers:
f4	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	1c	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	18	23	-	6	$s5	$s6	6	$s6	23	5	28	2	-	-	-	20	$s4	$s3	18	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 275-----
Registers:
f8	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	23	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	20	38	-	8	$t8	$t8	8	$t8	28	6	2e	2	-	-	-	28	$s5	$s4	20	0	1
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 276-----
Registers:
fc	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	29	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	28	38	-	9	$t8	$t9	9	$t9	38	8	40	2	-	-	-	2e	$s6	$s5	28	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 277-----
Registers:
100	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	38	41	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	2e	1000801c	8	0	$t4	$s1	0	$s1	40	9	49	2	-	-	-	40	$t8	$s6	2e	0	1
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 278-----
Registers:
104	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	41	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	40	0	0	0	$zero	$zero	loop_x	$zero	1000801c	0	1000801c	2	1000801c	8	-	49	$t9	$t8	40	0	0
Memory State:
a	2	3	4	5	6	7	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 279-----
Registers:
b4	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1000801c	-	$t9	49	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 280-----
Registers:
b8	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	1000801c	8	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	1000801c	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 281-----
Registers:
bc	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	11	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 282-----
Registers:
c0	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	8	-	1	$t1	$t1	1	$t1	11	1	12	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 283-----
Registers:
c4	0	0	1	2	3	4	5	6	11	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	8	1	9	2	-	-	-	12	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 284-----
Registers:
c4	0	0	1	2	3	4	5	6	12	8	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	9	$t1	$t0	12	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 285-----
Registers:
c8	0	0	1	2	3	4	5	6	12	9	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	9	50	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	9	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 286-----
Registers:
cc	0	0	1	2	3	4	5	6	12	9	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	18	-	3	$t3	$t3	3	$t3	50	a	5a	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 287-----
Registers:
d0	0	0	1	2	3	4	5	6	12	9	50	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	1000801c	-	4	$t4	$t4	4	$t4	18	3	1b	2	-	-	-	5a	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 288-----
Registers:
d4	0	0	1	2	3	4	5	6	12	9	5a	18	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	5a	28	-	5	$t5	$t5	5	$t5	1000801c	4	10008020	2	-	-	-	1b	$t3	$t2	5a	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 289-----
Registers:
d8	0	0	1	2	3	4	5	6	12	9	5a	1b	1000801c	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	1b	30	-	6	$t6	$t6	6	$t6	28	5	2d	2	-	-	-	10008020	$t4	$t3	1b	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 290-----
Registers:
dc	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	28	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008020	38	-	7	$t7	$t7	7	$t7	30	6	36	2	-	-	-	2d	$t5	$t4	10008020	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 291-----
Registers:
e0	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	30	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	2d	8	-	1	$s1	$s1	1	$s1	38	7	3f	2	-	-	-	36	$t6	$t5	2d	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 292-----
Registers:
e4	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	38	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	36	8	-	2	$s1	$s2	2	$s2	8	1	9	2	-	-	-	3f	$t7	$t6	36	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 293-----
Registers:
e8	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	8	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	3f	18	-	3	$s3	$s3	3	$s3	9	2	b	2	-	-	-	9	$s1	$t7	3f	0	1
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 294-----
Registers:
ec	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	a	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	9	20	-	4	$s4	$s4	4	$s4	18	3	1b	2	-	-	-	b	$s2	$s1	9	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 295-----
Registers:
f0	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	18	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	b	28	-	5	$s5	$s5	5	$s5	20	4	24	2	-	-	-	1b	$s3	$s2	b	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 296-----
Registers:
f4	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	20	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	1b	28	-	6	$s5	$s6	6	$s6	28	5	2d	2	-	-	-	24	$s4	$s3	1b	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 297-----
Registers:
f8	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	28	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	24	40	-	8	$t8	$t8	8	$t8	2d	6	33	2	-	-	-	2d	$s5	$s4	24	0	1
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 298-----
Registers:
fc	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	2e	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	2d	40	-	9	$t8	$t9	9	$t9	40	8	48	2	-	-	-	33	$s6	$s5	2d	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 299-----
Registers:
100	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	40	49	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	33	10008020	9	0	$t4	$s1	0	$s1	48	9	51	2	-	-	-	48	$t8	$s6	33	0	1
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 300-----
Registers:
104	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	49	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	48	0	0	0	$zero	$zero	loop_x	$zero	10008020	0	10008020	2	10008020	9	-	51	$t9	$t8	48	0	0
Memory State:
a	2	3	4	5	6	7	8	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 301-----
Registers:
b4	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008020	-	$t9	51	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 302-----
Registers:
b8	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008020	9	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008020	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 303-----
Registers:
bc	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	12	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 304-----
Registers:
c0	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	9	-	1	$t1	$t1	1	$t1	12	1	13	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 305-----
Registers:
c4	0	0	1	2	3	4	5	6	12	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	9	1	a	2	-	-	-	13	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 306-----
Registers:
c4	0	0	1	2	3	4	5	6	13	9	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	a	$t1	$t0	13	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 307-----
Registers:
c8	0	0	1	2	3	4	5	6	13	a	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	a	5a	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 308-----
Registers:
cc	0	0	1	2	3	4	5	6	13	a	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	1b	-	3	$t3	$t3	3	$t3	5a	a	64	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 309-----
Registers:
d0	0	0	1	2	3	4	5	6	13	a	5a	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008020	-	4	$t4	$t4	4	$t4	1b	3	1e	2	-	-	-	64	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 310-----
Registers:
d4	0	0	1	2	3	4	5	6	13	a	64	1b	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	64	2d	-	5	$t5	$t5	5	$t5	10008020	4	10008024	2	-	-	-	1e	$t3	$t2	64	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 311-----
Registers:
d8	0	0	1	2	3	4	5	6	13	a	64	1e	10008020	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	1e	36	-	6	$t6	$t6	6	$t6	2d	5	32	2	-	-	-	10008024	$t4	$t3	1e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 312-----
Registers:
dc	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	2d	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008024	3f	-	7	$t7	$t7	7	$t7	36	6	3c	2	-	-	-	32	$t5	$t4	10008024	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 313-----
Registers:
e0	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	36	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	32	9	-	1	$s1	$s1	1	$s1	3f	7	46	2	-	-	-	3c	$t6	$t5	32	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 314-----
Registers:
e4	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	3f	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	3c	9	-	2	$s1	$s2	2	$s2	9	1	a	2	-	-	-	46	$t7	$t6	3c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 315-----
Registers:
e8	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	9	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	46	1b	-	3	$s3	$s3	3	$s3	a	2	c	2	-	-	-	a	$s1	$t7	46	0	1
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 316-----
Registers:
ec	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	b	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	a	24	-	4	$s4	$s4	4	$s4	1b	3	1e	2	-	-	-	c	$s2	$s1	a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 317-----
Registers:
f0	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1b	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	c	2d	-	5	$s5	$s5	5	$s5	24	4	28	2	-	-	-	1e	$s3	$s2	c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 318-----
Registers:
f4	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	24	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	1e	2d	-	6	$s5	$s6	6	$s6	2d	5	32	2	-	-	-	28	$s4	$s3	1e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 319-----
Registers:
f8	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	2d	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	28	48	-	8	$t8	$t8	8	$t8	32	6	38	2	-	-	-	32	$s5	$s4	28	0	1
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 320-----
Registers:
fc	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	33	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	32	48	-	9	$t8	$t9	9	$t9	48	8	50	2	-	-	-	38	$s6	$s5	32	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 321-----
Registers:
100	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	48	51	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	38	10008024	a	0	$t4	$s1	0	$s1	50	9	59	2	-	-	-	50	$t8	$s6	38	0	1
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 322-----
Registers:
104	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	51	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	50	0	0	0	$zero	$zero	loop_x	$zero	10008024	0	10008024	2	10008024	a	-	59	$t9	$t8	50	0	0
Memory State:
a	2	3	4	5	6	7	8	9	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 323-----
Registers:
b4	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008024	-	$t9	59	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 324-----
Registers:
b8	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008024	a	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008024	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 325-----
Registers:
bc	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	13	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 326-----
Registers:
c0	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	a	-	1	$t1	$t1	1	$t1	13	1	14	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 327-----
Registers:
c4	0	0	1	2	3	4	5	6	13	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	a	1	b	2	-	-	-	14	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 328-----
Registers:
c4	0	0	1	2	3	4	5	6	14	a	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	b	$t1	$t0	14	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 329-----
Registers:
c8	0	0	1	2	3	4	5	6	14	b	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	b	64	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	b	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 330-----
Registers:
cc	0	0	1	2	3	4	5	6	14	b	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	1e	-	3	$t3	$t3	3	$t3	64	a	6e	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 331-----
Registers:
d0	0	0	1	2	3	4	5	6	14	b	64	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008024	-	4	$t4	$t4	4	$t4	1e	3	21	2	-	-	-	6e	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 332-----
Registers:
d4	0	0	1	2	3	4	5	6	14	b	6e	1e	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	6e	32	-	5	$t5	$t5	5	$t5	10008024	4	10008028	2	-	-	-	21	$t3	$t2	6e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 333-----
Registers:
d8	0	0	1	2	3	4	5	6	14	b	6e	21	10008024	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	21	3c	-	6	$t6	$t6	6	$t6	32	5	37	2	-	-	-	10008028	$t4	$t3	21	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 334-----
Registers:
dc	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	32	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008028	46	-	7	$t7	$t7	7	$t7	3c	6	42	2	-	-	-	37	$t5	$t4	10008028	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 335-----
Registers:
e0	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	3c	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	37	a	-	1	$s1	$s1	1	$s1	46	7	4d	2	-	-	-	42	$t6	$t5	37	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 336-----
Registers:
e4	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	46	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	42	a	-	2	$s1	$s2	2	$s2	a	1	b	2	-	-	-	4d	$t7	$t6	42	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 337-----
Registers:
e8	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	a	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	4d	1e	-	3	$s3	$s3	3	$s3	b	2	d	2	-	-	-	b	$s1	$t7	4d	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 338-----
Registers:
ec	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	c	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	b	28	-	4	$s4	$s4	4	$s4	1e	3	21	2	-	-	-	d	$s2	$s1	b	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 339-----
Registers:
f0	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	1e	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	d	32	-	5	$s5	$s5	5	$s5	28	4	2c	2	-	-	-	21	$s3	$s2	d	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 340-----
Registers:
f4	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	28	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	21	32	-	6	$s5	$s6	6	$s6	32	5	37	2	-	-	-	2c	$s4	$s3	21	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 341-----
Registers:
f8	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	32	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	2c	50	-	8	$t8	$t8	8	$t8	37	6	3d	2	-	-	-	37	$s5	$s4	2c	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 342-----
Registers:
fc	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	38	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	37	50	-	9	$t8	$t9	9	$t9	50	8	58	2	-	-	-	3d	$s6	$s5	37	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 343-----
Registers:
100	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	50	59	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	3d	10008028	b	0	$t4	$s1	0	$s1	58	9	61	2	-	-	-	58	$t8	$s6	3d	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 344-----
Registers:
104	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	59	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	58	0	0	0	$zero	$zero	loop_x	$zero	10008028	0	10008028	2	10008028	b	-	61	$t9	$t8	58	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 345-----
Registers:
b4	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008028	-	$t9	61	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 346-----
Registers:
b8	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008028	b	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008028	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 347-----
Registers:
bc	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	14	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 348-----
Registers:
c0	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	b	-	1	$t1	$t1	1	$t1	14	1	15	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 349-----
Registers:
c4	0	0	1	2	3	4	5	6	14	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	b	1	c	2	-	-	-	15	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 350-----
Registers:
c4	0	0	1	2	3	4	5	6	15	b	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	c	$t1	$t0	15	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 351-----
Registers:
c8	0	0	1	2	3	4	5	6	15	c	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	c	6e	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 352-----
Registers:
cc	0	0	1	2	3	4	5	6	15	c	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	21	-	3	$t3	$t3	3	$t3	6e	a	78	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 353-----
Registers:
d0	0	0	1	2	3	4	5	6	15	c	6e	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008028	-	4	$t4	$t4	4	$t4	21	3	24	2	-	-	-	78	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 354-----
Registers:
d4	0	0	1	2	3	4	5	6	15	c	78	21	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	78	37	-	5	$t5	$t5	5	$t5	10008028	4	1000802c	2	-	-	-	24	$t3	$t2	78	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 355-----
Registers:
d8	0	0	1	2	3	4	5	6	15	c	78	24	10008028	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	24	42	-	6	$t6	$t6	6	$t6	37	5	3c	2	-	-	-	1000802c	$t4	$t3	24	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 356-----
Registers:
dc	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	37	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	1000802c	4d	-	7	$t7	$t7	7	$t7	42	6	48	2	-	-	-	3c	$t5	$t4	1000802c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 357-----
Registers:
e0	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	42	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	3c	b	-	1	$s1	$s1	1	$s1	4d	7	54	2	-	-	-	48	$t6	$t5	3c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 358-----
Registers:
e4	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	4d	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	48	b	-	2	$s1	$s2	2	$s2	b	1	c	2	-	-	-	54	$t7	$t6	48	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 359-----
Registers:
e8	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	b	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	54	21	-	3	$s3	$s3	3	$s3	c	2	e	2	-	-	-	c	$s1	$t7	54	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 360-----
Registers:
ec	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	d	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	c	2c	-	4	$s4	$s4	4	$s4	21	3	24	2	-	-	-	e	$s2	$s1	c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 361-----
Registers:
f0	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	21	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	e	37	-	5	$s5	$s5	5	$s5	2c	4	30	2	-	-	-	24	$s3	$s2	e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 362-----
Registers:
f4	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	2c	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	24	37	-	6	$s5	$s6	6	$s6	37	5	3c	2	-	-	-	30	$s4	$s3	24	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 363-----
Registers:
f8	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	37	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	30	58	-	8	$t8	$t8	8	$t8	3c	6	42	2	-	-	-	3c	$s5	$s4	30	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 364-----
Registers:
fc	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	3d	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	3c	58	-	9	$t8	$t9	9	$t9	58	8	60	2	-	-	-	42	$s6	$s5	3c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 365-----
Registers:
100	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	58	61	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	42	1000802c	c	0	$t4	$s1	0	$s1	60	9	69	2	-	-	-	60	$t8	$s6	42	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 366-----
Registers:
104	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	61	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	60	0	0	0	$zero	$zero	loop_x	$zero	1000802c	0	1000802c	2	1000802c	c	-	69	$t9	$t8	60	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 367-----
Registers:
b4	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1000802c	-	$t9	69	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 368-----
Registers:
b8	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	1000802c	c	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	1000802c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 369-----
Registers:
bc	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	15	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 370-----
Registers:
c0	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	c	-	1	$t1	$t1	1	$t1	15	1	16	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 371-----
Registers:
c4	0	0	1	2	3	4	5	6	15	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	c	1	d	2	-	-	-	16	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 372-----
Registers:
c4	0	0	1	2	3	4	5	6	16	c	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	d	$t1	$t0	16	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 373-----
Registers:
c8	0	0	1	2	3	4	5	6	16	d	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	d	78	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	d	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 374-----
Registers:
cc	0	0	1	2	3	4	5	6	16	d	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	24	-	3	$t3	$t3	3	$t3	78	a	82	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 375-----
Registers:
d0	0	0	1	2	3	4	5	6	16	d	78	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	1000802c	-	4	$t4	$t4	4	$t4	24	3	27	2	-	-	-	82	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 376-----
Registers:
d4	0	0	1	2	3	4	5	6	16	d	82	24	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	82	3c	-	5	$t5	$t5	5	$t5	1000802c	4	10008030	2	-	-	-	27	$t3	$t2	82	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 377-----
Registers:
d8	0	0	1	2	3	4	5	6	16	d	82	27	1000802c	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	27	48	-	6	$t6	$t6	6	$t6	3c	5	41	2	-	-	-	10008030	$t4	$t3	27	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 378-----
Registers:
dc	0	0	1	2	3	4	5	6	16	d	82	27	10008030	3c	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008030	54	-	7	$t7	$t7	7	$t7	48	6	4e	2	-	-	-	41	$t5	$t4	10008030	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 379-----
Registers:
e0	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	48	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	41	c	-	1	$s1	$s1	1	$s1	54	7	5b	2	-	-	-	4e	$t6	$t5	41	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 380-----
Registers:
e4	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	54	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	4e	c	-	2	$s1	$s2	2	$s2	c	1	d	2	-	-	-	5b	$t7	$t6	4e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 381-----
Registers:
e8	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	c	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	5b	24	-	3	$s3	$s3	3	$s3	d	2	f	2	-	-	-	d	$s1	$t7	5b	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 382-----
Registers:
ec	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	e	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	d	30	-	4	$s4	$s4	4	$s4	24	3	27	2	-	-	-	f	$s2	$s1	d	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 383-----
Registers:
f0	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	24	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	f	3c	-	5	$s5	$s5	5	$s5	30	4	34	2	-	-	-	27	$s3	$s2	f	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 384-----
Registers:
f4	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	30	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	27	3c	-	6	$s5	$s6	6	$s6	3c	5	41	2	-	-	-	34	$s4	$s3	27	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 385-----
Registers:
f8	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	3c	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	34	60	-	8	$t8	$t8	8	$t8	41	6	47	2	-	-	-	41	$s5	$s4	34	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 386-----
Registers:
fc	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	42	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	41	60	-	9	$t8	$t9	9	$t9	60	8	68	2	-	-	-	47	$s6	$s5	41	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 387-----
Registers:
100	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	60	69	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	47	10008030	d	0	$t4	$s1	0	$s1	68	9	71	2	-	-	-	68	$t8	$s6	47	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 388-----
Registers:
104	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	69	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	68	0	0	0	$zero	$zero	loop_x	$zero	10008030	0	10008030	2	10008030	d	-	71	$t9	$t8	68	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 389-----
Registers:
b4	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008030	-	$t9	71	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 390-----
Registers:
b8	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008030	d	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008030	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 391-----
Registers:
bc	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	16	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 392-----
Registers:
c0	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	d	-	1	$t1	$t1	1	$t1	16	1	17	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 393-----
Registers:
c4	0	0	1	2	3	4	5	6	16	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	d	1	e	2	-	-	-	17	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 394-----
Registers:
c4	0	0	1	2	3	4	5	6	17	d	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	e	$t1	$t0	17	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 395-----
Registers:
c8	0	0	1	2	3	4	5	6	17	e	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	e	82	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 396-----
Registers:
cc	0	0	1	2	3	4	5	6	17	e	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	27	-	3	$t3	$t3	3	$t3	82	a	8c	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 397-----
Registers:
d0	0	0	1	2	3	4	5	6	17	e	82	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008030	-	4	$t4	$t4	4	$t4	27	3	2a	2	-	-	-	8c	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 398-----
Registers:
d4	0	0	1	2	3	4	5	6	17	e	8c	27	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	8c	41	-	5	$t5	$t5	5	$t5	10008030	4	10008034	2	-	-	-	2a	$t3	$t2	8c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 399-----
Registers:
d8	0	0	1	2	3	4	5	6	17	e	8c	2a	10008030	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	2a	4e	-	6	$t6	$t6	6	$t6	41	5	46	2	-	-	-	10008034	$t4	$t3	2a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 400-----
Registers:
dc	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	41	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008034	5b	-	7	$t7	$t7	7	$t7	4e	6	54	2	-	-	-	46	$t5	$t4	10008034	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 401-----
Registers:
e0	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	4e	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	46	d	-	1	$s1	$s1	1	$s1	5b	7	62	2	-	-	-	54	$t6	$t5	46	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 402-----
Registers:
e4	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	5b	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	54	d	-	2	$s1	$s2	2	$s2	d	1	e	2	-	-	-	62	$t7	$t6	54	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 403-----
Registers:
e8	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	d	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	62	27	-	3	$s3	$s3	3	$s3	e	2	10	2	-	-	-	e	$s1	$t7	62	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 404-----
Registers:
ec	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	f	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	e	34	-	4	$s4	$s4	4	$s4	27	3	2a	2	-	-	-	10	$s2	$s1	e	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 405-----
Registers:
f0	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	27	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	10	41	-	5	$s5	$s5	5	$s5	34	4	38	2	-	-	-	2a	$s3	$s2	10	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 406-----
Registers:
f4	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	34	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	2a	41	-	6	$s5	$s6	6	$s6	41	5	46	2	-	-	-	38	$s4	$s3	2a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 407-----
Registers:
f8	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	41	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	38	68	-	8	$t8	$t8	8	$t8	46	6	4c	2	-	-	-	46	$s5	$s4	38	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 408-----
Registers:
fc	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	47	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	46	68	-	9	$t8	$t9	9	$t9	68	8	70	2	-	-	-	4c	$s6	$s5	46	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 409-----
Registers:
100	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	68	71	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	4c	10008034	e	0	$t4	$s1	0	$s1	70	9	79	2	-	-	-	70	$t8	$s6	4c	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 410-----
Registers:
104	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	71	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	70	0	0	0	$zero	$zero	loop_x	$zero	10008034	0	10008034	2	10008034	e	-	79	$t9	$t8	70	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 411-----
Registers:
b4	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008034	-	$t9	79	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 412-----
Registers:
b8	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008034	e	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008034	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 413-----
Registers:
bc	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	17	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 414-----
Registers:
c0	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	e	-	1	$t1	$t1	1	$t1	17	1	18	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 415-----
Registers:
c4	0	0	1	2	3	4	5	6	17	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	e	1	f	2	-	-	-	18	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 416-----
Registers:
c4	0	0	1	2	3	4	5	6	18	e	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	f	$t1	$t0	18	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 417-----
Registers:
c8	0	0	1	2	3	4	5	6	18	f	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	f	8c	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	f	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 418-----
Registers:
cc	0	0	1	2	3	4	5	6	18	f	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	2a	-	3	$t3	$t3	3	$t3	8c	a	96	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 419-----
Registers:
d0	0	0	1	2	3	4	5	6	18	f	8c	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008034	-	4	$t4	$t4	4	$t4	2a	3	2d	2	-	-	-	96	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 420-----
Registers:
d4	0	0	1	2	3	4	5	6	18	f	96	2a	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	96	46	-	5	$t5	$t5	5	$t5	10008034	4	10008038	2	-	-	-	2d	$t3	$t2	96	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 421-----
Registers:
d8	0	0	1	2	3	4	5	6	18	f	96	2d	10008034	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	2d	54	-	6	$t6	$t6	6	$t6	46	5	4b	2	-	-	-	10008038	$t4	$t3	2d	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 422-----
Registers:
dc	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	46	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008038	62	-	7	$t7	$t7	7	$t7	54	6	5a	2	-	-	-	4b	$t5	$t4	10008038	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 423-----
Registers:
e0	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	54	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	4b	e	-	1	$s1	$s1	1	$s1	62	7	69	2	-	-	-	5a	$t6	$t5	4b	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 424-----
Registers:
e4	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	62	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	5a	e	-	2	$s1	$s2	2	$s2	e	1	f	2	-	-	-	69	$t7	$t6	5a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 425-----
Registers:
e8	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	e	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	69	2a	-	3	$s3	$s3	3	$s3	f	2	11	2	-	-	-	f	$s1	$t7	69	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 426-----
Registers:
ec	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	10	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	f	38	-	4	$s4	$s4	4	$s4	2a	3	2d	2	-	-	-	11	$s2	$s1	f	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 427-----
Registers:
f0	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2a	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	11	46	-	5	$s5	$s5	5	$s5	38	4	3c	2	-	-	-	2d	$s3	$s2	11	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 428-----
Registers:
f4	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	38	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	2d	46	-	6	$s5	$s6	6	$s6	46	5	4b	2	-	-	-	3c	$s4	$s3	2d	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 429-----
Registers:
f8	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	46	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	3c	70	-	8	$t8	$t8	8	$t8	4b	6	51	2	-	-	-	4b	$s5	$s4	3c	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 430-----
Registers:
fc	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	4c	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	4b	70	-	9	$t8	$t9	9	$t9	70	8	78	2	-	-	-	51	$s6	$s5	4b	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 431-----
Registers:
100	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	70	79	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	51	10008038	f	0	$t4	$s1	0	$s1	78	9	81	2	-	-	-	78	$t8	$s6	51	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 432-----
Registers:
104	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	79	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	78	0	0	0	$zero	$zero	loop_x	$zero	10008038	0	10008038	2	10008038	f	-	81	$t9	$t8	78	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 433-----
Registers:
b4	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008038	-	$t9	81	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 434-----
Registers:
b8	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008038	f	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008038	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 435-----
Registers:
bc	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	18	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 436-----
Registers:
c0	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	f	-	1	$t1	$t1	1	$t1	18	1	19	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 437-----
Registers:
c4	0	0	1	2	3	4	5	6	18	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	f	1	10	2	-	-	-	19	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 438-----
Registers:
c4	0	0	1	2	3	4	5	6	19	f	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	10	$t1	$t0	19	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 439-----
Registers:
c8	0	0	1	2	3	4	5	6	19	10	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	10	96	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	10	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 440-----
Registers:
cc	0	0	1	2	3	4	5	6	19	10	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	2d	-	3	$t3	$t3	3	$t3	96	a	a0	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 441-----
Registers:
d0	0	0	1	2	3	4	5	6	19	10	96	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008038	-	4	$t4	$t4	4	$t4	2d	3	30	2	-	-	-	a0	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 442-----
Registers:
d4	0	0	1	2	3	4	5	6	19	10	a0	2d	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	a0	4b	-	5	$t5	$t5	5	$t5	10008038	4	1000803c	2	-	-	-	30	$t3	$t2	a0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 443-----
Registers:
d8	0	0	1	2	3	4	5	6	19	10	a0	30	10008038	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	30	5a	-	6	$t6	$t6	6	$t6	4b	5	50	2	-	-	-	1000803c	$t4	$t3	30	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 444-----
Registers:
dc	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	4b	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	1000803c	69	-	7	$t7	$t7	7	$t7	5a	6	60	2	-	-	-	50	$t5	$t4	1000803c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 445-----
Registers:
e0	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	5a	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	50	f	-	1	$s1	$s1	1	$s1	69	7	70	2	-	-	-	60	$t6	$t5	50	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 446-----
Registers:
e4	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	69	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	60	f	-	2	$s1	$s2	2	$s2	f	1	10	2	-	-	-	70	$t7	$t6	60	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 447-----
Registers:
e8	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	f	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	70	2d	-	3	$s3	$s3	3	$s3	10	2	12	2	-	-	-	10	$s1	$t7	70	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 448-----
Registers:
ec	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	11	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	10	3c	-	4	$s4	$s4	4	$s4	2d	3	30	2	-	-	-	12	$s2	$s1	10	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 449-----
Registers:
f0	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	2d	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	12	4b	-	5	$s5	$s5	5	$s5	3c	4	40	2	-	-	-	30	$s3	$s2	12	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 450-----
Registers:
f4	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	3c	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	30	4b	-	6	$s5	$s6	6	$s6	4b	5	50	2	-	-	-	40	$s4	$s3	30	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 451-----
Registers:
f8	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	4b	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	40	78	-	8	$t8	$t8	8	$t8	50	6	56	2	-	-	-	50	$s5	$s4	40	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 452-----
Registers:
fc	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	51	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	50	78	-	9	$t8	$t9	9	$t9	78	8	80	2	-	-	-	56	$s6	$s5	50	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 453-----
Registers:
100	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	78	81	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	56	1000803c	10	0	$t4	$s1	0	$s1	80	9	89	2	-	-	-	80	$t8	$s6	56	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 454-----
Registers:
104	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	81	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	80	0	0	0	$zero	$zero	loop_x	$zero	1000803c	0	1000803c	2	1000803c	10	-	89	$t9	$t8	80	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 455-----
Registers:
b4	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1000803c	-	$t9	89	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 456-----
Registers:
b8	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	1000803c	10	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	1000803c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 457-----
Registers:
bc	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	19	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 458-----
Registers:
c0	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	10	-	1	$t1	$t1	1	$t1	19	1	1a	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 459-----
Registers:
c4	0	0	1	2	3	4	5	6	19	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	10	1	11	2	-	-	-	1a	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 460-----
Registers:
c4	0	0	1	2	3	4	5	6	1a	10	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	11	$t1	$t0	1a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 461-----
Registers:
c8	0	0	1	2	3	4	5	6	1a	11	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	11	a0	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	11	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 462-----
Registers:
cc	0	0	1	2	3	4	5	6	1a	11	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	30	-	3	$t3	$t3	3	$t3	a0	a	aa	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 463-----
Registers:
d0	0	0	1	2	3	4	5	6	1a	11	a0	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	1000803c	-	4	$t4	$t4	4	$t4	30	3	33	2	-	-	-	aa	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 464-----
Registers:
d4	0	0	1	2	3	4	5	6	1a	11	aa	30	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	aa	50	-	5	$t5	$t5	5	$t5	1000803c	4	10008040	2	-	-	-	33	$t3	$t2	aa	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 465-----
Registers:
d8	0	0	1	2	3	4	5	6	1a	11	aa	33	1000803c	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	33	60	-	6	$t6	$t6	6	$t6	50	5	55	2	-	-	-	10008040	$t4	$t3	33	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 466-----
Registers:
dc	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	50	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008040	70	-	7	$t7	$t7	7	$t7	60	6	66	2	-	-	-	55	$t5	$t4	10008040	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 467-----
Registers:
e0	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	60	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	55	10	-	1	$s1	$s1	1	$s1	70	7	77	2	-	-	-	66	$t6	$t5	55	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 468-----
Registers:
e4	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	70	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	66	10	-	2	$s1	$s2	2	$s2	10	1	11	2	-	-	-	77	$t7	$t6	66	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 469-----
Registers:
e8	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	10	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	77	30	-	3	$s3	$s3	3	$s3	11	2	13	2	-	-	-	11	$s1	$t7	77	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 470-----
Registers:
ec	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	12	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	11	40	-	4	$s4	$s4	4	$s4	30	3	33	2	-	-	-	13	$s2	$s1	11	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 471-----
Registers:
f0	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	30	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	13	50	-	5	$s5	$s5	5	$s5	40	4	44	2	-	-	-	33	$s3	$s2	13	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 472-----
Registers:
f4	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	40	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	33	50	-	6	$s5	$s6	6	$s6	50	5	55	2	-	-	-	44	$s4	$s3	33	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 473-----
Registers:
f8	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	50	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	44	80	-	8	$t8	$t8	8	$t8	55	6	5b	2	-	-	-	55	$s5	$s4	44	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 474-----
Registers:
fc	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	56	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	55	80	-	9	$t8	$t9	9	$t9	80	8	88	2	-	-	-	5b	$s6	$s5	55	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 475-----
Registers:
100	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	80	89	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	5b	10008040	11	0	$t4	$s1	0	$s1	88	9	91	2	-	-	-	88	$t8	$s6	5b	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 476-----
Registers:
104	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	89	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	88	0	0	0	$zero	$zero	loop_x	$zero	10008040	0	10008040	2	10008040	11	-	91	$t9	$t8	88	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 477-----
Registers:
b4	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008040	-	$t9	91	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 478-----
Registers:
b8	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008040	11	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008040	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 479-----
Registers:
bc	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	1a	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 480-----
Registers:
c0	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	11	-	1	$t1	$t1	1	$t1	1a	1	1b	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 481-----
Registers:
c4	0	0	1	2	3	4	5	6	1a	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	11	1	12	2	-	-	-	1b	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 482-----
Registers:
c4	0	0	1	2	3	4	5	6	1b	11	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	12	$t1	$t0	1b	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 483-----
Registers:
c8	0	0	1	2	3	4	5	6	1b	12	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	12	aa	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	12	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 484-----
Registers:
cc	0	0	1	2	3	4	5	6	1b	12	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	33	-	3	$t3	$t3	3	$t3	aa	a	b4	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 485-----
Registers:
d0	0	0	1	2	3	4	5	6	1b	12	aa	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008040	-	4	$t4	$t4	4	$t4	33	3	36	2	-	-	-	b4	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 486-----
Registers:
d4	0	0	1	2	3	4	5	6	1b	12	b4	33	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	b4	55	-	5	$t5	$t5	5	$t5	10008040	4	10008044	2	-	-	-	36	$t3	$t2	b4	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 487-----
Registers:
d8	0	0	1	2	3	4	5	6	1b	12	b4	36	10008040	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	36	66	-	6	$t6	$t6	6	$t6	55	5	5a	2	-	-	-	10008044	$t4	$t3	36	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 488-----
Registers:
dc	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	55	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008044	77	-	7	$t7	$t7	7	$t7	66	6	6c	2	-	-	-	5a	$t5	$t4	10008044	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 489-----
Registers:
e0	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	66	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	5a	11	-	1	$s1	$s1	1	$s1	77	7	7e	2	-	-	-	6c	$t6	$t5	5a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 490-----
Registers:
e4	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	77	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	6c	11	-	2	$s1	$s2	2	$s2	11	1	12	2	-	-	-	7e	$t7	$t6	6c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 491-----
Registers:
e8	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	11	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	7e	33	-	3	$s3	$s3	3	$s3	12	2	14	2	-	-	-	12	$s1	$t7	7e	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 492-----
Registers:
ec	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	13	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	12	44	-	4	$s4	$s4	4	$s4	33	3	36	2	-	-	-	14	$s2	$s1	12	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 493-----
Registers:
f0	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	33	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	14	55	-	5	$s5	$s5	5	$s5	44	4	48	2	-	-	-	36	$s3	$s2	14	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 494-----
Registers:
f4	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	44	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	36	55	-	6	$s5	$s6	6	$s6	55	5	5a	2	-	-	-	48	$s4	$s3	36	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 495-----
Registers:
f8	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	55	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	48	88	-	8	$t8	$t8	8	$t8	5a	6	60	2	-	-	-	5a	$s5	$s4	48	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 496-----
Registers:
fc	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	5b	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	5a	88	-	9	$t8	$t9	9	$t9	88	8	90	2	-	-	-	60	$s6	$s5	5a	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 497-----
Registers:
100	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	88	91	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	60	10008044	12	0	$t4	$s1	0	$s1	90	9	99	2	-	-	-	90	$t8	$s6	60	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 498-----
Registers:
104	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	91	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	90	0	0	0	$zero	$zero	loop_x	$zero	10008044	0	10008044	2	10008044	12	-	99	$t9	$t8	90	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 499-----
Registers:
b4	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008044	-	$t9	99	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 500-----
Registers:
b8	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008044	12	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008044	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 501-----
Registers:
bc	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
c0	b8	addi $t1, $t1, 0x1	-	$t0	-	$t0	0	1b	-	1	$t0	$t0	1	$t0	-	-	-	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 502-----
Registers:
c0	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
c4	bc	lw   $s0, 0($gp)	-	$t1	-	$t1	0	12	-	1	$t1	$t1	1	$t1	1b	1	1c	2	-	-	-	0	$s7	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	

-----Cycle 503-----
Registers:
c4	0	0	1	2	3	4	5	6	1b	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	$gp	-	$s0	0	10008000	-	0	$gp	$s0	0	$s0	12	1	13	2	-	-	-	1c	$t0	$s7	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
add $t2, $t2, $s0	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	beq $t1, $s7, exit	

-----Cycle 504-----
Registers:
c4	0	0	1	2	3	4	5	6	1c	12	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
c8	c0	add $t2, $t2, $s0	-	-	-	-	-	-	-	-	-	-	-	-	10008000	0	10008000	-	10008000	-	0	13	$t1	$t0	1c	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	addi $t0, $t0, 0x1	

-----Cycle 505-----
Registers:
c8	0	0	1	2	3	4	5	6	1c	13	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
cc	c4	addi $t3, $t3, 0x3	-	$t2	$s0	$t2	13	b4	a	-	$t2	$s0	$t2	$t2	-	-	-	2	-	-	-	-	-	$t1	13	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	addi $t1, $t1, 0x1	

-----Cycle 506-----
Registers:
cc	0	0	1	2	3	4	5	6	1c	13	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
d0	c8	addi $t4, $t4, 0x4	-	$t3	-	$t3	a	36	-	3	$t3	$t3	3	$t3	b4	a	be	2	-	-	-	0	-	-	-	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	lw   $s0, 0($gp)	

-----Cycle 507-----
Registers:
d0	0	0	1	2	3	4	5	6	1c	13	b4	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
d4	cc	addi $t5, $t5, 0x5	-	$t4	-	$t4	0	10008044	-	4	$t4	$t4	4	$t4	36	3	39	2	-	-	-	be	$t2	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	bubble	

-----Cycle 508-----
Registers:
d4	0	0	1	2	3	4	5	6	1c	13	be	36	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
d8	d0	addi $t6, $t6, 0x6	-	$t5	-	$t5	be	5a	-	5	$t5	$t5	5	$t5	10008044	4	10008048	2	-	-	-	39	$t3	$t2	be	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	add $t2, $t2, $s0	

-----Cycle 509-----
Registers:
d8	0	0	1	2	3	4	5	6	1c	13	be	39	10008044	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
dc	d4	addi $t7, $t7, 0x7	-	$t6	-	$t6	39	6c	-	6	$t6	$t6	6	$t6	5a	5	5f	2	-	-	-	10008048	$t4	$t3	39	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	addi $t3, $t3, 0x3	

-----Cycle 510-----
Registers:
dc	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5a	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
e0	d8	addi $s1, $s1, 0x1	-	$t7	-	$t7	10008048	7e	-	7	$t7	$t7	7	$t7	6c	6	72	2	-	-	-	5f	$t5	$t4	10008048	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	addi $t4, $t4, 0x4	

-----Cycle 511-----
Registers:
e0	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	6c	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
e4	dc	addi $s2, $s1, 0x2	-	$s1	-	$s1	5f	12	-	1	$s1	$s1	1	$s1	7e	7	85	2	-	-	-	72	$t6	$t5	5f	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	addi $t5, $t5, 0x5	

-----Cycle 512-----
Registers:
e4	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	7e	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
e8	e0	addi $s3, $s3, 0x3	-	$s1	-	$s2	72	12	-	2	$s1	$s2	2	$s2	12	1	13	2	-	-	-	85	$t7	$t6	72	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	addi $t6, $t6, 0x6	

-----Cycle 513-----
Registers:
e8	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	12	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
ec	e4	addi $s4, $s4, 0x4	-	$s3	-	$s3	85	36	-	3	$s3	$s3	3	$s3	13	2	15	2	-	-	-	13	$s1	$t7	85	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	addi $t7, $t7, 0x7	

-----Cycle 514-----
Registers:
ec	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	14	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
f0	e8	addi $s5, $s5, 0x5	-	$s4	-	$s4	13	48	-	4	$s4	$s4	4	$s4	36	3	39	2	-	-	-	15	$s2	$s1	13	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	addi $s1, $s1, 0x1	

-----Cycle 515-----
Registers:
f0	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	36	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
f4	ec	addi $s6, $s5, 0x6	-	$s5	-	$s5	15	5a	-	5	$s5	$s5	5	$s5	48	4	4c	2	-	-	-	39	$s3	$s2	15	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	addi $s2, $s1, 0x2	

-----Cycle 516-----
Registers:
f4	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	48	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
f8	f0	addi $t8, $t8, 0x8	-	$s5	-	$s6	39	5a	-	6	$s5	$s6	6	$s6	5a	5	5f	2	-	-	-	4c	$s4	$s3	39	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	addi $s3, $s3, 0x3	

-----Cycle 517-----
Registers:
f8	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5a	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
fc	f4	addi $t9, $t8, 0x9	-	$t8	-	$t8	4c	90	-	8	$t8	$t8	8	$t8	5f	6	65	2	-	-	-	5f	$s5	$s4	4c	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	addi $s4, $s4, 0x4	

-----Cycle 518-----
Registers:
fc	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	60	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
100	f8	sw $s1, 0($t4)	-	$t8	-	$t9	5f	90	-	9	$t8	$t9	9	$t9	90	8	98	2	-	-	-	65	$s6	$s5	5f	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	addi $s5, $s5, 0x5	

-----Cycle 519-----
Registers:
100	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	90	99	0	0	10008000	7ffffffc	0	0	

Monitors:
104	fc	beq $zero, $zero, loop_x	-	$t4	$s1	$s1	65	10008048	13	0	$t4	$s1	0	$s1	98	9	a1	2	-	-	-	98	$t8	$s6	65	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	addi $s6, $s5, 0x6	

-----Cycle 520-----
Registers:
104	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	99	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	$zero	$zero	$zero	98	0	0	0	$zero	$zero	loop_x	$zero	10008048	0	10008048	2	10008048	13	-	a1	$t9	$t8	98	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	

Pipeline Stages:
slt $t0, $t0, $t9	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	addi $t8, $t8, 0x8	

-----Cycle 521-----
Registers:
b4	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
b8	b0	beq $t1, $s7, exit	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10008048	-	$t9	a1	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	addi $t9, $t8, 0x9	

-----Cycle 522-----
Registers:
b8	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
bc	b4	addi $t0, $t0, 0x1	-	$t1	$s7	$s7	10008048	13	13	0	$t1	$s7	exit	$s7	-	-	-	2	-	-	-	-	-	-	10008048	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
addi $t0, $t0, 0x1	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	sw $s1, 0($t4)	

-----Cycle 523-----
Registers:
104	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
108	100	slt $t0, $t0, $t9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
slt $t0, $t0, $t9	bubble	beq $t1, $s7, exit	bubble	beq $zero, $zero, loop_x	

-----Cycle 524-----
Registers:
108	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
10c	104	sll $t0, $t0, 10	-	$t0	$t9	$t0	0	1c	a1	-	$t0	$t9	$t0	$t0	-	-	-	2	-	-	-	-	-	-	0	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
sll $t0, $t0, 10	slt $t0, $t0, $t9	bubble	beq $t1, $s7, exit	bubble	

-----Cycle 525-----
Registers:
10c	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
110	108	sll $zero, $zero, 0	-	10	$t0	$t0	0	1c	0	-	10	$t0	$t0	$t0	1c	a1	1	2	-	-	-	0	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
sll $zero, $zero, 0	sll $t0, $t0, 10	slt $t0, $t0, $t9	bubble	beq $t1, $s7, exit	

-----Cycle 526-----
Registers:
10c	0	0	1	2	3	4	5	6	1c	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
-	-	-	-	$zero	$zero	0	0	0	0	-	$zero	$zero	0	0	1	a	400	2	-	-	-	1	$t0	-	0	0	1
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
bubble	sll $zero, $zero, 0	sll $t0, $t0, 10	slt $t0, $t0, $t9	bubble	

-----Cycle 527-----
Registers:
10c	0	0	1	2	3	4	5	6	1	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	-	-	-	-	400	$t0	$t0	1	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
bubble	bubble	sll $zero, $zero, 0	sll $t0, $t0, 10	slt $t0, $t0, $t9	

-----Cycle 528-----
Registers:
10c	0	0	1	2	3	4	5	6	400	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	$t0	400	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
bubble	bubble	bubble	sll $zero, $zero, 0	sll $t0, $t0, 10	

-----Cycle 529-----
Registers:
10c	0	0	1	2	3	4	5	6	400	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Monitors:
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0
Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Pipeline Stages:
bubble	bubble	bubble	bubble	sll $zero, $zero, 0	

-----Final State-----
Registers:
108	0	0	1	2	3	4	5	6	400	13	be	39	10008048	5f	72	85	a	13	15	39	4c	5f	65	13	98	a1	0	0	10008000	7ffffffc	0	0	

Memory State:
a	2	3	4	5	6	7	8	9	a	b	c	d	e	f	10	11	12	13	

Total Cycles:
529

Total Execution Time:
910300000