CTR	,	V_13
chipselect	,	V_117
sh_msiof_spi_drv	,	V_126
cpha	,	V_24
sh_msiof_spi_setup_transfer	,	F_37
"failed to allocate spi master\n"	,	L_3
platform_driver_unregister	,	F_85
sh_msiof_spi_read_fifo_s32	,	F_33
STR	,	V_41
dev	,	V_64
len	,	V_85
spi_hz	,	V_20
rx_fifo_size	,	V_75
ARRAY_SIZE	,	F_13
scr	,	V_22
pm_runtime_put	,	F_47
request_irq	,	F_69
bytes_done	,	V_82
CTR_TSCKE	,	V_76
sh_msiof_spi_read_fifo_s32u	,	F_34
SPI_CS_HIGH	,	V_60
get_unaligned	,	F_21
spi_bitbang_stop	,	F_79
INIT_COMPLETION	,	F_51
SPI_CPOL	,	V_66
device	,	V_125
spi_master_get_devdata	,	F_40
lsb_first	,	V_26
sh_msiof_spi_hz	,	F_36
ioremap_nocache	,	F_67
free_irq	,	F_80
controller_data	,	V_70
sh_msiof_spi_txrx_word	,	F_56
"cannot get platform resources\n"	,	L_6
swab32	,	F_25
BUG	,	F_57
RSCR	,	V_5
sh_msiof_spi_write_fifo_s32u	,	F_26
num_chipselect	,	V_111
setup_transfer	,	V_118
iowrite16	,	F_5
set	,	V_9
STR_REOF	,	V_40
u8	,	T_4
words	,	V_35
irq	,	V_15
i	,	V_93
k	,	V_12
pm_runtime_get_sync	,	F_42
ENOENT	,	V_101
spi_device	,	V_48
n	,	V_83
ioread32	,	F_3
sh_msiof_spi_exit	,	F_84
p	,	V_2
buf_32	,	V_46
r	,	V_90
t	,	V_51
sh_msiof_reset_str	,	F_17
spi_bitbang_cleanup	,	V_115
IRQF_DISABLED	,	V_105
platform_device	,	V_88
tx_buf	,	V_32
rx_fifo_override	,	V_108
TMDR2	,	V_37
TMDR1	,	V_30
sh_msiof_spi_set_mode_regs	,	F_16
"unable to request irq\n"	,	L_8
max_speed_hz	,	V_55
platform_get_irq	,	F_66
info	,	V_96
ret	,	V_73
iowrite32	,	F_6
TFDR	,	V_44
sh_msiof_spi_read_fifo_16	,	F_28
buf_16	,	V_45
clk_get_rate	,	F_55
"msiof%d"	,	L_4
ETIMEDOUT	,	V_14
clk_name	,	V_92
IER	,	V_16
platform_get_resource	,	F_65
iounmap	,	F_74
fs	,	V_42
fifo_shift	,	V_72
dev_err	,	F_52
sh_msiof_read	,	F_1
sh_msiof_modify_ctr_wait	,	F_7
sh_msiof_spi_txrx	,	F_54
mask	,	V_10
sh_msiof_spi_txrx_once	,	F_48
sh_msiof_spi_write_fifo_16u	,	F_20
start	,	V_103
is_on	,	V_57
sh_msiof_spi_read_fifo_16u	,	F_29
txrx_bufs	,	V_119
sh_msiof_spi_read_fifo_32	,	F_31
speed_hz	,	V_54
buf_8	,	V_43
spi_bitbang_setup_transfer	,	F_38
setup	,	V_112
clk_disable	,	F_46
ENOMEM	,	V_94
sh_msiof_spi_write_fifo_8	,	F_18
sh_msiof_spi_probe	,	F_58
bytes_per_word	,	V_81
TSCR	,	V_4
"unable to ioremap\n"	,	L_7
CTR_TFSE	,	V_79
bus_num	,	V_110
spi_master_put	,	F_76
spi_bitbang_setup	,	V_113
SPI_MODE_0	,	V_121
hz	,	V_53
txrx_word	,	V_120
spi_master	,	V_91
sh_msiof_spi_remove	,	F_77
tx_hi_z	,	V_25
tmp	,	V_27
clk_put	,	F_75
SPI_CPHA	,	V_67
id	,	V_98
SPI_MODE_3	,	V_124
SPI_MODE_1	,	V_122
SPI_MODE_2	,	V_123
tx_fifo_override	,	V_107
clk	,	V_65
cpol	,	V_23
tx_fifo	,	F_49
bitbang	,	V_116
clr	,	V_8
bits	,	V_34
clk_enable	,	F_43
"failed to start hardware\n"	,	L_1
IRQ_HANDLED	,	V_18
sh_msiof_spi_clk_table	,	V_21
word	,	V_87
spi_bitbang_start	,	F_72
sh_msiof_spi_runtime_nop	,	F_81
err3	,	V_106
err2	,	V_102
err1	,	V_99
err0	,	V_95
flags	,	V_62
CTR_TXE	,	V_78
init_completion	,	F_61
mode_bits	,	V_109
bits_per_word	,	V_52
BITBANG_CS_INACTIVE	,	V_71
pm_runtime_disable	,	F_73
u16	,	T_5
BITBANG_CS_ACTIVE	,	V_61
sh_msiof_spi_set_pin_regs	,	F_15
gpio_set_value	,	F_44
sh_msiof_write	,	F_4
err	,	V_80
dr2	,	V_36
sh_msiof_spi_write_fifo_32	,	F_22
EINVAL	,	V_56
test_and_set_bit	,	F_41
__init	,	T_6
__exit	,	T_7
udelay	,	F_8
sh_msiof_spi_chipselect	,	F_39
complete	,	F_10
"failed to shut down hardware\n"	,	L_2
sh_msiof_spi_read_fifo_8	,	F_27
sh_msiof_spi_init	,	F_82
data	,	V_11
sh_msiof_spi_bits	,	F_35
size_t	,	T_3
SPI_3WIRE	,	V_68
wait_for_completion	,	F_53
mode	,	V_59
pdev	,	V_63
edge	,	V_28
rx_fifo	,	F_50
u32	,	T_1
ioread16	,	F_2
put_unaligned	,	F_30
sh_msiof_spi_write_fifo_32u	,	F_23
sh_msiof_spi_set_clk_regs	,	F_11
resource	,	V_89
spi_transfer	,	V_50
platform_driver_register	,	F_83
rx_buf	,	V_33
STR_TEOF	,	V_39
done	,	V_17
spi	,	V_49
PTR_ERR	,	F_64
tx_fifo_size	,	V_74
swab	,	V_84
cleanup	,	V_114
sh_msiof_spi_write_fifo_16	,	F_19
sh_msiof_spi_write_fifo_s32	,	F_24
platform_set_drvdata	,	F_60
sh_msiof_spi_irq	,	F_9
platform_get_drvdata	,	F_78
SPI_LSB_FIRST	,	V_69
ENXIO	,	V_104
mapbase	,	V_6
CTR_RXE	,	V_77
parent_rate	,	V_19
FCTR	,	V_29
IORESOURCE_MEM	,	V_100
value	,	V_7
clk_get	,	F_62
pm_runtime_enable	,	F_71
dev_name	,	F_70
sh_msiof_spi_priv	,	V_1
reg_offs	,	V_3
sh_msiof_spi_read_fifo_32u	,	F_32
RFDR	,	V_47
irqreturn_t	,	T_2
WARN_ON	,	F_12
RMDR2	,	V_38
RMDR1	,	V_31
master	,	V_58
resource_size	,	F_68
test_and_clear_bit	,	F_45
nsecs	,	V_86
min_t	,	F_14
"cannot get clock \"%s\"\n"	,	L_5
platform_data	,	V_97
spi_alloc_master	,	F_59
IS_ERR	,	F_63
