/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p675v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 15753.600000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.232091, 1.243526, 1.265544, 1.364013, 1.631250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.232091, 1.243526, 1.265544, 1.364013, 1.631250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012122" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013511" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.232091, 1.243526, 1.265544, 1.364013, 1.631250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.232091, 1.243526, 1.265544, 1.364013, 1.631250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012122" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013511" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003084, 0.003084, 0.003084, 0.003084, 0.003084" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003084, 0.003084, 0.003084, 0.003084, 0.003084" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.683578, 0.713148, 0.741138, 0.796128, 0.905238",\
              "0.699508, 0.729078, 0.757068, 0.812058, 0.921168",\
              "0.719938, 0.749508, 0.777498, 0.832488, 0.941598",\
              "0.755048, 0.784618, 0.812608, 0.867598, 0.976708",\
              "0.812648, 0.842218, 0.870208, 0.925198, 1.034308"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.683578, 0.713148, 0.741138, 0.796128, 0.905238",\
              "0.699508, 0.729078, 0.757068, 0.812058, 0.921168",\
              "0.719938, 0.749508, 0.777498, 0.832488, 0.941598",\
              "0.755048, 0.784618, 0.812608, 0.867598, 0.976708",\
              "0.812648, 0.842218, 0.870208, 0.925198, 1.034308"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003",\
              "0.018144, 0.058957, 0.110612, 0.214960, 0.424003"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.817572, 0.847707, 0.884247, 0.956382, 1.101282",\
              "0.836157, 0.866292, 0.902832, 0.974967, 1.119867",\
              "0.859782, 0.889917, 0.926457, 0.998592, 1.143492",\
              "0.901362, 0.931497, 0.968037, 1.040172, 1.185072",\
              "0.968037, 0.998172, 1.034712, 1.106847, 1.251747"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.817572, 0.847707, 0.884247, 0.956382, 1.101282",\
              "0.836157, 0.866292, 0.902832, 0.974967, 1.119867",\
              "0.859782, 0.889917, 0.926457, 0.998592, 1.143492",\
              "0.901362, 0.931497, 0.968037, 1.040172, 1.185072",\
              "0.968037, 0.998172, 1.034712, 1.106847, 1.251747"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969",\
              "0.017183, 0.071671, 0.137701, 0.270679, 0.537969"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.232554, 0.252609, 0.277704, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.493038, 0.519603, 0.552153, 0.606228, 0.725000" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.368990, 1.381695, 1.406160, 1.515570, 1.812500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.703038" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.049560" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.844902" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050367" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.424026" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050425" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.634464" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050396" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.029790" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015979" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017152" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.359336, 0.385024, 0.419968, 0.486008, 0.603424",\
              "0.358816, 0.384504, 0.419448, 0.485488, 0.602904",\
              "0.359128, 0.384816, 0.419760, 0.485800, 0.603216",\
              "0.358504, 0.384192, 0.419136, 0.485176, 0.602592",\
              "0.358400, 0.384088, 0.419032, 0.485072, 0.602488"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.359336, 0.385024, 0.419968, 0.486008, 0.603424",\
              "0.358816, 0.384504, 0.419448, 0.485488, 0.602904",\
              "0.359128, 0.384816, 0.419760, 0.485800, 0.603216",\
              "0.358504, 0.384192, 0.419136, 0.485176, 0.602592",\
              "0.358400, 0.384088, 0.419032, 0.485072, 0.602488"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174380, 0.157280, 0.134280, 0.095680, 0.031380",\
              "0.199380, 0.182280, 0.159280, 0.120680, 0.056380",\
              "0.230280, 0.213180, 0.190180, 0.151580, 0.087280",\
              "0.281780, 0.264680, 0.241680, 0.203080, 0.138780",\
              "0.365280, 0.348180, 0.325180, 0.286580, 0.222280"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174380, 0.157280, 0.134280, 0.095680, 0.031380",\
              "0.199380, 0.182280, 0.159280, 0.120680, 0.056380",\
              "0.230280, 0.213180, 0.190180, 0.151580, 0.087280",\
              "0.281780, 0.264680, 0.241680, 0.203080, 0.138780",\
              "0.365280, 0.348180, 0.325180, 0.286580, 0.222280"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012122" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013511" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.297248, 0.313264, 0.348416, 0.404576, 0.503376",\
              "0.297248, 0.313264, 0.348416, 0.404576, 0.503376",\
              "0.296936, 0.312952, 0.348104, 0.404264, 0.503064",\
              "0.296624, 0.312640, 0.347792, 0.403952, 0.502752",\
              "0.296312, 0.312328, 0.347480, 0.403640, 0.502440"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.297248, 0.313264, 0.348416, 0.404576, 0.503376",\
              "0.297248, 0.313264, 0.348416, 0.404576, 0.503376",\
              "0.296936, 0.312952, 0.348104, 0.404264, 0.503064",\
              "0.296624, 0.312640, 0.347792, 0.403952, 0.502752",\
              "0.296312, 0.312328, 0.347480, 0.403640, 0.502440"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.198260, 0.183860, 0.154660, 0.112460, 0.040860",\
              "0.224660, 0.210260, 0.181060, 0.138860, 0.067260",\
              "0.255360, 0.240960, 0.211760, 0.169560, 0.097960",\
              "0.301460, 0.287060, 0.257860, 0.215660, 0.144060",\
              "0.373760, 0.359360, 0.330160, 0.287960, 0.216360"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.198260, 0.183860, 0.154660, 0.112460, 0.040860",\
              "0.224660, 0.210260, 0.181060, 0.138860, 0.067260",\
              "0.255360, 0.240960, 0.211760, 0.169560, 0.097960",\
              "0.301460, 0.287060, 0.257860, 0.215660, 0.144060",\
              "0.373760, 0.359360, 0.330160, 0.287960, 0.216360"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001351 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004811" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004951" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.281190, 0.305734, 0.337662, 0.402038, 0.512694",\
              "0.280878, 0.305422, 0.337350, 0.401726, 0.512382",\
              "0.280982, 0.305526, 0.337454, 0.401830, 0.512486",\
              "0.280670, 0.305214, 0.337142, 0.401518, 0.512174",\
              "0.280982, 0.305526, 0.337454, 0.401830, 0.512486"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.281190, 0.305734, 0.337662, 0.402038, 0.512694",\
              "0.280878, 0.305422, 0.337350, 0.401726, 0.512382",\
              "0.280982, 0.305526, 0.337454, 0.401830, 0.512486",\
              "0.280670, 0.305214, 0.337142, 0.401518, 0.512174",\
              "0.280982, 0.305526, 0.337454, 0.401830, 0.512486"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.210060, 0.193060, 0.170260, 0.133360, 0.069060",\
              "0.236160, 0.219160, 0.196360, 0.159460, 0.095160",\
              "0.267060, 0.250060, 0.227260, 0.190360, 0.126060",\
              "0.313460, 0.296460, 0.273660, 0.236760, 0.172460",\
              "0.386260, 0.369260, 0.346460, 0.309560, 0.245260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.210060, 0.193060, 0.170260, 0.133360, 0.069060",\
              "0.236160, 0.219160, 0.196360, 0.159460, 0.095160",\
              "0.267060, 0.250060, 0.227260, 0.190360, 0.126060",\
              "0.313460, 0.296460, 0.273660, 0.236760, 0.172460",\
              "0.386260, 0.369260, 0.346460, 0.309560, 0.245260"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002354" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002616" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.259454, 0.283582, 0.313950, 0.374270, 0.481806",\
              "0.249054, 0.273182, 0.303550, 0.363870, 0.471406",\
              "0.238862, 0.262990, 0.293358, 0.353678, 0.461214",\
              "0.235430, 0.259558, 0.289926, 0.350246, 0.457782",\
              "0.248014, 0.272142, 0.302510, 0.362830, 0.470366"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.259454, 0.283582, 0.313950, 0.374270, 0.481806",\
              "0.249054, 0.273182, 0.303550, 0.363870, 0.471406",\
              "0.238862, 0.262990, 0.293358, 0.353678, 0.461214",\
              "0.235430, 0.259558, 0.289926, 0.350246, 0.457782",\
              "0.248014, 0.272142, 0.302510, 0.362830, 0.470366"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.168760, 0.161560, 0.152460, 0.137560, 0.118460",\
              "0.195660, 0.188460, 0.179360, 0.164460, 0.145360",\
              "0.225060, 0.217860, 0.208760, 0.193860, 0.174760",\
              "0.257260, 0.250060, 0.240960, 0.226060, 0.206960",\
              "0.337760, 0.330560, 0.321460, 0.306560, 0.287460"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.168760, 0.161560, 0.152460, 0.137560, 0.118460",\
              "0.195660, 0.188460, 0.179360, 0.164460, 0.145360",\
              "0.225060, 0.217860, 0.208760, 0.193860, 0.174760",\
              "0.257260, 0.250060, 0.240960, 0.226060, 0.206960",\
              "0.337760, 0.330560, 0.321460, 0.306560, 0.287460"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002591" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003056" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.259454, 0.283582, 0.313950, 0.374270, 0.481806",\
              "0.249054, 0.273182, 0.303550, 0.363870, 0.471406",\
              "0.238862, 0.262990, 0.293358, 0.353678, 0.461214",\
              "0.235430, 0.259558, 0.289926, 0.350246, 0.457782",\
              "0.248014, 0.272142, 0.302510, 0.362830, 0.470366"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.259454, 0.283582, 0.313950, 0.374270, 0.481806",\
              "0.249054, 0.273182, 0.303550, 0.363870, 0.471406",\
              "0.238862, 0.262990, 0.293358, 0.353678, 0.461214",\
              "0.235430, 0.259558, 0.289926, 0.350246, 0.457782",\
              "0.248014, 0.272142, 0.302510, 0.362830, 0.470366"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.169560, 0.162360, 0.153260, 0.138360, 0.119260",\
              "0.196460, 0.189260, 0.180160, 0.165260, 0.146160",\
              "0.225860, 0.218660, 0.209560, 0.194660, 0.175560",\
              "0.258060, 0.250860, 0.241760, 0.226860, 0.207760",\
              "0.338560, 0.331360, 0.322260, 0.307360, 0.288260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.169560, 0.162360, 0.153260, 0.138360, 0.119260",\
              "0.196460, 0.189260, 0.180160, 0.165260, 0.146160",\
              "0.225860, 0.218660, 0.209560, 0.194660, 0.175560",\
              "0.258060, 0.250860, 0.241760, 0.226860, 0.207760",\
              "0.338560, 0.331360, 0.322260, 0.307360, 0.288260"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.075557 ;
    }
}
}
