<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 2023.2.0.10</text>
<text>Microsemi Corporation - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)
Date: Wed Jan 31 17:01:14 2024 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>my_custom_cape</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         6716</cell>
 <cell>            0</cell>
 <cell>         6716</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          119</cell>
 <cell>           32</cell>
 <cell>          151</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         6835</cell>
 <cell>           37</cell>
 <cell>         6872</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         6716</cell>
 <cell>            0</cell>
 <cell>         6716</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          119</cell>
 <cell>           32</cell>
 <cell>          151</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            5</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         6835</cell>
 <cell>           37</cell>
 <cell>         6872</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           15</cell>
 <cell>           18</cell>
 <cell>           33</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           15</cell>
 <cell>            0</cell>
 <cell>           15</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>           16</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           15</cell>
 <cell>           18</cell>
 <cell>           33</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PHY_RSTn</item>
 <item>USB0_RESETB</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>PHY_RSTn</item>
 <item>USB0_RESETB</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         6701</cell>
 <cell>            0</cell>
 <cell>         6701</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          119</cell>
 <cell>           16</cell>
 <cell>          135</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         6820</cell>
 <cell>           17</cell>
 <cell>         6837</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         6701</cell>
 <cell>            0</cell>
 <cell>         6701</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          119</cell>
 <cell>           16</cell>
 <cell>          135</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         6820</cell>
 <cell>           17</cell>
 <cell>         6837</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>P8_8</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>P8_8</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_0:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_10:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_11:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_12:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_13:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_14:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_1:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_2:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_3:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_4:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_5:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_6:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_7:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_8:ALn</item>
 <item>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_9:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>osc_rc160mhz</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>ADC_MCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
