Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 10 23:36:45 2023
| Host         : Notebook-GMD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_master_timing_summary_routed.rpt -pb i2c_master_timing_summary_routed.pb -rpx i2c_master_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_master
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       152         
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (152)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (416)
5. checking no_input_delay (60)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (152)
--------------------------
 There are 152 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (416)
--------------------------------------------------
 There are 416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  430          inf        0.000                      0                  430           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 busy_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.313ns  (logic 2.805ns (52.799%)  route 2.508ns (47.201%))
  Logic Levels:           3  (FDPE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE                         0.000     0.000 r  busy_reg/C
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.308     0.308 f  busy_reg/Q
                         net (fo=8, routed)           1.209     1.517    scl_o_TRI
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.053     1.570 r  busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.299     2.869    busy_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.444     5.313 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    busy
    R16                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_len_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.014ns  (logic 1.696ns (33.824%)  route 3.318ns (66.176%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT1=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  byte_len_reg[2]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.269     0.269 f  byte_len_reg[2]/Q
                         net (fo=2, routed)           0.785     1.054    byte_len[2]
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.053     1.107 r  next_state[3]_i_43/O
                         net (fo=1, routed)           0.000     1.107    next_state[3]_i_43_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.431 r  next_state_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.431    next_state_reg[3]_i_28_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.489 r  next_state_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.489    next_state_reg[3]_i_27_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.547 r  next_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.547    next_state_reg[3]_i_22_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.605 r  next_state_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.605    next_state_reg[3]_i_21_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.818 r  next_state_reg[3]_i_13/O[1]
                         net (fo=1, routed)           0.745     2.563    ack_nack1[18]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.152     2.715 r  next_state[3]_i_10/O
                         net (fo=1, routed)           0.000     2.715    next_state[3]_i_10_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     2.934 r  next_state_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.934    next_state_reg[3]_i_6_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     3.066 r  next_state_reg[3]_i_5/CO[2]
                         net (fo=5, routed)           1.502     4.568    next_state_reg[3]_i_5_n_1
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.160     4.728 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.287     5.014    next_state[1]_i_1_n_0
    SLICE_X3Y29          FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_len_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ack_nack_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.584ns  (logic 1.696ns (37.000%)  route 2.888ns (63.000%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT1=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  byte_len_reg[2]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.269     0.269 f  byte_len_reg[2]/Q
                         net (fo=2, routed)           0.785     1.054    byte_len[2]
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.053     1.107 r  next_state[3]_i_43/O
                         net (fo=1, routed)           0.000     1.107    next_state[3]_i_43_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.431 r  next_state_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.431    next_state_reg[3]_i_28_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.489 r  next_state_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.489    next_state_reg[3]_i_27_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.547 r  next_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.547    next_state_reg[3]_i_22_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.605 r  next_state_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.605    next_state_reg[3]_i_21_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.818 r  next_state_reg[3]_i_13/O[1]
                         net (fo=1, routed)           0.745     2.563    ack_nack1[18]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.152     2.715 r  next_state[3]_i_10/O
                         net (fo=1, routed)           0.000     2.715    next_state[3]_i_10_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     2.934 r  next_state_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.934    next_state_reg[3]_i_6_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     3.066 r  next_state_reg[3]_i_5/CO[2]
                         net (fo=5, routed)           1.358     4.424    next_state_reg[3]_i_5_n_1
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.160     4.584 r  ack_nack_i_1/O
                         net (fo=1, routed)           0.000     4.584    ack_nack_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  ack_nack_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 busy_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scl_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.551ns  (logic 2.675ns (58.764%)  route 1.877ns (41.236%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDPE                         0.000     0.000 r  busy_reg/C
    SLICE_X2Y32          FDPE (Prop_fdpe_C_Q)         0.308     0.308 f  busy_reg/Q
                         net (fo=8, routed)           1.877     2.185    scl_o_TRI
    K25                  OBUFT (TriStatE_obuft_T_O)
                                                      2.367     4.551 r  scl_o_OBUFT_inst/O
                         net (fo=0)                   0.000     4.551    scl_o
    K25                                                               r  scl_o (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_sda_o_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.542ns  (logic 2.730ns (60.103%)  route 1.812ns (39.897%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  reg_sda_o_tristate_oe_reg/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.308     0.308 r  reg_sda_o_tristate_oe_reg/Q
                         net (fo=2, routed)           1.812     2.120    sda_o_IOBUF_inst/I
    N16                  OBUFT (Prop_obuft_I_O)       2.422     4.542 r  sda_o_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.542    sda_o
    N16                                                               r  sda_o (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nack
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.495ns  (logic 2.713ns (60.366%)  route 1.782ns (39.634%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE                         0.000     0.000 r  nack_reg/C
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  nack_reg/Q
                         net (fo=1, routed)           1.782     2.051    nack_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.444     4.495 r  nack_OBUF_inst/O
                         net (fo=0)                   0.000     4.495    nack
    N17                                                               r  nack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_len_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.454ns  (logic 1.696ns (38.078%)  route 2.758ns (61.922%))
  Logic Levels:           11  (CARRY4=7 FDCE=1 LUT1=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  byte_len_reg[2]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.269     0.269 f  byte_len_reg[2]/Q
                         net (fo=2, routed)           0.785     1.054    byte_len[2]
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.053     1.107 r  next_state[3]_i_43/O
                         net (fo=1, routed)           0.000     1.107    next_state[3]_i_43_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.431 r  next_state_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.431    next_state_reg[3]_i_28_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.489 r  next_state_reg[3]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.489    next_state_reg[3]_i_27_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.547 r  next_state_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.547    next_state_reg[3]_i_22_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.605 r  next_state_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.605    next_state_reg[3]_i_21_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.818 r  next_state_reg[3]_i_13/O[1]
                         net (fo=1, routed)           0.745     2.563    ack_nack1[18]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.152     2.715 r  next_state[3]_i_10/O
                         net (fo=1, routed)           0.000     2.715    next_state[3]_i_10_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     2.934 r  next_state_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.934    next_state_reg[3]_i_6_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     3.066 f  next_state_reg[3]_i_5/CO[2]
                         net (fo=5, routed)           1.228     4.294    next_state_reg[3]_i_5_n_1
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.160     4.454 r  next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.454    next_state[2]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 req_trans
                            (input port)
  Destination:            num_byte_sent_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 1.003ns (22.685%)  route 3.420ns (77.315%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  req_trans (IN)
                         net (fo=0)                   0.000     0.000    req_trans
    R26                  IBUF (Prop_ibuf_I_O)         0.844     0.844 r  req_trans_IBUF_inst/O
                         net (fo=3, routed)           1.099     1.943    req_trans_IBUF
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.053     1.996 r  nack_i_5/O
                         net (fo=5, routed)           0.278     2.274    nack_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.053     2.327 r  next_state[3]_i_4/O
                         net (fo=3, routed)           0.583     2.910    next_state[3]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.053     2.963 r  num_byte_sent[23]_i_1/O
                         net (fo=24, routed)          1.460     4.423    num_byte_sent
    SLICE_X5Y61          FDCE                                         r  num_byte_sent_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 req_trans
                            (input port)
  Destination:            num_byte_sent_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 1.003ns (22.685%)  route 3.420ns (77.315%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  req_trans (IN)
                         net (fo=0)                   0.000     0.000    req_trans
    R26                  IBUF (Prop_ibuf_I_O)         0.844     0.844 r  req_trans_IBUF_inst/O
                         net (fo=3, routed)           1.099     1.943    req_trans_IBUF
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.053     1.996 r  nack_i_5/O
                         net (fo=5, routed)           0.278     2.274    nack_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.053     2.327 r  next_state[3]_i_4/O
                         net (fo=3, routed)           0.583     2.910    next_state[3]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.053     2.963 r  num_byte_sent[23]_i_1/O
                         net (fo=24, routed)          1.460     4.423    num_byte_sent
    SLICE_X5Y61          FDCE                                         r  num_byte_sent_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 req_trans
                            (input port)
  Destination:            num_byte_sent_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.423ns  (logic 1.003ns (22.685%)  route 3.420ns (77.315%))
  Logic Levels:           4  (IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R26                                               0.000     0.000 r  req_trans (IN)
                         net (fo=0)                   0.000     0.000    req_trans
    R26                  IBUF (Prop_ibuf_I_O)         0.844     0.844 r  req_trans_IBUF_inst/O
                         net (fo=3, routed)           1.099     1.943    req_trans_IBUF
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.053     1.996 r  nack_i_5/O
                         net (fo=5, routed)           0.278     2.274    nack_i_5_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.053     2.327 r  next_state[3]_i_4/O
                         net (fo=3, routed)           0.583     2.910    next_state[3]_i_4_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.053     2.963 r  num_byte_sent[23]_i_1/O
                         net (fo=24, routed)          1.460     4.423    num_byte_sent
    SLICE_X5Y61          FDCE                                         r  num_byte_sent_reg[20]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_sr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.100ns (47.140%)  route 0.112ns (52.860%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  data_in_sr_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data_in_sr_reg[1]/Q
                         net (fo=2, routed)           0.112     0.212    data_in_sr[1]
    SLICE_X1Y5           FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_sr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.834%)  route 0.114ns (53.166%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  data_in_sr_reg[5]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data_in_sr_reg[5]/Q
                         net (fo=2, routed)           0.114     0.214    data_in_sr[5]
    SLICE_X0Y5           FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_sr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.100ns (38.526%)  route 0.160ns (61.474%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  data_in_sr_reg[7]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data_in_sr_reg[7]/Q
                         net (fo=1, routed)           0.160     0.260    data_in_sr[7]
    SLICE_X0Y7           FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            byte_sr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.156ns (59.776%)  route 0.105ns (40.224%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE                         0.000     0.000 r  byte_sr_reg[4]/C
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  byte_sr_reg[4]/Q
                         net (fo=1, routed)           0.053     0.153    data4[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.028     0.181 r  byte_sr[5]_i_3/O
                         net (fo=1, routed)           0.052     0.233    byte_sr[5]_i_3_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.028     0.261 r  byte_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.261    byte_sr[5]_i_1_n_0
    SLICE_X1Y32          FDCE                                         r  byte_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.157ns (59.941%)  route 0.105ns (40.059%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  cntr_reg[0]/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  cntr_reg[0]/Q
                         net (fo=11, routed)          0.105     0.196    p_0_in[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.066     0.262 r  cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    cntr[2]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.157ns (59.713%)  route 0.106ns (40.287%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE                         0.000     0.000 r  cntr_reg[0]/C
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  cntr_reg[0]/Q
                         net (fo=11, routed)          0.106     0.197    p_0_in[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.066     0.263 r  cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.263    cntr[1]_i_1_n_0
    SLICE_X3Y28          FDCE                                         r  cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_sr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_in_sr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.100ns (37.570%)  route 0.166ns (62.430%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  data_in_sr_reg[5]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data_in_sr_reg[5]/Q
                         net (fo=2, routed)           0.166     0.266    data_in_sr[5]
    SLICE_X0Y6           FDCE                                         r  data_in_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scl_prev_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            scl_is_low_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.135ns (50.704%)  route 0.131ns (49.296%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE                         0.000     0.000 r  scl_prev_reg/C
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  scl_prev_reg/Q
                         net (fo=12, routed)          0.131     0.238    scl_prev
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.028     0.266 r  scl_is_low_i_1/O
                         net (fo=1, routed)           0.000     0.266    scl_is_low_i_1_n_0
    SLICE_X4Y29          FDCE                                         r  scl_is_low_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.050%)  route 0.138ns (51.950%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  next_state_reg[1]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  next_state_reg[1]/Q
                         net (fo=3, routed)           0.138     0.238    next_state_reg_n_0_[1]
    SLICE_X3Y27          LUT6 (Prop_lut6_I1_O)        0.028     0.266 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.266    state[1]_i_1_n_0
    SLICE_X3Y27          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_in_sr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.100ns (37.346%)  route 0.168ns (62.654%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  data_in_sr_reg[4]/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  data_in_sr_reg[4]/Q
                         net (fo=2, routed)           0.168     0.268    data_in_sr[4]
    SLICE_X0Y6           FDCE                                         r  data_in_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------





