=====
SETUP
0.755
16.954
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.043
u_v9958/u_timing_control/u_screen_mode/n313_s
11.043
11.078
u_v9958/u_timing_control/u_screen_mode/n312_s
11.078
11.548
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.961
12.332
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.332
12.802
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.220
13.591
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.591
13.626
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.626
13.661
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.661
14.131
u_v9958/u_timing_control/u_screen_mode/n692_s11
14.378
14.927
u_v9958/u_timing_control/u_screen_mode/n692_s6
15.100
15.670
u_v9958/u_timing_control/u_screen_mode/n692_s2
15.842
16.213
u_v9958/u_timing_control/u_screen_mode/n692_s1
16.384
16.954
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
16.954
=====
SETUP
0.897
16.811
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.043
u_v9958/u_timing_control/u_screen_mode/n313_s
11.043
11.078
u_v9958/u_timing_control/u_screen_mode/n312_s
11.078
11.548
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.961
12.332
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.332
12.802
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.220
13.591
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.591
13.626
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.626
13.661
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.661
13.696
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.696
13.732
u_v9958/u_timing_control/u_screen_mode/n690_s10
14.206
14.776
u_v9958/u_timing_control/u_screen_mode/n690_s6
14.948
15.518
u_v9958/u_timing_control/u_screen_mode/n690_s2
15.520
16.069
u_v9958/u_timing_control/u_screen_mode/n690_s1
16.241
16.811
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.811
=====
SETUP
1.025
16.684
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.043
u_v9958/u_timing_control/u_screen_mode/n313_s
11.043
11.078
u_v9958/u_timing_control/u_screen_mode/n312_s
11.078
11.548
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.961
12.332
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.332
12.802
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.220
13.591
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.591
13.626
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.626
13.661
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.661
13.696
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.696
14.166
u_v9958/u_timing_control/u_screen_mode/n691_s7
14.171
14.542
u_v9958/u_timing_control/u_screen_mode/n691_s6
14.712
15.083
u_v9958/u_timing_control/u_screen_mode/n691_s2
15.254
15.809
u_v9958/u_timing_control/u_screen_mode/n691_s1
16.222
16.684
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
16.684
=====
SETUP
1.078
16.630
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.043
u_v9958/u_timing_control/u_screen_mode/n313_s
11.043
11.078
u_v9958/u_timing_control/u_screen_mode/n312_s
11.078
11.548
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.961
12.332
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.332
12.802
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.220
13.591
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.591
14.061
u_v9958/u_timing_control/u_screen_mode/n693_s11
14.231
14.693
u_v9958/u_timing_control/u_screen_mode/n693_s4
14.866
15.421
u_v9958/u_timing_control/u_screen_mode/n693_s1
16.060
16.630
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.630
=====
SETUP
1.465
16.209
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.303
14.820
u_v9958/u_vram_interface/w_rdata8_6_s5
14.820
14.923
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_6_s0
16.209
=====
SETUP
1.478
16.230
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.478
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.875
12.246
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.246
12.716
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_9_s
13.117
13.488
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_10_s
13.488
13.958
u_v9958/u_timing_control/u_screen_mode/n695_s13
14.128
14.698
u_v9958/u_timing_control/u_screen_mode/n695_s6
14.843
15.214
u_v9958/u_timing_control/u_screen_mode/n695_s12
15.218
15.767
u_v9958/u_timing_control/u_screen_mode/n695_s1
15.768
16.230
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.230
=====
SETUP
1.686
10.165
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_30_s0
10.165
=====
SETUP
1.686
10.165
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_31_s0
10.165
=====
SETUP
1.700
15.973
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.366
14.921
u_v9958/u_vram_interface/w_rdata8_0_s5
14.921
15.024
u_v9958/u_vram_interface/ff_cpu_vram_rdata_0_s0
15.973
=====
SETUP
1.781
15.928
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.043
u_v9958/u_timing_control/u_screen_mode/n313_s
11.043
11.078
u_v9958/u_timing_control/u_screen_mode/n312_s
11.078
11.548
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.961
12.332
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.332
12.802
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.220
13.591
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.591
14.061
u_v9958/u_timing_control/u_screen_mode/n694_s7
14.065
14.635
u_v9958/u_timing_control/u_screen_mode/n694_s3
14.637
15.186
u_v9958/u_timing_control/u_screen_mode/n694_s1
15.358
15.928
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
15.928
=====
SETUP
1.787
15.887
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.196
14.751
u_v9958/u_vram_interface/w_rdata8_3_s5
14.751
14.854
u_v9958/u_vram_interface/ff_cpu_vram_rdata_3_s0
15.887
=====
SETUP
1.850
15.823
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.366
14.921
u_v9958/u_vram_interface/w_rdata8_0_s5
14.921
15.024
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
15.823
=====
SETUP
1.874
15.800
17.674
u_sdram/ff_sdr_read_data_12_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_4_s6
14.201
14.654
u_v9958/u_vram_interface/w_rdata8_4_s5
14.654
14.757
u_v9958/u_vram_interface/ff_cpu_vram_rdata_4_s0
15.800
=====
SETUP
1.905
15.803
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
7.819
u_v9958/u_timing_control/u_ssg/n322_s
7.819
7.854
u_v9958/u_timing_control/u_ssg/n321_s
7.854
7.889
u_v9958/u_timing_control/u_ssg/n320_s
7.889
8.359
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_5_s
8.922
9.293
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_6_s
9.293
9.763
u_v9958/u_timing_control/u_screen_mode/n315_s
10.637
11.008
u_v9958/u_timing_control/u_screen_mode/n314_s
11.008
11.478
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.875
12.246
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.246
12.716
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.890
13.261
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.261
13.731
u_v9958/u_timing_control/u_screen_mode/n696_s6
14.416
14.787
u_v9958/u_timing_control/u_screen_mode/n696_s2
14.791
15.340
u_v9958/u_timing_control/u_screen_mode/n696_s1
15.341
15.803
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
15.803
=====
SETUP
1.966
15.707
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.303
14.820
u_v9958/u_vram_interface/w_rdata8_6_s5
14.820
14.923
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.707
=====
SETUP
2.012
15.662
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
14.035
14.488
u_v9958/u_vram_interface/w_rdata8_2_s5
14.488
14.591
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
15.662
=====
SETUP
2.027
15.647
17.674
u_sdram/ff_sdr_read_data_13_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.227
14.744
u_v9958/u_vram_interface/w_rdata8_5_s5
14.744
14.847
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.647
=====
SETUP
2.029
15.644
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
14.196
14.751
u_v9958/u_vram_interface/w_rdata8_3_s5
14.751
14.854
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_3_s0
15.644
=====
SETUP
2.032
15.642
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.302
14.755
u_v9958/u_vram_interface/w_rdata8_7_s5
14.755
14.858
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
15.642
=====
SETUP
2.054
15.655
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.235
7.784
u_v9958/u_timing_control/u_ssg/n323_s1
7.784
8.254
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.424
8.994
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
8.994
9.029
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_4_s
9.029
9.499
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s
9.915
10.485
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_5_s
10.485
10.955
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s
11.976
12.525
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s
12.525
12.995
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s6
13.149
13.666
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4
14.306
14.876
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3
15.049
15.511
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1
15.655
=====
SETUP
2.067
9.785
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_16_s0
9.785
=====
SETUP
2.067
9.785
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_17_s0
9.785
=====
SETUP
2.069
9.782
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_18_s0
9.782
=====
SETUP
2.069
9.782
11.851
u_sdram/ff_main_state_1_s0
6.103
6.335
u_sdram/n810_s3
6.790
7.360
u_sdram/n810_s2
7.537
8.107
u_sdram/ff_sdr_read_data_19_s0
9.782
=====
SETUP
2.083
15.591
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.299
14.854
u_v9958/u_vram_interface/w_rdata8_1_s5
14.854
14.957
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.591
=====
HOLD
0.202
5.795
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.795
=====
HOLD
0.208
5.669
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.669
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.214
5.675
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.675
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.228
5.820
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.228
5.820
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_5_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.321
5.675
5.354
u_msx_slot/ff_initial_busy_s0
5.343
5.545
u_msx_slot/ff_iorq_wr_s0
5.675
=====
HOLD
0.321
5.675
5.354
u_msx_slot/ff_initial_busy_s0
5.343
5.545
u_msx_slot/ff_iorq_rd_s0
5.675
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.918
=====
HOLD
0.328
5.921
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.921
=====
HOLD
0.330
5.683
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.683
=====
HOLD
0.330
5.684
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_0_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.684
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.337
5.690
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.690
=====
HOLD
0.342
5.696
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.696
=====
HOLD
0.342
5.696
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.696
=====
HOLD
0.342
5.696
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.696
=====
HOLD
0.343
5.935
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.935
=====
HOLD
0.343
5.935
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.544
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.935
