// Seed: 4205833715
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  module_0(
      id_1, id_0
  );
endmodule
module module_2 (
    output tri1 id_0,
    input  wor  id_1,
    output wor  id_2
);
  logic [7:0][1] id_4 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  module_0(
      id_1, id_1
  );
  assign id_4 = id_4;
endmodule
module module_3 (
    output wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    output supply1 id_9,
    output tri id_10,
    output tri1 id_11,
    output wire id_12,
    input wor id_13,
    output supply0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    input wor id_17
);
  assign id_0.id_4.id_4 = 1'h0;
  module_0(
      id_4, id_16
  );
endmodule
