Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/projects/taxi/firmware/uvl_comm/sim_avg_isim_beh.exe -prj C:/Xilinx/projects/taxi/firmware/uvl_comm/sim_avg_beh.prj work.sim_avg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/projects/taxi/firmware/uvl_comm/ipcore_dir/fifo_16x512.vhd" into library work
Parsing VHDL file "C:/Xilinx/projects/taxi/firmware/uvl_comm/sources/fifo_average_v1.vhd" into library work
Parsing VHDL file "C:/Xilinx/projects/taxi/firmware/uvl_comm/sources/sim_avg.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(9,16...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,9,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,9,"Blan...]
Compiling architecture fifo_16x512_a of entity fifo_16x512 [fifo_16x512_default]
Compiling architecture behavior of entity fifo_average_v1 [fifo_average_v1_default]
Compiling architecture behavior of entity sim_avg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable C:/Xilinx/projects/taxi/firmware/uvl_comm/sim_avg_isim_beh.exe
Fuse Memory Usage: 39688 KB
Fuse CPU Usage: 904 ms
