{:input (genetic.crossover/dumb-crossover 422134939 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_11_:missing , \\wire3_:missing , wire4_22, wire5_43, \\wire26_:missing_35 , \\wire27_:missing , wire28_42, wire31_45);\n  wire \\:missing_edge ;\n  wire wire10_17_25;\n  wire \\wire10_:missing ;\n  wire \\wire11_:missing ;\n  wire wire12_13;\n  wire wire15_17_20;\n  wire wire16_17;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire22_25;\n  wire wire24;\n  input \\wire26_:missing_35 ;\n  wire \\wire26_:missing_35 ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  input wire28_42;\n  wire wire28_42;\n  input \\wire2_11_:missing ;\n  wire \\wire2_11_:missing ;\n  output wire31_45;\n  wire wire31_45;\n  wire wire32_35;\n  wire \\wire32_:missing ;\n  wire \\wire33_36_:missing ;\n  wire wire33_43;\n  wire wire37_45;\n  wire \\wire37_:missing_39_41 ;\n  wire \\wire37_:missing_39_42 ;\n  wire wire38;\n  wire wire38_11;\n  wire wire38_15;\n  wire wire38_18;\n  wire wire38_20;\n  wire wire38_21;\n  wire wire38_36;\n  wire wire38_40_44;\n  wire wire38_41;\n  wire wire38_44;\n  wire \\wire38_:missing_35 ;\n  wire \\wire38_:missing_47_50 ;\n  wire wire39_40;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire47;\n  wire wire48_43;\n  output wire4_22;\n  wire wire4_22;\n  output wire5_43;\n  wire wire5_43;\n  wire \\wire6_19_:missing_24 ;\n  wire wire7_12;\n  wire wire7_43;\n  wire wire8_12;\n  wire wire8_43;\n  wire wire9_43;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14_16_49 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_40_51 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_51 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_12 = 2'h1 >> wire7_43;\n  assign wire16_17 = 4'h8 >> { \\wire:missing_14_16_49 , \\wire:missing_14_16_49  };\n  assign wire10_17_25 = 4'h8 >> { wire15_17_20, wire16_17 };\n  assign wire8_12 = 2'h1 >> wire8_43;\n  assign \\wire32_:missing  = 2'h1 >> wire32_35;\n  assign wire33_43 = 2'h1 >> \\wire33_36_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire32_35 = 4'h8 >> { \\wire38_:missing_35 , \\wire26_:missing_35  };\n  assign \\wire33_36_:missing  = 4'h8 >> { wire38_36, wire38_36 };\n  assign wire37_45 = 4'h2 >> { \\wire37_:missing_39_42 , \\wire37_:missing_39_41  };\n  assign wire38 = 4'h6 >> { wire38, wire38_40_44 };\n  assign wire39_40 = 4'h8 >> { \\wire37_:missing_39_42 , \\wire37_:missing_39_41  };\n  assign \\wire:missing_40_51  = 4'h8 >> { wire38_40_44, wire39_40 };\n  assign \\wire:missing_edge  = 2'h1 >> wire9_43;\n  assign \\wire:missing_edge  = 2'hx >> \\wire38_:missing_47_50 ;\n  assign \\wire10_:missing  = 2'h1 >> wire10_17_25;\n  assign \\wire11_:missing  = 4'h6 >> { \\wire2_11_:missing , wire38_11 };\n  assign wire12_13 = 4'h8 >> { wire8_12, wire7_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , wire12_13 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_14_16_49 , \\wire:missing_14_16_49  };\n  assign \\wire:missing_15  = 4'h6 >> { wire38_15, wire15_17_20 };\n  assign \\wire6_19_:missing_24  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_51  = \\wire:missing_40_51 ;\n  assign \\wire:missing_14_16_49  = \\wire:missing_edge ;\n  assign \\wire:missing_48  = wire48_43;\n  assign wire47 = \\wire38_:missing_47_50 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire31_45 = wire37_45;\n  assign wire38_40_44 = wire38_44;\n  assign wire7_43 = wire33_43;\n  assign \\wire37_:missing_39_42  = wire28_42;\n  assign \\wire37_:missing_39_41  = wire38_41;\n  assign wire22_25 = wire10_17_25;\n  assign wire24 = \\wire6_19_:missing_24 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire4_22 = wire22_25;\n  assign \\wire:missing_21  = wire38_21;\n  assign wire15_17_20 = wire38_20;\n  assign \\wire:missing_edge  = \\wire6_19_:missing_24 ;\n  assign \\wire:missing_edge  = wire38_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:3.1-109.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_11_:missing , \\wire3_:missing , wire4_22, wire5_43, \\wire26_:missing_35 , \\wire27_:missing , wire28_42, wire31_45);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:5.8-5.20\" *)\n  wire wire10_17_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:9.8-9.20\" *)\n  wire wire15_17_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:10.8-10.17\" *)\n  wire wire16_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:11.9-11.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:13.8-13.17\" *)\n  wire wire22_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:14.8-14.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:15.9-15.28\" *)\n  input \\wire26_:missing_35 ;\n  wire \\wire26_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:17.9-17.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:19.9-19.18\" *)\n  input wire28_42;\n  wire wire28_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:21.9-21.27\" *)\n  input \\wire2_11_:missing ;\n  wire \\wire2_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:23.10-23.19\" *)\n  output wire31_45;\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:29.8-29.17\" *)\n  wire wire37_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:30.8-30.30\" *)\n  wire \\wire37_:missing_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:31.8-31.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire37_:missing_39_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:35.8-35.17\" *)\n  wire wire38_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:36.8-36.17\" *)\n  wire wire38_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:40.8-40.17\" *)\n  wire wire38_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:45.9-45.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:49.10-49.18\" *)\n  output wire4_22;\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:51.10-51.18\" *)\n  output wire5_43;\n  wire wire5_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:53.8-53.29\" *)\n  wire \\wire6_19_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:60.8-60.30\" *)\n  wire \\wire:missing_14_16_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/790894A5.v:66.9-66.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_17_25 = 1'hx;\n  assign wire15_17_20 = 1'hx;\n  assign wire16_17 = 1'h0;\n  assign wire22_25 = 1'hx;\n  assign wire24 = 1'h0;\n  assign wire31_45 = 1'hx;\n  assign wire37_45 = 1'hx;\n  assign \\wire37_:missing_39_41  = 1'hx;\n  assign \\wire37_:missing_39_42  = wire28_42;\n  assign wire38_18 = 1'h0;\n  assign wire38_20 = 1'hx;\n  assign wire38_41 = 1'hx;\n  assign wire4_22 = 1'hx;\n  assign wire5_43 = 1'hx;\n  assign \\wire6_19_:missing_24  = 1'h0;\n  assign \\wire:missing_14_16_49  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:39:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5/src/top.v'.\nSBY  2:39:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] Copy '/tmp/fuzzmount2DDF5D8C/790894A5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5/src/790894A5.v'.\nSBY  2:39:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] Copy '/tmp/fuzzmount2DDF5D8C/790894A5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5/src/790894A5.post.v'.\nSBY  2:39:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: abc pdr\nSBY  2:39:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/790894A5.v:82$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/790894A5.v:82$51.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/790894A5.v:81$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/790894A5.v:81$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Wire presynth.\\wire5_43 is used but has no driver.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Wire presynth.\\wire37_:missing_39_41 is used but has no driver.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Wire presynth.\\wire15_17_20 is used but has no driver.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  2:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  2:39:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] base: finished (returncode=0)\nSBY  2:39:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:39:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: Warning: Wire presynth.\\wire5_43 is used but has no driver.\nSBY  2:39:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: Warning: Wire presynth.\\wire37_:missing_39_41 is used but has no driver.\nSBY  2:39:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: Warning: Wire presynth.\\wire15_17_20 is used but has no driver.\nSBY  2:39:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  2:39:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] aig: finished (returncode=0)\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: Warning: The network has no constraints.\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: finished (returncode=0)\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] engine_0: Status returned by engine: FAIL\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5'.\nSBY  2:39:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjsrxvxn5] DONE (FAIL, rc=2)\n", :err ""}}}