{"vcs1":{"timestamp_begin":1733712949.078537663, "rt":1.78, "ut":0.69, "st":0.09}}
{"vcselab":{"timestamp_begin":1733712950.920155889, "rt":0.70, "ut":0.24, "st":0.05}}
{"link":{"timestamp_begin":1733712951.678698104, "rt":0.97, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733712948.705506089}
{"VCS_COMP_START_TIME": 1733712948.705506089}
{"VCS_COMP_END_TIME": 1733712953.206059122}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv denselayer_tb.sv DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 381228}}
{"vcselab": {"peak_mem": 254128}}
