theory memset_Why3_ide_VCmemset_loop_inv_4_established_goal7
  imports "NTP4Verif.NTP4Verif" "Why3STD.Qed_Qed" "../../lib/isabelle/Axiomatic3_Axiomatic3" "Why3STD.Memory_Memory" "Why3STD.Cint_Cint" "../../lib/isabelle/Compound_Compound"
begin
theorem goal7:
  fixes a :: "addr"
  fixes t :: "int \<Rightarrow> int"
  fixes t_1 :: "addr \<Rightarrow> int"
  fixes i_1 :: "int"
  fixes i :: "int"
  fixes a_1 :: "addr"
  assumes fact0: "region (base a) \<le> (0 :: int)"
  assumes fact1: "linked t"
  assumes fact2: "sconst t_1"
  assumes fact3: "is_sint32 i_1"
  assumes fact4: "is_uint64 i"
  assumes fact5: "addr_lt a_1 a"
  assumes fact6: "addr_le a a_1"
  assumes fact7: "valid_rw t (shift a (0 :: int)) i"
  shows "t_1 a_1 = to_sint8 i_1"
  sorry
end
