set ::env(DESIGN_NAME) alu
set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/src/alu.v"
set ::env(CLOCK_PORT) clk
set ::env(CLOCK_PERIOD) 10.0
set ::env(FP_CORE_UTIL) 30
set ::env(PL_TARGET_DENSITY) 0.35
set ::env(DIE_AREA) "0 0 100 100"
