{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750129070052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750129070052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 23:57:49 2025 " "Processing started: Mon Jun 16 23:57:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750129070052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750129070052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750129070052 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750129070295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorcontador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparadorcontador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorContador " "Found entity 1: ComparadorContador" {  } { { "ComparadorContador.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/ComparadorContador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funciondeestado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funciondeestado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncionDeEstado " "Found entity 1: FuncionDeEstado" {  } { { "FuncionDeEstado.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/FuncionDeEstado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mef.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/MEF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funciondesalida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file funciondesalida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FuncionDeSalida " "Found entity 1: FuncionDeSalida" {  } { { "FuncionDeSalida.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/FuncionDeSalida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoprincipal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoprincipal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoPrincipal " "Found entity 1: CircuitoPrincipal" {  } { { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/Comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750129070345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750129070345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoPrincipal " "Elaborating entity \"CircuitoPrincipal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750129070371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst1 " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst1\"" {  } { { "CircuitoPrincipal.bdf" "inst1" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 208 904 1040 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF MEF:inst2 " "Elaborating entity \"MEF\" for hierarchy \"MEF:inst2\"" {  } { { "CircuitoPrincipal.bdf" "inst2" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 208 712 824 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncionDeSalida MEF:inst2\|FuncionDeSalida:inst4 " "Elaborating entity \"FuncionDeSalida\" for hierarchy \"MEF:inst2\|FuncionDeSalida:inst4\"" {  } { { "MEF.bdf" "inst4" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/MEF.bdf" { { -88 1168 1312 8 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuncionDeEstado MEF:inst2\|FuncionDeEstado:inst8 " "Elaborating entity \"FuncionDeEstado\" for hierarchy \"MEF:inst2\|FuncionDeEstado:inst8\"" {  } { { "MEF.bdf" "inst8" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/MEF.bdf" { { 184 528 672 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparadorContador ComparadorContador:inst " "Elaborating entity \"ComparadorContador\" for hierarchy \"ComparadorContador:inst\"" {  } { { "CircuitoPrincipal.bdf" "inst" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 208 536 632 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador ComparadorContador:inst\|Comparador:inst1 " "Elaborating entity \"Comparador\" for hierarchy \"ComparadorContador:inst\|Comparador:inst1\"" {  } { { "ComparadorContador.bdf" "inst1" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/ComparadorContador.bdf" { { 256 568 664 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador ComparadorContador:inst\|Contador:inst " "Elaborating entity \"Contador\" for hierarchy \"ComparadorContador:inst\|Contador:inst\"" {  } { { "ComparadorContador.bdf" "inst" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/ComparadorContador.bdf" { { 256 472 568 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750129070395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750129070858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750129071074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750129071074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750129071101 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750129071101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750129071101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750129071101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750129071116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 23:57:51 2025 " "Processing ended: Mon Jun 16 23:57:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750129071116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750129071116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750129071116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750129071116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750129072462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750129072462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 23:57:52 2025 " "Processing started: Mon Jun 16 23:57:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750129072462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750129072462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750129072463 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750129072536 ""}
{ "Info" "0" "" "Project  = TE2_GRUPO17" {  } {  } 0 0 "Project  = TE2_GRUPO17" 0 0 "Fitter" 0 0 1750129072536 ""}
{ "Info" "0" "" "Revision = TE2_GRUPO17" {  } {  } 0 0 "Revision = TE2_GRUPO17" 0 0 "Fitter" 0 0 1750129072536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1750129072569 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TE2_GRUPO17 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design TE2_GRUPO17" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750129072665 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1750129072710 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1750129072710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750129072767 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750129072777 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750129072940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750129072940 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1750129072940 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750129072940 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750129072942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750129072942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750129072942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750129072942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1750129072942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1750129072942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750129072943 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SV1 " "Pin OUT_SV1 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SV1 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 232 1040 1216 248 "OUT_SV1" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SV1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SA1 " "Pin OUT_SA1 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SA1 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 248 1040 1216 264 "OUT_SA1" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SR1 " "Pin OUT_SR1 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SR1 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 264 1040 1216 280 "OUT_SR1" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SV2 " "Pin OUT_SV2 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SV2 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 280 1040 1216 296 "OUT_SV2" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SV2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SA2 " "Pin OUT_SA2 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SA2 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 296 1040 1216 312 "OUT_SA2" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SA2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SR2 " "Pin OUT_SR2 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SR2 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 312 1040 1216 328 "OUT_SR2" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SV3 " "Pin OUT_SV3 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SV3 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 328 1040 1216 344 "OUT_SV3" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SV3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SA3 " "Pin OUT_SA3 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SA3 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 344 1040 1216 360 "OUT_SA3" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SA3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_SR3 " "Pin OUT_SR3 not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { OUT_SR3 } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 360 1040 1216 376 "OUT_SR3" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_SR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/windowsstuff/programaswin/quartus/bin64/pin_planner.ppl" { CLK } } } { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 232 184 352 248 "CLK" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1750129073417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1750129073417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TE2_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TE2_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750129073526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750129073527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750129073528 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1750129073528 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750129073529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1750129073540 ""}  } { { "CircuitoPrincipal.bdf" "" { Schematic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/CircuitoPrincipal.bdf" { { 232 184 352 248 "CLK" "" } } } } { "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/windowsstuff/programaswin/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1750129073540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750129073664 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750129073664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750129073664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750129073665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750129073665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750129073665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750129073665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750129073666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750129073674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1750129073675 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750129073675 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1750129073676 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1750129073676 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750129073676 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1750129073677 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1750129073677 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750129073677 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750129073688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750129074339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750129074379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750129074385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750129074639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750129074640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750129074768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1750129075089 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750129075089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750129075516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1750129075516 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750129075516 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1750129075520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750129075568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750129075820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750129075847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750129075916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750129076221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/output_files/TE2_GRUPO17.fit.smsg " "Generated suppressed messages file D:/WindowsStuff/Ingenieria en Computacion/Tercer Año/IDL/Repositorio/TE2_GRUPO17/output_files/TE2_GRUPO17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750129076675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750129076832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 23:57:56 2025 " "Processing ended: Mon Jun 16 23:57:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750129076832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750129076832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750129076832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750129076832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750129078061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750129078062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 23:57:57 2025 " "Processing started: Mon Jun 16 23:57:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750129078062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750129078062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750129078062 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750129078623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750129078638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750129078885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 23:57:58 2025 " "Processing ended: Mon Jun 16 23:57:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750129078885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750129078885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750129078885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750129078885 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750129079469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750129080236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 23:57:59 2025 " "Processing started: Mon Jun 16 23:57:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750129080237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750129080237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TE2_GRUPO17 -c TE2_GRUPO17 " "Command: quartus_sta TE2_GRUPO17 -c TE2_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750129080237 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1750129080314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750129080419 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750129080473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1750129080473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TE2_GRUPO17.sdc " "Synopsys Design Constraints File file not found: 'TE2_GRUPO17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1750129080622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1750129080622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080622 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1750129080730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080730 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1750129080731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1750129080737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750129080743 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750129080743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.619 " "Worst-case setup slack is -0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -3.048 CLK  " "   -0.619              -3.048 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129080747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129080754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.858 " "Worst-case recovery slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858              -5.148 CLK  " "   -0.858              -5.148 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129080759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.196 " "Worst-case removal slack is 1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 CLK  " "    1.196               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129080764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 CLK  " "   -3.000             -12.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129080769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129080769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750129080812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1750129080831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1750129081163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750129081188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750129081188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.496 " "Worst-case setup slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -1.985 CLK  " "   -0.496              -1.985 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 CLK  " "    0.297               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.662 " "Worst-case recovery slack is -0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662              -3.972 CLK  " "   -0.662              -3.972 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.077 " "Worst-case removal slack is 1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 CLK  " "    1.077               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 CLK  " "   -3.000             -12.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081222 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1750129081269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.184 " "Worst-case setup slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLK  " "    0.184               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLK  " "    0.175               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1750129081344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1750129081344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.050 " "Worst-case recovery slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.300 CLK  " "   -0.050              -0.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 CLK  " "    0.658               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.756 CLK  " "   -3.000             -12.756 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1750129081357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1750129081357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750129081516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1750129081516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750129081583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 23:58:01 2025 " "Processing ended: Mon Jun 16 23:58:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750129081583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750129081583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750129081583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750129081583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750129082840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750129082840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 23:58:02 2025 " "Processing started: Mon Jun 16 23:58:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750129082840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750129082840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TE2_GRUPO17 -c TE2_GRUPO17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750129082840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_6_1200mv_85c_slow.vo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_6_1200mv_85c_slow.vo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_6_1200mv_0c_slow.vo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_6_1200mv_0c_slow.vo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_min_1200mv_0c_fast.vo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_min_1200mv_0c_fast.vo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17.vo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17.vo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_6_1200mv_85c_v_slow.sdo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_6_1200mv_85c_v_slow.sdo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_6_1200mv_0c_v_slow.sdo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_6_1200mv_0c_v_slow.sdo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_min_1200mv_0c_v_fast.sdo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_min_1200mv_0c_v_fast.sdo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TE2_GRUPO17_v.sdo D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim// simulation " "Generated file TE2_GRUPO17_v.sdo in folder \"D:/home/joaquin/Universidad/IDL/TE2_GRUPO17/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1750129083248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750129083287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 23:58:03 2025 " "Processing ended: Mon Jun 16 23:58:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750129083287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750129083287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750129083287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750129083287 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750129083876 ""}
