Journalling my progress for the 100DaysRTL project, this way I track my SystemVerilog design and verif learnings.
Cheers
