
balance_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5bc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001168  0800e6d0  0800e6d0  0000f6d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f838  0800f838  00011230  2**0
                  CONTENTS
  4 .ARM          00000008  0800f838  0800f838  00010838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f840  0800f840  00011230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f840  0800f840  00010840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f844  0800f844  00010844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  0800f848  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  20000230  0800fa78  00011230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f0  0800fa78  000115f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011230  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139e3  00000000  00000000  00011259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000330a  00000000  00000000  00024c3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00027f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd9  00000000  00000000  00029368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c03c  00000000  00000000  0002a341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba65  00000000  00000000  0004637d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096d35  00000000  00000000  00061de2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8b17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c14  00000000  00000000  000f8b5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000ff770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000230 	.word	0x20000230
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e6b4 	.word	0x0800e6b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000234 	.word	0x20000234
 800014c:	0800e6b4 	.word	0x0800e6b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_f2uiz>:
 800115c:	0042      	lsls	r2, r0, #1
 800115e:	d20e      	bcs.n	800117e <__aeabi_f2uiz+0x22>
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001164:	d30b      	bcc.n	800117e <__aeabi_f2uiz+0x22>
 8001166:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d409      	bmi.n	8001184 <__aeabi_f2uiz+0x28>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001178:	fa23 f002 	lsr.w	r0, r3, r2
 800117c:	4770      	bx	lr
 800117e:	f04f 0000 	mov.w	r0, #0
 8001182:	4770      	bx	lr
 8001184:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001188:	d101      	bne.n	800118e <__aeabi_f2uiz+0x32>
 800118a:	0242      	lsls	r2, r0, #9
 800118c:	d102      	bne.n	8001194 <__aeabi_f2uiz+0x38>
 800118e:	f04f 30ff 	mov.w	r0, #4294967295
 8001192:	4770      	bx	lr
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <__aeabi_ldivmod>:
 800119c:	b97b      	cbnz	r3, 80011be <__aeabi_ldivmod+0x22>
 800119e:	b972      	cbnz	r2, 80011be <__aeabi_ldivmod+0x22>
 80011a0:	2900      	cmp	r1, #0
 80011a2:	bfbe      	ittt	lt
 80011a4:	2000      	movlt	r0, #0
 80011a6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80011aa:	e006      	blt.n	80011ba <__aeabi_ldivmod+0x1e>
 80011ac:	bf08      	it	eq
 80011ae:	2800      	cmpeq	r0, #0
 80011b0:	bf1c      	itt	ne
 80011b2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80011b6:	f04f 30ff 	movne.w	r0, #4294967295
 80011ba:	f000 b9d1 	b.w	8001560 <__aeabi_idiv0>
 80011be:	f1ad 0c08 	sub.w	ip, sp, #8
 80011c2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011c6:	2900      	cmp	r1, #0
 80011c8:	db09      	blt.n	80011de <__aeabi_ldivmod+0x42>
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db1a      	blt.n	8001204 <__aeabi_ldivmod+0x68>
 80011ce:	f000 f86b 	bl	80012a8 <__udivmoddi4>
 80011d2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011da:	b004      	add	sp, #16
 80011dc:	4770      	bx	lr
 80011de:	4240      	negs	r0, r0
 80011e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	db1b      	blt.n	8001220 <__aeabi_ldivmod+0x84>
 80011e8:	f000 f85e 	bl	80012a8 <__udivmoddi4>
 80011ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011f4:	b004      	add	sp, #16
 80011f6:	4240      	negs	r0, r0
 80011f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011fc:	4252      	negs	r2, r2
 80011fe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001202:	4770      	bx	lr
 8001204:	4252      	negs	r2, r2
 8001206:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120a:	f000 f84d 	bl	80012a8 <__udivmoddi4>
 800120e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001212:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001216:	b004      	add	sp, #16
 8001218:	4240      	negs	r0, r0
 800121a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800121e:	4770      	bx	lr
 8001220:	4252      	negs	r2, r2
 8001222:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001226:	f000 f83f 	bl	80012a8 <__udivmoddi4>
 800122a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800122e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001232:	b004      	add	sp, #16
 8001234:	4252      	negs	r2, r2
 8001236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800123a:	4770      	bx	lr

0800123c <__aeabi_d2lz>:
 800123c:	b538      	push	{r3, r4, r5, lr}
 800123e:	2200      	movs	r2, #0
 8001240:	2300      	movs	r3, #0
 8001242:	4604      	mov	r4, r0
 8001244:	460d      	mov	r5, r1
 8001246:	f7ff fbb9 	bl	80009bc <__aeabi_dcmplt>
 800124a:	b928      	cbnz	r0, 8001258 <__aeabi_d2lz+0x1c>
 800124c:	4620      	mov	r0, r4
 800124e:	4629      	mov	r1, r5
 8001250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001254:	f000 b80a 	b.w	800126c <__aeabi_d2ulz>
 8001258:	4620      	mov	r0, r4
 800125a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800125e:	f000 f805 	bl	800126c <__aeabi_d2ulz>
 8001262:	4240      	negs	r0, r0
 8001264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001268:	bd38      	pop	{r3, r4, r5, pc}
 800126a:	bf00      	nop

0800126c <__aeabi_d2ulz>:
 800126c:	b5d0      	push	{r4, r6, r7, lr}
 800126e:	2200      	movs	r2, #0
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <__aeabi_d2ulz+0x34>)
 8001272:	4606      	mov	r6, r0
 8001274:	460f      	mov	r7, r1
 8001276:	f7ff f92f 	bl	80004d8 <__aeabi_dmul>
 800127a:	f7ff fc05 	bl	8000a88 <__aeabi_d2uiz>
 800127e:	4604      	mov	r4, r0
 8001280:	f7ff f8b0 	bl	80003e4 <__aeabi_ui2d>
 8001284:	2200      	movs	r2, #0
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <__aeabi_d2ulz+0x38>)
 8001288:	f7ff f926 	bl	80004d8 <__aeabi_dmul>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4630      	mov	r0, r6
 8001292:	4639      	mov	r1, r7
 8001294:	f7fe ff68 	bl	8000168 <__aeabi_dsub>
 8001298:	f7ff fbf6 	bl	8000a88 <__aeabi_d2uiz>
 800129c:	4621      	mov	r1, r4
 800129e:	bdd0      	pop	{r4, r6, r7, pc}
 80012a0:	3df00000 	.word	0x3df00000
 80012a4:	41f00000 	.word	0x41f00000

080012a8 <__udivmoddi4>:
 80012a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012ac:	9d08      	ldr	r5, [sp, #32]
 80012ae:	460c      	mov	r4, r1
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d14e      	bne.n	8001352 <__udivmoddi4+0xaa>
 80012b4:	4694      	mov	ip, r2
 80012b6:	458c      	cmp	ip, r1
 80012b8:	4686      	mov	lr, r0
 80012ba:	fab2 f282 	clz	r2, r2
 80012be:	d962      	bls.n	8001386 <__udivmoddi4+0xde>
 80012c0:	b14a      	cbz	r2, 80012d6 <__udivmoddi4+0x2e>
 80012c2:	f1c2 0320 	rsb	r3, r2, #32
 80012c6:	4091      	lsls	r1, r2
 80012c8:	fa20 f303 	lsr.w	r3, r0, r3
 80012cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80012d0:	4319      	orrs	r1, r3
 80012d2:	fa00 fe02 	lsl.w	lr, r0, r2
 80012d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012da:	fbb1 f4f7 	udiv	r4, r1, r7
 80012de:	fb07 1114 	mls	r1, r7, r4, r1
 80012e2:	fa1f f68c 	uxth.w	r6, ip
 80012e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012ee:	fb04 f106 	mul.w	r1, r4, r6
 80012f2:	4299      	cmp	r1, r3
 80012f4:	d90a      	bls.n	800130c <__udivmoddi4+0x64>
 80012f6:	eb1c 0303 	adds.w	r3, ip, r3
 80012fa:	f104 30ff 	add.w	r0, r4, #4294967295
 80012fe:	f080 8110 	bcs.w	8001522 <__udivmoddi4+0x27a>
 8001302:	4299      	cmp	r1, r3
 8001304:	f240 810d 	bls.w	8001522 <__udivmoddi4+0x27a>
 8001308:	3c02      	subs	r4, #2
 800130a:	4463      	add	r3, ip
 800130c:	1a59      	subs	r1, r3, r1
 800130e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001312:	fb07 1110 	mls	r1, r7, r0, r1
 8001316:	fb00 f606 	mul.w	r6, r0, r6
 800131a:	fa1f f38e 	uxth.w	r3, lr
 800131e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001322:	429e      	cmp	r6, r3
 8001324:	d90a      	bls.n	800133c <__udivmoddi4+0x94>
 8001326:	eb1c 0303 	adds.w	r3, ip, r3
 800132a:	f100 31ff 	add.w	r1, r0, #4294967295
 800132e:	f080 80fa 	bcs.w	8001526 <__udivmoddi4+0x27e>
 8001332:	429e      	cmp	r6, r3
 8001334:	f240 80f7 	bls.w	8001526 <__udivmoddi4+0x27e>
 8001338:	4463      	add	r3, ip
 800133a:	3802      	subs	r0, #2
 800133c:	2100      	movs	r1, #0
 800133e:	1b9b      	subs	r3, r3, r6
 8001340:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001344:	b11d      	cbz	r5, 800134e <__udivmoddi4+0xa6>
 8001346:	40d3      	lsrs	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	e9c5 3200 	strd	r3, r2, [r5]
 800134e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001352:	428b      	cmp	r3, r1
 8001354:	d905      	bls.n	8001362 <__udivmoddi4+0xba>
 8001356:	b10d      	cbz	r5, 800135c <__udivmoddi4+0xb4>
 8001358:	e9c5 0100 	strd	r0, r1, [r5]
 800135c:	2100      	movs	r1, #0
 800135e:	4608      	mov	r0, r1
 8001360:	e7f5      	b.n	800134e <__udivmoddi4+0xa6>
 8001362:	fab3 f183 	clz	r1, r3
 8001366:	2900      	cmp	r1, #0
 8001368:	d146      	bne.n	80013f8 <__udivmoddi4+0x150>
 800136a:	42a3      	cmp	r3, r4
 800136c:	d302      	bcc.n	8001374 <__udivmoddi4+0xcc>
 800136e:	4290      	cmp	r0, r2
 8001370:	f0c0 80ee 	bcc.w	8001550 <__udivmoddi4+0x2a8>
 8001374:	1a86      	subs	r6, r0, r2
 8001376:	eb64 0303 	sbc.w	r3, r4, r3
 800137a:	2001      	movs	r0, #1
 800137c:	2d00      	cmp	r5, #0
 800137e:	d0e6      	beq.n	800134e <__udivmoddi4+0xa6>
 8001380:	e9c5 6300 	strd	r6, r3, [r5]
 8001384:	e7e3      	b.n	800134e <__udivmoddi4+0xa6>
 8001386:	2a00      	cmp	r2, #0
 8001388:	f040 808f 	bne.w	80014aa <__udivmoddi4+0x202>
 800138c:	eba1 040c 	sub.w	r4, r1, ip
 8001390:	2101      	movs	r1, #1
 8001392:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001396:	fa1f f78c 	uxth.w	r7, ip
 800139a:	fbb4 f6f8 	udiv	r6, r4, r8
 800139e:	fb08 4416 	mls	r4, r8, r6, r4
 80013a2:	fb07 f006 	mul.w	r0, r7, r6
 80013a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80013aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80013ae:	4298      	cmp	r0, r3
 80013b0:	d908      	bls.n	80013c4 <__udivmoddi4+0x11c>
 80013b2:	eb1c 0303 	adds.w	r3, ip, r3
 80013b6:	f106 34ff 	add.w	r4, r6, #4294967295
 80013ba:	d202      	bcs.n	80013c2 <__udivmoddi4+0x11a>
 80013bc:	4298      	cmp	r0, r3
 80013be:	f200 80cb 	bhi.w	8001558 <__udivmoddi4+0x2b0>
 80013c2:	4626      	mov	r6, r4
 80013c4:	1a1c      	subs	r4, r3, r0
 80013c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80013ca:	fb08 4410 	mls	r4, r8, r0, r4
 80013ce:	fb00 f707 	mul.w	r7, r0, r7
 80013d2:	fa1f f38e 	uxth.w	r3, lr
 80013d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80013da:	429f      	cmp	r7, r3
 80013dc:	d908      	bls.n	80013f0 <__udivmoddi4+0x148>
 80013de:	eb1c 0303 	adds.w	r3, ip, r3
 80013e2:	f100 34ff 	add.w	r4, r0, #4294967295
 80013e6:	d202      	bcs.n	80013ee <__udivmoddi4+0x146>
 80013e8:	429f      	cmp	r7, r3
 80013ea:	f200 80ae 	bhi.w	800154a <__udivmoddi4+0x2a2>
 80013ee:	4620      	mov	r0, r4
 80013f0:	1bdb      	subs	r3, r3, r7
 80013f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80013f6:	e7a5      	b.n	8001344 <__udivmoddi4+0x9c>
 80013f8:	f1c1 0720 	rsb	r7, r1, #32
 80013fc:	408b      	lsls	r3, r1
 80013fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8001402:	ea4c 0c03 	orr.w	ip, ip, r3
 8001406:	fa24 f607 	lsr.w	r6, r4, r7
 800140a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800140e:	fbb6 f8f9 	udiv	r8, r6, r9
 8001412:	fa1f fe8c 	uxth.w	lr, ip
 8001416:	fb09 6618 	mls	r6, r9, r8, r6
 800141a:	fa20 f307 	lsr.w	r3, r0, r7
 800141e:	408c      	lsls	r4, r1
 8001420:	fa00 fa01 	lsl.w	sl, r0, r1
 8001424:	fb08 f00e 	mul.w	r0, r8, lr
 8001428:	431c      	orrs	r4, r3
 800142a:	0c23      	lsrs	r3, r4, #16
 800142c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001430:	4298      	cmp	r0, r3
 8001432:	fa02 f201 	lsl.w	r2, r2, r1
 8001436:	d90a      	bls.n	800144e <__udivmoddi4+0x1a6>
 8001438:	eb1c 0303 	adds.w	r3, ip, r3
 800143c:	f108 36ff 	add.w	r6, r8, #4294967295
 8001440:	f080 8081 	bcs.w	8001546 <__udivmoddi4+0x29e>
 8001444:	4298      	cmp	r0, r3
 8001446:	d97e      	bls.n	8001546 <__udivmoddi4+0x29e>
 8001448:	f1a8 0802 	sub.w	r8, r8, #2
 800144c:	4463      	add	r3, ip
 800144e:	1a1e      	subs	r6, r3, r0
 8001450:	fbb6 f3f9 	udiv	r3, r6, r9
 8001454:	fb09 6613 	mls	r6, r9, r3, r6
 8001458:	fb03 fe0e 	mul.w	lr, r3, lr
 800145c:	b2a4      	uxth	r4, r4
 800145e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001462:	45a6      	cmp	lr, r4
 8001464:	d908      	bls.n	8001478 <__udivmoddi4+0x1d0>
 8001466:	eb1c 0404 	adds.w	r4, ip, r4
 800146a:	f103 30ff 	add.w	r0, r3, #4294967295
 800146e:	d266      	bcs.n	800153e <__udivmoddi4+0x296>
 8001470:	45a6      	cmp	lr, r4
 8001472:	d964      	bls.n	800153e <__udivmoddi4+0x296>
 8001474:	3b02      	subs	r3, #2
 8001476:	4464      	add	r4, ip
 8001478:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800147c:	fba0 8302 	umull	r8, r3, r0, r2
 8001480:	eba4 040e 	sub.w	r4, r4, lr
 8001484:	429c      	cmp	r4, r3
 8001486:	46c6      	mov	lr, r8
 8001488:	461e      	mov	r6, r3
 800148a:	d350      	bcc.n	800152e <__udivmoddi4+0x286>
 800148c:	d04d      	beq.n	800152a <__udivmoddi4+0x282>
 800148e:	b155      	cbz	r5, 80014a6 <__udivmoddi4+0x1fe>
 8001490:	ebba 030e 	subs.w	r3, sl, lr
 8001494:	eb64 0406 	sbc.w	r4, r4, r6
 8001498:	fa04 f707 	lsl.w	r7, r4, r7
 800149c:	40cb      	lsrs	r3, r1
 800149e:	431f      	orrs	r7, r3
 80014a0:	40cc      	lsrs	r4, r1
 80014a2:	e9c5 7400 	strd	r7, r4, [r5]
 80014a6:	2100      	movs	r1, #0
 80014a8:	e751      	b.n	800134e <__udivmoddi4+0xa6>
 80014aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80014ae:	f1c2 0320 	rsb	r3, r2, #32
 80014b2:	40d9      	lsrs	r1, r3
 80014b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80014b8:	fa20 f303 	lsr.w	r3, r0, r3
 80014bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80014c0:	fbb1 f0f8 	udiv	r0, r1, r8
 80014c4:	fb08 1110 	mls	r1, r8, r0, r1
 80014c8:	4094      	lsls	r4, r2
 80014ca:	431c      	orrs	r4, r3
 80014cc:	fa1f f78c 	uxth.w	r7, ip
 80014d0:	0c23      	lsrs	r3, r4, #16
 80014d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80014d6:	fb00 f107 	mul.w	r1, r0, r7
 80014da:	4299      	cmp	r1, r3
 80014dc:	d908      	bls.n	80014f0 <__udivmoddi4+0x248>
 80014de:	eb1c 0303 	adds.w	r3, ip, r3
 80014e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80014e6:	d22c      	bcs.n	8001542 <__udivmoddi4+0x29a>
 80014e8:	4299      	cmp	r1, r3
 80014ea:	d92a      	bls.n	8001542 <__udivmoddi4+0x29a>
 80014ec:	3802      	subs	r0, #2
 80014ee:	4463      	add	r3, ip
 80014f0:	1a5b      	subs	r3, r3, r1
 80014f2:	fbb3 f1f8 	udiv	r1, r3, r8
 80014f6:	fb08 3311 	mls	r3, r8, r1, r3
 80014fa:	b2a4      	uxth	r4, r4
 80014fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001500:	fb01 f307 	mul.w	r3, r1, r7
 8001504:	42a3      	cmp	r3, r4
 8001506:	d908      	bls.n	800151a <__udivmoddi4+0x272>
 8001508:	eb1c 0404 	adds.w	r4, ip, r4
 800150c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001510:	d213      	bcs.n	800153a <__udivmoddi4+0x292>
 8001512:	42a3      	cmp	r3, r4
 8001514:	d911      	bls.n	800153a <__udivmoddi4+0x292>
 8001516:	3902      	subs	r1, #2
 8001518:	4464      	add	r4, ip
 800151a:	1ae4      	subs	r4, r4, r3
 800151c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001520:	e73b      	b.n	800139a <__udivmoddi4+0xf2>
 8001522:	4604      	mov	r4, r0
 8001524:	e6f2      	b.n	800130c <__udivmoddi4+0x64>
 8001526:	4608      	mov	r0, r1
 8001528:	e708      	b.n	800133c <__udivmoddi4+0x94>
 800152a:	45c2      	cmp	sl, r8
 800152c:	d2af      	bcs.n	800148e <__udivmoddi4+0x1e6>
 800152e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001532:	eb63 060c 	sbc.w	r6, r3, ip
 8001536:	3801      	subs	r0, #1
 8001538:	e7a9      	b.n	800148e <__udivmoddi4+0x1e6>
 800153a:	4631      	mov	r1, r6
 800153c:	e7ed      	b.n	800151a <__udivmoddi4+0x272>
 800153e:	4603      	mov	r3, r0
 8001540:	e79a      	b.n	8001478 <__udivmoddi4+0x1d0>
 8001542:	4630      	mov	r0, r6
 8001544:	e7d4      	b.n	80014f0 <__udivmoddi4+0x248>
 8001546:	46b0      	mov	r8, r6
 8001548:	e781      	b.n	800144e <__udivmoddi4+0x1a6>
 800154a:	4463      	add	r3, ip
 800154c:	3802      	subs	r0, #2
 800154e:	e74f      	b.n	80013f0 <__udivmoddi4+0x148>
 8001550:	4606      	mov	r6, r0
 8001552:	4623      	mov	r3, r4
 8001554:	4608      	mov	r0, r1
 8001556:	e711      	b.n	800137c <__udivmoddi4+0xd4>
 8001558:	3e02      	subs	r6, #2
 800155a:	4463      	add	r3, ip
 800155c:	e732      	b.n	80013c4 <__udivmoddi4+0x11c>
 800155e:	bf00      	nop

08001560 <__aeabi_idiv0>:
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop

08001564 <IIC_Delay>:
*	    
*	  : 
*********************************************************************************************************
*/
static void IIC_Delay(void)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
    	7SCL = 347KHz SCL1.5usSCL2.87us
     	5SCL = 421KHz SCL1.25usSCL2.375us

    IAR7
    */
    for (i = 0; i < 10; i++);
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
 800156e:	e002      	b.n	8001576 <IIC_Delay+0x12>
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	3301      	adds	r3, #1
 8001574:	71fb      	strb	r3, [r7, #7]
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	2b09      	cmp	r3, #9
 800157a:	d9f9      	bls.n	8001570 <IIC_Delay+0xc>
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <IIC_Start>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Start(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_1();
 800158c:	2201      	movs	r2, #1
 800158e:	2108      	movs	r1, #8
 8001590:	480c      	ldr	r0, [pc, #48]	@ (80015c4 <IIC_Start+0x3c>)
 8001592:	f005 fb12 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_SCL_1();
 8001596:	2201      	movs	r2, #1
 8001598:	2110      	movs	r1, #16
 800159a:	480a      	ldr	r0, [pc, #40]	@ (80015c4 <IIC_Start+0x3c>)
 800159c:	f005 fb0d 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80015a0:	f7ff ffe0 	bl	8001564 <IIC_Delay>
    IIC_SDA_0();
 80015a4:	2200      	movs	r2, #0
 80015a6:	2108      	movs	r1, #8
 80015a8:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <IIC_Start+0x3c>)
 80015aa:	f005 fb06 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80015ae:	f7ff ffd9 	bl	8001564 <IIC_Delay>
    IIC_SCL_0();
 80015b2:	2200      	movs	r2, #0
 80015b4:	2110      	movs	r1, #16
 80015b6:	4803      	ldr	r0, [pc, #12]	@ (80015c4 <IIC_Start+0x3c>)
 80015b8:	f005 faff 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80015bc:	f7ff ffd2 	bl	8001564 <IIC_Delay>
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40010c00 	.word	0x40010c00

080015c8 <IIC_Stop>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Stop(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
    /* SCLSDAIIC */
    IIC_SDA_0();
 80015cc:	2200      	movs	r2, #0
 80015ce:	2108      	movs	r1, #8
 80015d0:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <IIC_Stop+0x2c>)
 80015d2:	f005 faf2 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_SCL_1();
 80015d6:	2201      	movs	r2, #1
 80015d8:	2110      	movs	r1, #16
 80015da:	4806      	ldr	r0, [pc, #24]	@ (80015f4 <IIC_Stop+0x2c>)
 80015dc:	f005 faed 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80015e0:	f7ff ffc0 	bl	8001564 <IIC_Delay>
    IIC_SDA_1();
 80015e4:	2201      	movs	r2, #1
 80015e6:	2108      	movs	r1, #8
 80015e8:	4802      	ldr	r0, [pc, #8]	@ (80015f4 <IIC_Stop+0x2c>)
 80015ea:	f005 fae6 	bl	8006bba <HAL_GPIO_WritePin>
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40010c00 	.word	0x40010c00

080015f8 <IIC_Send_Byte>:
*	    _ucByte  
*	  : 
*********************************************************************************************************
*/
void IIC_Send_Byte(uint8_t _ucByte)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    /* bit7 */
    for (i = 0; i < 8; i++)
 8001602:	2300      	movs	r3, #0
 8001604:	73fb      	strb	r3, [r7, #15]
 8001606:	e02c      	b.n	8001662 <IIC_Send_Byte+0x6a>
    {
        if (_ucByte & 0x80)
 8001608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160c:	2b00      	cmp	r3, #0
 800160e:	da05      	bge.n	800161c <IIC_Send_Byte+0x24>
        {
            IIC_SDA_1();
 8001610:	2201      	movs	r2, #1
 8001612:	2108      	movs	r1, #8
 8001614:	4817      	ldr	r0, [pc, #92]	@ (8001674 <IIC_Send_Byte+0x7c>)
 8001616:	f005 fad0 	bl	8006bba <HAL_GPIO_WritePin>
 800161a:	e004      	b.n	8001626 <IIC_Send_Byte+0x2e>
        }
        else
        {
            IIC_SDA_0();
 800161c:	2200      	movs	r2, #0
 800161e:	2108      	movs	r1, #8
 8001620:	4814      	ldr	r0, [pc, #80]	@ (8001674 <IIC_Send_Byte+0x7c>)
 8001622:	f005 faca 	bl	8006bba <HAL_GPIO_WritePin>
        }
        IIC_Delay();
 8001626:	f7ff ff9d 	bl	8001564 <IIC_Delay>
        IIC_SCL_1();
 800162a:	2201      	movs	r2, #1
 800162c:	2110      	movs	r1, #16
 800162e:	4811      	ldr	r0, [pc, #68]	@ (8001674 <IIC_Send_Byte+0x7c>)
 8001630:	f005 fac3 	bl	8006bba <HAL_GPIO_WritePin>
        IIC_Delay();
 8001634:	f7ff ff96 	bl	8001564 <IIC_Delay>
        IIC_SCL_0();
 8001638:	2200      	movs	r2, #0
 800163a:	2110      	movs	r1, #16
 800163c:	480d      	ldr	r0, [pc, #52]	@ (8001674 <IIC_Send_Byte+0x7c>)
 800163e:	f005 fabc 	bl	8006bba <HAL_GPIO_WritePin>
        if (i == 7)
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	2b07      	cmp	r3, #7
 8001646:	d104      	bne.n	8001652 <IIC_Send_Byte+0x5a>
        {
            IIC_SDA_1(); // 
 8001648:	2201      	movs	r2, #1
 800164a:	2108      	movs	r1, #8
 800164c:	4809      	ldr	r0, [pc, #36]	@ (8001674 <IIC_Send_Byte+0x7c>)
 800164e:	f005 fab4 	bl	8006bba <HAL_GPIO_WritePin>
        }
        _ucByte <<= 1;	/* bit */
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	71fb      	strb	r3, [r7, #7]
        IIC_Delay();
 8001658:	f7ff ff84 	bl	8001564 <IIC_Delay>
    for (i = 0; i < 8; i++)
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	3301      	adds	r3, #1
 8001660:	73fb      	strb	r3, [r7, #15]
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	2b07      	cmp	r3, #7
 8001666:	d9cf      	bls.n	8001608 <IIC_Send_Byte+0x10>
    }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40010c00 	.word	0x40010c00

08001678 <IIC_Read_Byte>:
*	    
*	  : 
*********************************************************************************************************
*/
uint8_t IIC_Read_Byte(uint8_t ack)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    uint8_t value;

    /* 1bitbit7 */
    value = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++)
 8001686:	2300      	movs	r3, #0
 8001688:	73fb      	strb	r3, [r7, #15]
 800168a:	e01d      	b.n	80016c8 <IIC_Read_Byte+0x50>
    {
        value <<= 1;
 800168c:	7bbb      	ldrb	r3, [r7, #14]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	73bb      	strb	r3, [r7, #14]
        IIC_SCL_1();
 8001692:	2201      	movs	r2, #1
 8001694:	2110      	movs	r1, #16
 8001696:	4814      	ldr	r0, [pc, #80]	@ (80016e8 <IIC_Read_Byte+0x70>)
 8001698:	f005 fa8f 	bl	8006bba <HAL_GPIO_WritePin>
        IIC_Delay();
 800169c:	f7ff ff62 	bl	8001564 <IIC_Delay>
        if (IIC_SDA_READ())
 80016a0:	2108      	movs	r1, #8
 80016a2:	4811      	ldr	r0, [pc, #68]	@ (80016e8 <IIC_Read_Byte+0x70>)
 80016a4:	f005 fa72 	bl	8006b8c <HAL_GPIO_ReadPin>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <IIC_Read_Byte+0x3c>
        {
            value++;
 80016ae:	7bbb      	ldrb	r3, [r7, #14]
 80016b0:	3301      	adds	r3, #1
 80016b2:	73bb      	strb	r3, [r7, #14]
        }
        IIC_SCL_0();
 80016b4:	2200      	movs	r2, #0
 80016b6:	2110      	movs	r1, #16
 80016b8:	480b      	ldr	r0, [pc, #44]	@ (80016e8 <IIC_Read_Byte+0x70>)
 80016ba:	f005 fa7e 	bl	8006bba <HAL_GPIO_WritePin>
        IIC_Delay();
 80016be:	f7ff ff51 	bl	8001564 <IIC_Delay>
    for (i = 0; i < 8; i++)
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	3301      	adds	r3, #1
 80016c6:	73fb      	strb	r3, [r7, #15]
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	2b07      	cmp	r3, #7
 80016cc:	d9de      	bls.n	800168c <IIC_Read_Byte+0x14>
    }
    if(ack==0)
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <IIC_Read_Byte+0x62>
        IIC_NAck();
 80016d4:	f000 f856 	bl	8001784 <IIC_NAck>
 80016d8:	e001      	b.n	80016de <IIC_Read_Byte+0x66>
    else
        IIC_Ack();
 80016da:	f000 f833 	bl	8001744 <IIC_Ack>
    return value;
 80016de:	7bbb      	ldrb	r3, [r7, #14]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40010c00 	.word	0x40010c00

080016ec <IIC_Wait_Ack>:
*	    
*	  : 01
*********************************************************************************************************
*/
uint8_t IIC_Wait_Ack(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
    uint8_t re;

    IIC_SDA_1();	/* CPUSDA */
 80016f2:	2201      	movs	r2, #1
 80016f4:	2108      	movs	r1, #8
 80016f6:	4812      	ldr	r0, [pc, #72]	@ (8001740 <IIC_Wait_Ack+0x54>)
 80016f8:	f005 fa5f 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80016fc:	f7ff ff32 	bl	8001564 <IIC_Delay>
    IIC_SCL_1();	/* CPUSCL = 1, ACK */
 8001700:	2201      	movs	r2, #1
 8001702:	2110      	movs	r1, #16
 8001704:	480e      	ldr	r0, [pc, #56]	@ (8001740 <IIC_Wait_Ack+0x54>)
 8001706:	f005 fa58 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 800170a:	f7ff ff2b 	bl	8001564 <IIC_Delay>
    if (IIC_SDA_READ())	/* CPUSDA */
 800170e:	2108      	movs	r1, #8
 8001710:	480b      	ldr	r0, [pc, #44]	@ (8001740 <IIC_Wait_Ack+0x54>)
 8001712:	f005 fa3b 	bl	8006b8c <HAL_GPIO_ReadPin>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <IIC_Wait_Ack+0x36>
    {
        re = 1;
 800171c:	2301      	movs	r3, #1
 800171e:	71fb      	strb	r3, [r7, #7]
 8001720:	e001      	b.n	8001726 <IIC_Wait_Ack+0x3a>
    }
    else
    {
        re = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	71fb      	strb	r3, [r7, #7]
    }
    IIC_SCL_0();
 8001726:	2200      	movs	r2, #0
 8001728:	2110      	movs	r1, #16
 800172a:	4805      	ldr	r0, [pc, #20]	@ (8001740 <IIC_Wait_Ack+0x54>)
 800172c:	f005 fa45 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 8001730:	f7ff ff18 	bl	8001564 <IIC_Delay>
    return re;
 8001734:	79fb      	ldrb	r3, [r7, #7]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40010c00 	.word	0x40010c00

08001744 <IIC_Ack>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_Ack(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
    IIC_SDA_0();	/* CPUSDA = 0 */
 8001748:	2200      	movs	r2, #0
 800174a:	2108      	movs	r1, #8
 800174c:	480c      	ldr	r0, [pc, #48]	@ (8001780 <IIC_Ack+0x3c>)
 800174e:	f005 fa34 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 8001752:	f7ff ff07 	bl	8001564 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 8001756:	2201      	movs	r2, #1
 8001758:	2110      	movs	r1, #16
 800175a:	4809      	ldr	r0, [pc, #36]	@ (8001780 <IIC_Ack+0x3c>)
 800175c:	f005 fa2d 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 8001760:	f7ff ff00 	bl	8001564 <IIC_Delay>
    IIC_SCL_0();
 8001764:	2200      	movs	r2, #0
 8001766:	2110      	movs	r1, #16
 8001768:	4805      	ldr	r0, [pc, #20]	@ (8001780 <IIC_Ack+0x3c>)
 800176a:	f005 fa26 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 800176e:	f7ff fef9 	bl	8001564 <IIC_Delay>
    IIC_SDA_1();	/* CPUSDA */
 8001772:	2201      	movs	r2, #1
 8001774:	2108      	movs	r1, #8
 8001776:	4802      	ldr	r0, [pc, #8]	@ (8001780 <IIC_Ack+0x3c>)
 8001778:	f005 fa1f 	bl	8006bba <HAL_GPIO_WritePin>
}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40010c00 	.word	0x40010c00

08001784 <IIC_NAck>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_NAck(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
    IIC_SDA_1();	/* CPUSDA = 1 */
 8001788:	2201      	movs	r2, #1
 800178a:	2108      	movs	r1, #8
 800178c:	480a      	ldr	r0, [pc, #40]	@ (80017b8 <IIC_NAck+0x34>)
 800178e:	f005 fa14 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 8001792:	f7ff fee7 	bl	8001564 <IIC_Delay>
    IIC_SCL_1();	/* CPU1 */
 8001796:	2201      	movs	r2, #1
 8001798:	2110      	movs	r1, #16
 800179a:	4807      	ldr	r0, [pc, #28]	@ (80017b8 <IIC_NAck+0x34>)
 800179c:	f005 fa0d 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80017a0:	f7ff fee0 	bl	8001564 <IIC_Delay>
    IIC_SCL_0();
 80017a4:	2200      	movs	r2, #0
 80017a6:	2110      	movs	r1, #16
 80017a8:	4803      	ldr	r0, [pc, #12]	@ (80017b8 <IIC_NAck+0x34>)
 80017aa:	f005 fa06 	bl	8006bba <HAL_GPIO_WritePin>
    IIC_Delay();
 80017ae:	f7ff fed9 	bl	8001564 <IIC_Delay>
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40010c00 	.word	0x40010c00

080017bc <IIC_GPIO_Init>:
*	    
*	  : 
*********************************************************************************************************
*/
void IIC_GPIO_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

    RCC_IIC_ENABLE;	/* GPIO */
 80017c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <IIC_GPIO_Init+0x44>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001800 <IIC_GPIO_Init+0x44>)
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	6193      	str	r3, [r2, #24]
 80017ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001800 <IIC_GPIO_Init+0x44>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStructure.Pin = IIC_SCL_PIN | IIC_SDA_PIN;
 80017da:	2318      	movs	r3, #24
 80017dc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017de:	2303      	movs	r3, #3
 80017e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  	/*  */
 80017e2:	2311      	movs	r3, #17
 80017e4:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIO_PORT_IIC, &GPIO_InitStructure);
 80017e6:	f107 0308 	add.w	r3, r7, #8
 80017ea:	4619      	mov	r1, r3
 80017ec:	4805      	ldr	r0, [pc, #20]	@ (8001804 <IIC_GPIO_Init+0x48>)
 80017ee:	f005 f849 	bl	8006884 <HAL_GPIO_Init>

    /* , IIC */
    IIC_Stop();
 80017f2:	f7ff fee9 	bl	80015c8 <IIC_Stop>
}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000
 8001804:	40010c00 	.word	0x40010c00

08001808 <encoder_read>:
 *      Author: yhy
 */
#include "main.h"

int encoder_read(TIM_HandleTypeDef *htim)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	int temp;
	temp = (short)__HAL_TIM_GET_COUNTER(htim);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001816:	b21b      	sxth	r3, r3
 8001818:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER(htim,0);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2200      	movs	r2, #0
 8001820:	625a      	str	r2, [r3, #36]	@ 0x24
	return temp;
 8001822:	68fb      	ldr	r3, [r7, #12]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
	...

08001830 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b088      	sub	sp, #32
 8001834:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	f107 0310 	add.w	r3, r7, #16
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001844:	4b2a      	ldr	r3, [pc, #168]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a29      	ldr	r2, [pc, #164]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800184a:	f043 0310 	orr.w	r3, r3, #16
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b27      	ldr	r3, [pc, #156]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0310 	and.w	r3, r3, #16
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800185c:	4b24      	ldr	r3, [pc, #144]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a23      	ldr	r2, [pc, #140]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001862:	f043 0320 	orr.w	r3, r3, #32
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b21      	ldr	r3, [pc, #132]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0320 	and.w	r3, r3, #32
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b1e      	ldr	r3, [pc, #120]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a1d      	ldr	r2, [pc, #116]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800187a:	f043 0304 	orr.w	r3, r3, #4
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b1b      	ldr	r3, [pc, #108]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f003 0304 	and.w	r3, r3, #4
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188c:	4b18      	ldr	r3, [pc, #96]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a17      	ldr	r2, [pc, #92]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 8001892:	f043 0308 	orr.w	r3, r3, #8
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <MX_GPIO_Init+0xc0>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0308 	and.w	r3, r3, #8
 80018a0:	603b      	str	r3, [r7, #0]
 80018a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80018a4:	2200      	movs	r2, #0
 80018a6:	f24f 0108 	movw	r1, #61448	@ 0xf008
 80018aa:	4812      	ldr	r0, [pc, #72]	@ (80018f4 <MX_GPIO_Init+0xc4>)
 80018ac:	f005 f985 	bl	8006bba <HAL_GPIO_WritePin>
                          |GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80018b0:	f24f 0308 	movw	r3, #61448	@ 0xf008
 80018b4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2302      	movs	r3, #2
 80018c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	f107 0310 	add.w	r3, r7, #16
 80018c6:	4619      	mov	r1, r3
 80018c8:	480a      	ldr	r0, [pc, #40]	@ (80018f4 <MX_GPIO_Init+0xc4>)
 80018ca:	f004 ffdb 	bl	8006884 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ce:	2310      	movs	r3, #16
 80018d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018da:	f107 0310 	add.w	r3, r7, #16
 80018de:	4619      	mov	r1, r3
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <MX_GPIO_Init+0xc4>)
 80018e2:	f004 ffcf 	bl	8006884 <HAL_GPIO_Init>

}
 80018e6:	bf00      	nop
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010c00 	.word	0x40010c00

080018f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <MX_I2C1_Init+0x50>)
 80018fe:	4a13      	ldr	r2, [pc, #76]	@ (800194c <MX_I2C1_Init+0x54>)
 8001900:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001902:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001904:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <MX_I2C1_Init+0x58>)
 8001906:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001908:	4b0f      	ldr	r3, [pc, #60]	@ (8001948 <MX_I2C1_Init+0x50>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001910:	2200      	movs	r2, #0
 8001912:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001916:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800191a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <MX_I2C1_Init+0x50>)
 800191e:	2200      	movs	r2, #0
 8001920:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001928:	4b07      	ldr	r3, [pc, #28]	@ (8001948 <MX_I2C1_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001934:	4804      	ldr	r0, [pc, #16]	@ (8001948 <MX_I2C1_Init+0x50>)
 8001936:	f005 f959 	bl	8006bec <HAL_I2C_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001940:	f003 fca1 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000024c 	.word	0x2000024c
 800194c:	40005400 	.word	0x40005400
 8001950:	00061a80 	.word	0x00061a80

08001954 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	@ 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a1d      	ldr	r2, [pc, #116]	@ (80019e4 <HAL_I2C_MspInit+0x90>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d132      	bne.n	80019da <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001974:	4b1c      	ldr	r3, [pc, #112]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	4a1b      	ldr	r2, [pc, #108]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 800197a:	f043 0308 	orr.w	r3, r3, #8
 800197e:	6193      	str	r3, [r2, #24]
 8001980:	4b19      	ldr	r3, [pc, #100]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	f003 0308 	and.w	r3, r3, #8
 8001988:	613b      	str	r3, [r7, #16]
 800198a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800198c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001992:	2312      	movs	r3, #18
 8001994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001996:	2303      	movs	r3, #3
 8001998:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	4812      	ldr	r0, [pc, #72]	@ (80019ec <HAL_I2C_MspInit+0x98>)
 80019a2:	f004 ff6f 	bl	8006884 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80019a6:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <HAL_I2C_MspInit+0x9c>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80019ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ae:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80019b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b6:	f043 0302 	orr.w	r3, r3, #2
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <HAL_I2C_MspInit+0x9c>)
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	4a08      	ldr	r2, [pc, #32]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 80019c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019cc:	61d3      	str	r3, [r2, #28]
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <HAL_I2C_MspInit+0x94>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	@ 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40005400 	.word	0x40005400
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010c00 	.word	0x40010c00
 80019f0:	40010000 	.word	0x40010000

080019f4 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 80019fe:	4b29      	ldr	r3, [pc, #164]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d01c      	beq.n	8001a42 <set_int_enable+0x4e>
        if (enable)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d002      	beq.n	8001a14 <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	73fb      	strb	r3, [r7, #15]
 8001a12:	e001      	b.n	8001a18 <set_int_enable+0x24>
        else
            tmp = 0x00;
 8001a14:	2300      	movs	r3, #0
 8001a16:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001a18:	4b22      	ldr	r3, [pc, #136]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	7818      	ldrb	r0, [r3, #0]
 8001a1e:	4b21      	ldr	r3, [pc, #132]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	7bd9      	ldrb	r1, [r3, #15]
 8001a24:	f107 030f 	add.w	r3, r7, #15
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f003 fd7c 	bl	8005526 <MPU_Write_Len>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <set_int_enable+0x46>
            return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
 8001a38:	e030      	b.n	8001a9c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001a3a:	7bfa      	ldrb	r2, [r7, #15]
 8001a3c:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a3e:	745a      	strb	r2, [r3, #17]
 8001a40:	e02b      	b.n	8001a9a <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 8001a42:	4b18      	ldr	r3, [pc, #96]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a44:	7a9b      	ldrb	r3, [r3, #10]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d102      	bne.n	8001a50 <set_int_enable+0x5c>
            return -1;
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	e025      	b.n	8001a9c <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d005      	beq.n	8001a62 <set_int_enable+0x6e>
 8001a56:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a58:	7c5b      	ldrb	r3, [r3, #17]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <set_int_enable+0x6e>
            return 0;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e01c      	b.n	8001a9c <set_int_enable+0xa8>
        if (enable)
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	e001      	b.n	8001a72 <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8001a72:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	7818      	ldrb	r0, [r3, #0]
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	7bd9      	ldrb	r1, [r3, #15]
 8001a7e:	f107 030f 	add.w	r3, r7, #15
 8001a82:	2201      	movs	r2, #1
 8001a84:	f003 fd4f 	bl	8005526 <MPU_Write_Len>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <set_int_enable+0xa0>
            return -1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a92:	e003      	b.n	8001a9c <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8001a94:	7bfa      	ldrb	r2, [r7, #15]
 8001a96:	4b03      	ldr	r3, [pc, #12]	@ (8001aa4 <set_int_enable+0xb0>)
 8001a98:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3710      	adds	r7, #16
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20000000 	.word	0x20000000

08001aa8 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8001aae:	2380      	movs	r3, #128	@ 0x80
 8001ab0:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001ab2:	4b7c      	ldr	r3, [pc, #496]	@ (8001ca4 <mpu_init+0x1fc>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	7818      	ldrb	r0, [r3, #0]
 8001ab8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ca4 <mpu_init+0x1fc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	7c99      	ldrb	r1, [r3, #18]
 8001abe:	463b      	mov	r3, r7
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f003 fd30 	bl	8005526 <MPU_Write_Len>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <mpu_init+0x2a>
        return -1;
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad0:	e0e4      	b.n	8001c9c <mpu_init+0x1f4>
    delay_ms(100);
 8001ad2:	2064      	movs	r0, #100	@ 0x64
 8001ad4:	f004 fcf2 	bl	80064bc <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8001adc:	4b71      	ldr	r3, [pc, #452]	@ (8001ca4 <mpu_init+0x1fc>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	7818      	ldrb	r0, [r3, #0]
 8001ae2:	4b70      	ldr	r3, [pc, #448]	@ (8001ca4 <mpu_init+0x1fc>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	7c99      	ldrb	r1, [r3, #18]
 8001ae8:	463b      	mov	r3, r7
 8001aea:	2201      	movs	r2, #1
 8001aec:	f003 fd1b 	bl	8005526 <MPU_Write_Len>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <mpu_init+0x54>
        return -1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	e0cf      	b.n	8001c9c <mpu_init+0x1f4>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8001afc:	4b69      	ldr	r3, [pc, #420]	@ (8001ca4 <mpu_init+0x1fc>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	7818      	ldrb	r0, [r3, #0]
 8001b02:	4b68      	ldr	r3, [pc, #416]	@ (8001ca4 <mpu_init+0x1fc>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	7d99      	ldrb	r1, [r3, #22]
 8001b08:	463b      	mov	r3, r7
 8001b0a:	2206      	movs	r2, #6
 8001b0c:	f003 fd4d 	bl	80055aa <MPU_Read_Len>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d002      	beq.n	8001b1c <mpu_init+0x74>
        return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1a:	e0bf      	b.n	8001c9c <mpu_init+0x1f4>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001b1c:	797b      	ldrb	r3, [r7, #5]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	b25b      	sxtb	r3, r3
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	b25a      	sxtb	r2, r3
 8001b28:	78fb      	ldrb	r3, [r7, #3]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	b25b      	sxtb	r3, r3
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	b25b      	sxtb	r3, r3
 8001b34:	4313      	orrs	r3, r2
 8001b36:	b25a      	sxtb	r2, r3
          (data[1] & 0x01);
 8001b38:	787b      	ldrb	r3, [r7, #1]
 8001b3a:	b25b      	sxtb	r3, r3
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 8001b48:	79fb      	ldrb	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d010      	beq.n	8001b70 <mpu_init+0xc8>
        /* Congrats, these parts are better. */
        if (rev == 1)
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d103      	bne.n	8001b5c <mpu_init+0xb4>
            st.chip_cfg.accel_half = 1;
 8001b54:	4b53      	ldr	r3, [pc, #332]	@ (8001ca4 <mpu_init+0x1fc>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	74da      	strb	r2, [r3, #19]
 8001b5a:	e02d      	b.n	8001bb8 <mpu_init+0x110>
        else if (rev == 2)
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d103      	bne.n	8001b6a <mpu_init+0xc2>
            st.chip_cfg.accel_half = 0;
 8001b62:	4b50      	ldr	r3, [pc, #320]	@ (8001ca4 <mpu_init+0x1fc>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	74da      	strb	r2, [r3, #19]
 8001b68:	e026      	b.n	8001bb8 <mpu_init+0x110>
        else {
							//log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e095      	b.n	8001c9c <mpu_init+0x1f4>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 8001b70:	4b4c      	ldr	r3, [pc, #304]	@ (8001ca4 <mpu_init+0x1fc>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	7818      	ldrb	r0, [r3, #0]
 8001b76:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca4 <mpu_init+0x1fc>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	78d9      	ldrb	r1, [r3, #3]
 8001b7c:	463b      	mov	r3, r7
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f003 fd13 	bl	80055aa <MPU_Read_Len>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d002      	beq.n	8001b90 <mpu_init+0xe8>
            return -1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	e085      	b.n	8001c9c <mpu_init+0x1f4>
        rev = data[0] & 0x0F;
 8001b90:	783b      	ldrb	r3, [r7, #0]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d102      	bne.n	8001ba4 <mpu_init+0xfc>
            //log_e("Product ID read as 0 indicates device is either "
              //    "incompatible or an MPU3050.\n");
            return -1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	e07b      	b.n	8001c9c <mpu_init+0x1f4>
        } else if (rev == 4) {
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d103      	bne.n	8001bb2 <mpu_init+0x10a>
            //log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 8001baa:	4b3e      	ldr	r3, [pc, #248]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	74da      	strb	r2, [r3, #19]
 8001bb0:	e002      	b.n	8001bb8 <mpu_init+0x110>
        } else
            st.chip_cfg.accel_half = 0;
 8001bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8001bb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bba:	22ff      	movs	r2, #255	@ 0xff
 8001bbc:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8001bbe:	4b39      	ldr	r3, [pc, #228]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bc0:	22ff      	movs	r2, #255	@ 0xff
 8001bc2:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8001bc4:	4b37      	ldr	r3, [pc, #220]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bc6:	22ff      	movs	r2, #255	@ 0xff
 8001bc8:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8001bca:	4b36      	ldr	r3, [pc, #216]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bcc:	22ff      	movs	r2, #255	@ 0xff
 8001bce:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8001bd0:	4b34      	ldr	r3, [pc, #208]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bd6:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8001bd8:	4b32      	ldr	r3, [pc, #200]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bda:	22ff      	movs	r2, #255	@ 0xff
 8001bdc:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8001bde:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <mpu_init+0x1fc>)
 8001be0:	22ff      	movs	r2, #255	@ 0xff
 8001be2:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8001be4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca4 <mpu_init+0x1fc>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8001bea:	4b2e      	ldr	r3, [pc, #184]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca4 <mpu_init+0x1fc>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8001c00:	4b28      	ldr	r3, [pc, #160]	@ (8001ca4 <mpu_init+0x1fc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8001c06:	220c      	movs	r2, #12
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4827      	ldr	r0, [pc, #156]	@ (8001ca8 <mpu_init+0x200>)
 8001c0c:	f008 fc21 	bl	800a452 <memset>
    st.chip_cfg.dmp_on = 0;
 8001c10:	4b24      	ldr	r3, [pc, #144]	@ (8001ca4 <mpu_init+0x1fc>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 8001c18:	4b22      	ldr	r3, [pc, #136]	@ (8001ca4 <mpu_init+0x1fc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 8001c20:	4b20      	ldr	r3, [pc, #128]	@ (8001ca4 <mpu_init+0x1fc>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 8001c26:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c2a:	f000 f9f3 	bl	8002014 <mpu_set_gyro_fsr>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d002      	beq.n	8001c3a <mpu_init+0x192>
        return -1;
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
 8001c38:	e030      	b.n	8001c9c <mpu_init+0x1f4>
    if (mpu_set_accel_fsr(2))
 8001c3a:	2002      	movs	r0, #2
 8001c3c:	f000 fa78 	bl	8002130 <mpu_set_accel_fsr>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d002      	beq.n	8001c4c <mpu_init+0x1a4>
        return -1;
 8001c46:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4a:	e027      	b.n	8001c9c <mpu_init+0x1f4>
    if (mpu_set_lpf(42))
 8001c4c:	202a      	movs	r0, #42	@ 0x2a
 8001c4e:	f000 fb13 	bl	8002278 <mpu_set_lpf>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d002      	beq.n	8001c5e <mpu_init+0x1b6>
        return -1;
 8001c58:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5c:	e01e      	b.n	8001c9c <mpu_init+0x1f4>
    if (mpu_set_sample_rate(50))
 8001c5e:	2032      	movs	r0, #50	@ 0x32
 8001c60:	f000 fb70 	bl	8002344 <mpu_set_sample_rate>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <mpu_init+0x1c8>
        return -1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	e015      	b.n	8001c9c <mpu_init+0x1f4>
    if (mpu_configure_fifo(0))
 8001c70:	2000      	movs	r0, #0
 8001c72:	f000 fc53 	bl	800251c <mpu_configure_fifo>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d002      	beq.n	8001c82 <mpu_init+0x1da>
        return -1;
 8001c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c80:	e00c      	b.n	8001c9c <mpu_init+0x1f4>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8001c82:	2000      	movs	r0, #0
 8001c84:	f000 fda0 	bl	80027c8 <mpu_set_bypass>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <mpu_init+0x1ec>
        return -1;
 8001c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c92:	e003      	b.n	8001c9c <mpu_init+0x1f4>
#endif

    mpu_set_sensors(0);
 8001c94:	2000      	movs	r0, #0
 8001c96:	f000 fc93 	bl	80025c0 <mpu_set_sensors>
    return 0;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20000000 	.word	0x20000000
 8001ca8:	20000016 	.word	0x20000016

08001cac <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	2b28      	cmp	r3, #40	@ 0x28
 8001cba:	d902      	bls.n	8001cc2 <mpu_lp_accel_mode+0x16>
        return -1;
 8001cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc0:	e06a      	b.n	8001d98 <mpu_lp_accel_mode+0xec>

    if (!rate) {
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d11c      	bne.n	8001d02 <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f000 fe43 	bl	8002954 <mpu_set_int_latched>
        tmp[0] = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8001cd2:	2307      	movs	r3, #7
 8001cd4:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001cd6:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	7818      	ldrb	r0, [r3, #0]
 8001cdc:	4b30      	ldr	r3, [pc, #192]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	7c99      	ldrb	r1, [r3, #18]
 8001ce2:	f107 030c 	add.w	r3, r7, #12
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	f003 fc1d 	bl	8005526 <MPU_Write_Len>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <mpu_lp_accel_mode+0x4c>
            return -1;
 8001cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf6:	e04f      	b.n	8001d98 <mpu_lp_accel_mode+0xec>
        st.chip_cfg.lp_accel_mode = 0;
 8001cf8:	4b29      	ldr	r3, [pc, #164]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	751a      	strb	r2, [r3, #20]
        return 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e04a      	b.n	8001d98 <mpu_lp_accel_mode+0xec>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8001d02:	2001      	movs	r0, #1
 8001d04:	f000 fe26 	bl	8002954 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8001d08:	2320      	movs	r3, #32
 8001d0a:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d105      	bne.n	8001d1e <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 8001d12:	2300      	movs	r3, #0
 8001d14:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001d16:	2005      	movs	r0, #5
 8001d18:	f000 faae 	bl	8002278 <mpu_set_lpf>
 8001d1c:	e016      	b.n	8001d4c <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	2b05      	cmp	r3, #5
 8001d22:	d805      	bhi.n	8001d30 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 8001d24:	2301      	movs	r3, #1
 8001d26:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 8001d28:	2005      	movs	r0, #5
 8001d2a:	f000 faa5 	bl	8002278 <mpu_set_lpf>
 8001d2e:	e00d      	b.n	8001d4c <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	2b14      	cmp	r3, #20
 8001d34:	d805      	bhi.n	8001d42 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 8001d36:	2302      	movs	r3, #2
 8001d38:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8001d3a:	200a      	movs	r0, #10
 8001d3c:	f000 fa9c 	bl	8002278 <mpu_set_lpf>
 8001d40:	e004      	b.n	8001d4c <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 8001d42:	2303      	movs	r3, #3
 8001d44:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8001d46:	2014      	movs	r0, #20
 8001d48:	f000 fa96 	bl	8002278 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8001d4c:	7b7b      	ldrb	r3, [r7, #13]
 8001d4e:	019b      	lsls	r3, r3, #6
 8001d50:	b25b      	sxtb	r3, r3
 8001d52:	f043 0307 	orr.w	r3, r3, #7
 8001d56:	b25b      	sxtb	r3, r3
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8001d5c:	4b10      	ldr	r3, [pc, #64]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	7818      	ldrb	r0, [r3, #0]
 8001d62:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	7c99      	ldrb	r1, [r3, #18]
 8001d68:	f107 030c 	add.w	r3, r7, #12
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	f003 fbda 	bl	8005526 <MPU_Write_Len>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d002      	beq.n	8001d7e <mpu_lp_accel_mode+0xd2>
        return -1;
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7c:	e00c      	b.n	8001d98 <mpu_lp_accel_mode+0xec>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001d80:	2208      	movs	r2, #8
 8001d82:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8001d84:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <mpu_lp_accel_mode+0xf4>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f000 fbc3 	bl	800251c <mpu_configure_fifo>

    return 0;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000000 	.word	0x20000000

08001da4 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8001daa:	4b7e      	ldr	r3, [pc, #504]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001dac:	7a9b      	ldrb	r3, [r3, #10]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d102      	bne.n	8001db8 <mpu_reset_fifo+0x14>
        return -1;
 8001db2:	f04f 33ff 	mov.w	r3, #4294967295
 8001db6:	e0f1      	b.n	8001f9c <mpu_reset_fifo+0x1f8>

    data = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001dbc:	4b79      	ldr	r3, [pc, #484]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	7818      	ldrb	r0, [r3, #0]
 8001dc2:	4b78      	ldr	r3, [pc, #480]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	7bd9      	ldrb	r1, [r3, #15]
 8001dc8:	1dfb      	adds	r3, r7, #7
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f003 fbab 	bl	8005526 <MPU_Write_Len>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d002      	beq.n	8001ddc <mpu_reset_fifo+0x38>
        return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dda:	e0df      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001ddc:	4b71      	ldr	r3, [pc, #452]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	7818      	ldrb	r0, [r3, #0]
 8001de2:	4b70      	ldr	r3, [pc, #448]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	7959      	ldrb	r1, [r3, #5]
 8001de8:	1dfb      	adds	r3, r7, #7
 8001dea:	2201      	movs	r2, #1
 8001dec:	f003 fb9b 	bl	8005526 <MPU_Write_Len>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <mpu_reset_fifo+0x58>
        return -1;
 8001df6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfa:	e0cf      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001dfc:	4b69      	ldr	r3, [pc, #420]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	7818      	ldrb	r0, [r3, #0]
 8001e02:	4b68      	ldr	r3, [pc, #416]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	7919      	ldrb	r1, [r3, #4]
 8001e08:	1dfb      	adds	r3, r7, #7
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f003 fb8b 	bl	8005526 <MPU_Write_Len>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d002      	beq.n	8001e1c <mpu_reset_fifo+0x78>
        return -1;
 8001e16:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1a:	e0bf      	b.n	8001f9c <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 8001e1c:	4b61      	ldr	r3, [pc, #388]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e1e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d05c      	beq.n	8001ee0 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 8001e26:	230c      	movs	r3, #12
 8001e28:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	7818      	ldrb	r0, [r3, #0]
 8001e30:	4b5c      	ldr	r3, [pc, #368]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	7919      	ldrb	r1, [r3, #4]
 8001e36:	1dfb      	adds	r3, r7, #7
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f003 fb74 	bl	8005526 <MPU_Write_Len>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d002      	beq.n	8001e4a <mpu_reset_fifo+0xa6>
            return -1;
 8001e44:	f04f 33ff 	mov.w	r3, #4294967295
 8001e48:	e0a8      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001e4a:	2032      	movs	r0, #50	@ 0x32
 8001e4c:	f004 fb36 	bl	80064bc <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8001e50:	23c0      	movs	r3, #192	@ 0xc0
 8001e52:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8001e54:	4b53      	ldr	r3, [pc, #332]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e56:	7a9b      	ldrb	r3, [r3, #10]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d004      	beq.n	8001e6a <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	f043 0320 	orr.w	r3, r3, #32
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001e6a:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	7818      	ldrb	r0, [r3, #0]
 8001e70:	4b4c      	ldr	r3, [pc, #304]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	7919      	ldrb	r1, [r3, #4]
 8001e76:	1dfb      	adds	r3, r7, #7
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f003 fb54 	bl	8005526 <MPU_Write_Len>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d002      	beq.n	8001e8a <mpu_reset_fifo+0xe6>
            return -1;
 8001e84:	f04f 33ff 	mov.w	r3, #4294967295
 8001e88:	e088      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8001e8a:	4b46      	ldr	r3, [pc, #280]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e8c:	7c5b      	ldrb	r3, [r3, #17]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8001e92:	2302      	movs	r3, #2
 8001e94:	71fb      	strb	r3, [r7, #7]
 8001e96:	e001      	b.n	8001e9c <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001e9c:	4b41      	ldr	r3, [pc, #260]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	7818      	ldrb	r0, [r3, #0]
 8001ea2:	4b40      	ldr	r3, [pc, #256]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	7bd9      	ldrb	r1, [r3, #15]
 8001ea8:	1dfb      	adds	r3, r7, #7
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f003 fb3b 	bl	8005526 <MPU_Write_Len>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d002      	beq.n	8001ebc <mpu_reset_fifo+0x118>
            return -1;
 8001eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eba:	e06f      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        data = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8001ec0:	4b38      	ldr	r3, [pc, #224]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	7818      	ldrb	r0, [r3, #0]
 8001ec6:	4b37      	ldr	r3, [pc, #220]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	7959      	ldrb	r1, [r3, #5]
 8001ecc:	1dfb      	adds	r3, r7, #7
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f003 fb29 	bl	8005526 <MPU_Write_Len>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d05f      	beq.n	8001f9a <mpu_reset_fifo+0x1f6>
            return -1;
 8001eda:	f04f 33ff 	mov.w	r3, #4294967295
 8001ede:	e05d      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8001ee0:	2304      	movs	r3, #4
 8001ee2:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001ee4:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	7818      	ldrb	r0, [r3, #0]
 8001eea:	4b2e      	ldr	r3, [pc, #184]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	7919      	ldrb	r1, [r3, #4]
 8001ef0:	1dfb      	adds	r3, r7, #7
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f003 fb17 	bl	8005526 <MPU_Write_Len>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d002      	beq.n	8001f04 <mpu_reset_fifo+0x160>
            return -1;
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
 8001f02:	e04b      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8001f04:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f06:	7c9b      	ldrb	r3, [r3, #18]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d105      	bne.n	8001f18 <mpu_reset_fifo+0x174>
 8001f0c:	4b25      	ldr	r3, [pc, #148]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f0e:	7a9b      	ldrb	r3, [r3, #10]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d102      	bne.n	8001f1e <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8001f18:	2340      	movs	r3, #64	@ 0x40
 8001f1a:	71fb      	strb	r3, [r7, #7]
 8001f1c:	e001      	b.n	8001f22 <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8001f1e:	2360      	movs	r3, #96	@ 0x60
 8001f20:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8001f22:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	7818      	ldrb	r0, [r3, #0]
 8001f28:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	7919      	ldrb	r1, [r3, #4]
 8001f2e:	1dfb      	adds	r3, r7, #7
 8001f30:	2201      	movs	r2, #1
 8001f32:	f003 faf8 	bl	8005526 <MPU_Write_Len>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <mpu_reset_fifo+0x19e>
            return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	e02c      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8001f42:	2032      	movs	r0, #50	@ 0x32
 8001f44:	f004 faba 	bl	80064bc <HAL_Delay>
        if (st.chip_cfg.int_enable)
 8001f48:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f4a:	7c5b      	ldrb	r3, [r3, #17]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8001f50:	2301      	movs	r3, #1
 8001f52:	71fb      	strb	r3, [r7, #7]
 8001f54:	e001      	b.n	8001f5a <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8001f5a:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	7818      	ldrb	r0, [r3, #0]
 8001f60:	4b10      	ldr	r3, [pc, #64]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	7bd9      	ldrb	r1, [r3, #15]
 8001f66:	1dfb      	adds	r3, r7, #7
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f003 fadc 	bl	8005526 <MPU_Write_Len>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d002      	beq.n	8001f7a <mpu_reset_fifo+0x1d6>
            return -1;
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295
 8001f78:	e010      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8001f7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	7818      	ldrb	r0, [r3, #0]
 8001f80:	4b08      	ldr	r3, [pc, #32]	@ (8001fa4 <mpu_reset_fifo+0x200>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	7959      	ldrb	r1, [r3, #5]
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <mpu_reset_fifo+0x204>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	f003 facc 	bl	8005526 <MPU_Write_Len>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <mpu_reset_fifo+0x1f6>
            return -1;
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	e000      	b.n	8001f9c <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	20000010 	.word	0x20000010

08001fac <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8001fb4:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <mpu_get_gyro_fsr+0x64>)
 8001fb6:	7a1b      	ldrb	r3, [r3, #8]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d81e      	bhi.n	8001ffa <mpu_get_gyro_fsr+0x4e>
 8001fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc4 <mpu_get_gyro_fsr+0x18>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08001fd5 	.word	0x08001fd5
 8001fc8:	08001fdd 	.word	0x08001fdd
 8001fcc:	08001fe7 	.word	0x08001fe7
 8001fd0:	08001ff1 	.word	0x08001ff1
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	22fa      	movs	r2, #250	@ 0xfa
 8001fd8:	801a      	strh	r2, [r3, #0]
        break;
 8001fda:	e012      	b.n	8002002 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001fe2:	801a      	strh	r2, [r3, #0]
        break;
 8001fe4:	e00d      	b.n	8002002 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001fec:	801a      	strh	r2, [r3, #0]
        break;
 8001fee:	e008      	b.n	8002002 <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001ff6:	801a      	strh	r2, [r3, #0]
        break;
 8001ff8:	e003      	b.n	8002002 <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	801a      	strh	r2, [r3, #0]
        break;
 8002000:	bf00      	nop
    }
    return 0;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	20000000 	.word	0x20000000

08002014 <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800201e:	4b26      	ldr	r3, [pc, #152]	@ (80020b8 <mpu_set_gyro_fsr+0xa4>)
 8002020:	7a9b      	ldrb	r3, [r3, #10]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d102      	bne.n	800202c <mpu_set_gyro_fsr+0x18>
        return -1;
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
 800202a:	e041      	b.n	80020b0 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 800202c:	88fb      	ldrh	r3, [r7, #6]
 800202e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002032:	d017      	beq.n	8002064 <mpu_set_gyro_fsr+0x50>
 8002034:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002038:	dc17      	bgt.n	800206a <mpu_set_gyro_fsr+0x56>
 800203a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800203e:	d00e      	beq.n	800205e <mpu_set_gyro_fsr+0x4a>
 8002040:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002044:	dc11      	bgt.n	800206a <mpu_set_gyro_fsr+0x56>
 8002046:	2bfa      	cmp	r3, #250	@ 0xfa
 8002048:	d003      	beq.n	8002052 <mpu_set_gyro_fsr+0x3e>
 800204a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800204e:	d003      	beq.n	8002058 <mpu_set_gyro_fsr+0x44>
 8002050:	e00b      	b.n	800206a <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8002052:	2300      	movs	r3, #0
 8002054:	73fb      	strb	r3, [r7, #15]
        break;
 8002056:	e00b      	b.n	8002070 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8002058:	2308      	movs	r3, #8
 800205a:	73fb      	strb	r3, [r7, #15]
        break;
 800205c:	e008      	b.n	8002070 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 800205e:	2310      	movs	r3, #16
 8002060:	73fb      	strb	r3, [r7, #15]
        break;
 8002062:	e005      	b.n	8002070 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002064:	2318      	movs	r3, #24
 8002066:	73fb      	strb	r3, [r7, #15]
        break;
 8002068:	e002      	b.n	8002070 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 800206a:	f04f 33ff 	mov.w	r3, #4294967295
 800206e:	e01f      	b.n	80020b0 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <mpu_set_gyro_fsr+0xa4>)
 8002072:	7a1a      	ldrb	r2, [r3, #8]
 8002074:	7bfb      	ldrb	r3, [r7, #15]
 8002076:	08db      	lsrs	r3, r3, #3
 8002078:	b2db      	uxtb	r3, r3
 800207a:	429a      	cmp	r2, r3
 800207c:	d101      	bne.n	8002082 <mpu_set_gyro_fsr+0x6e>
        return 0;
 800207e:	2300      	movs	r3, #0
 8002080:	e016      	b.n	80020b0 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <mpu_set_gyro_fsr+0xa4>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	7818      	ldrb	r0, [r3, #0]
 8002088:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <mpu_set_gyro_fsr+0xa4>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	7999      	ldrb	r1, [r3, #6]
 800208e:	f107 030f 	add.w	r3, r7, #15
 8002092:	2201      	movs	r2, #1
 8002094:	f003 fa47 	bl	8005526 <MPU_Write_Len>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <mpu_set_gyro_fsr+0x90>
        return -1;
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	e005      	b.n	80020b0 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	08db      	lsrs	r3, r3, #3
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <mpu_set_gyro_fsr+0xa4>)
 80020ac:	721a      	strb	r2, [r3, #8]
    return 0;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3710      	adds	r7, #16
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000000 	.word	0x20000000

080020bc <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80020c4:	4b19      	ldr	r3, [pc, #100]	@ (800212c <mpu_get_accel_fsr+0x70>)
 80020c6:	7a5b      	ldrb	r3, [r3, #9]
 80020c8:	2b03      	cmp	r3, #3
 80020ca:	d81b      	bhi.n	8002104 <mpu_get_accel_fsr+0x48>
 80020cc:	a201      	add	r2, pc, #4	@ (adr r2, 80020d4 <mpu_get_accel_fsr+0x18>)
 80020ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d2:	bf00      	nop
 80020d4:	080020e5 	.word	0x080020e5
 80020d8:	080020ed 	.word	0x080020ed
 80020dc:	080020f5 	.word	0x080020f5
 80020e0:	080020fd 	.word	0x080020fd
    case INV_FSR_2G:
        fsr[0] = 2;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2202      	movs	r2, #2
 80020e8:	701a      	strb	r2, [r3, #0]
        break;
 80020ea:	e00e      	b.n	800210a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2204      	movs	r2, #4
 80020f0:	701a      	strb	r2, [r3, #0]
        break;
 80020f2:	e00a      	b.n	800210a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2208      	movs	r2, #8
 80020f8:	701a      	strb	r2, [r3, #0]
        break;
 80020fa:	e006      	b.n	800210a <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2210      	movs	r2, #16
 8002100:	701a      	strb	r2, [r3, #0]
        break;
 8002102:	e002      	b.n	800210a <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002104:	f04f 33ff 	mov.w	r3, #4294967295
 8002108:	e00a      	b.n	8002120 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 800210a:	4b08      	ldr	r3, [pc, #32]	@ (800212c <mpu_get_accel_fsr+0x70>)
 800210c:	7cdb      	ldrb	r3, [r3, #19]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	b2da      	uxtb	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	701a      	strb	r2, [r3, #0]
    return 0;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000000 	.word	0x20000000

08002130 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800213a:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <mpu_set_accel_fsr+0xcc>)
 800213c:	7a9b      	ldrb	r3, [r3, #10]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d102      	bne.n	8002148 <mpu_set_accel_fsr+0x18>
        return -1;
 8002142:	f04f 33ff 	mov.w	r3, #4294967295
 8002146:	e054      	b.n	80021f2 <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	3b02      	subs	r3, #2
 800214c:	2b0e      	cmp	r3, #14
 800214e:	d82d      	bhi.n	80021ac <mpu_set_accel_fsr+0x7c>
 8002150:	a201      	add	r2, pc, #4	@ (adr r2, 8002158 <mpu_set_accel_fsr+0x28>)
 8002152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002156:	bf00      	nop
 8002158:	08002195 	.word	0x08002195
 800215c:	080021ad 	.word	0x080021ad
 8002160:	0800219b 	.word	0x0800219b
 8002164:	080021ad 	.word	0x080021ad
 8002168:	080021ad 	.word	0x080021ad
 800216c:	080021ad 	.word	0x080021ad
 8002170:	080021a1 	.word	0x080021a1
 8002174:	080021ad 	.word	0x080021ad
 8002178:	080021ad 	.word	0x080021ad
 800217c:	080021ad 	.word	0x080021ad
 8002180:	080021ad 	.word	0x080021ad
 8002184:	080021ad 	.word	0x080021ad
 8002188:	080021ad 	.word	0x080021ad
 800218c:	080021ad 	.word	0x080021ad
 8002190:	080021a7 	.word	0x080021a7
    case 2:
        data = INV_FSR_2G << 3;
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]
        break;
 8002198:	e00b      	b.n	80021b2 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 800219a:	2308      	movs	r3, #8
 800219c:	73fb      	strb	r3, [r7, #15]
        break;
 800219e:	e008      	b.n	80021b2 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 80021a0:	2310      	movs	r3, #16
 80021a2:	73fb      	strb	r3, [r7, #15]
        break;
 80021a4:	e005      	b.n	80021b2 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 80021a6:	2318      	movs	r3, #24
 80021a8:	73fb      	strb	r3, [r7, #15]
        break;
 80021aa:	e002      	b.n	80021b2 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 80021ac:	f04f 33ff 	mov.w	r3, #4294967295
 80021b0:	e01f      	b.n	80021f2 <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 80021b2:	4b12      	ldr	r3, [pc, #72]	@ (80021fc <mpu_set_accel_fsr+0xcc>)
 80021b4:	7a5a      	ldrb	r2, [r3, #9]
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	08db      	lsrs	r3, r3, #3
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	429a      	cmp	r2, r3
 80021be:	d101      	bne.n	80021c4 <mpu_set_accel_fsr+0x94>
        return 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	e016      	b.n	80021f2 <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 80021c4:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <mpu_set_accel_fsr+0xcc>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	7818      	ldrb	r0, [r3, #0]
 80021ca:	4b0c      	ldr	r3, [pc, #48]	@ (80021fc <mpu_set_accel_fsr+0xcc>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	79d9      	ldrb	r1, [r3, #7]
 80021d0:	f107 030f 	add.w	r3, r7, #15
 80021d4:	2201      	movs	r2, #1
 80021d6:	f003 f9a6 	bl	8005526 <MPU_Write_Len>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <mpu_set_accel_fsr+0xb6>
        return -1;
 80021e0:	f04f 33ff 	mov.w	r3, #4294967295
 80021e4:	e005      	b.n	80021f2 <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	08db      	lsrs	r3, r3, #3
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b03      	ldr	r3, [pc, #12]	@ (80021fc <mpu_set_accel_fsr+0xcc>)
 80021ee:	725a      	strb	r2, [r3, #9]
    return 0;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000000 	.word	0x20000000

08002200 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8002208:	4b1a      	ldr	r3, [pc, #104]	@ (8002274 <mpu_get_lpf+0x74>)
 800220a:	7adb      	ldrb	r3, [r3, #11]
 800220c:	3b01      	subs	r3, #1
 800220e:	2b05      	cmp	r3, #5
 8002210:	d826      	bhi.n	8002260 <mpu_get_lpf+0x60>
 8002212:	a201      	add	r2, pc, #4	@ (adr r2, 8002218 <mpu_get_lpf+0x18>)
 8002214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002218:	08002231 	.word	0x08002231
 800221c:	08002239 	.word	0x08002239
 8002220:	08002241 	.word	0x08002241
 8002224:	08002249 	.word	0x08002249
 8002228:	08002251 	.word	0x08002251
 800222c:	08002259 	.word	0x08002259
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	22bc      	movs	r2, #188	@ 0xbc
 8002234:	801a      	strh	r2, [r3, #0]
        break;
 8002236:	e017      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2262      	movs	r2, #98	@ 0x62
 800223c:	801a      	strh	r2, [r3, #0]
        break;
 800223e:	e013      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	222a      	movs	r2, #42	@ 0x2a
 8002244:	801a      	strh	r2, [r3, #0]
        break;
 8002246:	e00f      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2214      	movs	r2, #20
 800224c:	801a      	strh	r2, [r3, #0]
        break;
 800224e:	e00b      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	220a      	movs	r2, #10
 8002254:	801a      	strh	r2, [r3, #0]
        break;
 8002256:	e007      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2205      	movs	r2, #5
 800225c:	801a      	strh	r2, [r3, #0]
        break;
 800225e:	e003      	b.n	8002268 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	801a      	strh	r2, [r3, #0]
        break;
 8002266:	bf00      	nop
    }
    return 0;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	20000000 	.word	0x20000000

08002278 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002282:	4b23      	ldr	r3, [pc, #140]	@ (8002310 <mpu_set_lpf+0x98>)
 8002284:	7a9b      	ldrb	r3, [r3, #10]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d102      	bne.n	8002290 <mpu_set_lpf+0x18>
        return -1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e03b      	b.n	8002308 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8002290:	88fb      	ldrh	r3, [r7, #6]
 8002292:	2bbb      	cmp	r3, #187	@ 0xbb
 8002294:	d902      	bls.n	800229c <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8002296:	2301      	movs	r3, #1
 8002298:	73fb      	strb	r3, [r7, #15]
 800229a:	e019      	b.n	80022d0 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 800229c:	88fb      	ldrh	r3, [r7, #6]
 800229e:	2b61      	cmp	r3, #97	@ 0x61
 80022a0:	d902      	bls.n	80022a8 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 80022a2:	2302      	movs	r3, #2
 80022a4:	73fb      	strb	r3, [r7, #15]
 80022a6:	e013      	b.n	80022d0 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	2b29      	cmp	r3, #41	@ 0x29
 80022ac:	d902      	bls.n	80022b4 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 80022ae:	2303      	movs	r3, #3
 80022b0:	73fb      	strb	r3, [r7, #15]
 80022b2:	e00d      	b.n	80022d0 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 80022b4:	88fb      	ldrh	r3, [r7, #6]
 80022b6:	2b13      	cmp	r3, #19
 80022b8:	d902      	bls.n	80022c0 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 80022ba:	2304      	movs	r3, #4
 80022bc:	73fb      	strb	r3, [r7, #15]
 80022be:	e007      	b.n	80022d0 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	2b09      	cmp	r3, #9
 80022c4:	d902      	bls.n	80022cc <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 80022c6:	2305      	movs	r3, #5
 80022c8:	73fb      	strb	r3, [r7, #15]
 80022ca:	e001      	b.n	80022d0 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 80022cc:	2306      	movs	r3, #6
 80022ce:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 80022d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002310 <mpu_set_lpf+0x98>)
 80022d2:	7ada      	ldrb	r2, [r3, #11]
 80022d4:	7bfb      	ldrb	r3, [r7, #15]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d101      	bne.n	80022de <mpu_set_lpf+0x66>
        return 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	e014      	b.n	8002308 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 80022de:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <mpu_set_lpf+0x98>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	7818      	ldrb	r0, [r3, #0]
 80022e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002310 <mpu_set_lpf+0x98>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	7899      	ldrb	r1, [r3, #2]
 80022ea:	f107 030f 	add.w	r3, r7, #15
 80022ee:	2201      	movs	r2, #1
 80022f0:	f003 f919 	bl	8005526 <MPU_Write_Len>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <mpu_set_lpf+0x88>
        return -1;
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295
 80022fe:	e003      	b.n	8002308 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8002300:	7bfa      	ldrb	r2, [r7, #15]
 8002302:	4b03      	ldr	r3, [pc, #12]	@ (8002310 <mpu_set_lpf+0x98>)
 8002304:	72da      	strb	r2, [r3, #11]
    return 0;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	20000000 	.word	0x20000000

08002314 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 800231c:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <mpu_get_sample_rate+0x2c>)
 800231e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002322:	2b00      	cmp	r3, #0
 8002324:	d002      	beq.n	800232c <mpu_get_sample_rate+0x18>
        return -1;
 8002326:	f04f 33ff 	mov.w	r3, #4294967295
 800232a:	e004      	b.n	8002336 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 800232c:	4b04      	ldr	r3, [pc, #16]	@ (8002340 <mpu_get_sample_rate+0x2c>)
 800232e:	89da      	ldrh	r2, [r3, #14]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	801a      	strh	r2, [r3, #0]
    return 0;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	20000000 	.word	0x20000000

08002344 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800234e:	4b2f      	ldr	r3, [pc, #188]	@ (800240c <mpu_set_sample_rate+0xc8>)
 8002350:	7a9b      	ldrb	r3, [r3, #10]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <mpu_set_sample_rate+0x18>
        return -1;
 8002356:	f04f 33ff 	mov.w	r3, #4294967295
 800235a:	e053      	b.n	8002404 <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 800235c:	4b2b      	ldr	r3, [pc, #172]	@ (800240c <mpu_set_sample_rate+0xc8>)
 800235e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <mpu_set_sample_rate+0x28>
        return -1;
 8002366:	f04f 33ff 	mov.w	r3, #4294967295
 800236a:	e04b      	b.n	8002404 <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 800236c:	4b27      	ldr	r3, [pc, #156]	@ (800240c <mpu_set_sample_rate+0xc8>)
 800236e:	7d1b      	ldrb	r3, [r3, #20]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d00f      	beq.n	8002394 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d009      	beq.n	800238e <mpu_set_sample_rate+0x4a>
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	2b28      	cmp	r3, #40	@ 0x28
 800237e:	d806      	bhi.n	800238e <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff fc91 	bl	8001cac <mpu_lp_accel_mode>
                return 0;
 800238a:	2300      	movs	r3, #0
 800238c:	e03a      	b.n	8002404 <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 800238e:	2000      	movs	r0, #0
 8002390:	f7ff fc8c 	bl	8001cac <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002394:	88fb      	ldrh	r3, [r7, #6]
 8002396:	2b03      	cmp	r3, #3
 8002398:	d802      	bhi.n	80023a0 <mpu_set_sample_rate+0x5c>
            rate = 4;
 800239a:	2304      	movs	r3, #4
 800239c:	80fb      	strh	r3, [r7, #6]
 800239e:	e006      	b.n	80023ae <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023a6:	d902      	bls.n	80023ae <mpu_set_sample_rate+0x6a>
            rate = 1000;
 80023a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ac:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 80023c0:	4b12      	ldr	r3, [pc, #72]	@ (800240c <mpu_set_sample_rate+0xc8>)
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	7818      	ldrb	r0, [r3, #0]
 80023c6:	4b11      	ldr	r3, [pc, #68]	@ (800240c <mpu_set_sample_rate+0xc8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	7859      	ldrb	r1, [r3, #1]
 80023cc:	f107 030f 	add.w	r3, r7, #15
 80023d0:	2201      	movs	r2, #1
 80023d2:	f003 f8a8 	bl	8005526 <MPU_Write_Len>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <mpu_set_sample_rate+0x9e>
            return -1;
 80023dc:	f04f 33ff 	mov.w	r3, #4294967295
 80023e0:	e010      	b.n	8002404 <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
 80023e4:	3301      	adds	r3, #1
 80023e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80023ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80023ee:	b29a      	uxth	r2, r3
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <mpu_set_sample_rate+0xc8>)
 80023f2:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 80023f4:	4b05      	ldr	r3, [pc, #20]	@ (800240c <mpu_set_sample_rate+0xc8>)
 80023f6:	89db      	ldrh	r3, [r3, #14]
 80023f8:	085b      	lsrs	r3, r3, #1
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff3b 	bl	8002278 <mpu_set_lpf>
        return 0;
 8002402:	2300      	movs	r3, #0
    }
}
 8002404:	4618      	mov	r0, r3
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000000 	.word	0x20000000

08002410 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002418:	4b14      	ldr	r3, [pc, #80]	@ (800246c <mpu_get_gyro_sens+0x5c>)
 800241a:	7a1b      	ldrb	r3, [r3, #8]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d81b      	bhi.n	8002458 <mpu_get_gyro_sens+0x48>
 8002420:	a201      	add	r2, pc, #4	@ (adr r2, 8002428 <mpu_get_gyro_sens+0x18>)
 8002422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002426:	bf00      	nop
 8002428:	08002439 	.word	0x08002439
 800242c:	08002441 	.word	0x08002441
 8002430:	08002449 	.word	0x08002449
 8002434:	08002451 	.word	0x08002451
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a0d      	ldr	r2, [pc, #52]	@ (8002470 <mpu_get_gyro_sens+0x60>)
 800243c:	601a      	str	r2, [r3, #0]
        break;
 800243e:	e00e      	b.n	800245e <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a0c      	ldr	r2, [pc, #48]	@ (8002474 <mpu_get_gyro_sens+0x64>)
 8002444:	601a      	str	r2, [r3, #0]
        break;
 8002446:	e00a      	b.n	800245e <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a0b      	ldr	r2, [pc, #44]	@ (8002478 <mpu_get_gyro_sens+0x68>)
 800244c:	601a      	str	r2, [r3, #0]
        break;
 800244e:	e006      	b.n	800245e <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a0a      	ldr	r2, [pc, #40]	@ (800247c <mpu_get_gyro_sens+0x6c>)
 8002454:	601a      	str	r2, [r3, #0]
        break;
 8002456:	e002      	b.n	800245e <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002458:	f04f 33ff 	mov.w	r3, #4294967295
 800245c:	e000      	b.n	8002460 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000000 	.word	0x20000000
 8002470:	43030000 	.word	0x43030000
 8002474:	42830000 	.word	0x42830000
 8002478:	42033333 	.word	0x42033333
 800247c:	41833333 	.word	0x41833333

08002480 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002488:	4b1b      	ldr	r3, [pc, #108]	@ (80024f8 <mpu_get_accel_sens+0x78>)
 800248a:	7a5b      	ldrb	r3, [r3, #9]
 800248c:	2b03      	cmp	r3, #3
 800248e:	d81f      	bhi.n	80024d0 <mpu_get_accel_sens+0x50>
 8002490:	a201      	add	r2, pc, #4	@ (adr r2, 8002498 <mpu_get_accel_sens+0x18>)
 8002492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002496:	bf00      	nop
 8002498:	080024a9 	.word	0x080024a9
 800249c:	080024b3 	.word	0x080024b3
 80024a0:	080024bd 	.word	0x080024bd
 80024a4:	080024c7 	.word	0x080024c7
    case INV_FSR_2G:
        sens[0] = 16384;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024ae:	801a      	strh	r2, [r3, #0]
        break;
 80024b0:	e011      	b.n	80024d6 <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 80024b8:	801a      	strh	r2, [r3, #0]
        break;
 80024ba:	e00c      	b.n	80024d6 <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024c2:	801a      	strh	r2, [r3, #0]
        break;
 80024c4:	e007      	b.n	80024d6 <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024cc:	801a      	strh	r2, [r3, #0]
        break;
 80024ce:	e002      	b.n	80024d6 <mpu_get_accel_sens+0x56>
    default:
        return -1;
 80024d0:	f04f 33ff 	mov.w	r3, #4294967295
 80024d4:	e00a      	b.n	80024ec <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 80024d6:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <mpu_get_accel_sens+0x78>)
 80024d8:	7cdb      	ldrb	r3, [r3, #19]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d005      	beq.n	80024ea <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	085b      	lsrs	r3, r3, #1
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	801a      	strh	r2, [r3, #0]
    return 0;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000000 	.word	0x20000000

080024fc <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <mpu_get_fifo_config+0x1c>)
 8002506:	7c1a      	ldrb	r2, [r3, #16]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	701a      	strb	r2, [r3, #0]
    return 0;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr
 8002518:	20000000 	.word	0x20000000

0800251c <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002532:	4b22      	ldr	r3, [pc, #136]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002534:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <mpu_configure_fifo+0x24>
        return 0;
 800253c:	2300      	movs	r3, #0
 800253e:	e038      	b.n	80025b2 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002540:	4b1e      	ldr	r3, [pc, #120]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002542:	7a9b      	ldrb	r3, [r3, #10]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d102      	bne.n	800254e <mpu_configure_fifo+0x32>
            return -1;
 8002548:	f04f 33ff 	mov.w	r3, #4294967295
 800254c:	e031      	b.n	80025b2 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 800254e:	4b1b      	ldr	r3, [pc, #108]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002550:	7c1b      	ldrb	r3, [r3, #16]
 8002552:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002556:	7a9a      	ldrb	r2, [r3, #10]
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	4013      	ands	r3, r2
 800255c:	b2da      	uxtb	r2, r3
 800255e:	4b17      	ldr	r3, [pc, #92]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002560:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002564:	7c1b      	ldrb	r3, [r3, #16]
 8002566:	79fa      	ldrb	r2, [r7, #7]
 8002568:	429a      	cmp	r2, r3
 800256a:	d003      	beq.n	8002574 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	e001      	b.n	8002578 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <mpu_configure_fifo+0x6a>
 800257e:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <mpu_configure_fifo+0xa0>)
 8002580:	7d1b      	ldrb	r3, [r3, #20]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002586:	2001      	movs	r0, #1
 8002588:	f7ff fa34 	bl	80019f4 <set_int_enable>
 800258c:	e002      	b.n	8002594 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 800258e:	2000      	movs	r0, #0
 8002590:	f7ff fa30 	bl	80019f4 <set_int_enable>
        if (sensors) {
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00a      	beq.n	80025b0 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 800259a:	f7ff fc03 	bl	8001da4 <mpu_reset_fifo>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80025a4:	4a05      	ldr	r2, [pc, #20]	@ (80025bc <mpu_configure_fifo+0xa0>)
 80025a6:	7afb      	ldrb	r3, [r7, #11]
 80025a8:	7413      	strb	r3, [r2, #16]
                return -1;
 80025aa:	f04f 33ff 	mov.w	r3, #4294967295
 80025ae:	e000      	b.n	80025b2 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 80025b0:	68fb      	ldr	r3, [r7, #12]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000000 	.word	0x20000000

080025c0 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d002      	beq.n	80025da <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 80025d4:	2301      	movs	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	e007      	b.n	80025ea <mpu_set_sensors+0x2a>
    else if (sensors)
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d002      	beq.n	80025e6 <mpu_set_sensors+0x26>
        data = 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	73fb      	strb	r3, [r7, #15]
 80025e4:	e001      	b.n	80025ea <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 80025e6:	2340      	movs	r3, #64	@ 0x40
 80025e8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 80025ea:	4b37      	ldr	r3, [pc, #220]	@ (80026c8 <mpu_set_sensors+0x108>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	7818      	ldrb	r0, [r3, #0]
 80025f0:	4b35      	ldr	r3, [pc, #212]	@ (80026c8 <mpu_set_sensors+0x108>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	7c99      	ldrb	r1, [r3, #18]
 80025f6:	f107 030f 	add.w	r3, r7, #15
 80025fa:	2201      	movs	r2, #1
 80025fc:	f002 ff93 	bl	8005526 <MPU_Write_Len>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 8002606:	4b30      	ldr	r3, [pc, #192]	@ (80026c8 <mpu_set_sensors+0x108>)
 8002608:	2200      	movs	r2, #0
 800260a:	729a      	strb	r2, [r3, #10]
        return -1;
 800260c:	f04f 33ff 	mov.w	r3, #4294967295
 8002610:	e056      	b.n	80026c0 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8002612:	7bfb      	ldrb	r3, [r7, #15]
 8002614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002618:	b2da      	uxtb	r2, r3
 800261a:	4b2b      	ldr	r3, [pc, #172]	@ (80026c8 <mpu_set_sensors+0x108>)
 800261c:	731a      	strb	r2, [r3, #12]

    data = 0;
 800261e:	2300      	movs	r3, #0
 8002620:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8002622:	79fb      	ldrb	r3, [r7, #7]
 8002624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d104      	bne.n	8002636 <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 800262c:	7bfb      	ldrb	r3, [r7, #15]
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	b2db      	uxtb	r3, r3
 8002634:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	f003 0320 	and.w	r3, r3, #32
 800263c:	2b00      	cmp	r3, #0
 800263e:	d104      	bne.n	800264a <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	f043 0302 	orr.w	r3, r3, #2
 8002646:	b2db      	uxtb	r3, r3
 8002648:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	f003 0310 	and.w	r3, r3, #16
 8002650:	2b00      	cmp	r3, #0
 8002652:	d104      	bne.n	800265e <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	f043 0301 	orr.w	r3, r3, #1
 800265a:	b2db      	uxtb	r3, r3
 800265c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d104      	bne.n	8002672 <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800266e:	b2db      	uxtb	r3, r3
 8002670:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8002672:	4b15      	ldr	r3, [pc, #84]	@ (80026c8 <mpu_set_sensors+0x108>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	7818      	ldrb	r0, [r3, #0]
 8002678:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <mpu_set_sensors+0x108>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	7cd9      	ldrb	r1, [r3, #19]
 800267e:	f107 030f 	add.w	r3, r7, #15
 8002682:	2201      	movs	r2, #1
 8002684:	f002 ff4f 	bl	8005526 <MPU_Write_Len>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 800268e:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <mpu_set_sensors+0x108>)
 8002690:	2200      	movs	r2, #0
 8002692:	729a      	strb	r2, [r3, #10]
        return -1;
 8002694:	f04f 33ff 	mov.w	r3, #4294967295
 8002698:	e012      	b.n	80026c0 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <mpu_set_sensors+0xec>
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d002      	beq.n	80026ac <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80026a6:	2000      	movs	r0, #0
 80026a8:	f000 f954 	bl	8002954 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80026ac:	4a06      	ldr	r2, [pc, #24]	@ (80026c8 <mpu_set_sensors+0x108>)
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80026b2:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <mpu_set_sensors+0x108>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80026b8:	2032      	movs	r0, #50	@ 0x32
 80026ba:	f003 feff 	bl	80064bc <HAL_Delay>
    return 0;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	20000000 	.word	0x20000000

080026cc <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
                         unsigned char *more)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 80026da:	4b3a      	ldr	r3, [pc, #232]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 80026dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d102      	bne.n	80026ea <mpu_read_fifo_stream+0x1e>
        return -1;
 80026e4:	f04f 33ff 	mov.w	r3, #4294967295
 80026e8:	e068      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 80026ea:	4b36      	ldr	r3, [pc, #216]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 80026ec:	7a9b      	ldrb	r3, [r3, #10]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d102      	bne.n	80026f8 <mpu_read_fifo_stream+0x2c>
        return -1;
 80026f2:	f04f 33ff 	mov.w	r3, #4294967295
 80026f6:	e061      	b.n	80027bc <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 80026f8:	4b32      	ldr	r3, [pc, #200]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	7818      	ldrb	r0, [r3, #0]
 80026fe:	4b31      	ldr	r3, [pc, #196]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	7a99      	ldrb	r1, [r3, #10]
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	2202      	movs	r2, #2
 800270a:	f002 ff4e 	bl	80055aa <MPU_Read_Len>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <mpu_read_fifo_stream+0x4e>
        return -1;
 8002714:	f04f 33ff 	mov.w	r3, #4294967295
 8002718:	e050      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 800271a:	7d3b      	ldrb	r3, [r7, #20]
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	b21a      	sxth	r2, r3
 8002720:	7d7b      	ldrb	r3, [r7, #21]
 8002722:	b21b      	sxth	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	b21b      	sxth	r3, r3
 8002728:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 800272a:	8afa      	ldrh	r2, [r7, #22]
 800272c:	89fb      	ldrh	r3, [r7, #14]
 800272e:	429a      	cmp	r2, r3
 8002730:	d205      	bcs.n	800273e <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
        return -1;
 8002738:	f04f 33ff 	mov.w	r3, #4294967295
 800273c:	e03e      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 800273e:	4b21      	ldr	r3, [pc, #132]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	885b      	ldrh	r3, [r3, #2]
 8002744:	085b      	lsrs	r3, r3, #1
 8002746:	b29b      	uxth	r3, r3
 8002748:	8afa      	ldrh	r2, [r7, #22]
 800274a:	429a      	cmp	r2, r3
 800274c:	d91a      	bls.n	8002784 <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 800274e:	4b1d      	ldr	r3, [pc, #116]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	7818      	ldrb	r0, [r3, #0]
 8002754:	4b1b      	ldr	r3, [pc, #108]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	7c59      	ldrb	r1, [r3, #17]
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	2201      	movs	r2, #1
 8002760:	f002 ff23 	bl	80055aa <MPU_Read_Len>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <mpu_read_fifo_stream+0xa4>
            return -1;
 800276a:	f04f 33ff 	mov.w	r3, #4294967295
 800276e:	e025      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8002770:	7d3b      	ldrb	r3, [r7, #20]
 8002772:	f003 0310 	and.w	r3, r3, #16
 8002776:	2b00      	cmp	r3, #0
 8002778:	d004      	beq.n	8002784 <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 800277a:	f7ff fb13 	bl	8001da4 <mpu_reset_fifo>
            return -2;
 800277e:	f06f 0301 	mvn.w	r3, #1
 8002782:	e01b      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	7818      	ldrb	r0, [r3, #0]
 800278a:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <mpu_read_fifo_stream+0xf8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	7ad9      	ldrb	r1, [r3, #11]
 8002790:	89fb      	ldrh	r3, [r7, #14]
 8002792:	b2da      	uxtb	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f002 ff08 	bl	80055aa <MPU_Read_Len>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d002      	beq.n	80027a6 <mpu_read_fifo_stream+0xda>
        return -1;
 80027a0:	f04f 33ff 	mov.w	r3, #4294967295
 80027a4:	e00a      	b.n	80027bc <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 80027a6:	8afa      	ldrh	r2, [r7, #22]
 80027a8:	89fb      	ldrh	r3, [r7, #14]
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	3b01      	subs	r3, #1
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	701a      	strb	r2, [r3, #0]
    return 0;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000000 	.word	0x20000000

080027c8 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80027d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002950 <mpu_set_bypass+0x188>)
 80027d4:	7c9b      	ldrb	r3, [r3, #18]
 80027d6:	79fa      	ldrb	r2, [r7, #7]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d101      	bne.n	80027e0 <mpu_set_bypass+0x18>
        return 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	e0b2      	b.n	8002946 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d050      	beq.n	8002888 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80027e6:	4b5a      	ldr	r3, [pc, #360]	@ (8002950 <mpu_set_bypass+0x188>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	7818      	ldrb	r0, [r3, #0]
 80027ec:	4b58      	ldr	r3, [pc, #352]	@ (8002950 <mpu_set_bypass+0x188>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	7919      	ldrb	r1, [r3, #4]
 80027f2:	f107 030f 	add.w	r3, r7, #15
 80027f6:	2201      	movs	r2, #1
 80027f8:	f002 fed7 	bl	80055aa <MPU_Read_Len>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <mpu_set_bypass+0x40>
            return -1;
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	e09e      	b.n	8002946 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	f023 0320 	bic.w	r3, r3, #32
 800280e:	b2db      	uxtb	r3, r3
 8002810:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002812:	4b4f      	ldr	r3, [pc, #316]	@ (8002950 <mpu_set_bypass+0x188>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	7818      	ldrb	r0, [r3, #0]
 8002818:	4b4d      	ldr	r3, [pc, #308]	@ (8002950 <mpu_set_bypass+0x188>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	7919      	ldrb	r1, [r3, #4]
 800281e:	f107 030f 	add.w	r3, r7, #15
 8002822:	2201      	movs	r2, #1
 8002824:	f002 fe7f 	bl	8005526 <MPU_Write_Len>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d002      	beq.n	8002834 <mpu_set_bypass+0x6c>
            return -1;
 800282e:	f04f 33ff 	mov.w	r3, #4294967295
 8002832:	e088      	b.n	8002946 <mpu_set_bypass+0x17e>
        delay_ms(3);
 8002834:	2003      	movs	r0, #3
 8002836:	f003 fe41 	bl	80064bc <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 800283a:	2302      	movs	r3, #2
 800283c:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 800283e:	4b44      	ldr	r3, [pc, #272]	@ (8002950 <mpu_set_bypass+0x188>)
 8002840:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002844:	2b00      	cmp	r3, #0
 8002846:	d004      	beq.n	8002852 <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
 800284a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800284e:	b2db      	uxtb	r3, r3
 8002850:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002852:	4b3f      	ldr	r3, [pc, #252]	@ (8002950 <mpu_set_bypass+0x188>)
 8002854:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800285c:	7bfb      	ldrb	r3, [r7, #15]
 800285e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002862:	b2db      	uxtb	r3, r3
 8002864:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8002866:	4b3a      	ldr	r3, [pc, #232]	@ (8002950 <mpu_set_bypass+0x188>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	7818      	ldrb	r0, [r3, #0]
 800286c:	4b38      	ldr	r3, [pc, #224]	@ (8002950 <mpu_set_bypass+0x188>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	7d19      	ldrb	r1, [r3, #20]
 8002872:	f107 030f 	add.w	r3, r7, #15
 8002876:	2201      	movs	r2, #1
 8002878:	f002 fe55 	bl	8005526 <MPU_Write_Len>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d05d      	beq.n	800293e <mpu_set_bypass+0x176>
            return -1;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e05e      	b.n	8002946 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8002888:	4b31      	ldr	r3, [pc, #196]	@ (8002950 <mpu_set_bypass+0x188>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	7818      	ldrb	r0, [r3, #0]
 800288e:	4b30      	ldr	r3, [pc, #192]	@ (8002950 <mpu_set_bypass+0x188>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	7919      	ldrb	r1, [r3, #4]
 8002894:	f107 030f 	add.w	r3, r7, #15
 8002898:	2201      	movs	r2, #1
 800289a:	f002 fe86 	bl	80055aa <MPU_Read_Len>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d002      	beq.n	80028aa <mpu_set_bypass+0xe2>
            return -1;
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295
 80028a8:	e04d      	b.n	8002946 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80028aa:	4b29      	ldr	r3, [pc, #164]	@ (8002950 <mpu_set_bypass+0x188>)
 80028ac:	7a9b      	ldrb	r3, [r3, #10]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d005      	beq.n	80028c2 <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 80028b6:	7bfb      	ldrb	r3, [r7, #15]
 80028b8:	f043 0320 	orr.w	r3, r3, #32
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	73fb      	strb	r3, [r7, #15]
 80028c0:	e004      	b.n	80028cc <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	f023 0320 	bic.w	r3, r3, #32
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80028cc:	4b20      	ldr	r3, [pc, #128]	@ (8002950 <mpu_set_bypass+0x188>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	7818      	ldrb	r0, [r3, #0]
 80028d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002950 <mpu_set_bypass+0x188>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	7919      	ldrb	r1, [r3, #4]
 80028d8:	f107 030f 	add.w	r3, r7, #15
 80028dc:	2201      	movs	r2, #1
 80028de:	f002 fe22 	bl	8005526 <MPU_Write_Len>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <mpu_set_bypass+0x126>
            return -1;
 80028e8:	f04f 33ff 	mov.w	r3, #4294967295
 80028ec:	e02b      	b.n	8002946 <mpu_set_bypass+0x17e>
        delay_ms(3);
 80028ee:	2003      	movs	r0, #3
 80028f0:	f003 fde4 	bl	80064bc <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 80028f4:	4b16      	ldr	r3, [pc, #88]	@ (8002950 <mpu_set_bypass+0x188>)
 80028f6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 80028fe:	2380      	movs	r3, #128	@ 0x80
 8002900:	73fb      	strb	r3, [r7, #15]
 8002902:	e001      	b.n	8002908 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8002904:	2300      	movs	r3, #0
 8002906:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8002908:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <mpu_set_bypass+0x188>)
 800290a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800290e:	2b00      	cmp	r3, #0
 8002910:	d004      	beq.n	800291c <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002918:	b2db      	uxtb	r3, r3
 800291a:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <mpu_set_bypass+0x188>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	7818      	ldrb	r0, [r3, #0]
 8002922:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <mpu_set_bypass+0x188>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	7d19      	ldrb	r1, [r3, #20]
 8002928:	f107 030f 	add.w	r3, r7, #15
 800292c:	2201      	movs	r2, #1
 800292e:	f002 fdfa 	bl	8005526 <MPU_Write_Len>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <mpu_set_bypass+0x176>
            return -1;
 8002938:	f04f 33ff 	mov.w	r3, #4294967295
 800293c:	e003      	b.n	8002946 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800293e:	4a04      	ldr	r2, [pc, #16]	@ (8002950 <mpu_set_bypass+0x188>)
 8002940:	79fb      	ldrb	r3, [r7, #7]
 8002942:	7493      	strb	r3, [r2, #18]
    return 0;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20000000 	.word	0x20000000

08002954 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 800295e:	4b1e      	ldr	r3, [pc, #120]	@ (80029d8 <mpu_set_int_latched+0x84>)
 8002960:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002964:	79fa      	ldrb	r2, [r7, #7]
 8002966:	429a      	cmp	r2, r3
 8002968:	d101      	bne.n	800296e <mpu_set_int_latched+0x1a>
        return 0;
 800296a:	2300      	movs	r3, #0
 800296c:	e030      	b.n	80029d0 <mpu_set_int_latched+0x7c>

    if (enable)
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8002974:	2330      	movs	r3, #48	@ 0x30
 8002976:	73fb      	strb	r3, [r7, #15]
 8002978:	e001      	b.n	800297e <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800297e:	4b16      	ldr	r3, [pc, #88]	@ (80029d8 <mpu_set_int_latched+0x84>)
 8002980:	7c9b      	ldrb	r3, [r3, #18]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d004      	beq.n	8002990 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	f043 0302 	orr.w	r3, r3, #2
 800298c:	b2db      	uxtb	r3, r3
 800298e:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8002990:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <mpu_set_int_latched+0x84>)
 8002992:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002996:	2b00      	cmp	r3, #0
 8002998:	d004      	beq.n	80029a4 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80029a4:	4b0c      	ldr	r3, [pc, #48]	@ (80029d8 <mpu_set_int_latched+0x84>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	7818      	ldrb	r0, [r3, #0]
 80029aa:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <mpu_set_int_latched+0x84>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	7d19      	ldrb	r1, [r3, #20]
 80029b0:	f107 030f 	add.w	r3, r7, #15
 80029b4:	2201      	movs	r2, #1
 80029b6:	f002 fdb6 	bl	8005526 <MPU_Write_Len>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <mpu_set_int_latched+0x72>
        return -1;
 80029c0:	f04f 33ff 	mov.w	r3, #4294967295
 80029c4:	e004      	b.n	80029d0 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 80029c6:	4a04      	ldr	r2, [pc, #16]	@ (80029d8 <mpu_set_int_latched+0x84>)
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000000 	.word	0x20000000

080029dc <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80029dc:	b590      	push	{r4, r7, lr}
 80029de:	b087      	sub	sp, #28
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80029e4:	4b40      	ldr	r3, [pc, #256]	@ (8002ae8 <get_accel_prod_shift+0x10c>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	7818      	ldrb	r0, [r3, #0]
 80029ea:	f107 0310 	add.w	r3, r7, #16
 80029ee:	2204      	movs	r2, #4
 80029f0:	210d      	movs	r1, #13
 80029f2:	f002 fdda 	bl	80055aa <MPU_Read_Len>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <get_accel_prod_shift+0x24>
        return 0x07;
 80029fc:	2307      	movs	r3, #7
 80029fe:	e06f      	b.n	8002ae0 <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 8002a00:	7c3b      	ldrb	r3, [r7, #16]
 8002a02:	10db      	asrs	r3, r3, #3
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	f003 031c 	and.w	r3, r3, #28
 8002a0a:	b25a      	sxtb	r2, r3
 8002a0c:	7cfb      	ldrb	r3, [r7, #19]
 8002a0e:	111b      	asrs	r3, r3, #4
 8002a10:	b25b      	sxtb	r3, r3
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	b25b      	sxtb	r3, r3
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	b25b      	sxtb	r3, r3
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 8002a20:	7c7b      	ldrb	r3, [r7, #17]
 8002a22:	10db      	asrs	r3, r3, #3
 8002a24:	b25b      	sxtb	r3, r3
 8002a26:	f003 031c 	and.w	r3, r3, #28
 8002a2a:	b25a      	sxtb	r2, r3
 8002a2c:	7cfb      	ldrb	r3, [r7, #19]
 8002a2e:	109b      	asrs	r3, r3, #2
 8002a30:	b25b      	sxtb	r3, r3
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	b25b      	sxtb	r3, r3
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	b25b      	sxtb	r3, r3
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 8002a40:	7cbb      	ldrb	r3, [r7, #18]
 8002a42:	10db      	asrs	r3, r3, #3
 8002a44:	b25b      	sxtb	r3, r3
 8002a46:	f003 031c 	and.w	r3, r3, #28
 8002a4a:	b25a      	sxtb	r2, r3
 8002a4c:	7cfb      	ldrb	r3, [r7, #19]
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	f003 0303 	and.w	r3, r3, #3
 8002a54:	b25b      	sxtb	r3, r3
 8002a56:	4313      	orrs	r3, r2
 8002a58:	b25b      	sxtb	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 8002a5e:	2300      	movs	r3, #0
 8002a60:	75fb      	strb	r3, [r7, #23]
 8002a62:	e039      	b.n	8002ad8 <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
 8002a66:	3318      	adds	r3, #24
 8002a68:	443b      	add	r3, r7
 8002a6a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d107      	bne.n	8002a82 <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 8002a72:	7dfb      	ldrb	r3, [r7, #23]
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
            continue;
 8002a80:	e027      	b.n	8002ad2 <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 8002a82:	7dfb      	ldrb	r3, [r7, #23]
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	4a18      	ldr	r2, [pc, #96]	@ (8002aec <get_accel_prod_shift+0x110>)
 8002a8c:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 8002a8e:	e00d      	b.n	8002aac <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 8002a90:	7dfb      	ldrb	r3, [r7, #23]
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	4413      	add	r3, r2
 8002a98:	6818      	ldr	r0, [r3, #0]
 8002a9a:	7dfb      	ldrb	r3, [r7, #23]
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	18d4      	adds	r4, r2, r3
 8002aa2:	4913      	ldr	r1, [pc, #76]	@ (8002af0 <get_accel_prod_shift+0x114>)
 8002aa4:	f7fe f96e 	bl	8000d84 <__aeabi_fmul>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8002aac:	7dfb      	ldrb	r3, [r7, #23]
 8002aae:	f103 0218 	add.w	r2, r3, #24
 8002ab2:	443a      	add	r2, r7
 8002ab4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002ab8:	3a01      	subs	r2, #1
 8002aba:	b2d1      	uxtb	r1, r2
 8002abc:	f103 0218 	add.w	r2, r3, #24
 8002ac0:	443a      	add	r2, r7
 8002ac2:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8002ac6:	3318      	adds	r3, #24
 8002ac8:	443b      	add	r3, r7
 8002aca:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1de      	bne.n	8002a90 <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 8002ad2:	7dfb      	ldrb	r3, [r7, #23]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	75fb      	strb	r3, [r7, #23]
 8002ad8:	7dfb      	ldrb	r3, [r7, #23]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d9c2      	bls.n	8002a64 <get_accel_prod_shift+0x88>
    }
    return 0;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	371c      	adds	r7, #28
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd90      	pop	{r4, r7, pc}
 8002ae8:	20000000 	.word	0x20000000
 8002aec:	3eae147b 	.word	0x3eae147b
 8002af0:	3f845a1d 	.word	0x3f845a1d

08002af4 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	@ 0x28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8002b02:	f107 030c 	add.w	r3, r7, #12
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff ff68 	bl	80029dc <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b10:	e065      	b.n	8002bde <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	4413      	add	r3, r2
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	6839      	ldr	r1, [r7, #0]
 8002b22:	440b      	add	r3, r1
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bfb8      	it	lt
 8002b2c:	425b      	neglt	r3, r3
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe f8d4 	bl	8000cdc <__aeabi_i2f>
 8002b34:	4603      	mov	r3, r0
 8002b36:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe f9d6 	bl	8000eec <__aeabi_fdiv>
 8002b40:	4603      	mov	r3, r0
 8002b42:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8002b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	3328      	adds	r3, #40	@ 0x28
 8002b4a:	443b      	add	r3, r7
 8002b4c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002b50:	f04f 0100 	mov.w	r1, #0
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe faa9 	bl	80010ac <__aeabi_fcmpeq>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d124      	bne.n	8002baa <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	3328      	adds	r3, #40	@ 0x28
 8002b66:	443b      	add	r3, r7
 8002b68:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	69f8      	ldr	r0, [r7, #28]
 8002b70:	f7fe f9bc 	bl	8000eec <__aeabi_fdiv>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7fd fff8 	bl	8000b70 <__aeabi_fsub>
 8002b80:	4603      	mov	r3, r0
 8002b82:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b8a:	4a19      	ldr	r2, [pc, #100]	@ (8002bf0 <accel_self_test+0xfc>)
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7fe fab4 	bl	80010fc <__aeabi_fcmpgt>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d01e      	beq.n	8002bd8 <accel_self_test+0xe4>
                result |= 1 << jj;
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	6a3a      	ldr	r2, [r7, #32]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	623b      	str	r3, [r7, #32]
 8002ba8:	e016      	b.n	8002bd8 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8002baa:	4b12      	ldr	r3, [pc, #72]	@ (8002bf4 <accel_self_test+0x100>)
 8002bac:	4619      	mov	r1, r3
 8002bae:	69f8      	ldr	r0, [r7, #28]
 8002bb0:	f7fe fa86 	bl	80010c0 <__aeabi_fcmplt>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d107      	bne.n	8002bca <accel_self_test+0xd6>
                   (st_shift_cust > test.max_g))
 8002bba:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf8 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	69f8      	ldr	r0, [r7, #28]
 8002bc0:	f7fe fa9c 	bl	80010fc <__aeabi_fcmpgt>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d006      	beq.n	8002bd8 <accel_self_test+0xe4>
            result |= 1 << jj;
 8002bca:	2201      	movs	r2, #1
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	6a3a      	ldr	r2, [r7, #32]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	3301      	adds	r3, #1
 8002bdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	dd96      	ble.n	8002b12 <accel_self_test+0x1e>
    }

    return result;
 8002be4:	6a3b      	ldr	r3, [r7, #32]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3728      	adds	r7, #40	@ 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	3e0f5c29 	.word	0x3e0f5c29
 8002bf4:	3e99999a 	.word	0x3e99999a
 8002bf8:	3f733333 	.word	0x3f733333

08002bfc <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8002c0a:	4b54      	ldr	r3, [pc, #336]	@ (8002d5c <gyro_self_test+0x160>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	7818      	ldrb	r0, [r3, #0]
 8002c10:	f107 0308 	add.w	r3, r7, #8
 8002c14:	2203      	movs	r2, #3
 8002c16:	210d      	movs	r1, #13
 8002c18:	f002 fcc7 	bl	80055aa <MPU_Read_Len>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <gyro_self_test+0x2a>
        return 0x07;
 8002c22:	2307      	movs	r3, #7
 8002c24:	e095      	b.n	8002d52 <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 8002c26:	7a3b      	ldrb	r3, [r7, #8]
 8002c28:	f003 031f 	and.w	r3, r3, #31
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8002c30:	7a7b      	ldrb	r3, [r7, #9]
 8002c32:	f003 031f 	and.w	r3, r3, #31
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 8002c3a:	7abb      	ldrb	r3, [r7, #10]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	e07e      	b.n	8002d48 <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	6839      	ldr	r1, [r7, #0]
 8002c5a:	440b      	add	r3, r1
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	bfb8      	it	lt
 8002c64:	425b      	neglt	r3, r3
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe f838 	bl	8000cdc <__aeabi_i2f>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7fe f93a 	bl	8000eec <__aeabi_fdiv>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8002c7c:	f107 0208 	add.w	r2, r7, #8
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	4413      	add	r3, r2
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d044      	beq.n	8002d14 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8002c8a:	2383      	movs	r3, #131	@ 0x83
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fe f821 	bl	8000cd4 <__aeabi_ui2f>
 8002c92:	4603      	mov	r3, r0
 8002c94:	4619      	mov	r1, r3
 8002c96:	4832      	ldr	r0, [pc, #200]	@ (8002d60 <gyro_self_test+0x164>)
 8002c98:	f7fe f928 	bl	8000eec <__aeabi_fdiv>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002ca0:	e005      	b.n	8002cae <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 8002ca2:	4930      	ldr	r1, [pc, #192]	@ (8002d64 <gyro_self_test+0x168>)
 8002ca4:	6978      	ldr	r0, [r7, #20]
 8002ca6:	f7fe f86d 	bl	8000d84 <__aeabi_fmul>
 8002caa:	4603      	mov	r3, r0
 8002cac:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 8002cae:	f107 0208 	add.w	r2, r7, #8
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b2d9      	uxtb	r1, r3
 8002cbc:	f107 0208 	add.w	r2, r7, #8
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	460a      	mov	r2, r1
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	f107 0208 	add.w	r2, r7, #8
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	4413      	add	r3, r2
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e5      	bne.n	8002ca2 <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8002cd6:	6979      	ldr	r1, [r7, #20]
 8002cd8:	6938      	ldr	r0, [r7, #16]
 8002cda:	f7fe f907 	bl	8000eec <__aeabi_fdiv>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fd ff43 	bl	8000b70 <__aeabi_fsub>
 8002cea:	4603      	mov	r3, r0
 8002cec:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8002d68 <gyro_self_test+0x16c>)
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7fe f9ff 	bl	80010fc <__aeabi_fcmpgt>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d01e      	beq.n	8002d42 <gyro_self_test+0x146>
                result |= 1 << jj;
 8002d04:	2201      	movs	r2, #1
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61bb      	str	r3, [r7, #24]
 8002d12:	e016      	b.n	8002d42 <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 8002d14:	4b15      	ldr	r3, [pc, #84]	@ (8002d6c <gyro_self_test+0x170>)
 8002d16:	4619      	mov	r1, r3
 8002d18:	6938      	ldr	r0, [r7, #16]
 8002d1a:	f7fe f9d1 	bl	80010c0 <__aeabi_fcmplt>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d107      	bne.n	8002d34 <gyro_self_test+0x138>
                   (st_shift_cust > test.max_dps))
 8002d24:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 8002d26:	4619      	mov	r1, r3
 8002d28:	6938      	ldr	r0, [r7, #16]
 8002d2a:	f7fe f9e7 	bl	80010fc <__aeabi_fcmpgt>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d006      	beq.n	8002d42 <gyro_self_test+0x146>
            result |= 1 << jj;
 8002d34:	2201      	movs	r2, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	3301      	adds	r3, #1
 8002d46:	61fb      	str	r3, [r7, #28]
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	f77f af7d 	ble.w	8002c4a <gyro_self_test+0x4e>
    }
    return result;
 8002d50:	69bb      	ldr	r3, [r7, #24]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000000 	.word	0x20000000
 8002d60:	454cb000 	.word	0x454cb000
 8002d64:	3f85e354 	.word	0x3f85e354
 8002d68:	3e0f5c29 	.word	0x3e0f5c29
 8002d6c:	41200000 	.word	0x41200000
 8002d70:	42d20000 	.word	0x42d20000

08002d74 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8002d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d78:	b0b8      	sub	sp, #224	@ 0xe0
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 8002d80:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8002d84:	4613      	mov	r3, r2
 8002d86:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8002d96:	4ba5      	ldr	r3, [pc, #660]	@ (800302c <get_st_biases+0x2b8>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	7818      	ldrb	r0, [r3, #0]
 8002d9c:	4ba3      	ldr	r3, [pc, #652]	@ (800302c <get_st_biases+0x2b8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	7c99      	ldrb	r1, [r3, #18]
 8002da2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002da6:	2202      	movs	r2, #2
 8002da8:	f002 fbbd 	bl	8005526 <MPU_Write_Len>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <get_st_biases+0x44>
        return -1;
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	e34b      	b.n	8003450 <get_st_biases+0x6dc>
    delay_ms(200);
 8002db8:	20c8      	movs	r0, #200	@ 0xc8
 8002dba:	f003 fb7f 	bl	80064bc <HAL_Delay>
    data[0] = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8002dc4:	4b99      	ldr	r3, [pc, #612]	@ (800302c <get_st_biases+0x2b8>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	7818      	ldrb	r0, [r3, #0]
 8002dca:	4b98      	ldr	r3, [pc, #608]	@ (800302c <get_st_biases+0x2b8>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	7bd9      	ldrb	r1, [r3, #15]
 8002dd0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f002 fba6 	bl	8005526 <MPU_Write_Len>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <get_st_biases+0x72>
        return -1;
 8002de0:	f04f 33ff 	mov.w	r3, #4294967295
 8002de4:	e334      	b.n	8003450 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002de6:	4b91      	ldr	r3, [pc, #580]	@ (800302c <get_st_biases+0x2b8>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	7818      	ldrb	r0, [r3, #0]
 8002dec:	4b8f      	ldr	r3, [pc, #572]	@ (800302c <get_st_biases+0x2b8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	7959      	ldrb	r1, [r3, #5]
 8002df2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002df6:	2201      	movs	r2, #1
 8002df8:	f002 fb95 	bl	8005526 <MPU_Write_Len>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <get_st_biases+0x94>
        return -1;
 8002e02:	f04f 33ff 	mov.w	r3, #4294967295
 8002e06:	e323      	b.n	8003450 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002e08:	4b88      	ldr	r3, [pc, #544]	@ (800302c <get_st_biases+0x2b8>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	7818      	ldrb	r0, [r3, #0]
 8002e0e:	4b87      	ldr	r3, [pc, #540]	@ (800302c <get_st_biases+0x2b8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	7c99      	ldrb	r1, [r3, #18]
 8002e14:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f002 fb84 	bl	8005526 <MPU_Write_Len>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <get_st_biases+0xb6>
        return -1;
 8002e24:	f04f 33ff 	mov.w	r3, #4294967295
 8002e28:	e312      	b.n	8003450 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8002e2a:	4b80      	ldr	r3, [pc, #512]	@ (800302c <get_st_biases+0x2b8>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	7818      	ldrb	r0, [r3, #0]
 8002e30:	4b7e      	ldr	r3, [pc, #504]	@ (800302c <get_st_biases+0x2b8>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	7dd9      	ldrb	r1, [r3, #23]
 8002e36:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f002 fb73 	bl	8005526 <MPU_Write_Len>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d002      	beq.n	8002e4c <get_st_biases+0xd8>
        return -1;
 8002e46:	f04f 33ff 	mov.w	r3, #4294967295
 8002e4a:	e301      	b.n	8003450 <get_st_biases+0x6dc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002e4c:	4b77      	ldr	r3, [pc, #476]	@ (800302c <get_st_biases+0x2b8>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	7818      	ldrb	r0, [r3, #0]
 8002e52:	4b76      	ldr	r3, [pc, #472]	@ (800302c <get_st_biases+0x2b8>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	7919      	ldrb	r1, [r3, #4]
 8002e58:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f002 fb62 	bl	8005526 <MPU_Write_Len>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d002      	beq.n	8002e6e <get_st_biases+0xfa>
        return -1;
 8002e68:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6c:	e2f0      	b.n	8003450 <get_st_biases+0x6dc>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8002e6e:	230c      	movs	r3, #12
 8002e70:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002e74:	4b6d      	ldr	r3, [pc, #436]	@ (800302c <get_st_biases+0x2b8>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	7818      	ldrb	r0, [r3, #0]
 8002e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800302c <get_st_biases+0x2b8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	7919      	ldrb	r1, [r3, #4]
 8002e80:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002e84:	2201      	movs	r2, #1
 8002e86:	f002 fb4e 	bl	8005526 <MPU_Write_Len>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d002      	beq.n	8002e96 <get_st_biases+0x122>
        return -1;
 8002e90:	f04f 33ff 	mov.w	r3, #4294967295
 8002e94:	e2dc      	b.n	8003450 <get_st_biases+0x6dc>
    delay_ms(15);
 8002e96:	200f      	movs	r0, #15
 8002e98:	f003 fb10 	bl	80064bc <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8002e9c:	4b63      	ldr	r3, [pc, #396]	@ (800302c <get_st_biases+0x2b8>)
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	7a5b      	ldrb	r3, [r3, #9]
 8002ea2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8002ea6:	4b61      	ldr	r3, [pc, #388]	@ (800302c <get_st_biases+0x2b8>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	7818      	ldrb	r0, [r3, #0]
 8002eac:	4b5f      	ldr	r3, [pc, #380]	@ (800302c <get_st_biases+0x2b8>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	7899      	ldrb	r1, [r3, #2]
 8002eb2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f002 fb35 	bl	8005526 <MPU_Write_Len>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <get_st_biases+0x154>
        return -1;
 8002ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec6:	e2c3      	b.n	8003450 <get_st_biases+0x6dc>
    data[0] = st.test->reg_rate_div;
 8002ec8:	4b58      	ldr	r3, [pc, #352]	@ (800302c <get_st_biases+0x2b8>)
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	7a1b      	ldrb	r3, [r3, #8]
 8002ece:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8002ed2:	4b56      	ldr	r3, [pc, #344]	@ (800302c <get_st_biases+0x2b8>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	7818      	ldrb	r0, [r3, #0]
 8002ed8:	4b54      	ldr	r3, [pc, #336]	@ (800302c <get_st_biases+0x2b8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	7859      	ldrb	r1, [r3, #1]
 8002ede:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f002 fb1f 	bl	8005526 <MPU_Write_Len>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <get_st_biases+0x180>
        return -1;
 8002eee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef2:	e2ad      	b.n	8003450 <get_st_biases+0x6dc>
    if (hw_test)
 8002ef4:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d008      	beq.n	8002f0e <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8002efc:	4b4b      	ldr	r3, [pc, #300]	@ (800302c <get_st_biases+0x2b8>)
 8002efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f00:	7a9b      	ldrb	r3, [r3, #10]
 8002f02:	f063 031f 	orn	r3, r3, #31
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002f0c:	e004      	b.n	8002f18 <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 8002f0e:	4b47      	ldr	r3, [pc, #284]	@ (800302c <get_st_biases+0x2b8>)
 8002f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f12:	7a9b      	ldrb	r3, [r3, #10]
 8002f14:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8002f18:	4b44      	ldr	r3, [pc, #272]	@ (800302c <get_st_biases+0x2b8>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	7818      	ldrb	r0, [r3, #0]
 8002f1e:	4b43      	ldr	r3, [pc, #268]	@ (800302c <get_st_biases+0x2b8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	7999      	ldrb	r1, [r3, #6]
 8002f24:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f28:	2201      	movs	r2, #1
 8002f2a:	f002 fafc 	bl	8005526 <MPU_Write_Len>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <get_st_biases+0x1c6>
        return -1;
 8002f34:	f04f 33ff 	mov.w	r3, #4294967295
 8002f38:	e28a      	b.n	8003450 <get_st_biases+0x6dc>

    if (hw_test)
 8002f3a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d008      	beq.n	8002f54 <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8002f42:	4b3a      	ldr	r3, [pc, #232]	@ (800302c <get_st_biases+0x2b8>)
 8002f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f46:	7adb      	ldrb	r3, [r3, #11]
 8002f48:	f063 031f 	orn	r3, r3, #31
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8002f52:	e002      	b.n	8002f5a <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 8002f54:	2318      	movs	r3, #24
 8002f56:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8002f5a:	4b34      	ldr	r3, [pc, #208]	@ (800302c <get_st_biases+0x2b8>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	7818      	ldrb	r0, [r3, #0]
 8002f60:	4b32      	ldr	r3, [pc, #200]	@ (800302c <get_st_biases+0x2b8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	79d9      	ldrb	r1, [r3, #7]
 8002f66:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f002 fadb 	bl	8005526 <MPU_Write_Len>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <get_st_biases+0x208>
        return -1;
 8002f76:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7a:	e269      	b.n	8003450 <get_st_biases+0x6dc>
    if (hw_test)
 8002f7c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d002      	beq.n	8002f8a <get_st_biases+0x216>
        delay_ms(200);
 8002f84:	20c8      	movs	r0, #200	@ 0xc8
 8002f86:	f003 fa99 	bl	80064bc <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8002f8a:	2340      	movs	r3, #64	@ 0x40
 8002f8c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8002f90:	4b26      	ldr	r3, [pc, #152]	@ (800302c <get_st_biases+0x2b8>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	7818      	ldrb	r0, [r3, #0]
 8002f96:	4b25      	ldr	r3, [pc, #148]	@ (800302c <get_st_biases+0x2b8>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	7919      	ldrb	r1, [r3, #4]
 8002f9c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f002 fac0 	bl	8005526 <MPU_Write_Len>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d002      	beq.n	8002fb2 <get_st_biases+0x23e>
        return -1;
 8002fac:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb0:	e24e      	b.n	8003450 <get_st_biases+0x6dc>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8002fb2:	2378      	movs	r3, #120	@ 0x78
 8002fb4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002fb8:	4b1c      	ldr	r3, [pc, #112]	@ (800302c <get_st_biases+0x2b8>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	7818      	ldrb	r0, [r3, #0]
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <get_st_biases+0x2b8>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	7959      	ldrb	r1, [r3, #5]
 8002fc4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f002 faac 	bl	8005526 <MPU_Write_Len>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <get_st_biases+0x266>
        return -1;
 8002fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd8:	e23a      	b.n	8003450 <get_st_biases+0x6dc>
    delay_ms(test.wait_ms);
 8002fda:	2332      	movs	r3, #50	@ 0x32
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f003 fa6d 	bl	80064bc <HAL_Delay>
    data[0] = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8002fe8:	4b10      	ldr	r3, [pc, #64]	@ (800302c <get_st_biases+0x2b8>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	7818      	ldrb	r0, [r3, #0]
 8002fee:	4b0f      	ldr	r3, [pc, #60]	@ (800302c <get_st_biases+0x2b8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	7959      	ldrb	r1, [r3, #5]
 8002ff4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f002 fa94 	bl	8005526 <MPU_Write_Len>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <get_st_biases+0x296>
        return -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
 8003008:	e222      	b.n	8003450 <get_st_biases+0x6dc>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 800300a:	4b08      	ldr	r3, [pc, #32]	@ (800302c <get_st_biases+0x2b8>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	7818      	ldrb	r0, [r3, #0]
 8003010:	4b06      	ldr	r3, [pc, #24]	@ (800302c <get_st_biases+0x2b8>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	7a99      	ldrb	r1, [r3, #10]
 8003016:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800301a:	2202      	movs	r2, #2
 800301c:	f002 fac5 	bl	80055aa <MPU_Read_Len>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d004      	beq.n	8003030 <get_st_biases+0x2bc>
        return -1;
 8003026:	f04f 33ff 	mov.w	r3, #4294967295
 800302a:	e211      	b.n	8003450 <get_st_biases+0x6dc>
 800302c:	20000000 	.word	0x20000000

    fifo_count = (data[0] << 8) | data[1];
 8003030:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	b21a      	sxth	r2, r3
 8003038:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 800303c:	b21b      	sxth	r3, r3
 800303e:	4313      	orrs	r3, r2
 8003040:	b21b      	sxth	r3, r3
 8003042:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003046:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 800304a:	4b1d      	ldr	r3, [pc, #116]	@ (80030c0 <get_st_biases+0x34c>)
 800304c:	fba3 2302 	umull	r2, r3, r3, r2
 8003050:	08db      	lsrs	r3, r3, #3
 8003052:	b29b      	uxth	r3, r3
 8003054:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003058:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800305c:	f103 0108 	add.w	r1, r3, #8
 8003060:	2300      	movs	r3, #0
 8003062:	600b      	str	r3, [r1, #0]
 8003064:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003068:	1d1a      	adds	r2, r3, #4
 800306a:	680b      	ldr	r3, [r1, #0]
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003074:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003076:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800307a:	f103 0108 	add.w	r1, r3, #8
 800307e:	2300      	movs	r3, #0
 8003080:	600b      	str	r3, [r1, #0]
 8003082:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003086:	1d1a      	adds	r2, r3, #4
 8003088:	680b      	ldr	r3, [r1, #0]
 800308a:	6013      	str	r3, [r2, #0]
 800308c:	6812      	ldr	r2, [r2, #0]
 800308e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003092:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003094:	2300      	movs	r3, #0
 8003096:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800309a:	e0a0      	b.n	80031de <get_st_biases+0x46a>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 800309c:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <get_st_biases+0x350>)
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	7818      	ldrb	r0, [r3, #0]
 80030a2:	4b08      	ldr	r3, [pc, #32]	@ (80030c4 <get_st_biases+0x350>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	7ad9      	ldrb	r1, [r3, #11]
 80030a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80030ac:	220c      	movs	r2, #12
 80030ae:	f002 fa7c 	bl	80055aa <MPU_Read_Len>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d007      	beq.n	80030c8 <get_st_biases+0x354>
            return -1;
 80030b8:	f04f 33ff 	mov.w	r3, #4294967295
 80030bc:	e1c8      	b.n	8003450 <get_st_biases+0x6dc>
 80030be:	bf00      	nop
 80030c0:	aaaaaaab 	.word	0xaaaaaaab
 80030c4:	20000000 	.word	0x20000000
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 80030c8:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 80030cc:	021b      	lsls	r3, r3, #8
 80030ce:	b21a      	sxth	r2, r3
 80030d0:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 80030d4:	b21b      	sxth	r3, r3
 80030d6:	4313      	orrs	r3, r2
 80030d8:	b21b      	sxth	r3, r3
 80030da:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 80030de:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 80030e2:	021b      	lsls	r3, r3, #8
 80030e4:	b21a      	sxth	r2, r3
 80030e6:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 80030ea:	b21b      	sxth	r3, r3
 80030ec:	4313      	orrs	r3, r2
 80030ee:	b21b      	sxth	r3, r3
 80030f0:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 80030f4:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 80030f8:	021b      	lsls	r3, r3, #8
 80030fa:	b21a      	sxth	r2, r3
 80030fc:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003100:	b21b      	sxth	r3, r3
 8003102:	4313      	orrs	r3, r2
 8003104:	b21b      	sxth	r3, r3
 8003106:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 800310a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8003114:	441a      	add	r2, r3
 8003116:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800311a:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 800311c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003120:	3304      	adds	r3, #4
 8003122:	6819      	ldr	r1, [r3, #0]
 8003124:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8003128:	4618      	mov	r0, r3
 800312a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800312e:	1d1a      	adds	r2, r3, #4
 8003130:	180b      	adds	r3, r1, r0
 8003132:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003134:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003138:	3308      	adds	r3, #8
 800313a:	6819      	ldr	r1, [r3, #0]
 800313c:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8003140:	4618      	mov	r0, r3
 8003142:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003146:	f103 0208 	add.w	r2, r3, #8
 800314a:	180b      	adds	r3, r1, r0
 800314c:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 800314e:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003152:	021b      	lsls	r3, r3, #8
 8003154:	b21a      	sxth	r2, r3
 8003156:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800315a:	b21b      	sxth	r3, r3
 800315c:	4313      	orrs	r3, r2
 800315e:	b21b      	sxth	r3, r3
 8003160:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003164:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003168:	021b      	lsls	r3, r3, #8
 800316a:	b21a      	sxth	r2, r3
 800316c:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003170:	b21b      	sxth	r3, r3
 8003172:	4313      	orrs	r3, r2
 8003174:	b21b      	sxth	r3, r3
 8003176:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 800317a:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	b21a      	sxth	r2, r3
 8003182:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003186:	b21b      	sxth	r3, r3
 8003188:	4313      	orrs	r3, r2
 800318a:	b21b      	sxth	r3, r3
 800318c:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003190:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 800319a:	441a      	add	r2, r3
 800319c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031a0:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 80031a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031a6:	3304      	adds	r3, #4
 80031a8:	6819      	ldr	r1, [r3, #0]
 80031aa:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 80031ae:	4618      	mov	r0, r3
 80031b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031b4:	1d1a      	adds	r2, r3, #4
 80031b6:	180b      	adds	r3, r1, r0
 80031b8:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 80031ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031be:	3308      	adds	r3, #8
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 80031c6:	4618      	mov	r0, r3
 80031c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031cc:	f103 0208 	add.w	r2, r3, #8
 80031d0:	180b      	adds	r3, r1, r0
 80031d2:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 80031d4:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 80031d8:	3301      	adds	r3, #1
 80031da:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80031de:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 80031e2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80031e6:	429a      	cmp	r2, r3
 80031e8:	f4ff af58 	bcc.w	800309c <get_st_biases+0x328>
                          packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 80031ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	17da      	asrs	r2, r3, #31
 80031f4:	461c      	mov	r4, r3
 80031f6:	4615      	mov	r5, r2
 80031f8:	1423      	asrs	r3, r4, #16
 80031fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80031fe:	0423      	lsls	r3, r4, #16
 8003200:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003204:	2283      	movs	r2, #131	@ 0x83
 8003206:	2300      	movs	r3, #0
 8003208:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800320c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003210:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003214:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003218:	f7fd ffc0 	bl	800119c <__aeabi_ldivmod>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4610      	mov	r0, r2
 8003222:	4619      	mov	r1, r3
 8003224:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003228:	2200      	movs	r2, #0
 800322a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800322e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003232:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003236:	f7fd ffb1 	bl	800119c <__aeabi_ldivmod>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003242:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003244:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003248:	3304      	adds	r3, #4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	17da      	asrs	r2, r3, #31
 800324e:	4698      	mov	r8, r3
 8003250:	4691      	mov	r9, r2
 8003252:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003256:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800325a:	ea4f 4308 	mov.w	r3, r8, lsl #16
 800325e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003262:	2283      	movs	r2, #131	@ 0x83
 8003264:	2300      	movs	r3, #0
 8003266:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800326a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800326e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003272:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003276:	f7fd ff91 	bl	800119c <__aeabi_ldivmod>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4610      	mov	r0, r2
 8003280:	4619      	mov	r1, r3
 8003282:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003286:	2200      	movs	r2, #0
 8003288:	67bb      	str	r3, [r7, #120]	@ 0x78
 800328a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800328c:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003290:	f7fd ff84 	bl	800119c <__aeabi_ldivmod>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032a0:	1d1a      	adds	r2, r3, #4
 80032a2:	4603      	mov	r3, r0
 80032a4:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 80032a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032aa:	3308      	adds	r3, #8
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	17da      	asrs	r2, r3, #31
 80032b0:	469a      	mov	sl, r3
 80032b2:	4693      	mov	fp, r2
 80032b4:	ea4f 432a 	mov.w	r3, sl, asr #16
 80032b8:	677b      	str	r3, [r7, #116]	@ 0x74
 80032ba:	ea4f 430a 	mov.w	r3, sl, lsl #16
 80032be:	673b      	str	r3, [r7, #112]	@ 0x70
 80032c0:	2283      	movs	r2, #131	@ 0x83
 80032c2:	2300      	movs	r3, #0
 80032c4:	66ba      	str	r2, [r7, #104]	@ 0x68
 80032c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032c8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80032cc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80032d0:	f7fd ff64 	bl	800119c <__aeabi_ldivmod>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4610      	mov	r0, r2
 80032da:	4619      	mov	r1, r3
 80032dc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80032e0:	2200      	movs	r2, #0
 80032e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80032e4:	667a      	str	r2, [r7, #100]	@ 0x64
 80032e6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80032ea:	f7fd ff57 	bl	800119c <__aeabi_ldivmod>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4610      	mov	r0, r2
 80032f4:	4619      	mov	r1, r3
 80032f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032fa:	f103 0208 	add.w	r2, r3, #8
 80032fe:	4603      	mov	r3, r0
 8003300:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003302:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	17da      	asrs	r2, r3, #31
 800330a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800330c:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800330e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003312:	460b      	mov	r3, r1
 8003314:	141b      	asrs	r3, r3, #16
 8003316:	657b      	str	r3, [r7, #84]	@ 0x54
 8003318:	460b      	mov	r3, r1
 800331a:	041b      	lsls	r3, r3, #16
 800331c:	653b      	str	r3, [r7, #80]	@ 0x50
 800331e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003322:	2300      	movs	r3, #0
 8003324:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003326:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003328:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800332c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003330:	f7fd ff34 	bl	800119c <__aeabi_ldivmod>
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	4610      	mov	r0, r2
 800333a:	4619      	mov	r1, r3
 800333c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003340:	2200      	movs	r2, #0
 8003342:	643b      	str	r3, [r7, #64]	@ 0x40
 8003344:	647a      	str	r2, [r7, #68]	@ 0x44
 8003346:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800334a:	f7fd ff27 	bl	800119c <__aeabi_ldivmod>
 800334e:	4602      	mov	r2, r0
 8003350:	460b      	mov	r3, r1
 8003352:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003356:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003358:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800335c:	3304      	adds	r3, #4
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	17da      	asrs	r2, r3, #31
 8003362:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003364:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003366:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800336a:	460b      	mov	r3, r1
 800336c:	141b      	asrs	r3, r3, #16
 800336e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003370:	460b      	mov	r3, r1
 8003372:	041b      	lsls	r3, r3, #16
 8003374:	633b      	str	r3, [r7, #48]	@ 0x30
 8003376:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800337a:	2300      	movs	r3, #0
 800337c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800337e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003380:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003384:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003388:	f7fd ff08 	bl	800119c <__aeabi_ldivmod>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4610      	mov	r0, r2
 8003392:	4619      	mov	r1, r3
 8003394:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003398:	2200      	movs	r2, #0
 800339a:	623b      	str	r3, [r7, #32]
 800339c:	627a      	str	r2, [r7, #36]	@ 0x24
 800339e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033a2:	f7fd fefb 	bl	800119c <__aeabi_ldivmod>
 80033a6:	4602      	mov	r2, r0
 80033a8:	460b      	mov	r3, r1
 80033aa:	4610      	mov	r0, r2
 80033ac:	4619      	mov	r1, r3
 80033ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033b2:	3304      	adds	r3, #4
 80033b4:	4602      	mov	r2, r0
 80033b6:	601a      	str	r2, [r3, #0]
                      packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 80033b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033bc:	3308      	adds	r3, #8
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	17da      	asrs	r2, r3, #31
 80033c2:	61bb      	str	r3, [r7, #24]
 80033c4:	61fa      	str	r2, [r7, #28]
 80033c6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80033ca:	460b      	mov	r3, r1
 80033cc:	141b      	asrs	r3, r3, #16
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	460b      	mov	r3, r1
 80033d2:	041b      	lsls	r3, r3, #16
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033da:	2300      	movs	r3, #0
 80033dc:	60ba      	str	r2, [r7, #8]
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80033e8:	f7fd fed8 	bl	800119c <__aeabi_ldivmod>
 80033ec:	4602      	mov	r2, r0
 80033ee:	460b      	mov	r3, r1
 80033f0:	4610      	mov	r0, r2
 80033f2:	4619      	mov	r1, r3
 80033f4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80033f8:	2200      	movs	r2, #0
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	607a      	str	r2, [r7, #4]
 80033fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003402:	f7fd fecb 	bl	800119c <__aeabi_ldivmod>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	4610      	mov	r0, r2
 800340c:	4619      	mov	r1, r3
 800340e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003412:	3308      	adds	r3, #8
 8003414:	4602      	mov	r2, r0
 8003416:	601a      	str	r2, [r3, #0]
                      packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8003418:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800341c:	3308      	adds	r3, #8
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	dd0a      	ble.n	800343a <get_st_biases+0x6c6>
        accel[2] -= 65536L;
 8003424:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003428:	3308      	adds	r3, #8
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003430:	3308      	adds	r3, #8
 8003432:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	e009      	b.n	800344e <get_st_biases+0x6da>
    else
        accel[2] += 65536L;
 800343a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800343e:	3308      	adds	r3, #8
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003446:	3308      	adds	r3, #8
 8003448:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800344c:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800344e:	2300      	movs	r3, #0
}
 8003450:	4618      	mov	r0, r3
 8003452:	37e0      	adds	r7, #224	@ 0xe0
 8003454:	46bd      	mov	sp, r7
 8003456:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800345a:	bf00      	nop

0800345c <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08e      	sub	sp, #56	@ 0x38
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8003466:	2302      	movs	r3, #2
 8003468:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 800346c:	4b64      	ldr	r3, [pc, #400]	@ (8003600 <mpu_run_self_test+0x1a4>)
 800346e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003472:	2b00      	cmp	r3, #0
 8003474:	d006      	beq.n	8003484 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 8003476:	2000      	movs	r0, #0
 8003478:	f000 f9e6 	bl	8003848 <mpu_set_dmp_state>
        dmp_was_on = 1;
 800347c:	2301      	movs	r3, #1
 800347e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003482:	e002      	b.n	800348a <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 8003484:	2300      	movs	r3, #0
 8003486:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 800348a:	f107 030c 	add.w	r3, r7, #12
 800348e:	4618      	mov	r0, r3
 8003490:	f7fe fd8c 	bl	8001fac <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8003494:	f107 030f 	add.w	r3, r7, #15
 8003498:	4618      	mov	r0, r3
 800349a:	f7fe fe0f 	bl	80020bc <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 800349e:	f107 0308 	add.w	r3, r7, #8
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe feac 	bl	8002200 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80034a8:	f107 030a 	add.w	r3, r7, #10
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fe ff31 	bl	8002314 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80034b2:	4b53      	ldr	r3, [pc, #332]	@ (8003600 <mpu_run_self_test+0x1a4>)
 80034b4:	7a9b      	ldrb	r3, [r3, #10]
 80034b6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 80034ba:	f107 030e 	add.w	r3, r7, #14
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f81c 	bl	80024fc <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 80034c4:	2300      	movs	r3, #0
 80034c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80034c8:	e00a      	b.n	80034e0 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 80034ca:	2200      	movs	r2, #0
 80034cc:	6839      	ldr	r1, [r7, #0]
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f7ff fc50 	bl	8002d74 <get_st_biases>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 80034da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034dc:	3301      	adds	r3, #1
 80034de:	637b      	str	r3, [r7, #52]	@ 0x34
 80034e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034e6:	429a      	cmp	r2, r3
 80034e8:	dbef      	blt.n	80034ca <mpu_run_self_test+0x6e>
 80034ea:	e000      	b.n	80034ee <mpu_run_self_test+0x92>
            break;
 80034ec:	bf00      	nop
    if (ii == tries) {
 80034ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d102      	bne.n	80034fe <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 80034f8:	2300      	movs	r3, #0
 80034fa:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80034fc:	e045      	b.n	800358a <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 80034fe:	2300      	movs	r3, #0
 8003500:	637b      	str	r3, [r7, #52]	@ 0x34
 8003502:	e00d      	b.n	8003520 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8003504:	f107 0110 	add.w	r1, r7, #16
 8003508:	f107 031c 	add.w	r3, r7, #28
 800350c:	2201      	movs	r2, #1
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff fc30 	bl	8002d74 <get_st_biases>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 800351a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800351c:	3301      	adds	r3, #1
 800351e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003520:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003526:	429a      	cmp	r2, r3
 8003528:	dbec      	blt.n	8003504 <mpu_run_self_test+0xa8>
 800352a:	e000      	b.n	800352e <mpu_run_self_test+0xd2>
            break;
 800352c:	bf00      	nop
    if (ii == tries) {
 800352e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003532:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003534:	429a      	cmp	r2, r3
 8003536:	d102      	bne.n	800353e <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 800353c:	e025      	b.n	800358a <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 800353e:	f107 0310 	add.w	r3, r7, #16
 8003542:	4619      	mov	r1, r3
 8003544:	6838      	ldr	r0, [r7, #0]
 8003546:	f7ff fad5 	bl	8002af4 <accel_self_test>
 800354a:	4603      	mov	r3, r0
 800354c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 8003550:	f107 031c 	add.w	r3, r7, #28
 8003554:	4619      	mov	r1, r3
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff fb50 	bl	8002bfc <gyro_self_test>
 800355c:	4603      	mov	r3, r0
 800355e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 8003566:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800356a:	2b00      	cmp	r3, #0
 800356c:	d103      	bne.n	8003576 <mpu_run_self_test+0x11a>
        result |= 0x01;
 800356e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003570:	f043 0301 	orr.w	r3, r3, #1
 8003574:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 8003576:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800357a:	2b00      	cmp	r3, #0
 800357c:	d104      	bne.n	8003588 <mpu_run_self_test+0x12c>
        result |= 0x02;
 800357e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003580:	f043 0302 	orr.w	r3, r3, #2
 8003584:	633b      	str	r3, [r7, #48]	@ 0x30
 8003586:	e000      	b.n	800358a <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8003588:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 800358a:	4b1d      	ldr	r3, [pc, #116]	@ (8003600 <mpu_run_self_test+0x1a4>)
 800358c:	22ff      	movs	r2, #255	@ 0xff
 800358e:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8003590:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <mpu_run_self_test+0x1a4>)
 8003592:	22ff      	movs	r2, #255	@ 0xff
 8003594:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8003596:	4b1a      	ldr	r3, [pc, #104]	@ (8003600 <mpu_run_self_test+0x1a4>)
 8003598:	22ff      	movs	r2, #255	@ 0xff
 800359a:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <mpu_run_self_test+0x1a4>)
 800359e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035a2:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80035a4:	4b16      	ldr	r3, [pc, #88]	@ (8003600 <mpu_run_self_test+0x1a4>)
 80035a6:	22ff      	movs	r2, #255	@ 0xff
 80035a8:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80035aa:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <mpu_run_self_test+0x1a4>)
 80035ac:	22ff      	movs	r2, #255	@ 0xff
 80035ae:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <mpu_run_self_test+0x1a4>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 80035b6:	89bb      	ldrh	r3, [r7, #12]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fe fd2b 	bl	8002014 <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fe fdb5 	bl	8002130 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 80035c6:	893b      	ldrh	r3, [r7, #8]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fe fe55 	bl	8002278 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 80035ce:	897b      	ldrh	r3, [r7, #10]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fe feb7 	bl	8002344 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 80035d6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fe fff0 	bl	80025c0 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 80035e0:	7bbb      	ldrb	r3, [r7, #14]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe ff9a 	bl	800251c <mpu_configure_fifo>

    if (dmp_was_on)
 80035e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d002      	beq.n	80035f6 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f000 f929 	bl	8003848 <mpu_set_dmp_state>

    return result;
 80035f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3738      	adds	r7, #56	@ 0x38
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000000 	.word	0x20000000

08003604 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
                  unsigned char *data)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	4603      	mov	r3, r0
 800360c:	603a      	str	r2, [r7, #0]
 800360e:	80fb      	strh	r3, [r7, #6]
 8003610:	460b      	mov	r3, r1
 8003612:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d102      	bne.n	8003620 <mpu_write_mem+0x1c>
        return -1;
 800361a:	f04f 33ff 	mov.w	r3, #4294967295
 800361e:	e03d      	b.n	800369c <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8003620:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <mpu_write_mem+0xa0>)
 8003622:	7a9b      	ldrb	r3, [r3, #10]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d102      	bne.n	800362e <mpu_write_mem+0x2a>
        return -1;
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
 800362c:	e036      	b.n	800369c <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800362e:	88fb      	ldrh	r3, [r7, #6]
 8003630:	0a1b      	lsrs	r3, r3, #8
 8003632:	b29b      	uxth	r3, r3
 8003634:	b2db      	uxtb	r3, r3
 8003636:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8003638:	88fb      	ldrh	r3, [r7, #6]
 800363a:	b2db      	uxtb	r3, r3
 800363c:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800363e:	7b7b      	ldrb	r3, [r7, #13]
 8003640:	461a      	mov	r2, r3
 8003642:	88bb      	ldrh	r3, [r7, #4]
 8003644:	4413      	add	r3, r2
 8003646:	4a17      	ldr	r2, [pc, #92]	@ (80036a4 <mpu_write_mem+0xa0>)
 8003648:	6852      	ldr	r2, [r2, #4]
 800364a:	8952      	ldrh	r2, [r2, #10]
 800364c:	4293      	cmp	r3, r2
 800364e:	dd02      	ble.n	8003656 <mpu_write_mem+0x52>
        return -1;
 8003650:	f04f 33ff 	mov.w	r3, #4294967295
 8003654:	e022      	b.n	800369c <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8003656:	4b13      	ldr	r3, [pc, #76]	@ (80036a4 <mpu_write_mem+0xa0>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	7818      	ldrb	r0, [r3, #0]
 800365c:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <mpu_write_mem+0xa0>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	7e19      	ldrb	r1, [r3, #24]
 8003662:	f107 030c 	add.w	r3, r7, #12
 8003666:	2202      	movs	r2, #2
 8003668:	f001 ff5d 	bl	8005526 <MPU_Write_Len>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <mpu_write_mem+0x74>
        return -1;
 8003672:	f04f 33ff 	mov.w	r3, #4294967295
 8003676:	e011      	b.n	800369c <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8003678:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <mpu_write_mem+0xa0>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	7818      	ldrb	r0, [r3, #0]
 800367e:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <mpu_write_mem+0xa0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	7d59      	ldrb	r1, [r3, #21]
 8003684:	88bb      	ldrh	r3, [r7, #4]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	f001 ff4c 	bl	8005526 <MPU_Write_Len>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <mpu_write_mem+0x96>
        return -1;
 8003694:	f04f 33ff 	mov.w	r3, #4294967295
 8003698:	e000      	b.n	800369c <mpu_write_mem+0x98>
    return 0;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	20000000 	.word	0x20000000

080036a8 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
                 unsigned char *data)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	603a      	str	r2, [r7, #0]
 80036b2:	80fb      	strh	r3, [r7, #6]
 80036b4:	460b      	mov	r3, r1
 80036b6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d102      	bne.n	80036c4 <mpu_read_mem+0x1c>
        return -1;
 80036be:	f04f 33ff 	mov.w	r3, #4294967295
 80036c2:	e03d      	b.n	8003740 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 80036c4:	4b20      	ldr	r3, [pc, #128]	@ (8003748 <mpu_read_mem+0xa0>)
 80036c6:	7a9b      	ldrb	r3, [r3, #10]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d102      	bne.n	80036d2 <mpu_read_mem+0x2a>
        return -1;
 80036cc:	f04f 33ff 	mov.w	r3, #4294967295
 80036d0:	e036      	b.n	8003740 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	0a1b      	lsrs	r3, r3, #8
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80036dc:	88fb      	ldrh	r3, [r7, #6]
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80036e2:	7b7b      	ldrb	r3, [r7, #13]
 80036e4:	461a      	mov	r2, r3
 80036e6:	88bb      	ldrh	r3, [r7, #4]
 80036e8:	4413      	add	r3, r2
 80036ea:	4a17      	ldr	r2, [pc, #92]	@ (8003748 <mpu_read_mem+0xa0>)
 80036ec:	6852      	ldr	r2, [r2, #4]
 80036ee:	8952      	ldrh	r2, [r2, #10]
 80036f0:	4293      	cmp	r3, r2
 80036f2:	dd02      	ble.n	80036fa <mpu_read_mem+0x52>
        return -1;
 80036f4:	f04f 33ff 	mov.w	r3, #4294967295
 80036f8:	e022      	b.n	8003740 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80036fa:	4b13      	ldr	r3, [pc, #76]	@ (8003748 <mpu_read_mem+0xa0>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	7818      	ldrb	r0, [r3, #0]
 8003700:	4b11      	ldr	r3, [pc, #68]	@ (8003748 <mpu_read_mem+0xa0>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	7e19      	ldrb	r1, [r3, #24]
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	2202      	movs	r2, #2
 800370c:	f001 ff0b 	bl	8005526 <MPU_Write_Len>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <mpu_read_mem+0x74>
        return -1;
 8003716:	f04f 33ff 	mov.w	r3, #4294967295
 800371a:	e011      	b.n	8003740 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 800371c:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <mpu_read_mem+0xa0>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	7818      	ldrb	r0, [r3, #0]
 8003722:	4b09      	ldr	r3, [pc, #36]	@ (8003748 <mpu_read_mem+0xa0>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	7d59      	ldrb	r1, [r3, #21]
 8003728:	88bb      	ldrh	r3, [r7, #4]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	f001 ff3c 	bl	80055aa <MPU_Read_Len>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d002      	beq.n	800373e <mpu_read_mem+0x96>
        return -1;
 8003738:	f04f 33ff 	mov.w	r3, #4294967295
 800373c:	e000      	b.n	8003740 <mpu_read_mem+0x98>
    return 0;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	20000000 	.word	0x20000000

0800374c <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
                      unsigned short start_addr, unsigned short sample_rate)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	@ 0x28
 8003750:	af00      	add	r7, sp, #0
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	4611      	mov	r1, r2
 8003756:	461a      	mov	r2, r3
 8003758:	4603      	mov	r3, r0
 800375a:	81fb      	strh	r3, [r7, #14]
 800375c:	460b      	mov	r3, r1
 800375e:	81bb      	strh	r3, [r7, #12]
 8003760:	4613      	mov	r3, r2
 8003762:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8003764:	4b37      	ldr	r3, [pc, #220]	@ (8003844 <mpu_load_firmware+0xf8>)
 8003766:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800376e:	f04f 33ff 	mov.w	r3, #4294967295
 8003772:	e062      	b.n	800383a <mpu_load_firmware+0xee>

    if (!firmware)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d102      	bne.n	8003780 <mpu_load_firmware+0x34>
        return -1;
 800377a:	f04f 33ff 	mov.w	r3, #4294967295
 800377e:	e05c      	b.n	800383a <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8003780:	2300      	movs	r3, #0
 8003782:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003784:	e034      	b.n	80037f0 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8003786:	89fa      	ldrh	r2, [r7, #14]
 8003788:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b10      	cmp	r3, #16
 800378e:	bfa8      	it	ge
 8003790:	2310      	movge	r3, #16
 8003792:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8003794:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	441a      	add	r2, r3
 800379a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800379c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff ff30 	bl	8003604 <mpu_write_mem>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d002      	beq.n	80037b0 <mpu_load_firmware+0x64>
            return -1;
 80037aa:	f04f 33ff 	mov.w	r3, #4294967295
 80037ae:	e044      	b.n	800383a <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 80037b0:	f107 0214 	add.w	r2, r7, #20
 80037b4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80037b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff ff75 	bl	80036a8 <mpu_read_mem>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <mpu_load_firmware+0x7e>
            return -1;
 80037c4:	f04f 33ff 	mov.w	r3, #4294967295
 80037c8:	e037      	b.n	800383a <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 80037ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	4413      	add	r3, r2
 80037d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80037d2:	f107 0114 	add.w	r1, r7, #20
 80037d6:	4618      	mov	r0, r3
 80037d8:	f006 fe2b 	bl	800a432 <memcmp>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d002      	beq.n	80037e8 <mpu_load_firmware+0x9c>
            return -2;
 80037e2:	f06f 0301 	mvn.w	r3, #1
 80037e6:	e028      	b.n	800383a <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 80037e8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80037ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80037ec:	4413      	add	r3, r2
 80037ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80037f0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80037f2:	89fb      	ldrh	r3, [r7, #14]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d3c6      	bcc.n	8003786 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 80037f8:	89bb      	ldrh	r3, [r7, #12]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8003802:	89bb      	ldrh	r3, [r7, #12]
 8003804:	b2db      	uxtb	r3, r3
 8003806:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8003808:	4b0e      	ldr	r3, [pc, #56]	@ (8003844 <mpu_load_firmware+0xf8>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	7818      	ldrb	r0, [r3, #0]
 800380e:	4b0d      	ldr	r3, [pc, #52]	@ (8003844 <mpu_load_firmware+0xf8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	7e99      	ldrb	r1, [r3, #26]
 8003814:	f107 0310 	add.w	r3, r7, #16
 8003818:	2202      	movs	r2, #2
 800381a:	f001 fe84 	bl	8005526 <MPU_Write_Len>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <mpu_load_firmware+0xde>
        return -1;
 8003824:	f04f 33ff 	mov.w	r3, #4294967295
 8003828:	e007      	b.n	800383a <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 800382a:	4b06      	ldr	r3, [pc, #24]	@ (8003844 <mpu_load_firmware+0xf8>)
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8003832:	4a04      	ldr	r2, [pc, #16]	@ (8003844 <mpu_load_firmware+0xf8>)
 8003834:	88fb      	ldrh	r3, [r7, #6]
 8003836:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3728      	adds	r7, #40	@ 0x28
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000000 	.word	0x20000000

08003848 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8003852:	4b26      	ldr	r3, [pc, #152]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 8003854:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003858:	79fa      	ldrb	r2, [r7, #7]
 800385a:	429a      	cmp	r2, r3
 800385c:	d101      	bne.n	8003862 <mpu_set_dmp_state+0x1a>
        return 0;
 800385e:	2300      	movs	r3, #0
 8003860:	e040      	b.n	80038e4 <mpu_set_dmp_state+0x9c>

    if (enable) {
 8003862:	79fb      	ldrb	r3, [r7, #7]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d027      	beq.n	80038b8 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8003868:	4b20      	ldr	r3, [pc, #128]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 800386a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800386e:	2b00      	cmp	r3, #0
 8003870:	d102      	bne.n	8003878 <mpu_set_dmp_state+0x30>
            return -1;
 8003872:	f04f 33ff 	mov.w	r3, #4294967295
 8003876:	e035      	b.n	80038e4 <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8003878:	2000      	movs	r0, #0
 800387a:	f7fe f8bb 	bl	80019f4 <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800387e:	2000      	movs	r0, #0
 8003880:	f7fe ffa2 	bl	80027c8 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8003884:	4b19      	ldr	r3, [pc, #100]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 8003886:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003888:	4618      	mov	r0, r3
 800388a:	f7fe fd5b 	bl	8002344 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800388e:	2300      	movs	r3, #0
 8003890:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8003892:	4b16      	ldr	r3, [pc, #88]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	7818      	ldrb	r0, [r3, #0]
 8003898:	f107 030f 	add.w	r3, r7, #15
 800389c:	2201      	movs	r2, #1
 800389e:	2123      	movs	r1, #35	@ 0x23
 80038a0:	f001 fe41 	bl	8005526 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 1;
 80038a4:	4b11      	ldr	r3, [pc, #68]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 80038ac:	2001      	movs	r0, #1
 80038ae:	f7fe f8a1 	bl	80019f4 <set_int_enable>
        mpu_reset_fifo();
 80038b2:	f7fe fa77 	bl	8001da4 <mpu_reset_fifo>
 80038b6:	e014      	b.n	80038e2 <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f7fe f89b 	bl	80019f4 <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 80038be:	4b0b      	ldr	r3, [pc, #44]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 80038c0:	7c1b      	ldrb	r3, [r3, #16]
 80038c2:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 80038c4:	4b09      	ldr	r3, [pc, #36]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	7818      	ldrb	r0, [r3, #0]
 80038ca:	f107 030f 	add.w	r3, r7, #15
 80038ce:	2201      	movs	r2, #1
 80038d0:	2123      	movs	r1, #35	@ 0x23
 80038d2:	f001 fe28 	bl	8005526 <MPU_Write_Len>
        st.chip_cfg.dmp_on = 0;
 80038d6:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <mpu_set_dmp_state+0xa4>)
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 80038de:	f7fe fa61 	bl	8001da4 <mpu_reset_fifo>
    }
    return 0;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20000000 	.word	0x20000000

080038f0 <run_self_test>:
                                         };
//MPU6050
//:0,
//    ,
uint8_t run_self_test(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af00      	add	r7, sp, #0
    int result;
    //char test_packet[4] = {0};
    long gyro[3], accel[3];
    result = mpu_run_self_test(gyro, accel);
 80038f6:	f107 020c 	add.w	r2, r7, #12
 80038fa:	f107 0318 	add.w	r3, r7, #24
 80038fe:	4611      	mov	r1, r2
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fdab 	bl	800345c <mpu_run_self_test>
 8003906:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3)
 8003908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390a:	2b03      	cmp	r3, #3
 800390c:	d153      	bne.n	80039b6 <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
        * to the DMP.
        */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 800390e:	f107 0308 	add.w	r3, r7, #8
 8003912:	4618      	mov	r0, r3
 8003914:	f7fe fd7c 	bl	8002410 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	4618      	mov	r0, r3
 800391c:	f7fd f9de 	bl	8000cdc <__aeabi_i2f>
 8003920:	4602      	mov	r2, r0
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	4619      	mov	r1, r3
 8003926:	4610      	mov	r0, r2
 8003928:	f7fd fa2c 	bl	8000d84 <__aeabi_fmul>
 800392c:	4603      	mov	r3, r0
 800392e:	4618      	mov	r0, r3
 8003930:	f7fd fbee 	bl	8001110 <__aeabi_f2iz>
 8003934:	4603      	mov	r3, r0
 8003936:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd f9ce 	bl	8000cdc <__aeabi_i2f>
 8003940:	4602      	mov	r2, r0
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	4619      	mov	r1, r3
 8003946:	4610      	mov	r0, r2
 8003948:	f7fd fa1c 	bl	8000d84 <__aeabi_fmul>
 800394c:	4603      	mov	r3, r0
 800394e:	4618      	mov	r0, r3
 8003950:	f7fd fbde 	bl	8001110 <__aeabi_f2iz>
 8003954:	4603      	mov	r3, r0
 8003956:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	4618      	mov	r0, r3
 800395c:	f7fd f9be 	bl	8000cdc <__aeabi_i2f>
 8003960:	4602      	mov	r2, r0
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4619      	mov	r1, r3
 8003966:	4610      	mov	r0, r2
 8003968:	f7fd fa0c 	bl	8000d84 <__aeabi_fmul>
 800396c:	4603      	mov	r3, r0
 800396e:	4618      	mov	r0, r3
 8003970:	f7fd fbce 	bl	8001110 <__aeabi_f2iz>
 8003974:	4603      	mov	r3, r0
 8003976:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8003978:	f107 0318 	add.w	r3, r7, #24
 800397c:	4618      	mov	r0, r3
 800397e:	f000 fb4b 	bl	8004018 <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8003982:	1dbb      	adds	r3, r7, #6
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fd7b 	bl	8002480 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	88fa      	ldrh	r2, [r7, #6]
 800398e:	fb02 f303 	mul.w	r3, r2, r3
 8003992:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	88fa      	ldrh	r2, [r7, #6]
 8003998:	fb02 f303 	mul.w	r3, r2, r3
 800399c:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	88fa      	ldrh	r2, [r7, #6]
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80039a8:	f107 030c 	add.w	r3, r7, #12
 80039ac:	4618      	mov	r0, r3
 80039ae:	f000 fc3d 	bl	800422c <dmp_set_accel_bias>
        return 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	e000      	b.n	80039b8 <run_self_test+0xc8>
    } else return 1;
 80039b6:	2301      	movs	r3, #1
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3728      	adds	r7, #40	@ 0x28
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <inv_orientation_matrix_to_scalar>:
//
unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f000 f821 	bl	8003a10 <inv_row_2_scale>
 80039ce:	4603      	mov	r3, r0
 80039d0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3303      	adds	r3, #3
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 f81a 	bl	8003a10 <inv_row_2_scale>
 80039dc:	4603      	mov	r3, r0
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	b21a      	sxth	r2, r3
 80039e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	b21b      	sxth	r3, r3
 80039ea:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3306      	adds	r3, #6
 80039f0:	4618      	mov	r0, r3
 80039f2:	f000 f80d 	bl	8003a10 <inv_row_2_scale>
 80039f6:	4603      	mov	r3, r0
 80039f8:	019b      	lsls	r3, r3, #6
 80039fa:	b21a      	sxth	r2, r3
 80039fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	b21b      	sxth	r3, r3
 8003a04:	81fb      	strh	r3, [r7, #14]


    return scalar;
 8003a06:	89fb      	ldrh	r3, [r7, #14]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <inv_row_2_scale>:
//
unsigned short inv_row_2_scale(const signed char *row)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	dd02      	ble.n	8003a28 <inv_row_2_scale+0x18>
        b = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	81fb      	strh	r3, [r7, #14]
 8003a26:	e02d      	b.n	8003a84 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	da02      	bge.n	8003a38 <inv_row_2_scale+0x28>
        b = 4;
 8003a32:	2304      	movs	r3, #4
 8003a34:	81fb      	strh	r3, [r7, #14]
 8003a36:	e025      	b.n	8003a84 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f993 3000 	ldrsb.w	r3, [r3]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	dd02      	ble.n	8003a4a <inv_row_2_scale+0x3a>
        b = 1;
 8003a44:	2301      	movs	r3, #1
 8003a46:	81fb      	strh	r3, [r7, #14]
 8003a48:	e01c      	b.n	8003a84 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	f993 3000 	ldrsb.w	r3, [r3]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	da02      	bge.n	8003a5c <inv_row_2_scale+0x4c>
        b = 5;
 8003a56:	2305      	movs	r3, #5
 8003a58:	81fb      	strh	r3, [r7, #14]
 8003a5a:	e013      	b.n	8003a84 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3302      	adds	r3, #2
 8003a60:	f993 3000 	ldrsb.w	r3, [r3]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	dd02      	ble.n	8003a6e <inv_row_2_scale+0x5e>
        b = 2;
 8003a68:	2302      	movs	r3, #2
 8003a6a:	81fb      	strh	r3, [r7, #14]
 8003a6c:	e00a      	b.n	8003a84 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	3302      	adds	r3, #2
 8003a72:	f993 3000 	ldrsb.w	r3, [r3]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	da02      	bge.n	8003a80 <inv_row_2_scale+0x70>
        b = 6;
 8003a7a:	2306      	movs	r3, #6
 8003a7c:	81fb      	strh	r3, [r7, #14]
 8003a7e:	e001      	b.n	8003a84 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 8003a80:	2307      	movs	r3, #7
 8003a82:	81fb      	strh	r3, [r7, #14]
    return b;
 8003a84:	89fb      	ldrh	r3, [r7, #14]
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3714      	adds	r7, #20
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <mget_ms>:
//,.
void mget_ms(unsigned long *time)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bc80      	pop	{r7}
 8003aa0:	4770      	bx	lr
	...

08003aa4 <mpu_dmp_init>:
//mpu6050,dmp
//:0,
//    ,
uint8_t mpu_dmp_init(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
    uint8_t res=0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	71fb      	strb	r3, [r7, #7]
    MPU_IIC_Init(); 	//IIC
 8003aae:	f7fd fe85 	bl	80017bc <IIC_GPIO_Init>
    if(mpu_init()==0)	//MPU6050
 8003ab2:	f7fd fff9 	bl	8001aa8 <mpu_init>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d157      	bne.n	8003b6c <mpu_dmp_init+0xc8>
    {
        res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL);//
 8003abc:	2078      	movs	r0, #120	@ 0x78
 8003abe:	f7fe fd7f 	bl	80025c0 <mpu_set_sensors>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	71fb      	strb	r3, [r7, #7]
        if(res)return 1;
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <mpu_dmp_init+0x2c>
 8003acc:	2301      	movs	r3, #1
 8003ace:	e050      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=mpu_configure_fifo(INV_XYZ_GYRO|INV_XYZ_ACCEL);//FIFO
 8003ad0:	2078      	movs	r0, #120	@ 0x78
 8003ad2:	f7fe fd23 	bl	800251c <mpu_configure_fifo>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	71fb      	strb	r3, [r7, #7]
        if(res)return 2;
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <mpu_dmp_init+0x40>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e046      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 8003ae4:	2064      	movs	r0, #100	@ 0x64
 8003ae6:	f7fe fc2d 	bl	8002344 <mpu_set_sample_rate>
 8003aea:	4603      	mov	r3, r0
 8003aec:	71fb      	strb	r3, [r7, #7]
        if(res)return 3;
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <mpu_dmp_init+0x54>
 8003af4:	2303      	movs	r3, #3
 8003af6:	e03c      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=dmp_load_motion_driver_firmware();		//dmp
 8003af8:	f000 f992 	bl	8003e20 <dmp_load_motion_driver_firmware>
 8003afc:	4603      	mov	r3, r0
 8003afe:	71fb      	strb	r3, [r7, #7]
        if(res)return 4;
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <mpu_dmp_init+0x66>
 8003b06:	2304      	movs	r3, #4
 8003b08:	e033      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 8003b0a:	481c      	ldr	r0, [pc, #112]	@ (8003b7c <mpu_dmp_init+0xd8>)
 8003b0c:	f7ff ff58 	bl	80039c0 <inv_orientation_matrix_to_scalar>
 8003b10:	4603      	mov	r3, r0
 8003b12:	4618      	mov	r0, r3
 8003b14:	f000 f994 	bl	8003e40 <dmp_set_orientation>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	71fb      	strb	r3, [r7, #7]
        if(res)return 5;
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <mpu_dmp_init+0x82>
 8003b22:	2305      	movs	r3, #5
 8003b24:	e025      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 8003b26:	f240 1073 	movw	r0, #371	@ 0x173
 8003b2a:	f000 ff01 	bl	8004930 <dmp_enable_feature>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]
                               DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
                               DMP_FEATURE_GYRO_CAL);
        if(res)return 6;
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <mpu_dmp_init+0x98>
 8003b38:	2306      	movs	r3, #6
 8003b3a:	e01a      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 8003b3c:	2064      	movs	r0, #100	@ 0x64
 8003b3e:	f000 fc79 	bl	8004434 <dmp_set_fifo_rate>
 8003b42:	4603      	mov	r3, r0
 8003b44:	71fb      	strb	r3, [r7, #7]
        if(res)return 7;
 8003b46:	79fb      	ldrb	r3, [r7, #7]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <mpu_dmp_init+0xac>
 8003b4c:	2307      	movs	r3, #7
 8003b4e:	e010      	b.n	8003b72 <mpu_dmp_init+0xce>
        res=run_self_test();		//
 8003b50:	f7ff fece 	bl	80038f0 <run_self_test>
 8003b54:	4603      	mov	r3, r0
 8003b56:	71fb      	strb	r3, [r7, #7]
        //if(res)return 8;
        res=mpu_set_dmp_state(1);	//DMP
 8003b58:	2001      	movs	r0, #1
 8003b5a:	f7ff fe75 	bl	8003848 <mpu_set_dmp_state>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	71fb      	strb	r3, [r7, #7]
        if(res)return 9;
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <mpu_dmp_init+0xcc>
 8003b68:	2309      	movs	r3, #9
 8003b6a:	e002      	b.n	8003b72 <mpu_dmp_init+0xce>
    } else return 10;
 8003b6c:	230a      	movs	r3, #10
 8003b6e:	e000      	b.n	8003b72 <mpu_dmp_init+0xce>
    return 0;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	2000002c 	.word	0x2000002c

08003b80 <mpu_dmp_get_data>:
//roll:  :0.1   :-180.0<---> +180.0
//yaw:   :0.1   :-180.0<---> +180.0
//:0,
//    ,
uint8_t mpu_dmp_get_data(float *pitch,float *roll,float *yaw)
{
 8003b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b82:	b095      	sub	sp, #84	@ 0x54
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
    float q0=1.0f,q1=0.0f,q2=0.0f,q3=0.0f;
 8003b8c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b92:	f04f 0300 	mov.w	r3, #0
 8003b96:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
    unsigned long sensor_timestamp;
    short gyro[3], accel[3], sensors;
    unsigned char more;
    long quat[4];
    if(dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors,&more))return 1;
 8003ba4:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8003ba8:	f107 0210 	add.w	r2, r7, #16
 8003bac:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8003bb0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003bb4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	4623      	mov	r3, r4
 8003bc2:	f001 f89f 	bl	8004d04 <dmp_read_fifo>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <mpu_dmp_get_data+0x50>
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e11e      	b.n	8003e0e <mpu_dmp_get_data+0x28e>
    if (sensors & INV_XYZ_ACCEL)
    send_packet(PACKET_TYPE_ACCEL, accel); */
    /* Unlike gyro and accel, quaternions are written to the FIFO in the body frame, q30.
     * The orientation is set by the scalar passed to dmp_set_orientation during initialization.
    **/
    if(sensors&INV_WXYZ_QUAT)
 8003bd0:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 8116 	beq.w	8003e0c <mpu_dmp_get_data+0x28c>
    {
        q0 = quat[0] / q30;	//q30
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fd f87a 	bl	8000cdc <__aeabi_i2f>
 8003be8:	4603      	mov	r3, r0
 8003bea:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f7fd f97c 	bl	8000eec <__aeabi_fdiv>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / q30;
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fd f86e 	bl	8000cdc <__aeabi_i2f>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fd f970 	bl	8000eec <__aeabi_fdiv>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / q30;
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fd f862 	bl	8000cdc <__aeabi_i2f>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fd f964 	bl	8000eec <__aeabi_fdiv>
 8003c24:	4603      	mov	r3, r0
 8003c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / q30;
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fd f856 	bl	8000cdc <__aeabi_i2f>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fd f958 	bl	8000eec <__aeabi_fdiv>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
        ////
        *pitch = asin(-2 * q1 * q3 + 2 * q0* q2)* 57.3;	// pitch
 8003c40:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003c44:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003c46:	f7fd f89d 	bl	8000d84 <__aeabi_fmul>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fd f898 	bl	8000d84 <__aeabi_fmul>
 8003c54:	4603      	mov	r3, r0
 8003c56:	461c      	mov	r4, r3
 8003c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fc ff89 	bl	8000b74 <__addsf3>
 8003c62:	4603      	mov	r3, r0
 8003c64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7fd f88c 	bl	8000d84 <__aeabi_fmul>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4620      	mov	r0, r4
 8003c72:	f7fc ff7f 	bl	8000b74 <__addsf3>
 8003c76:	4603      	mov	r3, r0
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fc fbd5 	bl	8000428 <__aeabi_f2d>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	460b      	mov	r3, r1
 8003c82:	4610      	mov	r0, r2
 8003c84:	4619      	mov	r1, r3
 8003c86:	f009 ffaf 	bl	800dbe8 <asin>
 8003c8a:	a363      	add	r3, pc, #396	@ (adr r3, 8003e18 <mpu_dmp_get_data+0x298>)
 8003c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c90:	f7fc fc22 	bl	80004d8 <__aeabi_dmul>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f7fc ff14 	bl	8000ac8 <__aeabi_d2f>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	601a      	str	r2, [r3, #0]
        *roll  = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;	// roll
 8003ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ca8:	4619      	mov	r1, r3
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc ff62 	bl	8000b74 <__addsf3>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fd f865 	bl	8000d84 <__aeabi_fmul>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	461c      	mov	r4, r3
 8003cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fc ff56 	bl	8000b74 <__addsf3>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fd f859 	bl	8000d84 <__aeabi_fmul>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f7fc ff4c 	bl	8000b74 <__addsf3>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fc fba2 	bl	8000428 <__aeabi_f2d>
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	460d      	mov	r5, r1
 8003ce8:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003cec:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003cee:	f7fd f849 	bl	8000d84 <__aeabi_fmul>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7fd f844 	bl	8000d84 <__aeabi_fmul>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	461e      	mov	r6, r3
 8003d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d02:	4619      	mov	r1, r3
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fc ff35 	bl	8000b74 <__addsf3>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fd f838 	bl	8000d84 <__aeabi_fmul>
 8003d14:	4603      	mov	r3, r0
 8003d16:	4619      	mov	r1, r3
 8003d18:	4630      	mov	r0, r6
 8003d1a:	f7fc ff29 	bl	8000b70 <__aeabi_fsub>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fc ff25 	bl	8000b74 <__addsf3>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fc fb7b 	bl	8000428 <__aeabi_f2d>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	4620      	mov	r0, r4
 8003d38:	4629      	mov	r1, r5
 8003d3a:	f009 ff7d 	bl	800dc38 <atan2>
 8003d3e:	a336      	add	r3, pc, #216	@ (adr r3, 8003e18 <mpu_dmp_get_data+0x298>)
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f7fc fbc8 	bl	80004d8 <__aeabi_dmul>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	4619      	mov	r1, r3
 8003d50:	f7fc feba 	bl	8000ac8 <__aeabi_d2f>
 8003d54:	4602      	mov	r2, r0
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	601a      	str	r2, [r3, #0]
        *yaw   = atan2(2*(q1*q2 + q0*q3),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;	//yaw
 8003d5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d5c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003d5e:	f7fd f811 	bl	8000d84 <__aeabi_fmul>
 8003d62:	4603      	mov	r3, r0
 8003d64:	461c      	mov	r4, r3
 8003d66:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003d68:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003d6a:	f7fd f80b 	bl	8000d84 <__aeabi_fmul>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	4619      	mov	r1, r3
 8003d72:	4620      	mov	r0, r4
 8003d74:	f7fc fefe 	bl	8000b74 <__addsf3>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fc fef9 	bl	8000b74 <__addsf3>
 8003d82:	4603      	mov	r3, r0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fc fb4f 	bl	8000428 <__aeabi_f2d>
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	460d      	mov	r5, r1
 8003d8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003d90:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003d92:	f7fc fff7 	bl	8000d84 <__aeabi_fmul>
 8003d96:	4603      	mov	r3, r0
 8003d98:	461e      	mov	r6, r3
 8003d9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d9c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8003d9e:	f7fc fff1 	bl	8000d84 <__aeabi_fmul>
 8003da2:	4603      	mov	r3, r0
 8003da4:	4619      	mov	r1, r3
 8003da6:	4630      	mov	r0, r6
 8003da8:	f7fc fee4 	bl	8000b74 <__addsf3>
 8003dac:	4603      	mov	r3, r0
 8003dae:	461e      	mov	r6, r3
 8003db0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003db2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003db4:	f7fc ffe6 	bl	8000d84 <__aeabi_fmul>
 8003db8:	4603      	mov	r3, r0
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4630      	mov	r0, r6
 8003dbe:	f7fc fed7 	bl	8000b70 <__aeabi_fsub>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	461e      	mov	r6, r3
 8003dc6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dc8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003dca:	f7fc ffdb 	bl	8000d84 <__aeabi_fmul>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4630      	mov	r0, r6
 8003dd4:	f7fc fecc 	bl	8000b70 <__aeabi_fsub>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc fb24 	bl	8000428 <__aeabi_f2d>
 8003de0:	4602      	mov	r2, r0
 8003de2:	460b      	mov	r3, r1
 8003de4:	4620      	mov	r0, r4
 8003de6:	4629      	mov	r1, r5
 8003de8:	f009 ff26 	bl	800dc38 <atan2>
 8003dec:	a30a      	add	r3, pc, #40	@ (adr r3, 8003e18 <mpu_dmp_get_data+0x298>)
 8003dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df2:	f7fc fb71 	bl	80004d8 <__aeabi_dmul>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	f7fc fe63 	bl	8000ac8 <__aeabi_d2f>
 8003e02:	4602      	mov	r2, r0
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	601a      	str	r2, [r3, #0]
    } else return 2;
    return 0;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	e000      	b.n	8003e0e <mpu_dmp_get_data+0x28e>
    } else return 2;
 8003e0c:	2302      	movs	r3, #2
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	374c      	adds	r7, #76	@ 0x4c
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e16:	bf00      	nop
 8003e18:	66666666 	.word	0x66666666
 8003e1c:	404ca666 	.word	0x404ca666

08003e20 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8003e24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e28:	23c8      	movs	r3, #200	@ 0xc8
 8003e2a:	4904      	ldr	r1, [pc, #16]	@ (8003e3c <dmp_load_motion_driver_firmware+0x1c>)
 8003e2c:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8003e30:	f7ff fc8c 	bl	800374c <mpu_load_firmware>
 8003e34:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	0800e774 	.word	0x0800e774

08003e40 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 8003e4a:	4a6e      	ldr	r2, [pc, #440]	@ (8004004 <dmp_set_orientation+0x1c4>)
 8003e4c:	f107 0314 	add.w	r3, r7, #20
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	4611      	mov	r1, r2
 8003e54:	8019      	strh	r1, [r3, #0]
 8003e56:	3302      	adds	r3, #2
 8003e58:	0c12      	lsrs	r2, r2, #16
 8003e5a:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8003e5c:	4a6a      	ldr	r2, [pc, #424]	@ (8004008 <dmp_set_orientation+0x1c8>)
 8003e5e:	f107 0310 	add.w	r3, r7, #16
 8003e62:	6812      	ldr	r2, [r2, #0]
 8003e64:	4611      	mov	r1, r2
 8003e66:	8019      	strh	r1, [r3, #0]
 8003e68:	3302      	adds	r3, #2
 8003e6a:	0c12      	lsrs	r2, r2, #16
 8003e6c:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8003e6e:	4a67      	ldr	r2, [pc, #412]	@ (800400c <dmp_set_orientation+0x1cc>)
 8003e70:	f107 030c 	add.w	r3, r7, #12
 8003e74:	6812      	ldr	r2, [r2, #0]
 8003e76:	4611      	mov	r1, r2
 8003e78:	8019      	strh	r1, [r3, #0]
 8003e7a:	3302      	adds	r3, #2
 8003e7c:	0c12      	lsrs	r2, r2, #16
 8003e7e:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8003e80:	4a63      	ldr	r2, [pc, #396]	@ (8004010 <dmp_set_orientation+0x1d0>)
 8003e82:	f107 0308 	add.w	r3, r7, #8
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	4611      	mov	r1, r2
 8003e8a:	8019      	strh	r1, [r3, #0]
 8003e8c:	3302      	adds	r3, #2
 8003e8e:	0c12      	lsrs	r2, r2, #16
 8003e90:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8003e92:	88fb      	ldrh	r3, [r7, #6]
 8003e94:	f003 0303 	and.w	r3, r3, #3
 8003e98:	3320      	adds	r3, #32
 8003e9a:	443b      	add	r3, r7
 8003e9c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003ea0:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8003ea2:	88fb      	ldrh	r3, [r7, #6]
 8003ea4:	08db      	lsrs	r3, r3, #3
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	f003 0303 	and.w	r3, r3, #3
 8003eac:	3320      	adds	r3, #32
 8003eae:	443b      	add	r3, r7
 8003eb0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003eb4:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 8003eb6:	88fb      	ldrh	r3, [r7, #6]
 8003eb8:	099b      	lsrs	r3, r3, #6
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	f003 0303 	and.w	r3, r3, #3
 8003ec0:	3320      	adds	r3, #32
 8003ec2:	443b      	add	r3, r7
 8003ec4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003ec8:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	f003 0303 	and.w	r3, r3, #3
 8003ed0:	3320      	adds	r3, #32
 8003ed2:	443b      	add	r3, r7
 8003ed4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003ed8:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 8003eda:	88fb      	ldrh	r3, [r7, #6]
 8003edc:	08db      	lsrs	r3, r3, #3
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	3320      	adds	r3, #32
 8003ee6:	443b      	add	r3, r7
 8003ee8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003eec:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	3320      	adds	r3, #32
 8003efa:	443b      	add	r3, r7
 8003efc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003f00:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8003f02:	f107 031c 	add.w	r3, r7, #28
 8003f06:	461a      	mov	r2, r3
 8003f08:	2103      	movs	r1, #3
 8003f0a:	f240 4026 	movw	r0, #1062	@ 0x426
 8003f0e:	f7ff fb79 	bl	8003604 <mpu_write_mem>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <dmp_set_orientation+0xde>
        return -1;
 8003f18:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1c:	e06e      	b.n	8003ffc <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8003f1e:	f107 0318 	add.w	r3, r7, #24
 8003f22:	461a      	mov	r2, r3
 8003f24:	2103      	movs	r1, #3
 8003f26:	f240 402a 	movw	r0, #1066	@ 0x42a
 8003f2a:	f7ff fb6b 	bl	8003604 <mpu_write_mem>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <dmp_set_orientation+0xfa>
        return -1;
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
 8003f38:	e060      	b.n	8003ffc <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 8003f3a:	f107 031c 	add.w	r3, r7, #28
 8003f3e:	f107 020c 	add.w	r2, r7, #12
 8003f42:	6812      	ldr	r2, [r2, #0]
 8003f44:	4611      	mov	r1, r2
 8003f46:	8019      	strh	r1, [r3, #0]
 8003f48:	3302      	adds	r3, #2
 8003f4a:	0c12      	lsrs	r2, r2, #16
 8003f4c:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 8003f4e:	f107 0318 	add.w	r3, r7, #24
 8003f52:	f107 0208 	add.w	r2, r7, #8
 8003f56:	6812      	ldr	r2, [r2, #0]
 8003f58:	4611      	mov	r1, r2
 8003f5a:	8019      	strh	r1, [r3, #0]
 8003f5c:	3302      	adds	r3, #2
 8003f5e:	0c12      	lsrs	r2, r2, #16
 8003f60:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8003f62:	88fb      	ldrh	r3, [r7, #6]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d009      	beq.n	8003f80 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8003f6c:	7f3b      	ldrb	r3, [r7, #28]
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 8003f76:	7e3b      	ldrb	r3, [r7, #24]
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8003f80:	88fb      	ldrh	r3, [r7, #6]
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d009      	beq.n	8003f9e <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 8003f8a:	7f7b      	ldrb	r3, [r7, #29]
 8003f8c:	f043 0301 	orr.w	r3, r3, #1
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8003f94:	7e7b      	ldrb	r3, [r7, #25]
 8003f96:	f043 0301 	orr.w	r3, r3, #1
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8003f9e:	88fb      	ldrh	r3, [r7, #6]
 8003fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 8003fa8:	7fbb      	ldrb	r3, [r7, #30]
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8003fb2:	7ebb      	ldrb	r3, [r7, #26]
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8003fbc:	f107 031c 	add.w	r3, r7, #28
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	2103      	movs	r1, #3
 8003fc4:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 8003fc8:	f7ff fb1c 	bl	8003604 <mpu_write_mem>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <dmp_set_orientation+0x198>
        return -1;
 8003fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd6:	e011      	b.n	8003ffc <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 8003fd8:	f107 0318 	add.w	r3, r7, #24
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2103      	movs	r1, #3
 8003fe0:	f240 4031 	movw	r0, #1073	@ 0x431
 8003fe4:	f7ff fb0e 	bl	8003604 <mpu_write_mem>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <dmp_set_orientation+0x1b4>
        return -1;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff2:	e003      	b.n	8003ffc <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8003ff4:	4a07      	ldr	r2, [pc, #28]	@ (8004014 <dmp_set_orientation+0x1d4>)
 8003ff6:	88fb      	ldrh	r3, [r7, #6]
 8003ff8:	8113      	strh	r3, [r2, #8]
    return 0;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3720      	adds	r7, #32
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	0800e6d0 	.word	0x0800e6d0
 8004008:	0800e6d4 	.word	0x0800e6d4
 800400c:	0800e6d8 	.word	0x0800e6d8
 8004010:	0800e6dc 	.word	0x0800e6dc
 8004014:	200002a0 	.word	0x200002a0

08004018 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 8004018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800401c:	b08c      	sub	sp, #48	@ 0x30
 800401e:	af00      	add	r7, sp, #0
 8004020:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8004022:	4b80      	ldr	r3, [pc, #512]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 8004024:	891b      	ldrh	r3, [r3, #8]
 8004026:	f003 0303 	and.w	r3, r3, #3
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	4413      	add	r3, r2
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8004034:	4b7b      	ldr	r3, [pc, #492]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 8004036:	891b      	ldrh	r3, [r3, #8]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	425b      	negs	r3, r3
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004046:	4b77      	ldr	r3, [pc, #476]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 8004048:	891b      	ldrh	r3, [r3, #8]
 800404a:	08db      	lsrs	r3, r3, #3
 800404c:	b29b      	uxth	r3, r3
 800404e:	f003 0303 	and.w	r3, r3, #3
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	69fa      	ldr	r2, [r7, #28]
 8004056:	4413      	add	r3, r2
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 800405c:	4b71      	ldr	r3, [pc, #452]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 800405e:	891b      	ldrh	r3, [r3, #8]
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 8004068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406a:	425b      	negs	r3, r3
 800406c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800406e:	4b6d      	ldr	r3, [pc, #436]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 8004070:	891b      	ldrh	r3, [r3, #8]
 8004072:	099b      	lsrs	r3, r3, #6
 8004074:	b29b      	uxth	r3, r3
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	69fa      	ldr	r2, [r7, #28]
 800407e:	4413      	add	r3, r2
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8004084:	4b67      	ldr	r3, [pc, #412]	@ (8004224 <dmp_set_gyro_bias+0x20c>)
 8004086:	891b      	ldrh	r3, [r3, #8]
 8004088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8004090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004092:	425b      	negs	r3, r3
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	17da      	asrs	r2, r3, #31
 800409a:	613b      	str	r3, [r7, #16]
 800409c:	617a      	str	r2, [r7, #20]
 800409e:	4b62      	ldr	r3, [pc, #392]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 80040a0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80040a4:	460a      	mov	r2, r1
 80040a6:	fb03 f202 	mul.w	r2, r3, r2
 80040aa:	2300      	movs	r3, #0
 80040ac:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80040b0:	4601      	mov	r1, r0
 80040b2:	fb01 f303 	mul.w	r3, r1, r3
 80040b6:	4413      	add	r3, r2
 80040b8:	4a5b      	ldr	r2, [pc, #364]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 80040ba:	6939      	ldr	r1, [r7, #16]
 80040bc:	fba1 ab02 	umull	sl, fp, r1, r2
 80040c0:	445b      	add	r3, fp
 80040c2:	469b      	mov	fp, r3
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	f04f 0300 	mov.w	r3, #0
 80040cc:	ea4f 729a 	mov.w	r2, sl, lsr #30
 80040d0:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 80040d4:	ea4f 73ab 	mov.w	r3, fp, asr #30
 80040d8:	4613      	mov	r3, r2
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 80040dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040de:	17da      	asrs	r2, r3, #31
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	60fa      	str	r2, [r7, #12]
 80040e4:	4b50      	ldr	r3, [pc, #320]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 80040e6:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80040ea:	465a      	mov	r2, fp
 80040ec:	fb03 f202 	mul.w	r2, r3, r2
 80040f0:	2300      	movs	r3, #0
 80040f2:	4651      	mov	r1, sl
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
 80040f8:	4413      	add	r3, r2
 80040fa:	4a4b      	ldr	r2, [pc, #300]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 80040fc:	4651      	mov	r1, sl
 80040fe:	fba1 8902 	umull	r8, r9, r1, r2
 8004102:	444b      	add	r3, r9
 8004104:	4699      	mov	r9, r3
 8004106:	f04f 0200 	mov.w	r2, #0
 800410a:	f04f 0300 	mov.w	r3, #0
 800410e:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004112:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8004116:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800411a:	4613      	mov	r3, r2
 800411c:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 800411e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004120:	17da      	asrs	r2, r3, #31
 8004122:	603b      	str	r3, [r7, #0]
 8004124:	607a      	str	r2, [r7, #4]
 8004126:	4b40      	ldr	r3, [pc, #256]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 8004128:	e9d7 8900 	ldrd	r8, r9, [r7]
 800412c:	464a      	mov	r2, r9
 800412e:	fb03 f202 	mul.w	r2, r3, r2
 8004132:	2300      	movs	r3, #0
 8004134:	4641      	mov	r1, r8
 8004136:	fb01 f303 	mul.w	r3, r1, r3
 800413a:	4413      	add	r3, r2
 800413c:	4a3a      	ldr	r2, [pc, #232]	@ (8004228 <dmp_set_gyro_bias+0x210>)
 800413e:	4641      	mov	r1, r8
 8004140:	fba1 4502 	umull	r4, r5, r1, r2
 8004144:	442b      	add	r3, r5
 8004146:	461d      	mov	r5, r3
 8004148:	f04f 0200 	mov.w	r2, #0
 800414c:	f04f 0300 	mov.w	r3, #0
 8004150:	0fa2      	lsrs	r2, r4, #30
 8004152:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004156:	17ab      	asrs	r3, r5, #30
 8004158:	4613      	mov	r3, r2
 800415a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	161b      	asrs	r3, r3, #24
 8004160:	b2db      	uxtb	r3, r3
 8004162:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	141b      	asrs	r3, r3, #16
 800416a:	b2db      	uxtb	r3, r3
 800416c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	121b      	asrs	r3, r3, #8
 8004174:	b2db      	uxtb	r3, r3
 8004176:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 800417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417c:	b2db      	uxtb	r3, r3
 800417e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8004182:	f107 0320 	add.w	r3, r7, #32
 8004186:	461a      	mov	r2, r3
 8004188:	2104      	movs	r1, #4
 800418a:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 800418e:	f7ff fa39 	bl	8003604 <mpu_write_mem>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <dmp_set_gyro_bias+0x186>
        return -1;
 8004198:	f04f 33ff 	mov.w	r3, #4294967295
 800419c:	e03c      	b.n	8004218 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 800419e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a0:	161b      	asrs	r3, r3, #24
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 80041a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041aa:	141b      	asrs	r3, r3, #16
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 80041b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b4:	121b      	asrs	r3, r3, #8
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 80041bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 80041c4:	f107 0320 	add.w	r3, r7, #32
 80041c8:	461a      	mov	r2, r3
 80041ca:	2104      	movs	r1, #4
 80041cc:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 80041d0:	f7ff fa18 	bl	8003604 <mpu_write_mem>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <dmp_set_gyro_bias+0x1c8>
        return -1;
 80041da:	f04f 33ff 	mov.w	r3, #4294967295
 80041de:	e01b      	b.n	8004218 <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 80041e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041e2:	161b      	asrs	r3, r3, #24
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 80041ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ec:	141b      	asrs	r3, r3, #16
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 80041f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f6:	121b      	asrs	r3, r3, #8
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80041fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004200:	b2db      	uxtb	r3, r3
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8004206:	f107 0320 	add.w	r3, r7, #32
 800420a:	461a      	mov	r2, r3
 800420c:	2104      	movs	r1, #4
 800420e:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8004212:	f7ff f9f7 	bl	8003604 <mpu_write_mem>
 8004216:	4603      	mov	r3, r0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3730      	adds	r7, #48	@ 0x30
 800421c:	46bd      	mov	sp, r7
 800421e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004222:	bf00      	nop
 8004224:	200002a0 	.word	0x200002a0
 8004228:	02cae309 	.word	0x02cae309

0800422c <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 800422c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004230:	b094      	sub	sp, #80	@ 0x50
 8004232:	af00      	add	r7, sp, #0
 8004234:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8004236:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe f920 	bl	8002480 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8004240:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004242:	b29b      	uxth	r3, r3
 8004244:	2200      	movs	r2, #0
 8004246:	613b      	str	r3, [r7, #16]
 8004248:	617a      	str	r2, [r7, #20]
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	f04f 0300 	mov.w	r3, #0
 8004252:	6979      	ldr	r1, [r7, #20]
 8004254:	03cb      	lsls	r3, r1, #15
 8004256:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800425a:	4684      	mov	ip, r0
 800425c:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8004260:	4601      	mov	r1, r0
 8004262:	03ca      	lsls	r2, r1, #15
 8004264:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8004268:	4b71      	ldr	r3, [pc, #452]	@ (8004430 <dmp_set_accel_bias+0x204>)
 800426a:	891b      	ldrh	r3, [r3, #8]
 800426c:	f003 0303 	and.w	r3, r3, #3
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004274:	4413      	add	r3, r2
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 800427a:	4b6d      	ldr	r3, [pc, #436]	@ (8004430 <dmp_set_accel_bias+0x204>)
 800427c:	891b      	ldrh	r3, [r3, #8]
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8004286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004288:	425b      	negs	r3, r3
 800428a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800428c:	4b68      	ldr	r3, [pc, #416]	@ (8004430 <dmp_set_accel_bias+0x204>)
 800428e:	891b      	ldrh	r3, [r3, #8]
 8004290:	08db      	lsrs	r3, r3, #3
 8004292:	b29b      	uxth	r3, r3
 8004294:	f003 0303 	and.w	r3, r3, #3
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800429c:	4413      	add	r3, r2
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 80042a2:	4b63      	ldr	r3, [pc, #396]	@ (8004430 <dmp_set_accel_bias+0x204>)
 80042a4:	891b      	ldrh	r3, [r3, #8]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 80042ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042b0:	425b      	negs	r3, r3
 80042b2:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80042b4:	4b5e      	ldr	r3, [pc, #376]	@ (8004430 <dmp_set_accel_bias+0x204>)
 80042b6:	891b      	ldrh	r3, [r3, #8]
 80042b8:	099b      	lsrs	r3, r3, #6
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c4:	4413      	add	r3, r2
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 80042ca:	4b59      	ldr	r3, [pc, #356]	@ (8004430 <dmp_set_accel_bias+0x204>)
 80042cc:	891b      	ldrh	r3, [r3, #8]
 80042ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d002      	beq.n	80042dc <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 80042d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042d8:	425b      	negs	r3, r3
 80042da:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 80042dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042de:	17da      	asrs	r2, r3, #31
 80042e0:	61bb      	str	r3, [r7, #24]
 80042e2:	61fa      	str	r2, [r7, #28]
 80042e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80042ea:	460a      	mov	r2, r1
 80042ec:	fb02 f203 	mul.w	r2, r2, r3
 80042f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042f2:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80042f6:	4601      	mov	r1, r0
 80042f8:	fb01 f303 	mul.w	r3, r1, r3
 80042fc:	4413      	add	r3, r2
 80042fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004300:	69b9      	ldr	r1, [r7, #24]
 8004302:	fba2 ab01 	umull	sl, fp, r2, r1
 8004306:	445b      	add	r3, fp
 8004308:	469b      	mov	fp, r3
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	f04f 0300 	mov.w	r3, #0
 8004312:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004316:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 800431a:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800431e:	4613      	mov	r3, r2
 8004320:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004324:	17da      	asrs	r2, r3, #31
 8004326:	60bb      	str	r3, [r7, #8]
 8004328:	60fa      	str	r2, [r7, #12]
 800432a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800432c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004330:	465a      	mov	r2, fp
 8004332:	fb02 f203 	mul.w	r2, r2, r3
 8004336:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004338:	4651      	mov	r1, sl
 800433a:	fb01 f303 	mul.w	r3, r1, r3
 800433e:	4413      	add	r3, r2
 8004340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004342:	4651      	mov	r1, sl
 8004344:	fba2 8901 	umull	r8, r9, r2, r1
 8004348:	444b      	add	r3, r9
 800434a:	4699      	mov	r9, r3
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004358:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800435c:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004360:	4613      	mov	r3, r2
 8004362:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004366:	17da      	asrs	r2, r3, #31
 8004368:	603b      	str	r3, [r7, #0]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800436e:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004372:	464a      	mov	r2, r9
 8004374:	fb02 f203 	mul.w	r2, r2, r3
 8004378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800437a:	4641      	mov	r1, r8
 800437c:	fb01 f303 	mul.w	r3, r1, r3
 8004380:	4413      	add	r3, r2
 8004382:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004384:	4641      	mov	r1, r8
 8004386:	fba2 4501 	umull	r4, r5, r2, r1
 800438a:	442b      	add	r3, r5
 800438c:	461d      	mov	r5, r3
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	0fa2      	lsrs	r2, r4, #30
 8004398:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800439c:	17ab      	asrs	r3, r5, #30
 800439e:	4613      	mov	r3, r2
 80043a0:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 80043a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043a4:	161b      	asrs	r3, r3, #24
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 80043ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ae:	141b      	asrs	r3, r3, #16
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 80043b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b8:	121b      	asrs	r3, r3, #8
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 80043c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 80043c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043ca:	161b      	asrs	r3, r3, #24
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 80043d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043d4:	141b      	asrs	r3, r3, #16
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 80043dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043de:	121b      	asrs	r3, r3, #8
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 80043e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 80043ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043f0:	161b      	asrs	r3, r3, #24
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 80043f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043fa:	141b      	asrs	r3, r3, #16
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004402:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004404:	121b      	asrs	r3, r3, #8
 8004406:	b2db      	uxtb	r3, r3
 8004408:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800440c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440e:	b2db      	uxtb	r3, r3
 8004410:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004414:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004418:	461a      	mov	r2, r3
 800441a:	210c      	movs	r1, #12
 800441c:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8004420:	f7ff f8f0 	bl	8003604 <mpu_write_mem>
 8004424:	4603      	mov	r3, r0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3750      	adds	r7, #80	@ 0x50
 800442a:	46bd      	mov	sp, r7
 800442c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004430:	200002a0 	.word	0x200002a0

08004434 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800443e:	4a1f      	ldr	r2, [pc, #124]	@ (80044bc <dmp_set_fifo_rate+0x88>)
 8004440:	f107 0310 	add.w	r3, r7, #16
 8004444:	ca07      	ldmia	r2, {r0, r1, r2}
 8004446:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	2bc8      	cmp	r3, #200	@ 0xc8
 800444e:	d902      	bls.n	8004456 <dmp_set_fifo_rate+0x22>
        return -1;
 8004450:	f04f 33ff 	mov.w	r3, #4294967295
 8004454:	e02e      	b.n	80044b4 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	22c8      	movs	r2, #200	@ 0xc8
 800445a:	fb92 f3f3 	sdiv	r3, r2, r3
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004464:	8bfb      	ldrh	r3, [r7, #30]
 8004466:	0a1b      	lsrs	r3, r3, #8
 8004468:	b29b      	uxth	r3, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800446e:	8bfb      	ldrh	r3, [r7, #30]
 8004470:	b2db      	uxtb	r3, r3
 8004472:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004474:	f107 0308 	add.w	r3, r7, #8
 8004478:	461a      	mov	r2, r3
 800447a:	2102      	movs	r1, #2
 800447c:	f240 2016 	movw	r0, #534	@ 0x216
 8004480:	f7ff f8c0 	bl	8003604 <mpu_write_mem>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <dmp_set_fifo_rate+0x5c>
        return -1;
 800448a:	f04f 33ff 	mov.w	r3, #4294967295
 800448e:	e011      	b.n	80044b4 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004490:	f107 0310 	add.w	r3, r7, #16
 8004494:	461a      	mov	r2, r3
 8004496:	210c      	movs	r1, #12
 8004498:	f640 20c1 	movw	r0, #2753	@ 0xac1
 800449c:	f7ff f8b2 	bl	8003604 <mpu_write_mem>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <dmp_set_fifo_rate+0x78>
        return -1;
 80044a6:	f04f 33ff 	mov.w	r3, #4294967295
 80044aa:	e003      	b.n	80044b4 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 80044ac:	4a04      	ldr	r2, [pc, #16]	@ (80044c0 <dmp_set_fifo_rate+0x8c>)
 80044ae:	88fb      	ldrh	r3, [r7, #6]
 80044b0:	8193      	strh	r3, [r2, #12]
    return 0;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3720      	adds	r7, #32
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	0800e6e0 	.word	0x0800e6e0
 80044c0:	200002a0 	.word	0x200002a0

080044c4 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	4603      	mov	r3, r0
 80044cc:	460a      	mov	r2, r1
 80044ce:	71fb      	strb	r3, [r7, #7]
 80044d0:	4613      	mov	r3, r2
 80044d2:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 80044d4:	79fb      	ldrb	r3, [r7, #7]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <dmp_set_tap_thresh+0x22>
 80044de:	88bb      	ldrh	r3, [r7, #4]
 80044e0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80044e4:	d902      	bls.n	80044ec <dmp_set_tap_thresh+0x28>
        return -1;
 80044e6:	f04f 33ff 	mov.w	r3, #4294967295
 80044ea:	e107      	b.n	80046fc <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 80044ec:	88bb      	ldrh	r3, [r7, #4]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fc fbf0 	bl	8000cd4 <__aeabi_ui2f>
 80044f4:	4603      	mov	r3, r0
 80044f6:	4983      	ldr	r1, [pc, #524]	@ (8004704 <dmp_set_tap_thresh+0x240>)
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fc fcf7 	bl	8000eec <__aeabi_fdiv>
 80044fe:	4603      	mov	r3, r0
 8004500:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004502:	f107 030b 	add.w	r3, r7, #11
 8004506:	4618      	mov	r0, r3
 8004508:	f7fd fdd8 	bl	80020bc <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800450c:	7afb      	ldrb	r3, [r7, #11]
 800450e:	3b02      	subs	r3, #2
 8004510:	2b0e      	cmp	r3, #14
 8004512:	d879      	bhi.n	8004608 <dmp_set_tap_thresh+0x144>
 8004514:	a201      	add	r2, pc, #4	@ (adr r2, 800451c <dmp_set_tap_thresh+0x58>)
 8004516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451a:	bf00      	nop
 800451c:	08004559 	.word	0x08004559
 8004520:	08004609 	.word	0x08004609
 8004524:	08004585 	.word	0x08004585
 8004528:	08004609 	.word	0x08004609
 800452c:	08004609 	.word	0x08004609
 8004530:	08004609 	.word	0x08004609
 8004534:	080045b1 	.word	0x080045b1
 8004538:	08004609 	.word	0x08004609
 800453c:	08004609 	.word	0x08004609
 8004540:	08004609 	.word	0x08004609
 8004544:	08004609 	.word	0x08004609
 8004548:	08004609 	.word	0x08004609
 800454c:	08004609 	.word	0x08004609
 8004550:	08004609 	.word	0x08004609
 8004554:	080045dd 	.word	0x080045dd
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004558:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800455c:	6938      	ldr	r0, [r7, #16]
 800455e:	f7fc fc11 	bl	8000d84 <__aeabi_fmul>
 8004562:	4603      	mov	r3, r0
 8004564:	4618      	mov	r0, r3
 8004566:	f7fc fdf9 	bl	800115c <__aeabi_f2uiz>
 800456a:	4603      	mov	r3, r0
 800456c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800456e:	4966      	ldr	r1, [pc, #408]	@ (8004708 <dmp_set_tap_thresh+0x244>)
 8004570:	6938      	ldr	r0, [r7, #16]
 8004572:	f7fc fc07 	bl	8000d84 <__aeabi_fmul>
 8004576:	4603      	mov	r3, r0
 8004578:	4618      	mov	r0, r3
 800457a:	f7fc fdef 	bl	800115c <__aeabi_f2uiz>
 800457e:	4603      	mov	r3, r0
 8004580:	82bb      	strh	r3, [r7, #20]
        break;
 8004582:	e044      	b.n	800460e <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004584:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004588:	6938      	ldr	r0, [r7, #16]
 800458a:	f7fc fbfb 	bl	8000d84 <__aeabi_fmul>
 800458e:	4603      	mov	r3, r0
 8004590:	4618      	mov	r0, r3
 8004592:	f7fc fde3 	bl	800115c <__aeabi_f2uiz>
 8004596:	4603      	mov	r3, r0
 8004598:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800459a:	495c      	ldr	r1, [pc, #368]	@ (800470c <dmp_set_tap_thresh+0x248>)
 800459c:	6938      	ldr	r0, [r7, #16]
 800459e:	f7fc fbf1 	bl	8000d84 <__aeabi_fmul>
 80045a2:	4603      	mov	r3, r0
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fc fdd9 	bl	800115c <__aeabi_f2uiz>
 80045aa:	4603      	mov	r3, r0
 80045ac:	82bb      	strh	r3, [r7, #20]
        break;
 80045ae:	e02e      	b.n	800460e <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 80045b0:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80045b4:	6938      	ldr	r0, [r7, #16]
 80045b6:	f7fc fbe5 	bl	8000d84 <__aeabi_fmul>
 80045ba:	4603      	mov	r3, r0
 80045bc:	4618      	mov	r0, r3
 80045be:	f7fc fdcd 	bl	800115c <__aeabi_f2uiz>
 80045c2:	4603      	mov	r3, r0
 80045c4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 80045c6:	4952      	ldr	r1, [pc, #328]	@ (8004710 <dmp_set_tap_thresh+0x24c>)
 80045c8:	6938      	ldr	r0, [r7, #16]
 80045ca:	f7fc fbdb 	bl	8000d84 <__aeabi_fmul>
 80045ce:	4603      	mov	r3, r0
 80045d0:	4618      	mov	r0, r3
 80045d2:	f7fc fdc3 	bl	800115c <__aeabi_f2uiz>
 80045d6:	4603      	mov	r3, r0
 80045d8:	82bb      	strh	r3, [r7, #20]
        break;
 80045da:	e018      	b.n	800460e <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 80045dc:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 80045e0:	6938      	ldr	r0, [r7, #16]
 80045e2:	f7fc fbcf 	bl	8000d84 <__aeabi_fmul>
 80045e6:	4603      	mov	r3, r0
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7fc fdb7 	bl	800115c <__aeabi_f2uiz>
 80045ee:	4603      	mov	r3, r0
 80045f0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 80045f2:	4948      	ldr	r1, [pc, #288]	@ (8004714 <dmp_set_tap_thresh+0x250>)
 80045f4:	6938      	ldr	r0, [r7, #16]
 80045f6:	f7fc fbc5 	bl	8000d84 <__aeabi_fmul>
 80045fa:	4603      	mov	r3, r0
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7fc fdad 	bl	800115c <__aeabi_f2uiz>
 8004602:	4603      	mov	r3, r0
 8004604:	82bb      	strh	r3, [r7, #20]
        break;
 8004606:	e002      	b.n	800460e <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004608:	f04f 33ff 	mov.w	r3, #4294967295
 800460c:	e076      	b.n	80046fc <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800460e:	8afb      	ldrh	r3, [r7, #22]
 8004610:	0a1b      	lsrs	r3, r3, #8
 8004612:	b29b      	uxth	r3, r3
 8004614:	b2db      	uxtb	r3, r3
 8004616:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004618:	8afb      	ldrh	r3, [r7, #22]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800461e:	8abb      	ldrh	r3, [r7, #20]
 8004620:	0a1b      	lsrs	r3, r3, #8
 8004622:	b29b      	uxth	r3, r3
 8004624:	b2db      	uxtb	r3, r3
 8004626:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004628:	8abb      	ldrh	r3, [r7, #20]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d01c      	beq.n	8004672 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004638:	f107 030c 	add.w	r3, r7, #12
 800463c:	461a      	mov	r2, r3
 800463e:	2102      	movs	r1, #2
 8004640:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004644:	f7fe ffde 	bl	8003604 <mpu_write_mem>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d002      	beq.n	8004654 <dmp_set_tap_thresh+0x190>
            return -1;
 800464e:	f04f 33ff 	mov.w	r3, #4294967295
 8004652:	e053      	b.n	80046fc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004654:	f107 030c 	add.w	r3, r7, #12
 8004658:	3302      	adds	r3, #2
 800465a:	461a      	mov	r2, r3
 800465c:	2102      	movs	r1, #2
 800465e:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004662:	f7fe ffcf 	bl	8003604 <mpu_write_mem>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <dmp_set_tap_thresh+0x1ae>
            return -1;
 800466c:	f04f 33ff 	mov.w	r3, #4294967295
 8004670:	e044      	b.n	80046fc <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d01c      	beq.n	80046b6 <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800467c:	f107 030c 	add.w	r3, r7, #12
 8004680:	461a      	mov	r2, r3
 8004682:	2102      	movs	r1, #2
 8004684:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004688:	f7fe ffbc 	bl	8003604 <mpu_write_mem>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d002      	beq.n	8004698 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004692:	f04f 33ff 	mov.w	r3, #4294967295
 8004696:	e031      	b.n	80046fc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004698:	f107 030c 	add.w	r3, r7, #12
 800469c:	3302      	adds	r3, #2
 800469e:	461a      	mov	r2, r3
 80046a0:	2102      	movs	r1, #2
 80046a2:	f44f 7094 	mov.w	r0, #296	@ 0x128
 80046a6:	f7fe ffad 	bl	8003604 <mpu_write_mem>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <dmp_set_tap_thresh+0x1f2>
            return -1;
 80046b0:	f04f 33ff 	mov.w	r3, #4294967295
 80046b4:	e022      	b.n	80046fc <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d01c      	beq.n	80046fa <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 80046c0:	f107 030c 	add.w	r3, r7, #12
 80046c4:	461a      	mov	r2, r3
 80046c6:	2102      	movs	r1, #2
 80046c8:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 80046cc:	f7fe ff9a 	bl	8003604 <mpu_write_mem>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <dmp_set_tap_thresh+0x218>
            return -1;
 80046d6:	f04f 33ff 	mov.w	r3, #4294967295
 80046da:	e00f      	b.n	80046fc <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 80046dc:	f107 030c 	add.w	r3, r7, #12
 80046e0:	3302      	adds	r3, #2
 80046e2:	461a      	mov	r2, r3
 80046e4:	2102      	movs	r1, #2
 80046e6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80046ea:	f7fe ff8b 	bl	8003604 <mpu_write_mem>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <dmp_set_tap_thresh+0x236>
            return -1;
 80046f4:	f04f 33ff 	mov.w	r3, #4294967295
 80046f8:	e000      	b.n	80046fc <dmp_set_tap_thresh+0x238>
    }
    return 0;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3718      	adds	r7, #24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	43480000 	.word	0x43480000
 8004708:	46400000 	.word	0x46400000
 800470c:	45c00000 	.word	0x45c00000
 8004710:	45400000 	.word	0x45400000
 8004714:	44c00000 	.word	0x44c00000

08004718 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004722:	2300      	movs	r3, #0
 8004724:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004726:	79fb      	ldrb	r3, [r7, #7]
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	2b00      	cmp	r3, #0
 800472e:	d004      	beq.n	800473a <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004730:	7bfb      	ldrb	r3, [r7, #15]
 8004732:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004736:	b2db      	uxtb	r3, r3
 8004738:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	f003 0302 	and.w	r3, r3, #2
 8004740:	2b00      	cmp	r3, #0
 8004742:	d004      	beq.n	800474e <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	f043 030c 	orr.w	r3, r3, #12
 800474a:	b2db      	uxtb	r3, r3
 800474c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800474e:	79fb      	ldrb	r3, [r7, #7]
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d004      	beq.n	8004762 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	f043 0303 	orr.w	r3, r3, #3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004762:	f107 030f 	add.w	r3, r7, #15
 8004766:	461a      	mov	r2, r3
 8004768:	2101      	movs	r1, #1
 800476a:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 800476e:	f7fe ff49 	bl	8003604 <mpu_write_mem>
 8004772:	4603      	mov	r3, r0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d102      	bne.n	8004792 <dmp_set_tap_count+0x16>
        min_taps = 1;
 800478c:	2301      	movs	r3, #1
 800478e:	71fb      	strb	r3, [r7, #7]
 8004790:	e004      	b.n	800479c <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004792:	79fb      	ldrb	r3, [r7, #7]
 8004794:	2b04      	cmp	r3, #4
 8004796:	d901      	bls.n	800479c <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004798:	2304      	movs	r3, #4
 800479a:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800479c:	79fb      	ldrb	r3, [r7, #7]
 800479e:	3b01      	subs	r3, #1
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 80047a4:	f107 030f 	add.w	r3, r7, #15
 80047a8:	461a      	mov	r2, r3
 80047aa:	2101      	movs	r1, #1
 80047ac:	f240 104f 	movw	r0, #335	@ 0x14f
 80047b0:	f7fe ff28 	bl	8003604 <mpu_write_mem>
 80047b4:	4603      	mov	r3, r0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
	...

080047c0 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 80047ca:	88fb      	ldrh	r3, [r7, #6]
 80047cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004800 <dmp_set_tap_time+0x40>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	089b      	lsrs	r3, r3, #2
 80047d4:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 80047d6:	89fb      	ldrh	r3, [r7, #14]
 80047d8:	0a1b      	lsrs	r3, r3, #8
 80047da:	b29b      	uxth	r3, r3
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 80047e0:	89fb      	ldrh	r3, [r7, #14]
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 80047e6:	f107 030c 	add.w	r3, r7, #12
 80047ea:	461a      	mov	r2, r3
 80047ec:	2102      	movs	r1, #2
 80047ee:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 80047f2:	f7fe ff07 	bl	8003604 <mpu_write_mem>
 80047f6:	4603      	mov	r3, r0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	cccccccd 	.word	0xcccccccd

08004804 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	4603      	mov	r3, r0
 800480c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800480e:	88fb      	ldrh	r3, [r7, #6]
 8004810:	4a0c      	ldr	r2, [pc, #48]	@ (8004844 <dmp_set_tap_time_multi+0x40>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	089b      	lsrs	r3, r3, #2
 8004818:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800481a:	89fb      	ldrh	r3, [r7, #14]
 800481c:	0a1b      	lsrs	r3, r3, #8
 800481e:	b29b      	uxth	r3, r3
 8004820:	b2db      	uxtb	r3, r3
 8004822:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004824:	89fb      	ldrh	r3, [r7, #14]
 8004826:	b2db      	uxtb	r3, r3
 8004828:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800482a:	f107 030c 	add.w	r3, r7, #12
 800482e:	461a      	mov	r2, r3
 8004830:	2102      	movs	r1, #2
 8004832:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004836:	f7fe fee5 	bl	8003604 <mpu_write_mem>
 800483a:	4603      	mov	r3, r0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	cccccccd 	.word	0xcccccccd

08004848 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	460b      	mov	r3, r1
 8004852:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a13      	ldr	r2, [pc, #76]	@ (80048a4 <dmp_set_shake_reject_thresh+0x5c>)
 8004858:	fb82 1203 	smull	r1, r2, r2, r3
 800485c:	1192      	asrs	r2, r2, #6
 800485e:	17db      	asrs	r3, r3, #31
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	887a      	ldrh	r2, [r7, #2]
 8004864:	fb02 f303 	mul.w	r3, r2, r3
 8004868:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	161b      	asrs	r3, r3, #24
 800486e:	b2db      	uxtb	r3, r3
 8004870:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	141b      	asrs	r3, r3, #16
 8004876:	b2db      	uxtb	r3, r3
 8004878:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	121b      	asrs	r3, r3, #8
 800487e:	b2db      	uxtb	r3, r3
 8004880:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	b2db      	uxtb	r3, r3
 8004886:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8004888:	f107 0308 	add.w	r3, r7, #8
 800488c:	461a      	mov	r2, r3
 800488e:	2104      	movs	r1, #4
 8004890:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 8004894:	f7fe feb6 	bl	8003604 <mpu_write_mem>
 8004898:	4603      	mov	r3, r0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	10624dd3 	.word	0x10624dd3

080048a8 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	4603      	mov	r3, r0
 80048b0:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80048b2:	88fb      	ldrh	r3, [r7, #6]
 80048b4:	4a0c      	ldr	r2, [pc, #48]	@ (80048e8 <dmp_set_shake_reject_time+0x40>)
 80048b6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ba:	089b      	lsrs	r3, r3, #2
 80048bc:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80048be:	88fb      	ldrh	r3, [r7, #6]
 80048c0:	0a1b      	lsrs	r3, r3, #8
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80048c8:	88fb      	ldrh	r3, [r7, #6]
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 80048ce:	f107 030c 	add.w	r3, r7, #12
 80048d2:	461a      	mov	r2, r3
 80048d4:	2102      	movs	r1, #2
 80048d6:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 80048da:	f7fe fe93 	bl	8003604 <mpu_write_mem>
 80048de:	4603      	mov	r3, r0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	cccccccd 	.word	0xcccccccd

080048ec <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 80048f6:	88fb      	ldrh	r3, [r7, #6]
 80048f8:	4a0c      	ldr	r2, [pc, #48]	@ (800492c <dmp_set_shake_reject_timeout+0x40>)
 80048fa:	fba2 2303 	umull	r2, r3, r2, r3
 80048fe:	089b      	lsrs	r3, r3, #2
 8004900:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8004902:	88fb      	ldrh	r3, [r7, #6]
 8004904:	0a1b      	lsrs	r3, r3, #8
 8004906:	b29b      	uxth	r3, r3
 8004908:	b2db      	uxtb	r3, r3
 800490a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8004912:	f107 030c 	add.w	r3, r7, #12
 8004916:	461a      	mov	r2, r3
 8004918:	2102      	movs	r1, #2
 800491a:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 800491e:	f7fe fe71 	bl	8003604 <mpu_write_mem>
 8004922:	4603      	mov	r3, r0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3710      	adds	r7, #16
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	cccccccd 	.word	0xcccccccd

08004930 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	4603      	mov	r3, r0
 8004938:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800493a:	2302      	movs	r3, #2
 800493c:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800493e:	23ca      	movs	r3, #202	@ 0xca
 8004940:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 8004942:	23e3      	movs	r3, #227	@ 0xe3
 8004944:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 8004946:	2309      	movs	r3, #9
 8004948:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800494a:	f107 030c 	add.w	r3, r7, #12
 800494e:	461a      	mov	r2, r3
 8004950:	2104      	movs	r1, #4
 8004952:	2068      	movs	r0, #104	@ 0x68
 8004954:	f7fe fe56 	bl	8003604 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8004958:	23a3      	movs	r3, #163	@ 0xa3
 800495a:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800495c:	88fb      	ldrh	r3, [r7, #6]
 800495e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004962:	2b00      	cmp	r3, #0
 8004964:	d006      	beq.n	8004974 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 8004966:	23c0      	movs	r3, #192	@ 0xc0
 8004968:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800496a:	23c8      	movs	r3, #200	@ 0xc8
 800496c:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800496e:	23c2      	movs	r3, #194	@ 0xc2
 8004970:	73fb      	strb	r3, [r7, #15]
 8004972:	e005      	b.n	8004980 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 8004974:	23a3      	movs	r3, #163	@ 0xa3
 8004976:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8004978:	23a3      	movs	r3, #163	@ 0xa3
 800497a:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800497c:	23a3      	movs	r3, #163	@ 0xa3
 800497e:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004980:	88fb      	ldrh	r3, [r7, #6]
 8004982:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004986:	2b00      	cmp	r3, #0
 8004988:	d006      	beq.n	8004998 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800498a:	23c4      	movs	r3, #196	@ 0xc4
 800498c:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800498e:	23cc      	movs	r3, #204	@ 0xcc
 8004990:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 8004992:	23c6      	movs	r3, #198	@ 0xc6
 8004994:	74bb      	strb	r3, [r7, #18]
 8004996:	e005      	b.n	80049a4 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8004998:	23a3      	movs	r3, #163	@ 0xa3
 800499a:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800499c:	23a3      	movs	r3, #163	@ 0xa3
 800499e:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 80049a0:	23a3      	movs	r3, #163	@ 0xa3
 80049a2:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 80049a4:	23a3      	movs	r3, #163	@ 0xa3
 80049a6:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 80049a8:	23a3      	movs	r3, #163	@ 0xa3
 80049aa:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 80049ac:	23a3      	movs	r3, #163	@ 0xa3
 80049ae:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 80049b0:	f107 030c 	add.w	r3, r7, #12
 80049b4:	461a      	mov	r2, r3
 80049b6:	210a      	movs	r1, #10
 80049b8:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 80049bc:	f7fe fe22 	bl	8003604 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80049c0:	88fb      	ldrh	r3, [r7, #6]
 80049c2:	f003 0303 	and.w	r3, r3, #3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d002      	beq.n	80049d0 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 80049ca:	2320      	movs	r3, #32
 80049cc:	733b      	strb	r3, [r7, #12]
 80049ce:	e001      	b.n	80049d4 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 80049d0:	23d8      	movs	r3, #216	@ 0xd8
 80049d2:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 80049d4:	f107 030c 	add.w	r3, r7, #12
 80049d8:	461a      	mov	r2, r3
 80049da:	2101      	movs	r1, #1
 80049dc:	f640 20b6 	movw	r0, #2742	@ 0xab6
 80049e0:	f7fe fe10 	bl	8003604 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 80049e4:	88fb      	ldrh	r3, [r7, #6]
 80049e6:	f003 0320 	and.w	r3, r3, #32
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 80049ee:	2001      	movs	r0, #1
 80049f0:	f000 f8c6 	bl	8004b80 <dmp_enable_gyro_cal>
 80049f4:	e002      	b.n	80049fc <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 80049f6:	2000      	movs	r0, #0
 80049f8:	f000 f8c2 	bl	8004b80 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80049fc:	88fb      	ldrh	r3, [r7, #6]
 80049fe:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d01d      	beq.n	8004a42 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 8004a06:	88fb      	ldrh	r3, [r7, #6]
 8004a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d008      	beq.n	8004a22 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8004a10:	23b2      	movs	r3, #178	@ 0xb2
 8004a12:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8004a14:	238b      	movs	r3, #139	@ 0x8b
 8004a16:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 8004a18:	23b6      	movs	r3, #182	@ 0xb6
 8004a1a:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8004a1c:	239b      	movs	r3, #155	@ 0x9b
 8004a1e:	73fb      	strb	r3, [r7, #15]
 8004a20:	e007      	b.n	8004a32 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8004a22:	23b0      	movs	r3, #176	@ 0xb0
 8004a24:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 8004a26:	2380      	movs	r3, #128	@ 0x80
 8004a28:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 8004a2a:	23b4      	movs	r3, #180	@ 0xb4
 8004a2c:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8004a2e:	2390      	movs	r3, #144	@ 0x90
 8004a30:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8004a32:	f107 030c 	add.w	r3, r7, #12
 8004a36:	461a      	mov	r2, r3
 8004a38:	2104      	movs	r1, #4
 8004a3a:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 8004a3e:	f7fe fde1 	bl	8003604 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 8004a42:	88fb      	ldrh	r3, [r7, #6]
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d025      	beq.n	8004a98 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 8004a4c:	23f8      	movs	r3, #248	@ 0xf8
 8004a4e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004a50:	f107 030c 	add.w	r3, r7, #12
 8004a54:	461a      	mov	r2, r3
 8004a56:	2101      	movs	r1, #1
 8004a58:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004a5c:	f7fe fdd2 	bl	8003604 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8004a60:	21fa      	movs	r1, #250	@ 0xfa
 8004a62:	2007      	movs	r0, #7
 8004a64:	f7ff fd2e 	bl	80044c4 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8004a68:	2007      	movs	r0, #7
 8004a6a:	f7ff fe55 	bl	8004718 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8004a6e:	2001      	movs	r0, #1
 8004a70:	f7ff fe84 	bl	800477c <dmp_set_tap_count>
        dmp_set_tap_time(100);
 8004a74:	2064      	movs	r0, #100	@ 0x64
 8004a76:	f7ff fea3 	bl	80047c0 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8004a7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004a7e:	f7ff fec1 	bl	8004804 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 8004a82:	21c8      	movs	r1, #200	@ 0xc8
 8004a84:	483c      	ldr	r0, [pc, #240]	@ (8004b78 <dmp_enable_feature+0x248>)
 8004a86:	f7ff fedf 	bl	8004848 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8004a8a:	2028      	movs	r0, #40	@ 0x28
 8004a8c:	f7ff ff0c 	bl	80048a8 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8004a90:	200a      	movs	r0, #10
 8004a92:	f7ff ff2b 	bl	80048ec <dmp_set_shake_reject_timeout>
 8004a96:	e009      	b.n	8004aac <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8004a98:	23d8      	movs	r3, #216	@ 0xd8
 8004a9a:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8004a9c:	f107 030c 	add.w	r3, r7, #12
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8004aa8:	f7fe fdac 	bl	8003604 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8004aac:	88fb      	ldrh	r3, [r7, #6]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 8004ab6:	23d9      	movs	r3, #217	@ 0xd9
 8004ab8:	733b      	strb	r3, [r7, #12]
 8004aba:	e001      	b.n	8004ac0 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8004abc:	23d8      	movs	r3, #216	@ 0xd8
 8004abe:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8004ac0:	f107 030c 	add.w	r3, r7, #12
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	f240 703d 	movw	r0, #1853	@ 0x73d
 8004acc:	f7fe fd9a 	bl	8003604 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8004ad0:	88fb      	ldrh	r3, [r7, #6]
 8004ad2:	f003 0304 	and.w	r3, r3, #4
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8004ada:	2001      	movs	r0, #1
 8004adc:	f000 f880 	bl	8004be0 <dmp_enable_lp_quat>
 8004ae0:	e002      	b.n	8004ae8 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	f000 f87c 	bl	8004be0 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8004ae8:	88fb      	ldrh	r3, [r7, #6]
 8004aea:	f003 0310 	and.w	r3, r3, #16
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8004af2:	2001      	movs	r0, #1
 8004af4:	f000 f89b 	bl	8004c2e <dmp_enable_6x_lp_quat>
 8004af8:	e002      	b.n	8004b00 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 8004afa:	2000      	movs	r0, #0
 8004afc:	f000 f897 	bl	8004c2e <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	f043 0308 	orr.w	r3, r3, #8
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	4b1c      	ldr	r3, [pc, #112]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b0a:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8004b0c:	f7fd f94a 	bl	8001da4 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8004b10:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 8004b16:	88fb      	ldrh	r3, [r7, #6]
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8004b20:	4b16      	ldr	r3, [pc, #88]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b22:	7b9b      	ldrb	r3, [r3, #14]
 8004b24:	3306      	adds	r3, #6
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	4b14      	ldr	r3, [pc, #80]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b2a:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 8004b36:	4b11      	ldr	r3, [pc, #68]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b38:	7b9b      	ldrb	r3, [r3, #14]
 8004b3a:	3306      	adds	r3, #6
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b40:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	f003 0314 	and.w	r3, r3, #20
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d005      	beq.n	8004b58 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 8004b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b4e:	7b9b      	ldrb	r3, [r3, #14]
 8004b50:	3310      	adds	r3, #16
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	4b09      	ldr	r3, [pc, #36]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b56:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004b58:	88fb      	ldrh	r3, [r7, #6]
 8004b5a:	f003 0303 	and.w	r3, r3, #3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d005      	beq.n	8004b6e <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 8004b62:	4b06      	ldr	r3, [pc, #24]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b64:	7b9b      	ldrb	r3, [r3, #14]
 8004b66:	3304      	adds	r3, #4
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	4b04      	ldr	r3, [pc, #16]	@ (8004b7c <dmp_enable_feature+0x24c>)
 8004b6c:	739a      	strb	r2, [r3, #14]

    return 0;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3718      	adds	r7, #24
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	02cae309 	.word	0x02cae309
 8004b7c:	200002a0 	.word	0x200002a0

08004b80 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	4603      	mov	r3, r0
 8004b88:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8004b8a:	79fb      	ldrb	r3, [r7, #7]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00f      	beq.n	8004bb0 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8004b90:	4a11      	ldr	r2, [pc, #68]	@ (8004bd8 <dmp_enable_gyro_cal+0x58>)
 8004b92:	f107 0314 	add.w	r3, r7, #20
 8004b96:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b98:	c303      	stmia	r3!, {r0, r1}
 8004b9a:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004b9c:	f107 0314 	add.w	r3, r7, #20
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	2109      	movs	r1, #9
 8004ba4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004ba8:	f7fe fd2c 	bl	8003604 <mpu_write_mem>
 8004bac:	4603      	mov	r3, r0
 8004bae:	e00e      	b.n	8004bce <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8004bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004bdc <dmp_enable_gyro_cal+0x5c>)
 8004bb2:	f107 0308 	add.w	r3, r7, #8
 8004bb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004bb8:	c303      	stmia	r3!, {r0, r1}
 8004bba:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8004bbc:	f107 0308 	add.w	r3, r7, #8
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	2109      	movs	r1, #9
 8004bc4:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8004bc8:	f7fe fd1c 	bl	8003604 <mpu_write_mem>
 8004bcc:	4603      	mov	r3, r0
    }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	0800e6ec 	.word	0x0800e6ec
 8004bdc:	0800e6f8 	.word	0x0800e6f8

08004be0 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004bea:	79fb      	ldrb	r3, [r7, #7]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8004bf0:	23c0      	movs	r3, #192	@ 0xc0
 8004bf2:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8004bf4:	23c2      	movs	r3, #194	@ 0xc2
 8004bf6:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 8004bf8:	23c4      	movs	r3, #196	@ 0xc4
 8004bfa:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8004bfc:	23c6      	movs	r3, #198	@ 0xc6
 8004bfe:	73fb      	strb	r3, [r7, #15]
 8004c00:	e006      	b.n	8004c10 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8004c02:	f107 030c 	add.w	r3, r7, #12
 8004c06:	2204      	movs	r2, #4
 8004c08:	218b      	movs	r1, #139	@ 0x8b
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f005 fc21 	bl	800a452 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8004c10:	f107 030c 	add.w	r3, r7, #12
 8004c14:	461a      	mov	r2, r3
 8004c16:	2104      	movs	r1, #4
 8004c18:	f640 2098 	movw	r0, #2712	@ 0xa98
 8004c1c:	f7fe fcf2 	bl	8003604 <mpu_write_mem>

    return mpu_reset_fifo();
 8004c20:	f7fd f8c0 	bl	8001da4 <mpu_reset_fifo>
 8004c24:	4603      	mov	r3, r0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	4603      	mov	r3, r0
 8004c36:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8004c38:	79fb      	ldrb	r3, [r7, #7]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d008      	beq.n	8004c50 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 8004c3e:	2320      	movs	r3, #32
 8004c40:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 8004c42:	2328      	movs	r3, #40	@ 0x28
 8004c44:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 8004c46:	2330      	movs	r3, #48	@ 0x30
 8004c48:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 8004c4a:	2338      	movs	r3, #56	@ 0x38
 8004c4c:	73fb      	strb	r3, [r7, #15]
 8004c4e:	e006      	b.n	8004c5e <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 8004c50:	f107 030c 	add.w	r3, r7, #12
 8004c54:	2204      	movs	r2, #4
 8004c56:	21a3      	movs	r1, #163	@ 0xa3
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f005 fbfa 	bl	800a452 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8004c5e:	f107 030c 	add.w	r3, r7, #12
 8004c62:	461a      	mov	r2, r3
 8004c64:	2104      	movs	r1, #4
 8004c66:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8004c6a:	f7fe fccb 	bl	8003604 <mpu_write_mem>

    return mpu_reset_fifo();
 8004c6e:	f7fd f899 	bl	8001da4 <mpu_reset_fifo>
 8004c72:	4603      	mov	r3, r0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3303      	adds	r3, #3
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c8e:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	3303      	adds	r3, #3
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c9a:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d012      	beq.n	8004cd0 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8004caa:	7bbb      	ldrb	r3, [r7, #14]
 8004cac:	08db      	lsrs	r3, r3, #3
 8004cae:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8004cb0:	7bbb      	ldrb	r3, [r7, #14]
 8004cb2:	f003 0307 	and.w	r3, r3, #7
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	3301      	adds	r3, #1
 8004cba:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8004cbc:	4b10      	ldr	r3, [pc, #64]	@ (8004d00 <decode_gesture+0x84>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8004cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d00 <decode_gesture+0x84>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	7b39      	ldrb	r1, [r7, #12]
 8004cca:	7b7a      	ldrb	r2, [r7, #13]
 8004ccc:	4610      	mov	r0, r2
 8004cce:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00a      	beq.n	8004cf4 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8004cde:	4b08      	ldr	r3, [pc, #32]	@ (8004d00 <decode_gesture+0x84>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d006      	beq.n	8004cf4 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 8004ce6:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <decode_gesture+0x84>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	7bfa      	ldrb	r2, [r7, #15]
 8004cec:	0992      	lsrs	r2, r2, #6
 8004cee:	b2d2      	uxtb	r2, r2
 8004cf0:	4610      	mov	r0, r2
 8004cf2:	4798      	blx	r3
    }

    return 0;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	200002a0 	.word	0x200002a0

08004d04 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b092      	sub	sp, #72	@ 0x48
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8004d12:	2300      	movs	r3, #0
 8004d14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 8004d18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8004d1e:	4bae      	ldr	r3, [pc, #696]	@ (8004fd8 <dmp_read_fifo+0x2d4>)
 8004d20:	7b9b      	ldrb	r3, [r3, #14]
 8004d22:	4618      	mov	r0, r3
 8004d24:	f107 0320 	add.w	r3, r7, #32
 8004d28:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	f7fd fcce 	bl	80026cc <mpu_read_fifo_stream>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d002      	beq.n	8004d3c <dmp_read_fifo+0x38>
        return -1;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3a:	e148      	b.n	8004fce <dmp_read_fifo+0x2ca>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 8004d3c:	4ba6      	ldr	r3, [pc, #664]	@ (8004fd8 <dmp_read_fifo+0x2d4>)
 8004d3e:	895b      	ldrh	r3, [r3, #10]
 8004d40:	f003 0314 	and.w	r3, r3, #20
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 808a 	beq.w	8004e5e <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004d4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004d4e:	061a      	lsls	r2, r3, #24
 8004d50:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004d54:	041b      	lsls	r3, r3, #16
 8004d56:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004d58:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004d5c:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004d5e:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8004d60:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004d64:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004d6a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004d6e:	061a      	lsls	r2, r3, #24
 8004d70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004d74:	041b      	lsls	r3, r3, #16
 8004d76:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004d78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004d7c:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004d7e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004d80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d84:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8004d8a:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8004d8c:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004d8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d92:	061a      	lsls	r2, r3, #24
 8004d94:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004d98:	041b      	lsls	r3, r3, #16
 8004d9a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004d9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004da0:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004da2:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004da4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004da8:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8004dae:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8004db0:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004db2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004db6:	061a      	lsls	r2, r3, #24
 8004db8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004dbc:	041b      	lsls	r3, r3, #16
 8004dbe:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004dc0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004dc4:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004dc6:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004dc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004dcc:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8004dd2:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8004dd4:	601a      	str	r2, [r3, #0]
        ii += 16;
 8004dd6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004dda:	3310      	adds	r3, #16
 8004ddc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	141b      	asrs	r3, r3, #16
 8004de6:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3304      	adds	r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	141b      	asrs	r3, r3, #16
 8004df0:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	3308      	adds	r3, #8
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	141b      	asrs	r3, r3, #16
 8004dfa:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	330c      	adds	r3, #12
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	141b      	asrs	r3, r3, #16
 8004e04:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	fb03 f202 	mul.w	r2, r3, r2
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	6979      	ldr	r1, [r7, #20]
 8004e12:	fb01 f303 	mul.w	r3, r1, r3
 8004e16:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	69b9      	ldr	r1, [r7, #24]
 8004e1c:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004e20:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	69f9      	ldr	r1, [r7, #28]
 8004e26:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8004e2a:	4413      	add	r3, r2
 8004e2c:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8004e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e34:	db03      	blt.n	8004e3e <dmp_read_fifo+0x13a>
 8004e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e38:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 8004e3c:	dd07      	ble.n	8004e4e <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 8004e3e:	f7fc ffb1 	bl	8001da4 <mpu_reset_fifo>
            sensors[0] = 0;
 8004e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e44:	2200      	movs	r2, #0
 8004e46:	801a      	strh	r2, [r3, #0]
            return -1;
 8004e48:	f04f 33ff 	mov.w	r3, #4294967295
 8004e4c:	e0bf      	b.n	8004fce <dmp_read_fifo+0x2ca>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 8004e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e58:	b21a      	sxth	r2, r3
 8004e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e5c:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8004e5e:	4b5e      	ldr	r3, [pc, #376]	@ (8004fd8 <dmp_read_fifo+0x2d4>)
 8004e60:	895b      	ldrh	r3, [r3, #10]
 8004e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d04c      	beq.n	8004f04 <dmp_read_fifo+0x200>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004e6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004e6e:	3348      	adds	r3, #72	@ 0x48
 8004e70:	443b      	add	r3, r7
 8004e72:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	b21a      	sxth	r2, r3
 8004e7a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004e7e:	3301      	adds	r3, #1
 8004e80:	3348      	adds	r3, #72	@ 0x48
 8004e82:	443b      	add	r3, r7
 8004e84:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e88:	b21b      	sxth	r3, r3
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	b21a      	sxth	r2, r3
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004e92:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004e96:	3302      	adds	r3, #2
 8004e98:	3348      	adds	r3, #72	@ 0x48
 8004e9a:	443b      	add	r3, r7
 8004e9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ea0:	021b      	lsls	r3, r3, #8
 8004ea2:	b219      	sxth	r1, r3
 8004ea4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ea8:	3303      	adds	r3, #3
 8004eaa:	3348      	adds	r3, #72	@ 0x48
 8004eac:	443b      	add	r3, r7
 8004eae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004eb2:	b21a      	sxth	r2, r3
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	3302      	adds	r3, #2
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	b212      	sxth	r2, r2
 8004ebc:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004ebe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	3348      	adds	r3, #72	@ 0x48
 8004ec6:	443b      	add	r3, r7
 8004ec8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	b219      	sxth	r1, r3
 8004ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004ed4:	3305      	adds	r3, #5
 8004ed6:	3348      	adds	r3, #72	@ 0x48
 8004ed8:	443b      	add	r3, r7
 8004eda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ede:	b21a      	sxth	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	b212      	sxth	r2, r2
 8004ee8:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004eea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004eee:	3306      	adds	r3, #6
 8004ef0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 8004ef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ef6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004efa:	f043 0308 	orr.w	r3, r3, #8
 8004efe:	b21a      	sxth	r2, r3
 8004f00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f02:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8004f04:	4b34      	ldr	r3, [pc, #208]	@ (8004fd8 <dmp_read_fifo+0x2d4>)
 8004f06:	895b      	ldrh	r3, [r3, #10]
 8004f08:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d04c      	beq.n	8004faa <dmp_read_fifo+0x2a6>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8004f10:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f14:	3348      	adds	r3, #72	@ 0x48
 8004f16:	443b      	add	r3, r7
 8004f18:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	b21a      	sxth	r2, r3
 8004f20:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f24:	3301      	adds	r3, #1
 8004f26:	3348      	adds	r3, #72	@ 0x48
 8004f28:	443b      	add	r3, r7
 8004f2a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f2e:	b21b      	sxth	r3, r3
 8004f30:	4313      	orrs	r3, r2
 8004f32:	b21a      	sxth	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 8004f38:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f3c:	3302      	adds	r3, #2
 8004f3e:	3348      	adds	r3, #72	@ 0x48
 8004f40:	443b      	add	r3, r7
 8004f42:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	b219      	sxth	r1, r3
 8004f4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f4e:	3303      	adds	r3, #3
 8004f50:	3348      	adds	r3, #72	@ 0x48
 8004f52:	443b      	add	r3, r7
 8004f54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f58:	b21a      	sxth	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	3302      	adds	r3, #2
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	b212      	sxth	r2, r2
 8004f62:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8004f64:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f68:	3304      	adds	r3, #4
 8004f6a:	3348      	adds	r3, #72	@ 0x48
 8004f6c:	443b      	add	r3, r7
 8004f6e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f72:	021b      	lsls	r3, r3, #8
 8004f74:	b219      	sxth	r1, r3
 8004f76:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f7a:	3305      	adds	r3, #5
 8004f7c:	3348      	adds	r3, #72	@ 0x48
 8004f7e:	443b      	add	r3, r7
 8004f80:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f84:	b21a      	sxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	b212      	sxth	r2, r2
 8004f8e:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8004f90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f94:	3306      	adds	r3, #6
 8004f96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8004f9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fa0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004fa4:	b21a      	sxth	r2, r3
 8004fa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fa8:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8004faa:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd8 <dmp_read_fifo+0x2d4>)
 8004fac:	895b      	ldrh	r3, [r3, #10]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d007      	beq.n	8004fc6 <dmp_read_fifo+0x2c2>
        decode_gesture(fifo_data + ii);
 8004fb6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004fba:	f107 0220 	add.w	r2, r7, #32
 8004fbe:	4413      	add	r3, r2
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff fe5b 	bl	8004c7c <decode_gesture>

    get_ms(timestamp);
 8004fc6:	6838      	ldr	r0, [r7, #0]
 8004fc8:	f7fe fd62 	bl	8003a90 <mget_ms>
    return 0;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3748      	adds	r7, #72	@ 0x48
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	200002a0 	.word	0x200002a0

08004fdc <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  {
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
	  if(htim == &htim3)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a23      	ldr	r2, [pc, #140]	@ (8005074 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d13b      	bne.n	8005064 <HAL_TIM_PeriodElapsedCallback+0x88>
	  {
	   mpu_dmp_get_data(&pitch, &roll, &yaw);
 8004fec:	4a22      	ldr	r2, [pc, #136]	@ (8005078 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8004fee:	4923      	ldr	r1, [pc, #140]	@ (800507c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004ff0:	4823      	ldr	r0, [pc, #140]	@ (8005080 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8004ff2:	f7fe fdc5 	bl	8003b80 <mpu_dmp_get_data>
	   MPU_Get_Gyroscope(&gyrox, &gyroy, gyroz);
 8004ff6:	4b23      	ldr	r3, [pc, #140]	@ (8005084 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004ff8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	4922      	ldr	r1, [pc, #136]	@ (8005088 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8005000:	4822      	ldr	r0, [pc, #136]	@ (800508c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8005002:	f000 fa5e 	bl	80054c2 <MPU_Get_Gyroscope>
	   encoder_left=encoder_read(&htim2);
 8005006:	4822      	ldr	r0, [pc, #136]	@ (8005090 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8005008:	f7fc fbfe 	bl	8001808 <encoder_read>
 800500c:	4603      	mov	r3, r0
 800500e:	4a21      	ldr	r2, [pc, #132]	@ (8005094 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8005010:	6013      	str	r3, [r2, #0]
	   encoder_right=-encoder_read(&htim4);
 8005012:	4821      	ldr	r0, [pc, #132]	@ (8005098 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8005014:	f7fc fbf8 	bl	8001808 <encoder_read>
 8005018:	4603      	mov	r3, r0
 800501a:	425b      	negs	r3, r3
 800501c:	4a1f      	ldr	r2, [pc, #124]	@ (800509c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800501e:	6013      	str	r3, [r2, #0]
	   encoder_sum = encoder_left+encoder_right;
 8005020:	4b1c      	ldr	r3, [pc, #112]	@ (8005094 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	4b1d      	ldr	r3, [pc, #116]	@ (800509c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4413      	add	r3, r2
 800502a:	4a1d      	ldr	r2, [pc, #116]	@ (80050a0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800502c:	6013      	str	r3, [r2, #0]
	   if(flag==0)
 800502e:	4b1d      	ldr	r3, [pc, #116]	@ (80050a4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d109      	bne.n	800504a <HAL_TIM_PeriodElapsedCallback+0x6e>
	   {
		control(move);
 8005036:	4b1c      	ldr	r3, [pc, #112]	@ (80050a8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f7fb fe4e 	bl	8000cdc <__aeabi_i2f>
 8005040:	4603      	mov	r3, r0
 8005042:	4618      	mov	r0, r3
 8005044:	f000 fd0e 	bl	8005a64 <control>
 8005048:	e00c      	b.n	8005064 <HAL_TIM_PeriodElapsedCallback+0x88>
	   }
	   else if(flag==1)
 800504a:	4b16      	ldr	r3, [pc, #88]	@ (80050a4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d108      	bne.n	8005064 <HAL_TIM_PeriodElapsedCallback+0x88>
	   {
		turn(move);
 8005052:	4b15      	ldr	r3, [pc, #84]	@ (80050a8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f7fb fe40 	bl	8000cdc <__aeabi_i2f>
 800505c:	4603      	mov	r3, r0
 800505e:	4618      	mov	r0, r3
 8005060:	f000 fd40 	bl	8005ae4 <turn>
	   }
	  }
	  HAL_TIM_Base_Start_IT(&htim3);
 8005064:	4803      	ldr	r0, [pc, #12]	@ (8005074 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005066:	f002 fb65 	bl	8007734 <HAL_TIM_Base_Start_IT>
  }
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	200003c8 	.word	0x200003c8
 8005078:	200002bc 	.word	0x200002bc
 800507c:	200002b8 	.word	0x200002b8
 8005080:	200002b4 	.word	0x200002b4
 8005084:	200002c4 	.word	0x200002c4
 8005088:	200002c2 	.word	0x200002c2
 800508c:	200002c0 	.word	0x200002c0
 8005090:	20000380 	.word	0x20000380
 8005094:	200002c8 	.word	0x200002c8
 8005098:	20000410 	.word	0x20000410
 800509c:	200002cc 	.word	0x200002cc
 80050a0:	200002d0 	.word	0x200002d0
 80050a4:	200002d8 	.word	0x200002d8
 80050a8:	200002d4 	.word	0x200002d4

080050ac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	if(huart==&huart3)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a29      	ldr	r2, [pc, #164]	@ (800515c <HAL_UART_RxCpltCallback+0xb0>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d14b      	bne.n	8005154 <HAL_UART_RxCpltCallback+0xa8>
	{
		  switch(uart_rx[0])
 80050bc:	4b28      	ldr	r3, [pc, #160]	@ (8005160 <HAL_UART_RxCpltCallback+0xb4>)
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	2b06      	cmp	r3, #6
 80050c2:	d842      	bhi.n	800514a <HAL_UART_RxCpltCallback+0x9e>
 80050c4:	a201      	add	r2, pc, #4	@ (adr r2, 80050cc <HAL_UART_RxCpltCallback+0x20>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	080050e9 	.word	0x080050e9
 80050d0:	080050f7 	.word	0x080050f7
 80050d4:	08005105 	.word	0x08005105
 80050d8:	08005113 	.word	0x08005113
 80050dc:	08005121 	.word	0x08005121
 80050e0:	0800512f 	.word	0x0800512f
 80050e4:	0800513d 	.word	0x0800513d
		  {
		  case 0x00:
		  {
		      flag = 0;
 80050e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 80050ea:	2200      	movs	r2, #0
 80050ec:	601a      	str	r2, [r3, #0]
			  move = 0;
 80050ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	601a      	str	r2, [r3, #0]
		      break;
 80050f4:	e029      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x01:
		  {
			  flag = 0;
 80050f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
			  move = 3;
 80050fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 80050fe:	2203      	movs	r2, #3
 8005100:	601a      	str	r2, [r3, #0]
			  break;
 8005102:	e022      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x02:
		  {
			  flag = 0;
 8005104:	4b17      	ldr	r3, [pc, #92]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]
			  move = 5;
 800510a:	4b17      	ldr	r3, [pc, #92]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 800510c:	2205      	movs	r2, #5
 800510e:	601a      	str	r2, [r3, #0]
			  break;
 8005110:	e01b      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x03:
		  {
			  flag = 0;
 8005112:	4b14      	ldr	r3, [pc, #80]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]
			  move = 7;
 8005118:	4b13      	ldr	r3, [pc, #76]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 800511a:	2207      	movs	r2, #7
 800511c:	601a      	str	r2, [r3, #0]
			  break;
 800511e:	e014      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x04:
		  {
			  flag = 1;
 8005120:	4b10      	ldr	r3, [pc, #64]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 8005122:	2201      	movs	r2, #1
 8005124:	601a      	str	r2, [r3, #0]
			  move = 3;
 8005126:	4b10      	ldr	r3, [pc, #64]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 8005128:	2203      	movs	r2, #3
 800512a:	601a      	str	r2, [r3, #0]
			  break;
 800512c:	e00d      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x05:
		  {
			  flag = 1;
 800512e:	4b0d      	ldr	r3, [pc, #52]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 8005130:	2201      	movs	r2, #1
 8005132:	601a      	str	r2, [r3, #0]
			  move = 5;
 8005134:	4b0c      	ldr	r3, [pc, #48]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 8005136:	2205      	movs	r2, #5
 8005138:	601a      	str	r2, [r3, #0]
			  break;
 800513a:	e006      	b.n	800514a <HAL_UART_RxCpltCallback+0x9e>
		  }
		  case 0x06:
		  {
			  flag = 1;
 800513c:	4b09      	ldr	r3, [pc, #36]	@ (8005164 <HAL_UART_RxCpltCallback+0xb8>)
 800513e:	2201      	movs	r2, #1
 8005140:	601a      	str	r2, [r3, #0]
			  move = 7;
 8005142:	4b09      	ldr	r3, [pc, #36]	@ (8005168 <HAL_UART_RxCpltCallback+0xbc>)
 8005144:	2207      	movs	r2, #7
 8005146:	601a      	str	r2, [r3, #0]
			  break;
 8005148:	bf00      	nop
		  }
		  }
		  HAL_UART_Receive_IT(&huart3, uart_rx, 1);
 800514a:	2201      	movs	r2, #1
 800514c:	4904      	ldr	r1, [pc, #16]	@ (8005160 <HAL_UART_RxCpltCallback+0xb4>)
 800514e:	4803      	ldr	r0, [pc, #12]	@ (800515c <HAL_UART_RxCpltCallback+0xb0>)
 8005150:	f003 fc4e 	bl	80089f0 <HAL_UART_Receive_IT>
	}
}
 8005154:	bf00      	nop
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	20000458 	.word	0x20000458
 8005160:	200002b0 	.word	0x200002b0
 8005164:	200002d8 	.word	0x200002d8
 8005168:	200002d4 	.word	0x200002d4

0800516c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005170:	f001 f942 	bl	80063f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005174:	f000 f842 	bl	80051fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005178:	f7fc fb5a 	bl	8001830 <MX_GPIO_Init>
  MX_I2C1_Init();
 800517c:	f7fc fbbc 	bl	80018f8 <MX_I2C1_Init>
  MX_TIM1_Init();
 8005180:	f000 fe2e 	bl	8005de0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8005184:	f000 febc 	bl	8005f00 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005188:	f000 ff0e 	bl	8005fa8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800518c:	f000 ff5a 	bl	8006044 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8005190:	f001 f88e 	bl	80062b0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_Delay(20);
  //OLED_Init();
  MPU_Init();
 8005194:	f000 f8d4 	bl	8005340 <MPU_Init>
  mpu_dmp_init();
 8005198:	f7fe fc84 	bl	8003aa4 <mpu_dmp_init>
  /*OLED_NewFrame();
  OLED_PrintString(0, 0, (char*)str1,&font16x16, OLED_COLOR_NORMAL);
  OLED_ShowFrame();*/
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800519c:	210c      	movs	r1, #12
 800519e:	4810      	ldr	r0, [pc, #64]	@ (80051e0 <main+0x74>)
 80051a0:	f002 fb6a 	bl	8007878 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80051a4:	2100      	movs	r1, #0
 80051a6:	480e      	ldr	r0, [pc, #56]	@ (80051e0 <main+0x74>)
 80051a8:	f002 fb66 	bl	8007878 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80051ac:	213c      	movs	r1, #60	@ 0x3c
 80051ae:	480d      	ldr	r0, [pc, #52]	@ (80051e4 <main+0x78>)
 80051b0:	f002 fca6 	bl	8007b00 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80051b4:	213c      	movs	r1, #60	@ 0x3c
 80051b6:	480c      	ldr	r0, [pc, #48]	@ (80051e8 <main+0x7c>)
 80051b8:	f002 fca2 	bl	8007b00 <HAL_TIM_Encoder_Start>
  PID_Init();
 80051bc:	f000 fa9c 	bl	80056f8 <PID_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 80051c0:	480a      	ldr	r0, [pc, #40]	@ (80051ec <main+0x80>)
 80051c2:	f002 fab7 	bl	8007734 <HAL_TIM_Base_Start_IT>
  HAL_UART_Transmit(&huart3, "hello", 6, 0xff);
 80051c6:	23ff      	movs	r3, #255	@ 0xff
 80051c8:	2206      	movs	r2, #6
 80051ca:	4909      	ldr	r1, [pc, #36]	@ (80051f0 <main+0x84>)
 80051cc:	4809      	ldr	r0, [pc, #36]	@ (80051f4 <main+0x88>)
 80051ce:	f003 fb84 	bl	80088da <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart3, uart_rx, 1);
 80051d2:	2201      	movs	r2, #1
 80051d4:	4908      	ldr	r1, [pc, #32]	@ (80051f8 <main+0x8c>)
 80051d6:	4807      	ldr	r0, [pc, #28]	@ (80051f4 <main+0x88>)
 80051d8:	f003 fc0a 	bl	80089f0 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80051dc:	bf00      	nop
 80051de:	e7fd      	b.n	80051dc <main+0x70>
 80051e0:	20000338 	.word	0x20000338
 80051e4:	20000380 	.word	0x20000380
 80051e8:	20000410 	.word	0x20000410
 80051ec:	200003c8 	.word	0x200003c8
 80051f0:	0800e71c 	.word	0x0800e71c
 80051f4:	20000458 	.word	0x20000458
 80051f8:	200002b0 	.word	0x200002b0

080051fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b090      	sub	sp, #64	@ 0x40
 8005200:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005202:	f107 0318 	add.w	r3, r7, #24
 8005206:	2228      	movs	r2, #40	@ 0x28
 8005208:	2100      	movs	r1, #0
 800520a:	4618      	mov	r0, r3
 800520c:	f005 f921 	bl	800a452 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005210:	1d3b      	adds	r3, r7, #4
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	605a      	str	r2, [r3, #4]
 8005218:	609a      	str	r2, [r3, #8]
 800521a:	60da      	str	r2, [r3, #12]
 800521c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800521e:	2301      	movs	r3, #1
 8005220:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005222:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005226:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005228:	2300      	movs	r3, #0
 800522a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800522c:	2301      	movs	r3, #1
 800522e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005230:	2302      	movs	r3, #2
 8005232:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005234:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005238:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800523a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800523e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005240:	f107 0318 	add.w	r3, r7, #24
 8005244:	4618      	mov	r0, r3
 8005246:	f001 fe15 	bl	8006e74 <HAL_RCC_OscConfig>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8005250:	f000 f819 	bl	8005286 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005254:	230f      	movs	r3, #15
 8005256:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005258:	2302      	movs	r3, #2
 800525a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800525c:	2300      	movs	r3, #0
 800525e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005260:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800526a:	1d3b      	adds	r3, r7, #4
 800526c:	2102      	movs	r1, #2
 800526e:	4618      	mov	r0, r3
 8005270:	f002 f882 	bl	8007378 <HAL_RCC_ClockConfig>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800527a:	f000 f804 	bl	8005286 <Error_Handler>
  }
}
 800527e:	bf00      	nop
 8005280:	3740      	adds	r7, #64	@ 0x40
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005286:	b480      	push	{r7}
 8005288:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800528a:	b672      	cpsid	i
}
 800528c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800528e:	bf00      	nop
 8005290:	e7fd      	b.n	800528e <Error_Handler+0x8>
	...

08005294 <load>:
	else
		return -num;
}

void load (int motor1, int motor2)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
	if(motor1<0)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	da0c      	bge.n	80052be <load+0x2a>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80052a4:	2201      	movs	r2, #1
 80052a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80052aa:	4823      	ldr	r0, [pc, #140]	@ (8005338 <load+0xa4>)
 80052ac:	f001 fc85 	bl	8006bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80052b0:	2200      	movs	r2, #0
 80052b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80052b6:	4820      	ldr	r0, [pc, #128]	@ (8005338 <load+0xa4>)
 80052b8:	f001 fc7f 	bl	8006bba <HAL_GPIO_WritePin>
 80052bc:	e00b      	b.n	80052d6 <load+0x42>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80052be:	2200      	movs	r2, #0
 80052c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80052c4:	481c      	ldr	r0, [pc, #112]	@ (8005338 <load+0xa4>)
 80052c6:	f001 fc78 	bl	8006bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80052ca:	2201      	movs	r2, #1
 80052cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80052d0:	4819      	ldr	r0, [pc, #100]	@ (8005338 <load+0xa4>)
 80052d2:	f001 fc72 	bl	8006bba <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,abs(motor1));
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80052dc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80052e0:	4b16      	ldr	r3, [pc, #88]	@ (800533c <load+0xa8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	641a      	str	r2, [r3, #64]	@ 0x40

	if(motor2<0)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	da0c      	bge.n	8005306 <load+0x72>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80052ec:	2201      	movs	r2, #1
 80052ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80052f2:	4811      	ldr	r0, [pc, #68]	@ (8005338 <load+0xa4>)
 80052f4:	f001 fc61 	bl	8006bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80052f8:	2200      	movs	r2, #0
 80052fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80052fe:	480e      	ldr	r0, [pc, #56]	@ (8005338 <load+0xa4>)
 8005300:	f001 fc5b 	bl	8006bba <HAL_GPIO_WritePin>
 8005304:	e00b      	b.n	800531e <load+0x8a>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8005306:	2200      	movs	r2, #0
 8005308:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800530c:	480a      	ldr	r0, [pc, #40]	@ (8005338 <load+0xa4>)
 800530e:	f001 fc54 	bl	8006bba <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8005312:	2201      	movs	r2, #1
 8005314:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005318:	4807      	ldr	r0, [pc, #28]	@ (8005338 <load+0xa4>)
 800531a:	f001 fc4e 	bl	8006bba <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_1,abs(motor2));
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8005324:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8005328:	4b04      	ldr	r3, [pc, #16]	@ (800533c <load+0xa8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800532e:	bf00      	nop
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	40010c00 	.word	0x40010c00
 800533c:	20000338 	.word	0x20000338

08005340 <MPU_Init>:

//MPU6050
//:0,
//    ,
uint8_t MPU_Init(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
    uint8_t res;

    MPU_IIC_Init();//IIC
 8005346:	f7fc fa39 	bl	80017bc <IIC_GPIO_Init>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);	//MPU6050
 800534a:	2180      	movs	r1, #128	@ 0x80
 800534c:	206b      	movs	r0, #107	@ 0x6b
 800534e:	f000 f97e 	bl	800564e <MPU_Write_Byte>
    delay_ms(100);
 8005352:	2064      	movs	r0, #100	@ 0x64
 8005354:	f001 f8b2 	bl	80064bc <HAL_Delay>
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);	//MPU6050
 8005358:	2100      	movs	r1, #0
 800535a:	206b      	movs	r0, #107	@ 0x6b
 800535c:	f000 f977 	bl	800564e <MPU_Write_Byte>
    MPU_Set_Gyro_Fsr(3);					//,2000dps
 8005360:	2003      	movs	r0, #3
 8005362:	f000 f830 	bl	80053c6 <MPU_Set_Gyro_Fsr>
    MPU_Set_Accel_Fsr(0);					//,2g
 8005366:	2000      	movs	r0, #0
 8005368:	f000 f83e 	bl	80053e8 <MPU_Set_Accel_Fsr>
    MPU_Set_Rate(200);						//50Hz
 800536c:	20c8      	movs	r0, #200	@ 0xc8
 800536e:	f000 f87d 	bl	800546c <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG,0X00);	//
 8005372:	2100      	movs	r1, #0
 8005374:	2038      	movs	r0, #56	@ 0x38
 8005376:	f000 f96a 	bl	800564e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG,0X00);	//I2C
 800537a:	2100      	movs	r1, #0
 800537c:	206a      	movs	r0, #106	@ 0x6a
 800537e:	f000 f966 	bl	800564e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG,0X00);	//FIFO
 8005382:	2100      	movs	r1, #0
 8005384:	2023      	movs	r0, #35	@ 0x23
 8005386:	f000 f962 	bl	800564e <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG,0X80);	//INT
 800538a:	2180      	movs	r1, #128	@ 0x80
 800538c:	2037      	movs	r0, #55	@ 0x37
 800538e:	f000 f95e 	bl	800564e <MPU_Write_Byte>
    res=MPU_Read_Byte(MPU_DEVICE_ID_REG);
 8005392:	2075      	movs	r0, #117	@ 0x75
 8005394:	f000 f98b 	bl	80056ae <MPU_Read_Byte>
 8005398:	4603      	mov	r3, r0
 800539a:	71fb      	strb	r3, [r7, #7]
    if(res==MPU_ADDR)//ID
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	2b68      	cmp	r3, #104	@ 0x68
 80053a0:	d10c      	bne.n	80053bc <MPU_Init+0x7c>
    {
        MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	//CLKSEL,PLL X
 80053a2:	2101      	movs	r1, #1
 80053a4:	206b      	movs	r0, #107	@ 0x6b
 80053a6:	f000 f952 	bl	800564e <MPU_Write_Byte>
        MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	//
 80053aa:	2100      	movs	r1, #0
 80053ac:	206c      	movs	r0, #108	@ 0x6c
 80053ae:	f000 f94e 	bl	800564e <MPU_Write_Byte>
        MPU_Set_Rate(200);						//50Hz
 80053b2:	20c8      	movs	r0, #200	@ 0xc8
 80053b4:	f000 f85a 	bl	800546c <MPU_Set_Rate>
    } else return 1;
    return 0;
 80053b8:	2300      	movs	r3, #0
 80053ba:	e000      	b.n	80053be <MPU_Init+0x7e>
    } else return 1;
 80053bc:	2301      	movs	r3, #1
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <MPU_Set_Gyro_Fsr>:
//MPU6050
//fsr:0,250dps;1,500dps;2,1000dps;3,2000dps
//:0,
//    ,
uint8_t MPU_Set_Gyro_Fsr(uint8_t fsr)
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b082      	sub	sp, #8
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	4603      	mov	r3, r0
 80053ce:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_GYRO_CFG_REG,fsr<<3);//
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	4619      	mov	r1, r3
 80053d8:	201b      	movs	r0, #27
 80053da:	f000 f938 	bl	800564e <MPU_Write_Byte>
 80053de:	4603      	mov	r3, r0
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <MPU_Set_Accel_Fsr>:
//MPU6050
//fsr:0,2g;1,4g;2,8g;3,16g
//:0,
//    ,
uint8_t MPU_Set_Accel_Fsr(uint8_t fsr)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	4603      	mov	r3, r0
 80053f0:	71fb      	strb	r3, [r7, #7]
    return MPU_Write_Byte(MPU_ACCEL_CFG_REG,fsr<<3);//
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	00db      	lsls	r3, r3, #3
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	4619      	mov	r1, r3
 80053fa:	201c      	movs	r0, #28
 80053fc:	f000 f927 	bl	800564e <MPU_Write_Byte>
 8005400:	4603      	mov	r3, r0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <MPU_Set_LPF>:
//MPU6050
//lpf:(Hz)
//:0,
//    ,
uint8_t MPU_Set_LPF(uint16_t lpf)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b084      	sub	sp, #16
 800540e:	af00      	add	r7, sp, #0
 8005410:	4603      	mov	r3, r0
 8005412:	80fb      	strh	r3, [r7, #6]
    uint8_t data=0;
 8005414:	2300      	movs	r3, #0
 8005416:	73fb      	strb	r3, [r7, #15]
    if(lpf>=188)data=1;
 8005418:	88fb      	ldrh	r3, [r7, #6]
 800541a:	2bbb      	cmp	r3, #187	@ 0xbb
 800541c:	d902      	bls.n	8005424 <MPU_Set_LPF+0x1a>
 800541e:	2301      	movs	r3, #1
 8005420:	73fb      	strb	r3, [r7, #15]
 8005422:	e019      	b.n	8005458 <MPU_Set_LPF+0x4e>
    else if(lpf>=98)data=2;
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	2b61      	cmp	r3, #97	@ 0x61
 8005428:	d902      	bls.n	8005430 <MPU_Set_LPF+0x26>
 800542a:	2302      	movs	r3, #2
 800542c:	73fb      	strb	r3, [r7, #15]
 800542e:	e013      	b.n	8005458 <MPU_Set_LPF+0x4e>
    else if(lpf>=42)data=3;
 8005430:	88fb      	ldrh	r3, [r7, #6]
 8005432:	2b29      	cmp	r3, #41	@ 0x29
 8005434:	d902      	bls.n	800543c <MPU_Set_LPF+0x32>
 8005436:	2303      	movs	r3, #3
 8005438:	73fb      	strb	r3, [r7, #15]
 800543a:	e00d      	b.n	8005458 <MPU_Set_LPF+0x4e>
    else if(lpf>=20)data=4;
 800543c:	88fb      	ldrh	r3, [r7, #6]
 800543e:	2b13      	cmp	r3, #19
 8005440:	d902      	bls.n	8005448 <MPU_Set_LPF+0x3e>
 8005442:	2304      	movs	r3, #4
 8005444:	73fb      	strb	r3, [r7, #15]
 8005446:	e007      	b.n	8005458 <MPU_Set_LPF+0x4e>
    else if(lpf>=10)data=5;
 8005448:	88fb      	ldrh	r3, [r7, #6]
 800544a:	2b09      	cmp	r3, #9
 800544c:	d902      	bls.n	8005454 <MPU_Set_LPF+0x4a>
 800544e:	2305      	movs	r3, #5
 8005450:	73fb      	strb	r3, [r7, #15]
 8005452:	e001      	b.n	8005458 <MPU_Set_LPF+0x4e>
    else data=6;
 8005454:	2306      	movs	r3, #6
 8005456:	73fb      	strb	r3, [r7, #15]
    return MPU_Write_Byte(MPU_CFG_REG,data);//
 8005458:	7bfb      	ldrb	r3, [r7, #15]
 800545a:	4619      	mov	r1, r3
 800545c:	201a      	movs	r0, #26
 800545e:	f000 f8f6 	bl	800564e <MPU_Write_Byte>
 8005462:	4603      	mov	r3, r0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <MPU_Set_Rate>:
//MPU6050(Fs=1KHz)
//rate:4~1000(Hz)
//:0,
//    ,
uint8_t MPU_Set_Rate(uint16_t rate)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    if(rate>1000)rate=1000;
 8005476:	88fb      	ldrh	r3, [r7, #6]
 8005478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800547c:	d902      	bls.n	8005484 <MPU_Set_Rate+0x18>
 800547e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005482:	80fb      	strh	r3, [r7, #6]
    if(rate<4)rate=4;
 8005484:	88fb      	ldrh	r3, [r7, #6]
 8005486:	2b03      	cmp	r3, #3
 8005488:	d801      	bhi.n	800548e <MPU_Set_Rate+0x22>
 800548a:	2304      	movs	r3, #4
 800548c:	80fb      	strh	r3, [r7, #6]
    data=1000/rate-1;
 800548e:	88fb      	ldrh	r3, [r7, #6]
 8005490:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005494:	fb92 f3f3 	sdiv	r3, r2, r3
 8005498:	b2db      	uxtb	r3, r3
 800549a:	3b01      	subs	r3, #1
 800549c:	73fb      	strb	r3, [r7, #15]
    data=MPU_Write_Byte(MPU_SAMPLE_RATE_REG,data);	//
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	4619      	mov	r1, r3
 80054a2:	2019      	movs	r0, #25
 80054a4:	f000 f8d3 	bl	800564e <MPU_Write_Byte>
 80054a8:	4603      	mov	r3, r0
 80054aa:	73fb      	strb	r3, [r7, #15]
    return MPU_Set_LPF(rate/2);	//LPF
 80054ac:	88fb      	ldrh	r3, [r7, #6]
 80054ae:	085b      	lsrs	r3, r3, #1
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7ff ffa9 	bl	800540a <MPU_Set_LPF>
 80054b8:	4603      	mov	r3, r0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <MPU_Get_Gyroscope>:
//()
//gx,gy,gz:x,y,z()
//:0,
//    ,
uint8_t MPU_Get_Gyroscope(short *gx,short *gy,short *gz)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b086      	sub	sp, #24
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	60f8      	str	r0, [r7, #12]
 80054ca:	60b9      	str	r1, [r7, #8]
 80054cc:	607a      	str	r2, [r7, #4]
    uint8_t buf[6],res;
    res=MPU_Read_Len(MPU_ADDR,MPU_GYRO_XOUTH_REG,6,buf);
 80054ce:	f107 0310 	add.w	r3, r7, #16
 80054d2:	2206      	movs	r2, #6
 80054d4:	2143      	movs	r1, #67	@ 0x43
 80054d6:	2068      	movs	r0, #104	@ 0x68
 80054d8:	f000 f867 	bl	80055aa <MPU_Read_Len>
 80054dc:	4603      	mov	r3, r0
 80054de:	75fb      	strb	r3, [r7, #23]
    if(res==0)
 80054e0:	7dfb      	ldrb	r3, [r7, #23]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d11a      	bne.n	800551c <MPU_Get_Gyroscope+0x5a>
    {
        *gx=((uint16_t)buf[0]<<8)|buf[1];
 80054e6:	7c3b      	ldrb	r3, [r7, #16]
 80054e8:	021b      	lsls	r3, r3, #8
 80054ea:	b21a      	sxth	r2, r3
 80054ec:	7c7b      	ldrb	r3, [r7, #17]
 80054ee:	b21b      	sxth	r3, r3
 80054f0:	4313      	orrs	r3, r2
 80054f2:	b21a      	sxth	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	801a      	strh	r2, [r3, #0]
        *gy=((uint16_t)buf[2]<<8)|buf[3];
 80054f8:	7cbb      	ldrb	r3, [r7, #18]
 80054fa:	021b      	lsls	r3, r3, #8
 80054fc:	b21a      	sxth	r2, r3
 80054fe:	7cfb      	ldrb	r3, [r7, #19]
 8005500:	b21b      	sxth	r3, r3
 8005502:	4313      	orrs	r3, r2
 8005504:	b21a      	sxth	r2, r3
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	801a      	strh	r2, [r3, #0]
        *gz=((uint16_t)buf[4]<<8)|buf[5];
 800550a:	7d3b      	ldrb	r3, [r7, #20]
 800550c:	021b      	lsls	r3, r3, #8
 800550e:	b21a      	sxth	r2, r3
 8005510:	7d7b      	ldrb	r3, [r7, #21]
 8005512:	b21b      	sxth	r3, r3
 8005514:	4313      	orrs	r3, r2
 8005516:	b21a      	sxth	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	801a      	strh	r2, [r3, #0]
    }
    return res;;
 800551c:	7dfb      	ldrb	r3, [r7, #23]
}
 800551e:	4618      	mov	r0, r3
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <MPU_Write_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Write_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	603b      	str	r3, [r7, #0]
 800552e:	4603      	mov	r3, r0
 8005530:	71fb      	strb	r3, [r7, #7]
 8005532:	460b      	mov	r3, r1
 8005534:	71bb      	strb	r3, [r7, #6]
 8005536:	4613      	mov	r3, r2
 8005538:	717b      	strb	r3, [r7, #5]
    uint8_t i;
    MPU_IIC_Start();
 800553a:	f7fc f825 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 800553e:	79fb      	ldrb	r3, [r7, #7]
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	b2db      	uxtb	r3, r3
 8005544:	4618      	mov	r0, r3
 8005546:	f7fc f857 	bl	80015f8 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 800554a:	f7fc f8cf 	bl	80016ec <IIC_Wait_Ack>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <MPU_Write_Len+0x36>
    {
        MPU_IIC_Stop();
 8005554:	f7fc f838 	bl	80015c8 <IIC_Stop>
        return 1;
 8005558:	2301      	movs	r3, #1
 800555a:	e022      	b.n	80055a2 <MPU_Write_Len+0x7c>
    }
    MPU_IIC_Send_Byte(reg);	//
 800555c:	79bb      	ldrb	r3, [r7, #6]
 800555e:	4618      	mov	r0, r3
 8005560:	f7fc f84a 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005564:	f7fc f8c2 	bl	80016ec <IIC_Wait_Ack>
    for(i=0; i<len; i++)
 8005568:	2300      	movs	r3, #0
 800556a:	73fb      	strb	r3, [r7, #15]
 800556c:	e012      	b.n	8005594 <MPU_Write_Len+0x6e>
    {
        MPU_IIC_Send_Byte(buf[i]);	//
 800556e:	7bfb      	ldrb	r3, [r7, #15]
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	4413      	add	r3, r2
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f7fc f83e 	bl	80015f8 <IIC_Send_Byte>
        if(MPU_IIC_Wait_Ack())		//ACK
 800557c:	f7fc f8b6 	bl	80016ec <IIC_Wait_Ack>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <MPU_Write_Len+0x68>
        {
            MPU_IIC_Stop();
 8005586:	f7fc f81f 	bl	80015c8 <IIC_Stop>
            return 1;
 800558a:	2301      	movs	r3, #1
 800558c:	e009      	b.n	80055a2 <MPU_Write_Len+0x7c>
    for(i=0; i<len; i++)
 800558e:	7bfb      	ldrb	r3, [r7, #15]
 8005590:	3301      	adds	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
 8005594:	7bfa      	ldrb	r2, [r7, #15]
 8005596:	797b      	ldrb	r3, [r7, #5]
 8005598:	429a      	cmp	r2, r3
 800559a:	d3e8      	bcc.n	800556e <MPU_Write_Len+0x48>
        }
    }
    MPU_IIC_Stop();
 800559c:	f7fc f814 	bl	80015c8 <IIC_Stop>
    return 0;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <MPU_Read_Len>:
//len:
//buf:
//:0,
//    ,
uint8_t MPU_Read_Len(uint8_t addr,uint8_t reg,uint8_t len,uint8_t *buf)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b082      	sub	sp, #8
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	603b      	str	r3, [r7, #0]
 80055b2:	4603      	mov	r3, r0
 80055b4:	71fb      	strb	r3, [r7, #7]
 80055b6:	460b      	mov	r3, r1
 80055b8:	71bb      	strb	r3, [r7, #6]
 80055ba:	4613      	mov	r3, r2
 80055bc:	717b      	strb	r3, [r7, #5]
    MPU_IIC_Start();
 80055be:	f7fb ffe3 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|0);//+
 80055c2:	79fb      	ldrb	r3, [r7, #7]
 80055c4:	005b      	lsls	r3, r3, #1
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7fc f815 	bl	80015f8 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 80055ce:	f7fc f88d 	bl	80016ec <IIC_Wait_Ack>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d003      	beq.n	80055e0 <MPU_Read_Len+0x36>
    {
        MPU_IIC_Stop();
 80055d8:	f7fb fff6 	bl	80015c8 <IIC_Stop>
        return 1;
 80055dc:	2301      	movs	r3, #1
 80055de:	e032      	b.n	8005646 <MPU_Read_Len+0x9c>
    }
    MPU_IIC_Send_Byte(reg);	//
 80055e0:	79bb      	ldrb	r3, [r7, #6]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fc f808 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80055e8:	f7fc f880 	bl	80016ec <IIC_Wait_Ack>
    MPU_IIC_Start();
 80055ec:	f7fb ffcc 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((addr<<1)|1);//+
 80055f0:	79fb      	ldrb	r3, [r7, #7]
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	b25b      	sxtb	r3, r3
 80055f6:	f043 0301 	orr.w	r3, r3, #1
 80055fa:	b25b      	sxtb	r3, r3
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	4618      	mov	r0, r3
 8005600:	f7fb fffa 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005604:	f7fc f872 	bl	80016ec <IIC_Wait_Ack>
    while(len)
 8005608:	e017      	b.n	800563a <MPU_Read_Len+0x90>
    {
        if(len==1)*buf=MPU_IIC_Read_Byte(0);//,nACK
 800560a:	797b      	ldrb	r3, [r7, #5]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d107      	bne.n	8005620 <MPU_Read_Len+0x76>
 8005610:	2000      	movs	r0, #0
 8005612:	f7fc f831 	bl	8001678 <IIC_Read_Byte>
 8005616:	4603      	mov	r3, r0
 8005618:	461a      	mov	r2, r3
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	e006      	b.n	800562e <MPU_Read_Len+0x84>
        else *buf=MPU_IIC_Read_Byte(1);		//,ACK
 8005620:	2001      	movs	r0, #1
 8005622:	f7fc f829 	bl	8001678 <IIC_Read_Byte>
 8005626:	4603      	mov	r3, r0
 8005628:	461a      	mov	r2, r3
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	701a      	strb	r2, [r3, #0]
        len--;
 800562e:	797b      	ldrb	r3, [r7, #5]
 8005630:	3b01      	subs	r3, #1
 8005632:	717b      	strb	r3, [r7, #5]
        buf++;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	3301      	adds	r3, #1
 8005638:	603b      	str	r3, [r7, #0]
    while(len)
 800563a:	797b      	ldrb	r3, [r7, #5]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1e4      	bne.n	800560a <MPU_Read_Len+0x60>
    }
    MPU_IIC_Stop();	//
 8005640:	f7fb ffc2 	bl	80015c8 <IIC_Stop>
    return 0;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3708      	adds	r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <MPU_Write_Byte>:
//reg:
//data:
//:0,
//    ,
uint8_t MPU_Write_Byte(uint8_t reg,uint8_t data)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b082      	sub	sp, #8
 8005652:	af00      	add	r7, sp, #0
 8005654:	4603      	mov	r3, r0
 8005656:	460a      	mov	r2, r1
 8005658:	71fb      	strb	r3, [r7, #7]
 800565a:	4613      	mov	r3, r2
 800565c:	71bb      	strb	r3, [r7, #6]
    MPU_IIC_Start();
 800565e:	f7fb ff93 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 8005662:	20d0      	movs	r0, #208	@ 0xd0
 8005664:	f7fb ffc8 	bl	80015f8 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//
 8005668:	f7fc f840 	bl	80016ec <IIC_Wait_Ack>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <MPU_Write_Byte+0x2c>
    {
        MPU_IIC_Stop();
 8005672:	f7fb ffa9 	bl	80015c8 <IIC_Stop>
        return 1;
 8005676:	2301      	movs	r3, #1
 8005678:	e015      	b.n	80056a6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Send_Byte(reg);	//
 800567a:	79fb      	ldrb	r3, [r7, #7]
 800567c:	4618      	mov	r0, r3
 800567e:	f7fb ffbb 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 8005682:	f7fc f833 	bl	80016ec <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(data);//
 8005686:	79bb      	ldrb	r3, [r7, #6]
 8005688:	4618      	mov	r0, r3
 800568a:	f7fb ffb5 	bl	80015f8 <IIC_Send_Byte>
    if(MPU_IIC_Wait_Ack())	//ACK
 800568e:	f7fc f82d 	bl	80016ec <IIC_Wait_Ack>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <MPU_Write_Byte+0x52>
    {
        MPU_IIC_Stop();
 8005698:	f7fb ff96 	bl	80015c8 <IIC_Stop>
        return 1;
 800569c:	2301      	movs	r3, #1
 800569e:	e002      	b.n	80056a6 <MPU_Write_Byte+0x58>
    }
    MPU_IIC_Stop();
 80056a0:	f7fb ff92 	bl	80015c8 <IIC_Stop>
    return 0;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3708      	adds	r7, #8
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <MPU_Read_Byte>:
//IIC
//reg:
//:
uint8_t MPU_Read_Byte(uint8_t reg)
{
 80056ae:	b580      	push	{r7, lr}
 80056b0:	b084      	sub	sp, #16
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	4603      	mov	r3, r0
 80056b6:	71fb      	strb	r3, [r7, #7]
    uint8_t res;
    MPU_IIC_Start();
 80056b8:	f7fb ff66 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|0);//+
 80056bc:	20d0      	movs	r0, #208	@ 0xd0
 80056be:	f7fb ff9b 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056c2:	f7fc f813 	bl	80016ec <IIC_Wait_Ack>
    MPU_IIC_Send_Byte(reg);	//
 80056c6:	79fb      	ldrb	r3, [r7, #7]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7fb ff95 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056ce:	f7fc f80d 	bl	80016ec <IIC_Wait_Ack>
    MPU_IIC_Start();
 80056d2:	f7fb ff59 	bl	8001588 <IIC_Start>
    MPU_IIC_Send_Byte((MPU_ADDR<<1)|1);//+
 80056d6:	20d1      	movs	r0, #209	@ 0xd1
 80056d8:	f7fb ff8e 	bl	80015f8 <IIC_Send_Byte>
    MPU_IIC_Wait_Ack();		//
 80056dc:	f7fc f806 	bl	80016ec <IIC_Wait_Ack>
    res=MPU_IIC_Read_Byte(0);//,nACK
 80056e0:	2000      	movs	r0, #0
 80056e2:	f7fb ffc9 	bl	8001678 <IIC_Read_Byte>
 80056e6:	4603      	mov	r3, r0
 80056e8:	73fb      	strb	r3, [r7, #15]
    MPU_IIC_Stop();			//
 80056ea:	f7fb ff6d 	bl	80015c8 <IIC_Stop>
    return res;
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <PID_Init>:

extern TIM_HandleTypeDef htim2;
extern TIM_HandleTypeDef htim4;

void PID_Init(void)//PID
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
    pid_speed.err = 0;
 80056fc:	4b27      	ldr	r3, [pc, #156]	@ (800579c <PID_Init+0xa4>)
 80056fe:	f04f 0200 	mov.w	r2, #0
 8005702:	60da      	str	r2, [r3, #12]
    pid_speed.integral = 0;
 8005704:	4b25      	ldr	r3, [pc, #148]	@ (800579c <PID_Init+0xa4>)
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	615a      	str	r2, [r3, #20]
    pid_speed.maxIntegral = 20000;
 800570c:	4b23      	ldr	r3, [pc, #140]	@ (800579c <PID_Init+0xa4>)
 800570e:	4a24      	ldr	r2, [pc, #144]	@ (80057a0 <PID_Init+0xa8>)
 8005710:	619a      	str	r2, [r3, #24]
    pid_speed.maxOutput = 7200;
 8005712:	4b22      	ldr	r3, [pc, #136]	@ (800579c <PID_Init+0xa4>)
 8005714:	4a23      	ldr	r2, [pc, #140]	@ (80057a4 <PID_Init+0xac>)
 8005716:	621a      	str	r2, [r3, #32]
    pid_speed.lastErr = 0;
 8005718:	4b20      	ldr	r3, [pc, #128]	@ (800579c <PID_Init+0xa4>)
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	611a      	str	r2, [r3, #16]
    pid_speed.output = 0;
 8005720:	4b1e      	ldr	r3, [pc, #120]	@ (800579c <PID_Init+0xa4>)
 8005722:	f04f 0200 	mov.w	r2, #0
 8005726:	61da      	str	r2, [r3, #28]
    pid_speed.kp = KP_speed;
 8005728:	4b1f      	ldr	r3, [pc, #124]	@ (80057a8 <PID_Init+0xb0>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a1b      	ldr	r2, [pc, #108]	@ (800579c <PID_Init+0xa4>)
 800572e:	6013      	str	r3, [r2, #0]
    pid_speed.ki = KI_speed;
 8005730:	4b1e      	ldr	r3, [pc, #120]	@ (80057ac <PID_Init+0xb4>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a19      	ldr	r2, [pc, #100]	@ (800579c <PID_Init+0xa4>)
 8005736:	6053      	str	r3, [r2, #4]
    pid_speed.kd = KD_speed;
 8005738:	4b1d      	ldr	r3, [pc, #116]	@ (80057b0 <PID_Init+0xb8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a17      	ldr	r2, [pc, #92]	@ (800579c <PID_Init+0xa4>)
 800573e:	6093      	str	r3, [r2, #8]

    pid_angle.err = 0;
 8005740:	4b1c      	ldr	r3, [pc, #112]	@ (80057b4 <PID_Init+0xbc>)
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	60da      	str	r2, [r3, #12]
    pid_angle.integral = 0;
 8005748:	4b1a      	ldr	r3, [pc, #104]	@ (80057b4 <PID_Init+0xbc>)
 800574a:	f04f 0200 	mov.w	r2, #0
 800574e:	615a      	str	r2, [r3, #20]
    pid_angle.maxIntegral = 0;
 8005750:	4b18      	ldr	r3, [pc, #96]	@ (80057b4 <PID_Init+0xbc>)
 8005752:	f04f 0200 	mov.w	r2, #0
 8005756:	619a      	str	r2, [r3, #24]
    pid_angle.maxOutput = 7200;
 8005758:	4b16      	ldr	r3, [pc, #88]	@ (80057b4 <PID_Init+0xbc>)
 800575a:	4a12      	ldr	r2, [pc, #72]	@ (80057a4 <PID_Init+0xac>)
 800575c:	621a      	str	r2, [r3, #32]
    pid_angle.lastErr = 0;
 800575e:	4b15      	ldr	r3, [pc, #84]	@ (80057b4 <PID_Init+0xbc>)
 8005760:	f04f 0200 	mov.w	r2, #0
 8005764:	611a      	str	r2, [r3, #16]
    pid_angle.output = 0;
 8005766:	4b13      	ldr	r3, [pc, #76]	@ (80057b4 <PID_Init+0xbc>)
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	61da      	str	r2, [r3, #28]
    pid_angle.kp = KP_angle;//
 800576e:	4b12      	ldr	r3, [pc, #72]	@ (80057b8 <PID_Init+0xc0>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4618      	mov	r0, r3
 8005774:	f7fb fab2 	bl	8000cdc <__aeabi_i2f>
 8005778:	4603      	mov	r3, r0
 800577a:	4a0e      	ldr	r2, [pc, #56]	@ (80057b4 <PID_Init+0xbc>)
 800577c:	6013      	str	r3, [r2, #0]
    pid_angle.ki = KI_angle;
 800577e:	4b0f      	ldr	r3, [pc, #60]	@ (80057bc <PID_Init+0xc4>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4618      	mov	r0, r3
 8005784:	f7fb faaa 	bl	8000cdc <__aeabi_i2f>
 8005788:	4603      	mov	r3, r0
 800578a:	4a0a      	ldr	r2, [pc, #40]	@ (80057b4 <PID_Init+0xbc>)
 800578c:	6053      	str	r3, [r2, #4]
    pid_angle.kd = KD_angle;
 800578e:	4b0c      	ldr	r3, [pc, #48]	@ (80057c0 <PID_Init+0xc8>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a08      	ldr	r2, [pc, #32]	@ (80057b4 <PID_Init+0xbc>)
 8005794:	6093      	str	r3, [r2, #8]
}
 8005796:	bf00      	nop
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	200002dc 	.word	0x200002dc
 80057a0:	469c4000 	.word	0x469c4000
 80057a4:	45e10000 	.word	0x45e10000
 80057a8:	20000038 	.word	0x20000038
 80057ac:	2000003c 	.word	0x2000003c
 80057b0:	20000324 	.word	0x20000324
 80057b4:	20000300 	.word	0x20000300
 80057b8:	20000040 	.word	0x20000040
 80057bc:	20000328 	.word	0x20000328
 80057c0:	20000044 	.word	0x20000044
 80057c4:	00000000 	.word	0x00000000

080057c8 <Speed_PID_Realize>:
 * PID
 * PID
 * 
 * ****************************************/
float Speed_PID_Realize(PID* pid,float target,float feedback)//PID
{
 80057c8:	b5b0      	push	{r4, r5, r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
    pid->err = target - feedback;
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	68b8      	ldr	r0, [r7, #8]
 80057d8:	f7fb f9ca 	bl	8000b70 <__aeabi_fsub>
 80057dc:	4603      	mov	r3, r0
 80057de:	461a      	mov	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	60da      	str	r2, [r3, #12]
    pid->err = 0.3*pid->err+0.7*pid->lastErr;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7fa fe1d 	bl	8000428 <__aeabi_f2d>
 80057ee:	a36a      	add	r3, pc, #424	@ (adr r3, 8005998 <Speed_PID_Realize+0x1d0>)
 80057f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f4:	f7fa fe70 	bl	80004d8 <__aeabi_dmul>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4614      	mov	r4, r2
 80057fe:	461d      	mov	r5, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	4618      	mov	r0, r3
 8005806:	f7fa fe0f 	bl	8000428 <__aeabi_f2d>
 800580a:	a365      	add	r3, pc, #404	@ (adr r3, 80059a0 <Speed_PID_Realize+0x1d8>)
 800580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005810:	f7fa fe62 	bl	80004d8 <__aeabi_dmul>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4620      	mov	r0, r4
 800581a:	4629      	mov	r1, r5
 800581c:	f7fa fca6 	bl	800016c <__adddf3>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4610      	mov	r0, r2
 8005826:	4619      	mov	r1, r3
 8005828:	f7fb f94e 	bl	8000ac8 <__aeabi_d2f>
 800582c:	4602      	mov	r2, r0
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	60da      	str	r2, [r3, #12]

    pid->integral += pid->err;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	695a      	ldr	r2, [r3, #20]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	4619      	mov	r1, r3
 800583c:	4610      	mov	r0, r2
 800583e:	f7fb f999 	bl	8000b74 <__addsf3>
 8005842:	4603      	mov	r3, r0
 8005844:	461a      	mov	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	615a      	str	r2, [r3, #20]

    if(pid->ki * pid->integral < -pid->maxIntegral) pid->integral = (pid->ki==0)?0:-pid->maxIntegral / pid->ki;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	4619      	mov	r1, r3
 8005854:	4610      	mov	r0, r2
 8005856:	f7fb fa95 	bl	8000d84 <__aeabi_fmul>
 800585a:	4603      	mov	r3, r0
 800585c:	461a      	mov	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005866:	4619      	mov	r1, r3
 8005868:	4610      	mov	r0, r2
 800586a:	f7fb fc29 	bl	80010c0 <__aeabi_fcmplt>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d01b      	beq.n	80058ac <Speed_PID_Realize+0xe4>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	4618      	mov	r0, r3
 800587e:	f7fb fc15 	bl	80010ac <__aeabi_fcmpeq>
 8005882:	4603      	mov	r3, r0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10c      	bne.n	80058a2 <Speed_PID_Realize+0xda>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	4619      	mov	r1, r3
 8005896:	4610      	mov	r0, r2
 8005898:	f7fb fb28 	bl	8000eec <__aeabi_fdiv>
 800589c:	4603      	mov	r3, r0
 800589e:	461a      	mov	r2, r3
 80058a0:	e001      	b.n	80058a6 <Speed_PID_Realize+0xde>
 80058a2:	f04f 0200 	mov.w	r2, #0
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	615a      	str	r2, [r3, #20]
 80058aa:	e02b      	b.n	8005904 <Speed_PID_Realize+0x13c>
    else if(pid->ki * pid->integral > pid->maxIntegral) pid->integral = (pid->ki==0)?0:pid->maxIntegral / pid->ki;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	4619      	mov	r1, r3
 80058b6:	4610      	mov	r0, r2
 80058b8:	f7fb fa64 	bl	8000d84 <__aeabi_fmul>
 80058bc:	4603      	mov	r3, r0
 80058be:	461a      	mov	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f7fb fc18 	bl	80010fc <__aeabi_fcmpgt>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d018      	beq.n	8005904 <Speed_PID_Realize+0x13c>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f04f 0100 	mov.w	r1, #0
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fb fbe6 	bl	80010ac <__aeabi_fcmpeq>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d10a      	bne.n	80058fc <Speed_PID_Realize+0x134>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	699a      	ldr	r2, [r3, #24]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	4619      	mov	r1, r3
 80058f0:	4610      	mov	r0, r2
 80058f2:	f7fb fafb 	bl	8000eec <__aeabi_fdiv>
 80058f6:	4603      	mov	r3, r0
 80058f8:	461a      	mov	r2, r3
 80058fa:	e001      	b.n	8005900 <Speed_PID_Realize+0x138>
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	615a      	str	r2, [r3, #20]


    pid->output = (pid->kp * pid->err) + (pid->ki * pid->integral);//PID
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	4619      	mov	r1, r3
 800590e:	4610      	mov	r0, r2
 8005910:	f7fb fa38 	bl	8000d84 <__aeabi_fmul>
 8005914:	4603      	mov	r3, r0
 8005916:	461c      	mov	r4, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	4619      	mov	r1, r3
 8005922:	4610      	mov	r0, r2
 8005924:	f7fb fa2e 	bl	8000d84 <__aeabi_fmul>
 8005928:	4603      	mov	r3, r0
 800592a:	4619      	mov	r1, r3
 800592c:	4620      	mov	r0, r4
 800592e:	f7fb f921 	bl	8000b74 <__addsf3>
 8005932:	4603      	mov	r3, r0
 8005934:	461a      	mov	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	61da      	str	r2, [r3, #28]

    if(pid->output > pid->maxOutput) pid->output = pid->maxOutput;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	69da      	ldr	r2, [r3, #28]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	4619      	mov	r1, r3
 8005944:	4610      	mov	r0, r2
 8005946:	f7fb fbd9 	bl	80010fc <__aeabi_fcmpgt>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <Speed_PID_Realize+0x190>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6a1a      	ldr	r2, [r3, #32]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	61da      	str	r2, [r3, #28]

    if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	69da      	ldr	r2, [r3, #28]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6a1b      	ldr	r3, [r3, #32]
 8005960:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005964:	4619      	mov	r1, r3
 8005966:	4610      	mov	r0, r2
 8005968:	f7fb fbaa 	bl	80010c0 <__aeabi_fcmplt>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <Speed_PID_Realize+0x1b6>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	61da      	str	r2, [r3, #28]

    pid->lastErr = pid->err;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	611a      	str	r2, [r3, #16]
    return pid->output;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	69db      	ldr	r3, [r3, #28]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bdb0      	pop	{r4, r5, r7, pc}
 8005992:	bf00      	nop
 8005994:	f3af 8000 	nop.w
 8005998:	33333333 	.word	0x33333333
 800599c:	3fd33333 	.word	0x3fd33333
 80059a0:	66666666 	.word	0x66666666
 80059a4:	3fe66666 	.word	0x3fe66666

080059a8 <Angle_PID_Realize>:
 * PID
 * PID
 * 
 * ****************************************/
int Angle_PID_Realize(PID* pid,float target,float angle,short gyro)//PID
{
 80059a8:	b5b0      	push	{r4, r5, r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
 80059b4:	807b      	strh	r3, [r7, #2]
    pid->err = target - angle;
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	68b8      	ldr	r0, [r7, #8]
 80059ba:	f7fb f8d9 	bl	8000b70 <__aeabi_fsub>
 80059be:	4603      	mov	r3, r0
 80059c0:	461a      	mov	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	60da      	str	r2, [r3, #12]
    pid->output = (pid->kp * pid->err) + (pid->kd * gyro);//PD
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	4619      	mov	r1, r3
 80059d0:	4610      	mov	r0, r2
 80059d2:	f7fb f9d7 	bl	8000d84 <__aeabi_fmul>
 80059d6:	4603      	mov	r3, r0
 80059d8:	461d      	mov	r5, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	689c      	ldr	r4, [r3, #8]
 80059de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7fb f97a 	bl	8000cdc <__aeabi_i2f>
 80059e8:	4603      	mov	r3, r0
 80059ea:	4619      	mov	r1, r3
 80059ec:	4620      	mov	r0, r4
 80059ee:	f7fb f9c9 	bl	8000d84 <__aeabi_fmul>
 80059f2:	4603      	mov	r3, r0
 80059f4:	4619      	mov	r1, r3
 80059f6:	4628      	mov	r0, r5
 80059f8:	f7fb f8bc 	bl	8000b74 <__addsf3>
 80059fc:	4603      	mov	r3, r0
 80059fe:	461a      	mov	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	61da      	str	r2, [r3, #28]


    if(pid->output > pid->maxOutput) pid->output = pid->maxOutput;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	69da      	ldr	r2, [r3, #28]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f7fb fb74 	bl	80010fc <__aeabi_fcmpgt>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <Angle_PID_Realize+0x7a>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6a1a      	ldr	r2, [r3, #32]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	61da      	str	r2, [r3, #28]

    if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	69da      	ldr	r2, [r3, #28]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005a2e:	4619      	mov	r1, r3
 8005a30:	4610      	mov	r0, r2
 8005a32:	f7fb fb45 	bl	80010c0 <__aeabi_fcmplt>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d005      	beq.n	8005a48 <Angle_PID_Realize+0xa0>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	61da      	str	r2, [r3, #28]

    pid->lastErr = pid->err;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	68da      	ldr	r2, [r3, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	611a      	str	r2, [r3, #16]
    return pid->output;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	69db      	ldr	r3, [r3, #28]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7fb fb5b 	bl	8001110 <__aeabi_f2iz>
 8005a5a:	4603      	mov	r3, r0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bdb0      	pop	{r4, r5, r7, pc}

08005a64 <control>:

void control(float speed_target)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
	speed_output=Speed_PID_Realize(&pid_speed,speed_target,encoder_sum);
 8005a6c:	4b16      	ldr	r3, [pc, #88]	@ (8005ac8 <control+0x64>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7fb f933 	bl	8000cdc <__aeabi_i2f>
 8005a76:	4603      	mov	r3, r0
 8005a78:	461a      	mov	r2, r3
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4813      	ldr	r0, [pc, #76]	@ (8005acc <control+0x68>)
 8005a7e:	f7ff fea3 	bl	80057c8 <Speed_PID_Realize>
 8005a82:	4603      	mov	r3, r0
 8005a84:	4a12      	ldr	r2, [pc, #72]	@ (8005ad0 <control+0x6c>)
 8005a86:	6013      	str	r3, [r2, #0]
	angle_output=Angle_PID_Realize(&pid_angle,speed_output+MID,roll,gyrox);
 8005a88:	4b11      	ldr	r3, [pc, #68]	@ (8005ad0 <control+0x6c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fb f86f 	bl	8000b74 <__addsf3>
 8005a96:	4603      	mov	r3, r0
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad4 <control+0x70>)
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ad8 <control+0x74>)
 8005aa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005aa4:	480d      	ldr	r0, [pc, #52]	@ (8005adc <control+0x78>)
 8005aa6:	f7ff ff7f 	bl	80059a8 <Angle_PID_Realize>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	4a0c      	ldr	r2, [pc, #48]	@ (8005ae0 <control+0x7c>)
 8005aae:	6013      	str	r3, [r2, #0]
	load(angle_output,angle_output);
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae0 <control+0x7c>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8005ae0 <control+0x7c>)
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	4611      	mov	r1, r2
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff fbea 	bl	8005294 <load>
}
 8005ac0:	bf00      	nop
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	200002d0 	.word	0x200002d0
 8005acc:	200002dc 	.word	0x200002dc
 8005ad0:	20000330 	.word	0x20000330
 8005ad4:	200002b8 	.word	0x200002b8
 8005ad8:	200002c0 	.word	0x200002c0
 8005adc:	20000300 	.word	0x20000300
 8005ae0:	2000032c 	.word	0x2000032c

08005ae4 <turn>:

void turn (float speed_target)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
	speed_output=Speed_PID_Realize(&pid_speed,speed_target,encoder_sum);
 8005aec:	4b18      	ldr	r3, [pc, #96]	@ (8005b50 <turn+0x6c>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7fb f8f3 	bl	8000cdc <__aeabi_i2f>
 8005af6:	4603      	mov	r3, r0
 8005af8:	461a      	mov	r2, r3
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	4815      	ldr	r0, [pc, #84]	@ (8005b54 <turn+0x70>)
 8005afe:	f7ff fe63 	bl	80057c8 <Speed_PID_Realize>
 8005b02:	4603      	mov	r3, r0
 8005b04:	4a14      	ldr	r2, [pc, #80]	@ (8005b58 <turn+0x74>)
 8005b06:	6013      	str	r3, [r2, #0]
	angle_output=Angle_PID_Realize(&pid_angle,speed_output+MID,roll,gyrox);
 8005b08:	4b13      	ldr	r3, [pc, #76]	@ (8005b58 <turn+0x74>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7fb f82f 	bl	8000b74 <__addsf3>
 8005b16:	4603      	mov	r3, r0
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4b10      	ldr	r3, [pc, #64]	@ (8005b5c <turn+0x78>)
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	4b10      	ldr	r3, [pc, #64]	@ (8005b60 <turn+0x7c>)
 8005b20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b24:	480f      	ldr	r0, [pc, #60]	@ (8005b64 <turn+0x80>)
 8005b26:	f7ff ff3f 	bl	80059a8 <Angle_PID_Realize>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	4a0e      	ldr	r2, [pc, #56]	@ (8005b68 <turn+0x84>)
 8005b2e:	6013      	str	r3, [r2, #0]
	load(angle_output+25,angle_output-25);
 8005b30:	4b0d      	ldr	r3, [pc, #52]	@ (8005b68 <turn+0x84>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f103 0219 	add.w	r2, r3, #25
 8005b38:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <turn+0x84>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3b19      	subs	r3, #25
 8005b3e:	4619      	mov	r1, r3
 8005b40:	4610      	mov	r0, r2
 8005b42:	f7ff fba7 	bl	8005294 <load>
}
 8005b46:	bf00      	nop
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	200002d0 	.word	0x200002d0
 8005b54:	200002dc 	.word	0x200002dc
 8005b58:	20000330 	.word	0x20000330
 8005b5c:	200002b8 	.word	0x200002b8
 8005b60:	200002c0 	.word	0x200002c0
 8005b64:	20000300 	.word	0x20000300
 8005b68:	2000032c 	.word	0x2000032c

08005b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005b72:	4b15      	ldr	r3, [pc, #84]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	4a14      	ldr	r2, [pc, #80]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	6193      	str	r3, [r2, #24]
 8005b7e:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b80:	699b      	ldr	r3, [r3, #24]
 8005b82:	f003 0301 	and.w	r3, r3, #1
 8005b86:	60bb      	str	r3, [r7, #8]
 8005b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	4a0e      	ldr	r2, [pc, #56]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b94:	61d3      	str	r3, [r2, #28]
 8005b96:	4b0c      	ldr	r3, [pc, #48]	@ (8005bc8 <HAL_MspInit+0x5c>)
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b9e:	607b      	str	r3, [r7, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8005bcc <HAL_MspInit+0x60>)
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005bb6:	60fb      	str	r3, [r7, #12]
 8005bb8:	4a04      	ldr	r2, [pc, #16]	@ (8005bcc <HAL_MspInit+0x60>)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005bbe:	bf00      	nop
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	40010000 	.word	0x40010000

08005bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005bd4:	bf00      	nop
 8005bd6:	e7fd      	b.n	8005bd4 <NMI_Handler+0x4>

08005bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005bdc:	bf00      	nop
 8005bde:	e7fd      	b.n	8005bdc <HardFault_Handler+0x4>

08005be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005be4:	bf00      	nop
 8005be6:	e7fd      	b.n	8005be4 <MemManage_Handler+0x4>

08005be8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <BusFault_Handler+0x4>

08005bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005bf4:	bf00      	nop
 8005bf6:	e7fd      	b.n	8005bf4 <UsageFault_Handler+0x4>

08005bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005bfc:	bf00      	nop
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bc80      	pop	{r7}
 8005c02:	4770      	bx	lr

08005c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c08:	bf00      	nop
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr

08005c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c14:	bf00      	nop
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr

08005c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c20:	f000 fc30 	bl	8006484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c24:	bf00      	nop
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005c2c:	4802      	ldr	r0, [pc, #8]	@ (8005c38 <TIM3_IRQHandler+0x10>)
 8005c2e:	f001 fff5 	bl	8007c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005c32:	bf00      	nop
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	200003c8 	.word	0x200003c8

08005c3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005c40:	4802      	ldr	r0, [pc, #8]	@ (8005c4c <USART3_IRQHandler+0x10>)
 8005c42:	f002 fefb 	bl	8008a3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005c46:	bf00      	nop
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	20000458 	.word	0x20000458

08005c50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005c50:	b480      	push	{r7}
 8005c52:	af00      	add	r7, sp, #0
  return 1;
 8005c54:	2301      	movs	r3, #1
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <_kill>:

int _kill(int pid, int sig)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b082      	sub	sp, #8
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005c68:	f004 fc46 	bl	800a4f8 <__errno>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2216      	movs	r2, #22
 8005c70:	601a      	str	r2, [r3, #0]
  return -1;
 8005c72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <_exit>:

void _exit (int status)
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b082      	sub	sp, #8
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005c86:	f04f 31ff 	mov.w	r1, #4294967295
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7ff ffe7 	bl	8005c5e <_kill>
  while (1) {}    /* Make sure we hang here */
 8005c90:	bf00      	nop
 8005c92:	e7fd      	b.n	8005c90 <_exit+0x12>

08005c94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e00a      	b.n	8005cbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005ca6:	f3af 8000 	nop.w
 8005caa:	4601      	mov	r1, r0
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	1c5a      	adds	r2, r3, #1
 8005cb0:	60ba      	str	r2, [r7, #8]
 8005cb2:	b2ca      	uxtb	r2, r1
 8005cb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	dbf0      	blt.n	8005ca6 <_read+0x12>
  }

  return len;
 8005cc4:	687b      	ldr	r3, [r7, #4]
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3718      	adds	r7, #24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b086      	sub	sp, #24
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	60f8      	str	r0, [r7, #12]
 8005cd6:	60b9      	str	r1, [r7, #8]
 8005cd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]
 8005cde:	e009      	b.n	8005cf4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	1c5a      	adds	r2, r3, #1
 8005ce4:	60ba      	str	r2, [r7, #8]
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	617b      	str	r3, [r7, #20]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	dbf1      	blt.n	8005ce0 <_write+0x12>
  }
  return len;
 8005cfc:	687b      	ldr	r3, [r7, #4]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <_close>:

int _close(int file)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005d0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr

08005d1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005d2c:	605a      	str	r2, [r3, #4]
  return 0;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bc80      	pop	{r7}
 8005d38:	4770      	bx	lr

08005d3a <_isatty>:

int _isatty(int file)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b083      	sub	sp, #12
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005d42:	2301      	movs	r3, #1
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bc80      	pop	{r7}
 8005d4c:	4770      	bx	lr

08005d4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b085      	sub	sp, #20
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	60f8      	str	r0, [r7, #12]
 8005d56:	60b9      	str	r1, [r7, #8]
 8005d58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3714      	adds	r7, #20
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr
	...

08005d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005d70:	4a14      	ldr	r2, [pc, #80]	@ (8005dc4 <_sbrk+0x5c>)
 8005d72:	4b15      	ldr	r3, [pc, #84]	@ (8005dc8 <_sbrk+0x60>)
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005d7c:	4b13      	ldr	r3, [pc, #76]	@ (8005dcc <_sbrk+0x64>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d102      	bne.n	8005d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005d84:	4b11      	ldr	r3, [pc, #68]	@ (8005dcc <_sbrk+0x64>)
 8005d86:	4a12      	ldr	r2, [pc, #72]	@ (8005dd0 <_sbrk+0x68>)
 8005d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005d8a:	4b10      	ldr	r3, [pc, #64]	@ (8005dcc <_sbrk+0x64>)
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4413      	add	r3, r2
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d207      	bcs.n	8005da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005d98:	f004 fbae 	bl	800a4f8 <__errno>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	220c      	movs	r2, #12
 8005da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005da2:	f04f 33ff 	mov.w	r3, #4294967295
 8005da6:	e009      	b.n	8005dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005da8:	4b08      	ldr	r3, [pc, #32]	@ (8005dcc <_sbrk+0x64>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005dae:	4b07      	ldr	r3, [pc, #28]	@ (8005dcc <_sbrk+0x64>)
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4413      	add	r3, r2
 8005db6:	4a05      	ldr	r2, [pc, #20]	@ (8005dcc <_sbrk+0x64>)
 8005db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005dba:	68fb      	ldr	r3, [r7, #12]
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3718      	adds	r7, #24
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20005000 	.word	0x20005000
 8005dc8:	00000400 	.word	0x00000400
 8005dcc:	20000334 	.word	0x20000334
 8005dd0:	200005f0 	.word	0x200005f0

08005dd4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005dd8:	bf00      	nop
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bc80      	pop	{r7}
 8005dde:	4770      	bx	lr

08005de0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b092      	sub	sp, #72	@ 0x48
 8005de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005de6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005dea:	2200      	movs	r2, #0
 8005dec:	601a      	str	r2, [r3, #0]
 8005dee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005df0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	605a      	str	r2, [r3, #4]
 8005dfa:	609a      	str	r2, [r3, #8]
 8005dfc:	60da      	str	r2, [r3, #12]
 8005dfe:	611a      	str	r2, [r3, #16]
 8005e00:	615a      	str	r2, [r3, #20]
 8005e02:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005e04:	1d3b      	adds	r3, r7, #4
 8005e06:	2220      	movs	r2, #32
 8005e08:	2100      	movs	r1, #0
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f004 fb21 	bl	800a452 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005e10:	4b39      	ldr	r3, [pc, #228]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e12:	4a3a      	ldr	r2, [pc, #232]	@ (8005efc <MX_TIM1_Init+0x11c>)
 8005e14:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005e16:	4b38      	ldr	r3, [pc, #224]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e1c:	4b36      	ldr	r3, [pc, #216]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8005e22:	4b35      	ldr	r3, [pc, #212]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e24:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005e28:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e2a:	4b33      	ldr	r3, [pc, #204]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e30:	4b31      	ldr	r3, [pc, #196]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e36:	4b30      	ldr	r3, [pc, #192]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005e3c:	482e      	ldr	r0, [pc, #184]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e3e:	f001 fccb 	bl	80077d8 <HAL_TIM_PWM_Init>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8005e48:	f7ff fa1d 	bl	8005286 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e50:	2300      	movs	r3, #0
 8005e52:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e54:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005e58:	4619      	mov	r1, r3
 8005e5a:	4827      	ldr	r0, [pc, #156]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e5c:	f002 fc2c 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8005e66:	f7ff fa0e 	bl	8005286 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e6a:	2360      	movs	r3, #96	@ 0x60
 8005e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e72:	2300      	movs	r3, #0
 8005e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005e76:	2300      	movs	r3, #0
 8005e78:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005e82:	2300      	movs	r3, #0
 8005e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	481a      	ldr	r0, [pc, #104]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005e90:	f001 ffb4 	bl	8007dfc <HAL_TIM_PWM_ConfigChannel>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8005e9a:	f7ff f9f4 	bl	8005286 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ea2:	220c      	movs	r2, #12
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4814      	ldr	r0, [pc, #80]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005ea8:	f001 ffa8 	bl	8007dfc <HAL_TIM_PWM_ConfigChannel>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d001      	beq.n	8005eb6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8005eb2:	f7ff f9e8 	bl	8005286 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005eca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ece:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005ed4:	1d3b      	adds	r3, r7, #4
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	4807      	ldr	r0, [pc, #28]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005eda:	f002 fc4b 	bl	8008774 <HAL_TIMEx_ConfigBreakDeadTime>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8005ee4:	f7ff f9cf 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005ee8:	4803      	ldr	r0, [pc, #12]	@ (8005ef8 <MX_TIM1_Init+0x118>)
 8005eea:	f000 f9ad 	bl	8006248 <HAL_TIM_MspPostInit>

}
 8005eee:	bf00      	nop
 8005ef0:	3748      	adds	r7, #72	@ 0x48
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000338 	.word	0x20000338
 8005efc:	40012c00 	.word	0x40012c00

08005f00 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08c      	sub	sp, #48	@ 0x30
 8005f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005f06:	f107 030c 	add.w	r3, r7, #12
 8005f0a:	2224      	movs	r2, #36	@ 0x24
 8005f0c:	2100      	movs	r1, #0
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f004 fa9f 	bl	800a452 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f14:	1d3b      	adds	r3, r7, #4
 8005f16:	2200      	movs	r2, #0
 8005f18:	601a      	str	r2, [r3, #0]
 8005f1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005f1c:	4b21      	ldr	r3, [pc, #132]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005f22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005f24:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f26:	2200      	movs	r2, #0
 8005f28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005f30:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005f38:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f3e:	4b19      	ldr	r3, [pc, #100]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f40:	2200      	movs	r2, #0
 8005f42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005f44:	2303      	movs	r3, #3
 8005f46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005f50:	2300      	movs	r3, #0
 8005f52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005f60:	2300      	movs	r3, #0
 8005f62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005f68:	f107 030c 	add.w	r3, r7, #12
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	480d      	ldr	r0, [pc, #52]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f70:	f001 fd24 	bl	80079bc <HAL_TIM_Encoder_Init>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8005f7a:	f7ff f984 	bl	8005286 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f86:	1d3b      	adds	r3, r7, #4
 8005f88:	4619      	mov	r1, r3
 8005f8a:	4806      	ldr	r0, [pc, #24]	@ (8005fa4 <MX_TIM2_Init+0xa4>)
 8005f8c:	f002 fb94 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8005f96:	f7ff f976 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005f9a:	bf00      	nop
 8005f9c:	3730      	adds	r7, #48	@ 0x30
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000380 	.word	0x20000380

08005fa8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b086      	sub	sp, #24
 8005fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005fae:	f107 0308 	add.w	r3, r7, #8
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	605a      	str	r2, [r3, #4]
 8005fb8:	609a      	str	r2, [r3, #8]
 8005fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005fbc:	463b      	mov	r3, r7
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006040 <MX_TIM3_Init+0x98>)
 8005fc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 35;
 8005fca:	4b1c      	ldr	r3, [pc, #112]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fcc:	2223      	movs	r2, #35	@ 0x23
 8005fce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8005fd6:	4b19      	ldr	r3, [pc, #100]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fd8:	f241 3287 	movw	r2, #4999	@ 0x1387
 8005fdc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005fde:	4b17      	ldr	r3, [pc, #92]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fe4:	4b15      	ldr	r3, [pc, #84]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005fea:	4814      	ldr	r0, [pc, #80]	@ (800603c <MX_TIM3_Init+0x94>)
 8005fec:	f001 fb52 	bl	8007694 <HAL_TIM_Base_Init>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8005ff6:	f7ff f946 	bl	8005286 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ffa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006000:	f107 0308 	add.w	r3, r7, #8
 8006004:	4619      	mov	r1, r3
 8006006:	480d      	ldr	r0, [pc, #52]	@ (800603c <MX_TIM3_Init+0x94>)
 8006008:	f001 ffba 	bl	8007f80 <HAL_TIM_ConfigClockSource>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8006012:	f7ff f938 	bl	8005286 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006016:	2300      	movs	r3, #0
 8006018:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800601a:	2300      	movs	r3, #0
 800601c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800601e:	463b      	mov	r3, r7
 8006020:	4619      	mov	r1, r3
 8006022:	4806      	ldr	r0, [pc, #24]	@ (800603c <MX_TIM3_Init+0x94>)
 8006024:	f002 fb48 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d001      	beq.n	8006032 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800602e:	f7ff f92a 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006032:	bf00      	nop
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	200003c8 	.word	0x200003c8
 8006040:	40000400 	.word	0x40000400

08006044 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b08c      	sub	sp, #48	@ 0x30
 8006048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800604a:	f107 030c 	add.w	r3, r7, #12
 800604e:	2224      	movs	r2, #36	@ 0x24
 8006050:	2100      	movs	r1, #0
 8006052:	4618      	mov	r0, r3
 8006054:	f004 f9fd 	bl	800a452 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006058:	1d3b      	adds	r3, r7, #4
 800605a:	2200      	movs	r2, #0
 800605c:	601a      	str	r2, [r3, #0]
 800605e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006060:	4b20      	ldr	r3, [pc, #128]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 8006062:	4a21      	ldr	r2, [pc, #132]	@ (80060e8 <MX_TIM4_Init+0xa4>)
 8006064:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006066:	4b1f      	ldr	r3, [pc, #124]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 8006068:	2200      	movs	r2, #0
 800606a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800606c:	4b1d      	ldr	r3, [pc, #116]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 800606e:	2200      	movs	r2, #0
 8006070:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006072:	4b1c      	ldr	r3, [pc, #112]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 8006074:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006078:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800607a:	4b1a      	ldr	r3, [pc, #104]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 800607c:	2200      	movs	r2, #0
 800607e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006080:	4b18      	ldr	r3, [pc, #96]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 8006082:	2200      	movs	r2, #0
 8006084:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006086:	2303      	movs	r3, #3
 8006088:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800608a:	2300      	movs	r3, #0
 800608c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800608e:	2301      	movs	r3, #1
 8006090:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006092:	2300      	movs	r3, #0
 8006094:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006096:	2300      	movs	r3, #0
 8006098:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800609a:	2300      	movs	r3, #0
 800609c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800609e:	2301      	movs	r3, #1
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80060a2:	2300      	movs	r3, #0
 80060a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80060a6:	2300      	movs	r3, #0
 80060a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80060aa:	f107 030c 	add.w	r3, r7, #12
 80060ae:	4619      	mov	r1, r3
 80060b0:	480c      	ldr	r0, [pc, #48]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 80060b2:	f001 fc83 	bl	80079bc <HAL_TIM_Encoder_Init>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80060bc:	f7ff f8e3 	bl	8005286 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060c0:	2300      	movs	r3, #0
 80060c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060c4:	2300      	movs	r3, #0
 80060c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80060c8:	1d3b      	adds	r3, r7, #4
 80060ca:	4619      	mov	r1, r3
 80060cc:	4805      	ldr	r0, [pc, #20]	@ (80060e4 <MX_TIM4_Init+0xa0>)
 80060ce:	f002 faf3 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80060d8:	f7ff f8d5 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80060dc:	bf00      	nop
 80060de:	3730      	adds	r7, #48	@ 0x30
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	20000410 	.word	0x20000410
 80060e8:	40000800 	.word	0x40000800

080060ec <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b085      	sub	sp, #20
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a09      	ldr	r2, [pc, #36]	@ (8006120 <HAL_TIM_PWM_MspInit+0x34>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d10b      	bne.n	8006116 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80060fe:	4b09      	ldr	r3, [pc, #36]	@ (8006124 <HAL_TIM_PWM_MspInit+0x38>)
 8006100:	699b      	ldr	r3, [r3, #24]
 8006102:	4a08      	ldr	r2, [pc, #32]	@ (8006124 <HAL_TIM_PWM_MspInit+0x38>)
 8006104:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006108:	6193      	str	r3, [r2, #24]
 800610a:	4b06      	ldr	r3, [pc, #24]	@ (8006124 <HAL_TIM_PWM_MspInit+0x38>)
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006112:	60fb      	str	r3, [r7, #12]
 8006114:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006116:	bf00      	nop
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40021000 	.word	0x40021000

08006128 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b08a      	sub	sp, #40	@ 0x28
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006130:	f107 0318 	add.w	r3, r7, #24
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]
 8006138:	605a      	str	r2, [r3, #4]
 800613a:	609a      	str	r2, [r3, #8]
 800613c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006146:	d124      	bne.n	8006192 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006148:	4b28      	ldr	r3, [pc, #160]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	4a27      	ldr	r2, [pc, #156]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 800614e:	f043 0301 	orr.w	r3, r3, #1
 8006152:	61d3      	str	r3, [r2, #28]
 8006154:	4b25      	ldr	r3, [pc, #148]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	617b      	str	r3, [r7, #20]
 800615e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006160:	4b22      	ldr	r3, [pc, #136]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	4a21      	ldr	r2, [pc, #132]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 8006166:	f043 0304 	orr.w	r3, r3, #4
 800616a:	6193      	str	r3, [r2, #24]
 800616c:	4b1f      	ldr	r3, [pc, #124]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	613b      	str	r3, [r7, #16]
 8006176:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006178:	2303      	movs	r3, #3
 800617a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800617c:	2300      	movs	r3, #0
 800617e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006180:	2300      	movs	r3, #0
 8006182:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006184:	f107 0318 	add.w	r3, r7, #24
 8006188:	4619      	mov	r1, r3
 800618a:	4819      	ldr	r0, [pc, #100]	@ (80061f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800618c:	f000 fb7a 	bl	8006884 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8006190:	e028      	b.n	80061e4 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a17      	ldr	r2, [pc, #92]	@ (80061f4 <HAL_TIM_Encoder_MspInit+0xcc>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d123      	bne.n	80061e4 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800619c:	4b13      	ldr	r3, [pc, #76]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	4a12      	ldr	r2, [pc, #72]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 80061a2:	f043 0304 	orr.w	r3, r3, #4
 80061a6:	61d3      	str	r3, [r2, #28]
 80061a8:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061b4:	4b0d      	ldr	r3, [pc, #52]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	4a0c      	ldr	r2, [pc, #48]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 80061ba:	f043 0308 	orr.w	r3, r3, #8
 80061be:	6193      	str	r3, [r2, #24]
 80061c0:	4b0a      	ldr	r3, [pc, #40]	@ (80061ec <HAL_TIM_Encoder_MspInit+0xc4>)
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	60bb      	str	r3, [r7, #8]
 80061ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80061cc:	23c0      	movs	r3, #192	@ 0xc0
 80061ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80061d0:	2300      	movs	r3, #0
 80061d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061d4:	2300      	movs	r3, #0
 80061d6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061d8:	f107 0318 	add.w	r3, r7, #24
 80061dc:	4619      	mov	r1, r3
 80061de:	4806      	ldr	r0, [pc, #24]	@ (80061f8 <HAL_TIM_Encoder_MspInit+0xd0>)
 80061e0:	f000 fb50 	bl	8006884 <HAL_GPIO_Init>
}
 80061e4:	bf00      	nop
 80061e6:	3728      	adds	r7, #40	@ 0x28
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	40021000 	.word	0x40021000
 80061f0:	40010800 	.word	0x40010800
 80061f4:	40000800 	.word	0x40000800
 80061f8:	40010c00 	.word	0x40010c00

080061fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a0d      	ldr	r2, [pc, #52]	@ (8006240 <HAL_TIM_Base_MspInit+0x44>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d113      	bne.n	8006236 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <HAL_TIM_Base_MspInit+0x48>)
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	4a0c      	ldr	r2, [pc, #48]	@ (8006244 <HAL_TIM_Base_MspInit+0x48>)
 8006214:	f043 0302 	orr.w	r3, r3, #2
 8006218:	61d3      	str	r3, [r2, #28]
 800621a:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <HAL_TIM_Base_MspInit+0x48>)
 800621c:	69db      	ldr	r3, [r3, #28]
 800621e:	f003 0302 	and.w	r3, r3, #2
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8006226:	2200      	movs	r2, #0
 8006228:	2101      	movs	r1, #1
 800622a:	201d      	movs	r0, #29
 800622c:	f000 fa41 	bl	80066b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006230:	201d      	movs	r0, #29
 8006232:	f000 fa5a 	bl	80066ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8006236:	bf00      	nop
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	40000400 	.word	0x40000400
 8006244:	40021000 	.word	0x40021000

08006248 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006250:	f107 0310 	add.w	r3, r7, #16
 8006254:	2200      	movs	r2, #0
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	605a      	str	r2, [r3, #4]
 800625a:	609a      	str	r2, [r3, #8]
 800625c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a10      	ldr	r2, [pc, #64]	@ (80062a4 <HAL_TIM_MspPostInit+0x5c>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d118      	bne.n	800629a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006268:	4b0f      	ldr	r3, [pc, #60]	@ (80062a8 <HAL_TIM_MspPostInit+0x60>)
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	4a0e      	ldr	r2, [pc, #56]	@ (80062a8 <HAL_TIM_MspPostInit+0x60>)
 800626e:	f043 0304 	orr.w	r3, r3, #4
 8006272:	6193      	str	r3, [r2, #24]
 8006274:	4b0c      	ldr	r3, [pc, #48]	@ (80062a8 <HAL_TIM_MspPostInit+0x60>)
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	f003 0304 	and.w	r3, r3, #4
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8006280:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8006284:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006286:	2302      	movs	r3, #2
 8006288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800628a:	2302      	movs	r3, #2
 800628c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800628e:	f107 0310 	add.w	r3, r7, #16
 8006292:	4619      	mov	r1, r3
 8006294:	4805      	ldr	r0, [pc, #20]	@ (80062ac <HAL_TIM_MspPostInit+0x64>)
 8006296:	f000 faf5 	bl	8006884 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800629a:	bf00      	nop
 800629c:	3720      	adds	r7, #32
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	40012c00 	.word	0x40012c00
 80062a8:	40021000 	.word	0x40021000
 80062ac:	40010800 	.word	0x40010800

080062b0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80062b4:	4b11      	ldr	r3, [pc, #68]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062b6:	4a12      	ldr	r2, [pc, #72]	@ (8006300 <MX_USART3_UART_Init+0x50>)
 80062b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80062ba:	4b10      	ldr	r3, [pc, #64]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80062c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80062c2:	4b0e      	ldr	r3, [pc, #56]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80062c8:	4b0c      	ldr	r3, [pc, #48]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062ca:	2200      	movs	r2, #0
 80062cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80062ce:	4b0b      	ldr	r3, [pc, #44]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80062d4:	4b09      	ldr	r3, [pc, #36]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062d6:	220c      	movs	r2, #12
 80062d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062da:	4b08      	ldr	r3, [pc, #32]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062dc:	2200      	movs	r2, #0
 80062de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80062e0:	4b06      	ldr	r3, [pc, #24]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80062e6:	4805      	ldr	r0, [pc, #20]	@ (80062fc <MX_USART3_UART_Init+0x4c>)
 80062e8:	f002 faa7 	bl	800883a <HAL_UART_Init>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80062f2:	f7fe ffc8 	bl	8005286 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80062f6:	bf00      	nop
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20000458 	.word	0x20000458
 8006300:	40004800 	.word	0x40004800

08006304 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b088      	sub	sp, #32
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800630c:	f107 0310 	add.w	r3, r7, #16
 8006310:	2200      	movs	r2, #0
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	605a      	str	r2, [r3, #4]
 8006316:	609a      	str	r2, [r3, #8]
 8006318:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a20      	ldr	r2, [pc, #128]	@ (80063a0 <HAL_UART_MspInit+0x9c>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d139      	bne.n	8006398 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006324:	4b1f      	ldr	r3, [pc, #124]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	4a1e      	ldr	r2, [pc, #120]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 800632a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800632e:	61d3      	str	r3, [r2, #28]
 8006330:	4b1c      	ldr	r3, [pc, #112]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 8006332:	69db      	ldr	r3, [r3, #28]
 8006334:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800633c:	4b19      	ldr	r3, [pc, #100]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	4a18      	ldr	r2, [pc, #96]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 8006342:	f043 0308 	orr.w	r3, r3, #8
 8006346:	6193      	str	r3, [r2, #24]
 8006348:	4b16      	ldr	r3, [pc, #88]	@ (80063a4 <HAL_UART_MspInit+0xa0>)
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	f003 0308 	and.w	r3, r3, #8
 8006350:	60bb      	str	r3, [r7, #8]
 8006352:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006354:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006358:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800635a:	2302      	movs	r3, #2
 800635c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800635e:	2303      	movs	r3, #3
 8006360:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006362:	f107 0310 	add.w	r3, r7, #16
 8006366:	4619      	mov	r1, r3
 8006368:	480f      	ldr	r0, [pc, #60]	@ (80063a8 <HAL_UART_MspInit+0xa4>)
 800636a:	f000 fa8b 	bl	8006884 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800636e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006372:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006374:	2300      	movs	r3, #0
 8006376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006378:	2300      	movs	r3, #0
 800637a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800637c:	f107 0310 	add.w	r3, r7, #16
 8006380:	4619      	mov	r1, r3
 8006382:	4809      	ldr	r0, [pc, #36]	@ (80063a8 <HAL_UART_MspInit+0xa4>)
 8006384:	f000 fa7e 	bl	8006884 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006388:	2200      	movs	r2, #0
 800638a:	2100      	movs	r1, #0
 800638c:	2027      	movs	r0, #39	@ 0x27
 800638e:	f000 f990 	bl	80066b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006392:	2027      	movs	r0, #39	@ 0x27
 8006394:	f000 f9a9 	bl	80066ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8006398:	bf00      	nop
 800639a:	3720      	adds	r7, #32
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	40004800 	.word	0x40004800
 80063a4:	40021000 	.word	0x40021000
 80063a8:	40010c00 	.word	0x40010c00

080063ac <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*/


  bl  SystemInit
 80063ac:	f7ff fd12 	bl	8005dd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80063b0:	480b      	ldr	r0, [pc, #44]	@ (80063e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80063b2:	490c      	ldr	r1, [pc, #48]	@ (80063e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80063b4:	4a0c      	ldr	r2, [pc, #48]	@ (80063e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80063b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80063b8:	e002      	b.n	80063c0 <LoopCopyDataInit>

080063ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80063ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80063bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80063be:	3304      	adds	r3, #4

080063c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80063c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80063c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80063c4:	d3f9      	bcc.n	80063ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80063c6:	4a09      	ldr	r2, [pc, #36]	@ (80063ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80063c8:	4c09      	ldr	r4, [pc, #36]	@ (80063f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80063ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80063cc:	e001      	b.n	80063d2 <LoopFillZerobss>

080063ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80063ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80063d0:	3204      	adds	r2, #4

080063d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80063d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80063d4:	d3fb      	bcc.n	80063ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80063d6:	f004 f895 	bl	800a504 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80063da:	f7fe fec7 	bl	800516c <main>
  bx lr
 80063de:	4770      	bx	lr
  ldr r0, =_sdata
 80063e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80063e4:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 80063e8:	0800f848 	.word	0x0800f848
  ldr r2, =_sbss
 80063ec:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 80063f0:	200005f0 	.word	0x200005f0

080063f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80063f4:	e7fe      	b.n	80063f4 <ADC1_2_IRQHandler>
	...

080063f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80063fc:	4b08      	ldr	r3, [pc, #32]	@ (8006420 <HAL_Init+0x28>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a07      	ldr	r2, [pc, #28]	@ (8006420 <HAL_Init+0x28>)
 8006402:	f043 0310 	orr.w	r3, r3, #16
 8006406:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006408:	2003      	movs	r0, #3
 800640a:	f000 f947 	bl	800669c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800640e:	200f      	movs	r0, #15
 8006410:	f000 f808 	bl	8006424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006414:	f7ff fbaa 	bl	8005b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	40022000 	.word	0x40022000

08006424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800642c:	4b12      	ldr	r3, [pc, #72]	@ (8006478 <HAL_InitTick+0x54>)
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b12      	ldr	r3, [pc, #72]	@ (800647c <HAL_InitTick+0x58>)
 8006432:	781b      	ldrb	r3, [r3, #0]
 8006434:	4619      	mov	r1, r3
 8006436:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800643a:	fbb3 f3f1 	udiv	r3, r3, r1
 800643e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006442:	4618      	mov	r0, r3
 8006444:	f000 f95f 	bl	8006706 <HAL_SYSTICK_Config>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d001      	beq.n	8006452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e00e      	b.n	8006470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b0f      	cmp	r3, #15
 8006456:	d80a      	bhi.n	800646e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006458:	2200      	movs	r2, #0
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	f04f 30ff 	mov.w	r0, #4294967295
 8006460:	f000 f927 	bl	80066b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006464:	4a06      	ldr	r2, [pc, #24]	@ (8006480 <HAL_InitTick+0x5c>)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800646a:	2300      	movs	r3, #0
 800646c:	e000      	b.n	8006470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
}
 8006470:	4618      	mov	r0, r3
 8006472:	3708      	adds	r7, #8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	20000048 	.word	0x20000048
 800647c:	20000050 	.word	0x20000050
 8006480:	2000004c 	.word	0x2000004c

08006484 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006488:	4b05      	ldr	r3, [pc, #20]	@ (80064a0 <HAL_IncTick+0x1c>)
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	4b05      	ldr	r3, [pc, #20]	@ (80064a4 <HAL_IncTick+0x20>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4413      	add	r3, r2
 8006494:	4a03      	ldr	r2, [pc, #12]	@ (80064a4 <HAL_IncTick+0x20>)
 8006496:	6013      	str	r3, [r2, #0]
}
 8006498:	bf00      	nop
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr
 80064a0:	20000050 	.word	0x20000050
 80064a4:	200004a0 	.word	0x200004a0

080064a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80064a8:	b480      	push	{r7}
 80064aa:	af00      	add	r7, sp, #0
  return uwTick;
 80064ac:	4b02      	ldr	r3, [pc, #8]	@ (80064b8 <HAL_GetTick+0x10>)
 80064ae:	681b      	ldr	r3, [r3, #0]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr
 80064b8:	200004a0 	.word	0x200004a0

080064bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80064c4:	f7ff fff0 	bl	80064a8 <HAL_GetTick>
 80064c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d4:	d005      	beq.n	80064e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80064d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006500 <HAL_Delay+0x44>)
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	4413      	add	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80064e2:	bf00      	nop
 80064e4:	f7ff ffe0 	bl	80064a8 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d8f7      	bhi.n	80064e4 <HAL_Delay+0x28>
  {
  }
}
 80064f4:	bf00      	nop
 80064f6:	bf00      	nop
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	20000050 	.word	0x20000050

08006504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f003 0307 	and.w	r3, r3, #7
 8006512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006514:	4b0c      	ldr	r3, [pc, #48]	@ (8006548 <__NVIC_SetPriorityGrouping+0x44>)
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800651a:	68ba      	ldr	r2, [r7, #8]
 800651c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006520:	4013      	ands	r3, r2
 8006522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800652c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006536:	4a04      	ldr	r2, [pc, #16]	@ (8006548 <__NVIC_SetPriorityGrouping+0x44>)
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	60d3      	str	r3, [r2, #12]
}
 800653c:	bf00      	nop
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	e000ed00 	.word	0xe000ed00

0800654c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006550:	4b04      	ldr	r3, [pc, #16]	@ (8006564 <__NVIC_GetPriorityGrouping+0x18>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	0a1b      	lsrs	r3, r3, #8
 8006556:	f003 0307 	and.w	r3, r3, #7
}
 800655a:	4618      	mov	r0, r3
 800655c:	46bd      	mov	sp, r7
 800655e:	bc80      	pop	{r7}
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	e000ed00 	.word	0xe000ed00

08006568 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006576:	2b00      	cmp	r3, #0
 8006578:	db0b      	blt.n	8006592 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800657a:	79fb      	ldrb	r3, [r7, #7]
 800657c:	f003 021f 	and.w	r2, r3, #31
 8006580:	4906      	ldr	r1, [pc, #24]	@ (800659c <__NVIC_EnableIRQ+0x34>)
 8006582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006586:	095b      	lsrs	r3, r3, #5
 8006588:	2001      	movs	r0, #1
 800658a:	fa00 f202 	lsl.w	r2, r0, r2
 800658e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006592:	bf00      	nop
 8006594:	370c      	adds	r7, #12
 8006596:	46bd      	mov	sp, r7
 8006598:	bc80      	pop	{r7}
 800659a:	4770      	bx	lr
 800659c:	e000e100 	.word	0xe000e100

080065a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	4603      	mov	r3, r0
 80065a8:	6039      	str	r1, [r7, #0]
 80065aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	db0a      	blt.n	80065ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	490c      	ldr	r1, [pc, #48]	@ (80065ec <__NVIC_SetPriority+0x4c>)
 80065ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065be:	0112      	lsls	r2, r2, #4
 80065c0:	b2d2      	uxtb	r2, r2
 80065c2:	440b      	add	r3, r1
 80065c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065c8:	e00a      	b.n	80065e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	b2da      	uxtb	r2, r3
 80065ce:	4908      	ldr	r1, [pc, #32]	@ (80065f0 <__NVIC_SetPriority+0x50>)
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	3b04      	subs	r3, #4
 80065d8:	0112      	lsls	r2, r2, #4
 80065da:	b2d2      	uxtb	r2, r2
 80065dc:	440b      	add	r3, r1
 80065de:	761a      	strb	r2, [r3, #24]
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bc80      	pop	{r7}
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	e000e100 	.word	0xe000e100
 80065f0:	e000ed00 	.word	0xe000ed00

080065f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b089      	sub	sp, #36	@ 0x24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	f1c3 0307 	rsb	r3, r3, #7
 800660e:	2b04      	cmp	r3, #4
 8006610:	bf28      	it	cs
 8006612:	2304      	movcs	r3, #4
 8006614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	3304      	adds	r3, #4
 800661a:	2b06      	cmp	r3, #6
 800661c:	d902      	bls.n	8006624 <NVIC_EncodePriority+0x30>
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	3b03      	subs	r3, #3
 8006622:	e000      	b.n	8006626 <NVIC_EncodePriority+0x32>
 8006624:	2300      	movs	r3, #0
 8006626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006628:	f04f 32ff 	mov.w	r2, #4294967295
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	fa02 f303 	lsl.w	r3, r2, r3
 8006632:	43da      	mvns	r2, r3
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	401a      	ands	r2, r3
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800663c:	f04f 31ff 	mov.w	r1, #4294967295
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	fa01 f303 	lsl.w	r3, r1, r3
 8006646:	43d9      	mvns	r1, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800664c:	4313      	orrs	r3, r2
         );
}
 800664e:	4618      	mov	r0, r3
 8006650:	3724      	adds	r7, #36	@ 0x24
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr

08006658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	3b01      	subs	r3, #1
 8006664:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006668:	d301      	bcc.n	800666e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800666a:	2301      	movs	r3, #1
 800666c:	e00f      	b.n	800668e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800666e:	4a0a      	ldr	r2, [pc, #40]	@ (8006698 <SysTick_Config+0x40>)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3b01      	subs	r3, #1
 8006674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006676:	210f      	movs	r1, #15
 8006678:	f04f 30ff 	mov.w	r0, #4294967295
 800667c:	f7ff ff90 	bl	80065a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006680:	4b05      	ldr	r3, [pc, #20]	@ (8006698 <SysTick_Config+0x40>)
 8006682:	2200      	movs	r2, #0
 8006684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006686:	4b04      	ldr	r3, [pc, #16]	@ (8006698 <SysTick_Config+0x40>)
 8006688:	2207      	movs	r2, #7
 800668a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	e000e010 	.word	0xe000e010

0800669c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f7ff ff2d 	bl	8006504 <__NVIC_SetPriorityGrouping>
}
 80066aa:	bf00      	nop
 80066ac:	3708      	adds	r7, #8
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b086      	sub	sp, #24
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	4603      	mov	r3, r0
 80066ba:	60b9      	str	r1, [r7, #8]
 80066bc:	607a      	str	r2, [r7, #4]
 80066be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80066c0:	2300      	movs	r3, #0
 80066c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066c4:	f7ff ff42 	bl	800654c <__NVIC_GetPriorityGrouping>
 80066c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	68b9      	ldr	r1, [r7, #8]
 80066ce:	6978      	ldr	r0, [r7, #20]
 80066d0:	f7ff ff90 	bl	80065f4 <NVIC_EncodePriority>
 80066d4:	4602      	mov	r2, r0
 80066d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066da:	4611      	mov	r1, r2
 80066dc:	4618      	mov	r0, r3
 80066de:	f7ff ff5f 	bl	80065a0 <__NVIC_SetPriority>
}
 80066e2:	bf00      	nop
 80066e4:	3718      	adds	r7, #24
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b082      	sub	sp, #8
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	4603      	mov	r3, r0
 80066f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff ff35 	bl	8006568 <__NVIC_EnableIRQ>
}
 80066fe:	bf00      	nop
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006706:	b580      	push	{r7, lr}
 8006708:	b082      	sub	sp, #8
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7ff ffa2 	bl	8006658 <SysTick_Config>
 8006714:	4603      	mov	r3, r0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800671e:	b480      	push	{r7}
 8006720:	b085      	sub	sp, #20
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006726:	2300      	movs	r3, #0
 8006728:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006730:	b2db      	uxtb	r3, r3
 8006732:	2b02      	cmp	r3, #2
 8006734:	d008      	beq.n	8006748 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2204      	movs	r2, #4
 800673a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e020      	b.n	800678a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 020e 	bic.w	r2, r2, #14
 8006756:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 0201 	bic.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006770:	2101      	movs	r1, #1
 8006772:	fa01 f202 	lsl.w	r2, r1, r2
 8006776:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006788:	7bfb      	ldrb	r3, [r7, #15]
}
 800678a:	4618      	mov	r0, r3
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr

08006794 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800679c:	2300      	movs	r3, #0
 800679e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d005      	beq.n	80067b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2204      	movs	r2, #4
 80067b0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	73fb      	strb	r3, [r7, #15]
 80067b6:	e051      	b.n	800685c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 020e 	bic.w	r2, r2, #14
 80067c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f022 0201 	bic.w	r2, r2, #1
 80067d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a22      	ldr	r2, [pc, #136]	@ (8006868 <HAL_DMA_Abort_IT+0xd4>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d029      	beq.n	8006836 <HAL_DMA_Abort_IT+0xa2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a21      	ldr	r2, [pc, #132]	@ (800686c <HAL_DMA_Abort_IT+0xd8>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d022      	beq.n	8006832 <HAL_DMA_Abort_IT+0x9e>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006870 <HAL_DMA_Abort_IT+0xdc>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d01a      	beq.n	800682c <HAL_DMA_Abort_IT+0x98>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006874 <HAL_DMA_Abort_IT+0xe0>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d012      	beq.n	8006826 <HAL_DMA_Abort_IT+0x92>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a1c      	ldr	r2, [pc, #112]	@ (8006878 <HAL_DMA_Abort_IT+0xe4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d00a      	beq.n	8006820 <HAL_DMA_Abort_IT+0x8c>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a1b      	ldr	r2, [pc, #108]	@ (800687c <HAL_DMA_Abort_IT+0xe8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d102      	bne.n	800681a <HAL_DMA_Abort_IT+0x86>
 8006814:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006818:	e00e      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 800681a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800681e:	e00b      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 8006820:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006824:	e008      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 8006826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800682a:	e005      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 800682c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006830:	e002      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 8006832:	2310      	movs	r3, #16
 8006834:	e000      	b.n	8006838 <HAL_DMA_Abort_IT+0xa4>
 8006836:	2301      	movs	r3, #1
 8006838:	4a11      	ldr	r2, [pc, #68]	@ (8006880 <HAL_DMA_Abort_IT+0xec>)
 800683a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006850:	2b00      	cmp	r3, #0
 8006852:	d003      	beq.n	800685c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	4798      	blx	r3
    } 
  }
  return status;
 800685c:	7bfb      	ldrb	r3, [r7, #15]
}
 800685e:	4618      	mov	r0, r3
 8006860:	3710      	adds	r7, #16
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
 8006866:	bf00      	nop
 8006868:	40020008 	.word	0x40020008
 800686c:	4002001c 	.word	0x4002001c
 8006870:	40020030 	.word	0x40020030
 8006874:	40020044 	.word	0x40020044
 8006878:	40020058 	.word	0x40020058
 800687c:	4002006c 	.word	0x4002006c
 8006880:	40020000 	.word	0x40020000

08006884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006884:	b480      	push	{r7}
 8006886:	b08b      	sub	sp, #44	@ 0x2c
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800688e:	2300      	movs	r3, #0
 8006890:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006892:	2300      	movs	r3, #0
 8006894:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006896:	e169      	b.n	8006b6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006898:	2201      	movs	r2, #1
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	fa02 f303 	lsl.w	r3, r2, r3
 80068a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	69fa      	ldr	r2, [r7, #28]
 80068a8:	4013      	ands	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80068ac:	69ba      	ldr	r2, [r7, #24]
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	f040 8158 	bne.w	8006b66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	4a9a      	ldr	r2, [pc, #616]	@ (8006b24 <HAL_GPIO_Init+0x2a0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d05e      	beq.n	800697e <HAL_GPIO_Init+0xfa>
 80068c0:	4a98      	ldr	r2, [pc, #608]	@ (8006b24 <HAL_GPIO_Init+0x2a0>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d875      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068c6:	4a98      	ldr	r2, [pc, #608]	@ (8006b28 <HAL_GPIO_Init+0x2a4>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d058      	beq.n	800697e <HAL_GPIO_Init+0xfa>
 80068cc:	4a96      	ldr	r2, [pc, #600]	@ (8006b28 <HAL_GPIO_Init+0x2a4>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d86f      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068d2:	4a96      	ldr	r2, [pc, #600]	@ (8006b2c <HAL_GPIO_Init+0x2a8>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d052      	beq.n	800697e <HAL_GPIO_Init+0xfa>
 80068d8:	4a94      	ldr	r2, [pc, #592]	@ (8006b2c <HAL_GPIO_Init+0x2a8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d869      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068de:	4a94      	ldr	r2, [pc, #592]	@ (8006b30 <HAL_GPIO_Init+0x2ac>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d04c      	beq.n	800697e <HAL_GPIO_Init+0xfa>
 80068e4:	4a92      	ldr	r2, [pc, #584]	@ (8006b30 <HAL_GPIO_Init+0x2ac>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d863      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068ea:	4a92      	ldr	r2, [pc, #584]	@ (8006b34 <HAL_GPIO_Init+0x2b0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d046      	beq.n	800697e <HAL_GPIO_Init+0xfa>
 80068f0:	4a90      	ldr	r2, [pc, #576]	@ (8006b34 <HAL_GPIO_Init+0x2b0>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d85d      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068f6:	2b12      	cmp	r3, #18
 80068f8:	d82a      	bhi.n	8006950 <HAL_GPIO_Init+0xcc>
 80068fa:	2b12      	cmp	r3, #18
 80068fc:	d859      	bhi.n	80069b2 <HAL_GPIO_Init+0x12e>
 80068fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006904 <HAL_GPIO_Init+0x80>)
 8006900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006904:	0800697f 	.word	0x0800697f
 8006908:	08006959 	.word	0x08006959
 800690c:	0800696b 	.word	0x0800696b
 8006910:	080069ad 	.word	0x080069ad
 8006914:	080069b3 	.word	0x080069b3
 8006918:	080069b3 	.word	0x080069b3
 800691c:	080069b3 	.word	0x080069b3
 8006920:	080069b3 	.word	0x080069b3
 8006924:	080069b3 	.word	0x080069b3
 8006928:	080069b3 	.word	0x080069b3
 800692c:	080069b3 	.word	0x080069b3
 8006930:	080069b3 	.word	0x080069b3
 8006934:	080069b3 	.word	0x080069b3
 8006938:	080069b3 	.word	0x080069b3
 800693c:	080069b3 	.word	0x080069b3
 8006940:	080069b3 	.word	0x080069b3
 8006944:	080069b3 	.word	0x080069b3
 8006948:	08006961 	.word	0x08006961
 800694c:	08006975 	.word	0x08006975
 8006950:	4a79      	ldr	r2, [pc, #484]	@ (8006b38 <HAL_GPIO_Init+0x2b4>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d013      	beq.n	800697e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006956:	e02c      	b.n	80069b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	623b      	str	r3, [r7, #32]
          break;
 800695e:	e029      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	3304      	adds	r3, #4
 8006966:	623b      	str	r3, [r7, #32]
          break;
 8006968:	e024      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	3308      	adds	r3, #8
 8006970:	623b      	str	r3, [r7, #32]
          break;
 8006972:	e01f      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	330c      	adds	r3, #12
 800697a:	623b      	str	r3, [r7, #32]
          break;
 800697c:	e01a      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d102      	bne.n	800698c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006986:	2304      	movs	r3, #4
 8006988:	623b      	str	r3, [r7, #32]
          break;
 800698a:	e013      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d105      	bne.n	80069a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006994:	2308      	movs	r3, #8
 8006996:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	69fa      	ldr	r2, [r7, #28]
 800699c:	611a      	str	r2, [r3, #16]
          break;
 800699e:	e009      	b.n	80069b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80069a0:	2308      	movs	r3, #8
 80069a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	615a      	str	r2, [r3, #20]
          break;
 80069aa:	e003      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80069ac:	2300      	movs	r3, #0
 80069ae:	623b      	str	r3, [r7, #32]
          break;
 80069b0:	e000      	b.n	80069b4 <HAL_GPIO_Init+0x130>
          break;
 80069b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	2bff      	cmp	r3, #255	@ 0xff
 80069b8:	d801      	bhi.n	80069be <HAL_GPIO_Init+0x13a>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	e001      	b.n	80069c2 <HAL_GPIO_Init+0x13e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	3304      	adds	r3, #4
 80069c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	2bff      	cmp	r3, #255	@ 0xff
 80069c8:	d802      	bhi.n	80069d0 <HAL_GPIO_Init+0x14c>
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	e002      	b.n	80069d6 <HAL_GPIO_Init+0x152>
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	3b08      	subs	r3, #8
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	210f      	movs	r1, #15
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	fa01 f303 	lsl.w	r3, r1, r3
 80069e4:	43db      	mvns	r3, r3
 80069e6:	401a      	ands	r2, r3
 80069e8:	6a39      	ldr	r1, [r7, #32]
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	fa01 f303 	lsl.w	r3, r1, r3
 80069f0:	431a      	orrs	r2, r3
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 80b1 	beq.w	8006b66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006a04:	4b4d      	ldr	r3, [pc, #308]	@ (8006b3c <HAL_GPIO_Init+0x2b8>)
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	4a4c      	ldr	r2, [pc, #304]	@ (8006b3c <HAL_GPIO_Init+0x2b8>)
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	6193      	str	r3, [r2, #24]
 8006a10:	4b4a      	ldr	r3, [pc, #296]	@ (8006b3c <HAL_GPIO_Init+0x2b8>)
 8006a12:	699b      	ldr	r3, [r3, #24]
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	60bb      	str	r3, [r7, #8]
 8006a1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006a1c:	4a48      	ldr	r2, [pc, #288]	@ (8006b40 <HAL_GPIO_Init+0x2bc>)
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a20:	089b      	lsrs	r3, r3, #2
 8006a22:	3302      	adds	r3, #2
 8006a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2c:	f003 0303 	and.w	r3, r3, #3
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	220f      	movs	r2, #15
 8006a34:	fa02 f303 	lsl.w	r3, r2, r3
 8006a38:	43db      	mvns	r3, r3
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a40      	ldr	r2, [pc, #256]	@ (8006b44 <HAL_GPIO_Init+0x2c0>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d013      	beq.n	8006a70 <HAL_GPIO_Init+0x1ec>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8006b48 <HAL_GPIO_Init+0x2c4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00d      	beq.n	8006a6c <HAL_GPIO_Init+0x1e8>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a3e      	ldr	r2, [pc, #248]	@ (8006b4c <HAL_GPIO_Init+0x2c8>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d007      	beq.n	8006a68 <HAL_GPIO_Init+0x1e4>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8006b50 <HAL_GPIO_Init+0x2cc>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d101      	bne.n	8006a64 <HAL_GPIO_Init+0x1e0>
 8006a60:	2303      	movs	r3, #3
 8006a62:	e006      	b.n	8006a72 <HAL_GPIO_Init+0x1ee>
 8006a64:	2304      	movs	r3, #4
 8006a66:	e004      	b.n	8006a72 <HAL_GPIO_Init+0x1ee>
 8006a68:	2302      	movs	r3, #2
 8006a6a:	e002      	b.n	8006a72 <HAL_GPIO_Init+0x1ee>
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e000      	b.n	8006a72 <HAL_GPIO_Init+0x1ee>
 8006a70:	2300      	movs	r3, #0
 8006a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a74:	f002 0203 	and.w	r2, r2, #3
 8006a78:	0092      	lsls	r2, r2, #2
 8006a7a:	4093      	lsls	r3, r2
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006a82:	492f      	ldr	r1, [pc, #188]	@ (8006b40 <HAL_GPIO_Init+0x2bc>)
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	089b      	lsrs	r3, r3, #2
 8006a88:	3302      	adds	r3, #2
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d006      	beq.n	8006aaa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006a9c:	4b2d      	ldr	r3, [pc, #180]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	492c      	ldr	r1, [pc, #176]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	608b      	str	r3, [r1, #8]
 8006aa8:	e006      	b.n	8006ab8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006aac:	689a      	ldr	r2, [r3, #8]
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	43db      	mvns	r3, r3
 8006ab2:	4928      	ldr	r1, [pc, #160]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d006      	beq.n	8006ad2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006ac4:	4b23      	ldr	r3, [pc, #140]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006ac6:	68da      	ldr	r2, [r3, #12]
 8006ac8:	4922      	ldr	r1, [pc, #136]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	60cb      	str	r3, [r1, #12]
 8006ad0:	e006      	b.n	8006ae0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006ad2:	4b20      	ldr	r3, [pc, #128]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006ad4:	68da      	ldr	r2, [r3, #12]
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	43db      	mvns	r3, r3
 8006ada:	491e      	ldr	r1, [pc, #120]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d006      	beq.n	8006afa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006aec:	4b19      	ldr	r3, [pc, #100]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	4918      	ldr	r1, [pc, #96]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006af2:	69bb      	ldr	r3, [r7, #24]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	604b      	str	r3, [r1, #4]
 8006af8:	e006      	b.n	8006b08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006afa:	4b16      	ldr	r3, [pc, #88]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	43db      	mvns	r3, r3
 8006b02:	4914      	ldr	r1, [pc, #80]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d021      	beq.n	8006b58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006b14:	4b0f      	ldr	r3, [pc, #60]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	490e      	ldr	r1, [pc, #56]	@ (8006b54 <HAL_GPIO_Init+0x2d0>)
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	600b      	str	r3, [r1, #0]
 8006b20:	e021      	b.n	8006b66 <HAL_GPIO_Init+0x2e2>
 8006b22:	bf00      	nop
 8006b24:	10320000 	.word	0x10320000
 8006b28:	10310000 	.word	0x10310000
 8006b2c:	10220000 	.word	0x10220000
 8006b30:	10210000 	.word	0x10210000
 8006b34:	10120000 	.word	0x10120000
 8006b38:	10110000 	.word	0x10110000
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	40010000 	.word	0x40010000
 8006b44:	40010800 	.word	0x40010800
 8006b48:	40010c00 	.word	0x40010c00
 8006b4c:	40011000 	.word	0x40011000
 8006b50:	40011400 	.word	0x40011400
 8006b54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b58:	4b0b      	ldr	r3, [pc, #44]	@ (8006b88 <HAL_GPIO_Init+0x304>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	43db      	mvns	r3, r3
 8006b60:	4909      	ldr	r1, [pc, #36]	@ (8006b88 <HAL_GPIO_Init+0x304>)
 8006b62:	4013      	ands	r3, r2
 8006b64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	3301      	adds	r3, #1
 8006b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b72:	fa22 f303 	lsr.w	r3, r2, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f47f ae8e 	bne.w	8006898 <HAL_GPIO_Init+0x14>
  }
}
 8006b7c:	bf00      	nop
 8006b7e:	bf00      	nop
 8006b80:	372c      	adds	r7, #44	@ 0x2c
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr
 8006b88:	40010400 	.word	0x40010400

08006b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	460b      	mov	r3, r1
 8006b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	887b      	ldrh	r3, [r7, #2]
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d002      	beq.n	8006baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	73fb      	strb	r3, [r7, #15]
 8006ba8:	e001      	b.n	8006bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006baa:	2300      	movs	r3, #0
 8006bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3714      	adds	r7, #20
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bc80      	pop	{r7}
 8006bb8:	4770      	bx	lr

08006bba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	807b      	strh	r3, [r7, #2]
 8006bc6:	4613      	mov	r3, r2
 8006bc8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006bca:	787b      	ldrb	r3, [r7, #1]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d003      	beq.n	8006bd8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006bd0:	887a      	ldrh	r2, [r7, #2]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006bd6:	e003      	b.n	8006be0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006bd8:	887b      	ldrh	r3, [r7, #2]
 8006bda:	041a      	lsls	r2, r3, #16
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	611a      	str	r2, [r3, #16]
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bc80      	pop	{r7}
 8006be8:	4770      	bx	lr
	...

08006bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d101      	bne.n	8006bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e12b      	b.n	8006e56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d106      	bne.n	8006c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7fa fe9e 	bl	8001954 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2224      	movs	r2, #36	@ 0x24
 8006c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0201 	bic.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006c50:	f000 fcda 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 8006c54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	4a81      	ldr	r2, [pc, #516]	@ (8006e60 <HAL_I2C_Init+0x274>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d807      	bhi.n	8006c70 <HAL_I2C_Init+0x84>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4a80      	ldr	r2, [pc, #512]	@ (8006e64 <HAL_I2C_Init+0x278>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	bf94      	ite	ls
 8006c68:	2301      	movls	r3, #1
 8006c6a:	2300      	movhi	r3, #0
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	e006      	b.n	8006c7e <HAL_I2C_Init+0x92>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4a7d      	ldr	r2, [pc, #500]	@ (8006e68 <HAL_I2C_Init+0x27c>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	bf94      	ite	ls
 8006c78:	2301      	movls	r3, #1
 8006c7a:	2300      	movhi	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d001      	beq.n	8006c86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e0e7      	b.n	8006e56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4a78      	ldr	r2, [pc, #480]	@ (8006e6c <HAL_I2C_Init+0x280>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	0c9b      	lsrs	r3, r3, #18
 8006c90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	6a1b      	ldr	r3, [r3, #32]
 8006cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	4a6a      	ldr	r2, [pc, #424]	@ (8006e60 <HAL_I2C_Init+0x274>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d802      	bhi.n	8006cc0 <HAL_I2C_Init+0xd4>
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	e009      	b.n	8006cd4 <HAL_I2C_Init+0xe8>
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006cc6:	fb02 f303 	mul.w	r3, r2, r3
 8006cca:	4a69      	ldr	r2, [pc, #420]	@ (8006e70 <HAL_I2C_Init+0x284>)
 8006ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd0:	099b      	lsrs	r3, r3, #6
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6812      	ldr	r2, [r2, #0]
 8006cd8:	430b      	orrs	r3, r1
 8006cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006ce6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	495c      	ldr	r1, [pc, #368]	@ (8006e60 <HAL_I2C_Init+0x274>)
 8006cf0:	428b      	cmp	r3, r1
 8006cf2:	d819      	bhi.n	8006d28 <HAL_I2C_Init+0x13c>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	1e59      	subs	r1, r3, #1
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d02:	1c59      	adds	r1, r3, #1
 8006d04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006d08:	400b      	ands	r3, r1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00a      	beq.n	8006d24 <HAL_I2C_Init+0x138>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	1e59      	subs	r1, r3, #1
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	005b      	lsls	r3, r3, #1
 8006d18:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d22:	e051      	b.n	8006dc8 <HAL_I2C_Init+0x1dc>
 8006d24:	2304      	movs	r3, #4
 8006d26:	e04f      	b.n	8006dc8 <HAL_I2C_Init+0x1dc>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d111      	bne.n	8006d54 <HAL_I2C_Init+0x168>
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	1e58      	subs	r0, r3, #1
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6859      	ldr	r1, [r3, #4]
 8006d38:	460b      	mov	r3, r1
 8006d3a:	005b      	lsls	r3, r3, #1
 8006d3c:	440b      	add	r3, r1
 8006d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d42:	3301      	adds	r3, #1
 8006d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	bf0c      	ite	eq
 8006d4c:	2301      	moveq	r3, #1
 8006d4e:	2300      	movne	r3, #0
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	e012      	b.n	8006d7a <HAL_I2C_Init+0x18e>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	1e58      	subs	r0, r3, #1
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6859      	ldr	r1, [r3, #4]
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	440b      	add	r3, r1
 8006d62:	0099      	lsls	r1, r3, #2
 8006d64:	440b      	add	r3, r1
 8006d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	bf0c      	ite	eq
 8006d74:	2301      	moveq	r3, #1
 8006d76:	2300      	movne	r3, #0
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <HAL_I2C_Init+0x196>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e022      	b.n	8006dc8 <HAL_I2C_Init+0x1dc>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10e      	bne.n	8006da8 <HAL_I2C_Init+0x1bc>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	1e58      	subs	r0, r3, #1
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6859      	ldr	r1, [r3, #4]
 8006d92:	460b      	mov	r3, r1
 8006d94:	005b      	lsls	r3, r3, #1
 8006d96:	440b      	add	r3, r1
 8006d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006da6:	e00f      	b.n	8006dc8 <HAL_I2C_Init+0x1dc>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	1e58      	subs	r0, r3, #1
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6859      	ldr	r1, [r3, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	440b      	add	r3, r1
 8006db6:	0099      	lsls	r1, r3, #2
 8006db8:	440b      	add	r3, r1
 8006dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	6809      	ldr	r1, [r1, #0]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69da      	ldr	r2, [r3, #28]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	431a      	orrs	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	430a      	orrs	r2, r1
 8006dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006df6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	6911      	ldr	r1, [r2, #16]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	68d2      	ldr	r2, [r2, #12]
 8006e02:	4311      	orrs	r1, r2
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	6812      	ldr	r2, [r2, #0]
 8006e08:	430b      	orrs	r3, r1
 8006e0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	695a      	ldr	r2, [r3, #20]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	430a      	orrs	r2, r1
 8006e26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 0201 	orr.w	r2, r2, #1
 8006e36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2220      	movs	r2, #32
 8006e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	000186a0 	.word	0x000186a0
 8006e64:	001e847f 	.word	0x001e847f
 8006e68:	003d08ff 	.word	0x003d08ff
 8006e6c:	431bde83 	.word	0x431bde83
 8006e70:	10624dd3 	.word	0x10624dd3

08006e74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b086      	sub	sp, #24
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e272      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 8087 	beq.w	8006fa2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e94:	4b92      	ldr	r3, [pc, #584]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f003 030c 	and.w	r3, r3, #12
 8006e9c:	2b04      	cmp	r3, #4
 8006e9e:	d00c      	beq.n	8006eba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ea0:	4b8f      	ldr	r3, [pc, #572]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	f003 030c 	and.w	r3, r3, #12
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	d112      	bne.n	8006ed2 <HAL_RCC_OscConfig+0x5e>
 8006eac:	4b8c      	ldr	r3, [pc, #560]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006eb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eb8:	d10b      	bne.n	8006ed2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006eba:	4b89      	ldr	r3, [pc, #548]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d06c      	beq.n	8006fa0 <HAL_RCC_OscConfig+0x12c>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d168      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e24c      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eda:	d106      	bne.n	8006eea <HAL_RCC_OscConfig+0x76>
 8006edc:	4b80      	ldr	r3, [pc, #512]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a7f      	ldr	r2, [pc, #508]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ee2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ee6:	6013      	str	r3, [r2, #0]
 8006ee8:	e02e      	b.n	8006f48 <HAL_RCC_OscConfig+0xd4>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10c      	bne.n	8006f0c <HAL_RCC_OscConfig+0x98>
 8006ef2:	4b7b      	ldr	r3, [pc, #492]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a7a      	ldr	r2, [pc, #488]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	4b78      	ldr	r3, [pc, #480]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a77      	ldr	r2, [pc, #476]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	e01d      	b.n	8006f48 <HAL_RCC_OscConfig+0xd4>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f14:	d10c      	bne.n	8006f30 <HAL_RCC_OscConfig+0xbc>
 8006f16:	4b72      	ldr	r3, [pc, #456]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a71      	ldr	r2, [pc, #452]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	4b6f      	ldr	r3, [pc, #444]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a6e      	ldr	r2, [pc, #440]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e00b      	b.n	8006f48 <HAL_RCC_OscConfig+0xd4>
 8006f30:	4b6b      	ldr	r3, [pc, #428]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a6a      	ldr	r2, [pc, #424]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	4b68      	ldr	r3, [pc, #416]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a67      	ldr	r2, [pc, #412]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d013      	beq.n	8006f78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f50:	f7ff faaa 	bl	80064a8 <HAL_GetTick>
 8006f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f56:	e008      	b.n	8006f6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f58:	f7ff faa6 	bl	80064a8 <HAL_GetTick>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	2b64      	cmp	r3, #100	@ 0x64
 8006f64:	d901      	bls.n	8006f6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e200      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6a:	4b5d      	ldr	r3, [pc, #372]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0f0      	beq.n	8006f58 <HAL_RCC_OscConfig+0xe4>
 8006f76:	e014      	b.n	8006fa2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f78:	f7ff fa96 	bl	80064a8 <HAL_GetTick>
 8006f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f80:	f7ff fa92 	bl	80064a8 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b64      	cmp	r3, #100	@ 0x64
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e1ec      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f92:	4b53      	ldr	r3, [pc, #332]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1f0      	bne.n	8006f80 <HAL_RCC_OscConfig+0x10c>
 8006f9e:	e000      	b.n	8006fa2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 0302 	and.w	r3, r3, #2
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d063      	beq.n	8007076 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fae:	4b4c      	ldr	r3, [pc, #304]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	f003 030c 	and.w	r3, r3, #12
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00b      	beq.n	8006fd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006fba:	4b49      	ldr	r3, [pc, #292]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f003 030c 	and.w	r3, r3, #12
 8006fc2:	2b08      	cmp	r3, #8
 8006fc4:	d11c      	bne.n	8007000 <HAL_RCC_OscConfig+0x18c>
 8006fc6:	4b46      	ldr	r3, [pc, #280]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d116      	bne.n	8007000 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fd2:	4b43      	ldr	r3, [pc, #268]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d005      	beq.n	8006fea <HAL_RCC_OscConfig+0x176>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d001      	beq.n	8006fea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e1c0      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fea:	4b3d      	ldr	r3, [pc, #244]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	695b      	ldr	r3, [r3, #20]
 8006ff6:	00db      	lsls	r3, r3, #3
 8006ff8:	4939      	ldr	r1, [pc, #228]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ffe:	e03a      	b.n	8007076 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	691b      	ldr	r3, [r3, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d020      	beq.n	800704a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007008:	4b36      	ldr	r3, [pc, #216]	@ (80070e4 <HAL_RCC_OscConfig+0x270>)
 800700a:	2201      	movs	r2, #1
 800700c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800700e:	f7ff fa4b 	bl	80064a8 <HAL_GetTick>
 8007012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007014:	e008      	b.n	8007028 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007016:	f7ff fa47 	bl	80064a8 <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	2b02      	cmp	r3, #2
 8007022:	d901      	bls.n	8007028 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e1a1      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007028:	4b2d      	ldr	r3, [pc, #180]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0302 	and.w	r3, r3, #2
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0f0      	beq.n	8007016 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007034:	4b2a      	ldr	r3, [pc, #168]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	00db      	lsls	r3, r3, #3
 8007042:	4927      	ldr	r1, [pc, #156]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 8007044:	4313      	orrs	r3, r2
 8007046:	600b      	str	r3, [r1, #0]
 8007048:	e015      	b.n	8007076 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800704a:	4b26      	ldr	r3, [pc, #152]	@ (80070e4 <HAL_RCC_OscConfig+0x270>)
 800704c:	2200      	movs	r2, #0
 800704e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007050:	f7ff fa2a 	bl	80064a8 <HAL_GetTick>
 8007054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007056:	e008      	b.n	800706a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007058:	f7ff fa26 	bl	80064a8 <HAL_GetTick>
 800705c:	4602      	mov	r2, r0
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	2b02      	cmp	r3, #2
 8007064:	d901      	bls.n	800706a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e180      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800706a:	4b1d      	ldr	r3, [pc, #116]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b00      	cmp	r3, #0
 8007074:	d1f0      	bne.n	8007058 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0308 	and.w	r3, r3, #8
 800707e:	2b00      	cmp	r3, #0
 8007080:	d03a      	beq.n	80070f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d019      	beq.n	80070be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800708a:	4b17      	ldr	r3, [pc, #92]	@ (80070e8 <HAL_RCC_OscConfig+0x274>)
 800708c:	2201      	movs	r2, #1
 800708e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007090:	f7ff fa0a 	bl	80064a8 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007096:	e008      	b.n	80070aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007098:	f7ff fa06 	bl	80064a8 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e160      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <HAL_RCC_OscConfig+0x26c>)
 80070ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ae:	f003 0302 	and.w	r3, r3, #2
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d0f0      	beq.n	8007098 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80070b6:	2001      	movs	r0, #1
 80070b8:	f000 face 	bl	8007658 <RCC_Delay>
 80070bc:	e01c      	b.n	80070f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070be:	4b0a      	ldr	r3, [pc, #40]	@ (80070e8 <HAL_RCC_OscConfig+0x274>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070c4:	f7ff f9f0 	bl	80064a8 <HAL_GetTick>
 80070c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070ca:	e00f      	b.n	80070ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070cc:	f7ff f9ec 	bl	80064a8 <HAL_GetTick>
 80070d0:	4602      	mov	r2, r0
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	2b02      	cmp	r3, #2
 80070d8:	d908      	bls.n	80070ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e146      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
 80070de:	bf00      	nop
 80070e0:	40021000 	.word	0x40021000
 80070e4:	42420000 	.word	0x42420000
 80070e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070ec:	4b92      	ldr	r3, [pc, #584]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80070ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1e9      	bne.n	80070cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80a6 	beq.w	8007252 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007106:	2300      	movs	r3, #0
 8007108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800710a:	4b8b      	ldr	r3, [pc, #556]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10d      	bne.n	8007132 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007116:	4b88      	ldr	r3, [pc, #544]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007118:	69db      	ldr	r3, [r3, #28]
 800711a:	4a87      	ldr	r2, [pc, #540]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800711c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007120:	61d3      	str	r3, [r2, #28]
 8007122:	4b85      	ldr	r3, [pc, #532]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800712a:	60bb      	str	r3, [r7, #8]
 800712c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800712e:	2301      	movs	r3, #1
 8007130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007132:	4b82      	ldr	r3, [pc, #520]	@ (800733c <HAL_RCC_OscConfig+0x4c8>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800713a:	2b00      	cmp	r3, #0
 800713c:	d118      	bne.n	8007170 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800713e:	4b7f      	ldr	r3, [pc, #508]	@ (800733c <HAL_RCC_OscConfig+0x4c8>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a7e      	ldr	r2, [pc, #504]	@ (800733c <HAL_RCC_OscConfig+0x4c8>)
 8007144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800714a:	f7ff f9ad 	bl	80064a8 <HAL_GetTick>
 800714e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007150:	e008      	b.n	8007164 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007152:	f7ff f9a9 	bl	80064a8 <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	2b64      	cmp	r3, #100	@ 0x64
 800715e:	d901      	bls.n	8007164 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e103      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007164:	4b75      	ldr	r3, [pc, #468]	@ (800733c <HAL_RCC_OscConfig+0x4c8>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800716c:	2b00      	cmp	r3, #0
 800716e:	d0f0      	beq.n	8007152 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d106      	bne.n	8007186 <HAL_RCC_OscConfig+0x312>
 8007178:	4b6f      	ldr	r3, [pc, #444]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800717a:	6a1b      	ldr	r3, [r3, #32]
 800717c:	4a6e      	ldr	r2, [pc, #440]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800717e:	f043 0301 	orr.w	r3, r3, #1
 8007182:	6213      	str	r3, [r2, #32]
 8007184:	e02d      	b.n	80071e2 <HAL_RCC_OscConfig+0x36e>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10c      	bne.n	80071a8 <HAL_RCC_OscConfig+0x334>
 800718e:	4b6a      	ldr	r3, [pc, #424]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007190:	6a1b      	ldr	r3, [r3, #32]
 8007192:	4a69      	ldr	r2, [pc, #420]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007194:	f023 0301 	bic.w	r3, r3, #1
 8007198:	6213      	str	r3, [r2, #32]
 800719a:	4b67      	ldr	r3, [pc, #412]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	4a66      	ldr	r2, [pc, #408]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071a0:	f023 0304 	bic.w	r3, r3, #4
 80071a4:	6213      	str	r3, [r2, #32]
 80071a6:	e01c      	b.n	80071e2 <HAL_RCC_OscConfig+0x36e>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	2b05      	cmp	r3, #5
 80071ae:	d10c      	bne.n	80071ca <HAL_RCC_OscConfig+0x356>
 80071b0:	4b61      	ldr	r3, [pc, #388]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071b2:	6a1b      	ldr	r3, [r3, #32]
 80071b4:	4a60      	ldr	r2, [pc, #384]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071b6:	f043 0304 	orr.w	r3, r3, #4
 80071ba:	6213      	str	r3, [r2, #32]
 80071bc:	4b5e      	ldr	r3, [pc, #376]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071be:	6a1b      	ldr	r3, [r3, #32]
 80071c0:	4a5d      	ldr	r2, [pc, #372]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071c2:	f043 0301 	orr.w	r3, r3, #1
 80071c6:	6213      	str	r3, [r2, #32]
 80071c8:	e00b      	b.n	80071e2 <HAL_RCC_OscConfig+0x36e>
 80071ca:	4b5b      	ldr	r3, [pc, #364]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071cc:	6a1b      	ldr	r3, [r3, #32]
 80071ce:	4a5a      	ldr	r2, [pc, #360]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071d0:	f023 0301 	bic.w	r3, r3, #1
 80071d4:	6213      	str	r3, [r2, #32]
 80071d6:	4b58      	ldr	r3, [pc, #352]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	4a57      	ldr	r2, [pc, #348]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80071dc:	f023 0304 	bic.w	r3, r3, #4
 80071e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d015      	beq.n	8007216 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071ea:	f7ff f95d 	bl	80064a8 <HAL_GetTick>
 80071ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071f0:	e00a      	b.n	8007208 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071f2:	f7ff f959 	bl	80064a8 <HAL_GetTick>
 80071f6:	4602      	mov	r2, r0
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	1ad3      	subs	r3, r2, r3
 80071fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007200:	4293      	cmp	r3, r2
 8007202:	d901      	bls.n	8007208 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e0b1      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007208:	4b4b      	ldr	r3, [pc, #300]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b00      	cmp	r3, #0
 8007212:	d0ee      	beq.n	80071f2 <HAL_RCC_OscConfig+0x37e>
 8007214:	e014      	b.n	8007240 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007216:	f7ff f947 	bl	80064a8 <HAL_GetTick>
 800721a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800721c:	e00a      	b.n	8007234 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800721e:	f7ff f943 	bl	80064a8 <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800722c:	4293      	cmp	r3, r2
 800722e:	d901      	bls.n	8007234 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007230:	2303      	movs	r3, #3
 8007232:	e09b      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007234:	4b40      	ldr	r3, [pc, #256]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d1ee      	bne.n	800721e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007240:	7dfb      	ldrb	r3, [r7, #23]
 8007242:	2b01      	cmp	r3, #1
 8007244:	d105      	bne.n	8007252 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007246:	4b3c      	ldr	r3, [pc, #240]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	4a3b      	ldr	r2, [pc, #236]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800724c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007250:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	69db      	ldr	r3, [r3, #28]
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 8087 	beq.w	800736a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800725c:	4b36      	ldr	r3, [pc, #216]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f003 030c 	and.w	r3, r3, #12
 8007264:	2b08      	cmp	r3, #8
 8007266:	d061      	beq.n	800732c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	2b02      	cmp	r3, #2
 800726e:	d146      	bne.n	80072fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007270:	4b33      	ldr	r3, [pc, #204]	@ (8007340 <HAL_RCC_OscConfig+0x4cc>)
 8007272:	2200      	movs	r2, #0
 8007274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007276:	f7ff f917 	bl	80064a8 <HAL_GetTick>
 800727a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800727c:	e008      	b.n	8007290 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800727e:	f7ff f913 	bl	80064a8 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d901      	bls.n	8007290 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e06d      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007290:	4b29      	ldr	r3, [pc, #164]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1f0      	bne.n	800727e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a1b      	ldr	r3, [r3, #32]
 80072a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072a4:	d108      	bne.n	80072b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80072a6:	4b24      	ldr	r3, [pc, #144]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	4921      	ldr	r1, [pc, #132]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80072b4:	4313      	orrs	r3, r2
 80072b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072b8:	4b1f      	ldr	r3, [pc, #124]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a19      	ldr	r1, [r3, #32]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c8:	430b      	orrs	r3, r1
 80072ca:	491b      	ldr	r1, [pc, #108]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007340 <HAL_RCC_OscConfig+0x4cc>)
 80072d2:	2201      	movs	r2, #1
 80072d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072d6:	f7ff f8e7 	bl	80064a8 <HAL_GetTick>
 80072da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80072dc:	e008      	b.n	80072f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072de:	f7ff f8e3 	bl	80064a8 <HAL_GetTick>
 80072e2:	4602      	mov	r2, r0
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	2b02      	cmp	r3, #2
 80072ea:	d901      	bls.n	80072f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e03d      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80072f0:	4b11      	ldr	r3, [pc, #68]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d0f0      	beq.n	80072de <HAL_RCC_OscConfig+0x46a>
 80072fc:	e035      	b.n	800736a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072fe:	4b10      	ldr	r3, [pc, #64]	@ (8007340 <HAL_RCC_OscConfig+0x4cc>)
 8007300:	2200      	movs	r2, #0
 8007302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007304:	f7ff f8d0 	bl	80064a8 <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800730c:	f7ff f8cc 	bl	80064a8 <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e026      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800731e:	4b06      	ldr	r3, [pc, #24]	@ (8007338 <HAL_RCC_OscConfig+0x4c4>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1f0      	bne.n	800730c <HAL_RCC_OscConfig+0x498>
 800732a:	e01e      	b.n	800736a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	69db      	ldr	r3, [r3, #28]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d107      	bne.n	8007344 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e019      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
 8007338:	40021000 	.word	0x40021000
 800733c:	40007000 	.word	0x40007000
 8007340:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007344:	4b0b      	ldr	r3, [pc, #44]	@ (8007374 <HAL_RCC_OscConfig+0x500>)
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a1b      	ldr	r3, [r3, #32]
 8007354:	429a      	cmp	r2, r3
 8007356:	d106      	bne.n	8007366 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007362:	429a      	cmp	r2, r3
 8007364:	d001      	beq.n	800736a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e000      	b.n	800736c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3718      	adds	r7, #24
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	40021000 	.word	0x40021000

08007378 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e0d0      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800738c:	4b6a      	ldr	r3, [pc, #424]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0307 	and.w	r3, r3, #7
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d910      	bls.n	80073bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800739a:	4b67      	ldr	r3, [pc, #412]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f023 0207 	bic.w	r2, r3, #7
 80073a2:	4965      	ldr	r1, [pc, #404]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073aa:	4b63      	ldr	r3, [pc, #396]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0307 	and.w	r3, r3, #7
 80073b2:	683a      	ldr	r2, [r7, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d001      	beq.n	80073bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e0b8      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0302 	and.w	r3, r3, #2
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d020      	beq.n	800740a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0304 	and.w	r3, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d005      	beq.n	80073e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073d4:	4b59      	ldr	r3, [pc, #356]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80073d6:	685b      	ldr	r3, [r3, #4]
 80073d8:	4a58      	ldr	r2, [pc, #352]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80073da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80073de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 0308 	and.w	r3, r3, #8
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073ec:	4b53      	ldr	r3, [pc, #332]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	4a52      	ldr	r2, [pc, #328]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80073f2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80073f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073f8:	4b50      	ldr	r3, [pc, #320]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	494d      	ldr	r1, [pc, #308]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007406:	4313      	orrs	r3, r2
 8007408:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0301 	and.w	r3, r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	d040      	beq.n	8007498 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d107      	bne.n	800742e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800741e:	4b47      	ldr	r3, [pc, #284]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007426:	2b00      	cmp	r3, #0
 8007428:	d115      	bne.n	8007456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e07f      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2b02      	cmp	r3, #2
 8007434:	d107      	bne.n	8007446 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007436:	4b41      	ldr	r3, [pc, #260]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d109      	bne.n	8007456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e073      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007446:	4b3d      	ldr	r3, [pc, #244]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0302 	and.w	r3, r3, #2
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e06b      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007456:	4b39      	ldr	r3, [pc, #228]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f023 0203 	bic.w	r2, r3, #3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	4936      	ldr	r1, [pc, #216]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007464:	4313      	orrs	r3, r2
 8007466:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007468:	f7ff f81e 	bl	80064a8 <HAL_GetTick>
 800746c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746e:	e00a      	b.n	8007486 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007470:	f7ff f81a 	bl	80064a8 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800747e:	4293      	cmp	r3, r2
 8007480:	d901      	bls.n	8007486 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e053      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007486:	4b2d      	ldr	r3, [pc, #180]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	f003 020c 	and.w	r2, r3, #12
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	009b      	lsls	r3, r3, #2
 8007494:	429a      	cmp	r2, r3
 8007496:	d1eb      	bne.n	8007470 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007498:	4b27      	ldr	r3, [pc, #156]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0307 	and.w	r3, r3, #7
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d210      	bcs.n	80074c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074a6:	4b24      	ldr	r3, [pc, #144]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f023 0207 	bic.w	r2, r3, #7
 80074ae:	4922      	ldr	r1, [pc, #136]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b6:	4b20      	ldr	r3, [pc, #128]	@ (8007538 <HAL_RCC_ClockConfig+0x1c0>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0307 	and.w	r3, r3, #7
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d001      	beq.n	80074c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80074c4:	2301      	movs	r3, #1
 80074c6:	e032      	b.n	800752e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 0304 	and.w	r3, r3, #4
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d008      	beq.n	80074e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074d4:	4b19      	ldr	r3, [pc, #100]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	4916      	ldr	r1, [pc, #88]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0308 	and.w	r3, r3, #8
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d009      	beq.n	8007506 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80074f2:	4b12      	ldr	r3, [pc, #72]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	00db      	lsls	r3, r3, #3
 8007500:	490e      	ldr	r1, [pc, #56]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 8007502:	4313      	orrs	r3, r2
 8007504:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007506:	f000 f821 	bl	800754c <HAL_RCC_GetSysClockFreq>
 800750a:	4602      	mov	r2, r0
 800750c:	4b0b      	ldr	r3, [pc, #44]	@ (800753c <HAL_RCC_ClockConfig+0x1c4>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	091b      	lsrs	r3, r3, #4
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	490a      	ldr	r1, [pc, #40]	@ (8007540 <HAL_RCC_ClockConfig+0x1c8>)
 8007518:	5ccb      	ldrb	r3, [r1, r3]
 800751a:	fa22 f303 	lsr.w	r3, r2, r3
 800751e:	4a09      	ldr	r2, [pc, #36]	@ (8007544 <HAL_RCC_ClockConfig+0x1cc>)
 8007520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007522:	4b09      	ldr	r3, [pc, #36]	@ (8007548 <HAL_RCC_ClockConfig+0x1d0>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4618      	mov	r0, r3
 8007528:	f7fe ff7c 	bl	8006424 <HAL_InitTick>

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	40022000 	.word	0x40022000
 800753c:	40021000 	.word	0x40021000
 8007540:	0800f36c 	.word	0x0800f36c
 8007544:	20000048 	.word	0x20000048
 8007548:	2000004c 	.word	0x2000004c

0800754c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800754c:	b480      	push	{r7}
 800754e:	b087      	sub	sp, #28
 8007550:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007552:	2300      	movs	r3, #0
 8007554:	60fb      	str	r3, [r7, #12]
 8007556:	2300      	movs	r3, #0
 8007558:	60bb      	str	r3, [r7, #8]
 800755a:	2300      	movs	r3, #0
 800755c:	617b      	str	r3, [r7, #20]
 800755e:	2300      	movs	r3, #0
 8007560:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007562:	2300      	movs	r3, #0
 8007564:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007566:	4b1e      	ldr	r3, [pc, #120]	@ (80075e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f003 030c 	and.w	r3, r3, #12
 8007572:	2b04      	cmp	r3, #4
 8007574:	d002      	beq.n	800757c <HAL_RCC_GetSysClockFreq+0x30>
 8007576:	2b08      	cmp	r3, #8
 8007578:	d003      	beq.n	8007582 <HAL_RCC_GetSysClockFreq+0x36>
 800757a:	e027      	b.n	80075cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800757c:	4b19      	ldr	r3, [pc, #100]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800757e:	613b      	str	r3, [r7, #16]
      break;
 8007580:	e027      	b.n	80075d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	0c9b      	lsrs	r3, r3, #18
 8007586:	f003 030f 	and.w	r3, r3, #15
 800758a:	4a17      	ldr	r2, [pc, #92]	@ (80075e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800758c:	5cd3      	ldrb	r3, [r2, r3]
 800758e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d010      	beq.n	80075bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800759a:	4b11      	ldr	r3, [pc, #68]	@ (80075e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	0c5b      	lsrs	r3, r3, #17
 80075a0:	f003 0301 	and.w	r3, r3, #1
 80075a4:	4a11      	ldr	r2, [pc, #68]	@ (80075ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80075a6:	5cd3      	ldrb	r3, [r2, r3]
 80075a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a0d      	ldr	r2, [pc, #52]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80075ae:	fb03 f202 	mul.w	r2, r3, r2
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075b8:	617b      	str	r3, [r7, #20]
 80075ba:	e004      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a0c      	ldr	r2, [pc, #48]	@ (80075f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80075c0:	fb02 f303 	mul.w	r3, r2, r3
 80075c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	613b      	str	r3, [r7, #16]
      break;
 80075ca:	e002      	b.n	80075d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80075cc:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80075ce:	613b      	str	r3, [r7, #16]
      break;
 80075d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075d2:	693b      	ldr	r3, [r7, #16]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	40021000 	.word	0x40021000
 80075e4:	007a1200 	.word	0x007a1200
 80075e8:	0800f384 	.word	0x0800f384
 80075ec:	0800f394 	.word	0x0800f394
 80075f0:	003d0900 	.word	0x003d0900

080075f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075f4:	b480      	push	{r7}
 80075f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075f8:	4b02      	ldr	r3, [pc, #8]	@ (8007604 <HAL_RCC_GetHCLKFreq+0x10>)
 80075fa:	681b      	ldr	r3, [r3, #0]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	46bd      	mov	sp, r7
 8007600:	bc80      	pop	{r7}
 8007602:	4770      	bx	lr
 8007604:	20000048 	.word	0x20000048

08007608 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800760c:	f7ff fff2 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 8007610:	4602      	mov	r2, r0
 8007612:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	0a1b      	lsrs	r3, r3, #8
 8007618:	f003 0307 	and.w	r3, r3, #7
 800761c:	4903      	ldr	r1, [pc, #12]	@ (800762c <HAL_RCC_GetPCLK1Freq+0x24>)
 800761e:	5ccb      	ldrb	r3, [r1, r3]
 8007620:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007624:	4618      	mov	r0, r3
 8007626:	bd80      	pop	{r7, pc}
 8007628:	40021000 	.word	0x40021000
 800762c:	0800f37c 	.word	0x0800f37c

08007630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007634:	f7ff ffde 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 8007638:	4602      	mov	r2, r0
 800763a:	4b05      	ldr	r3, [pc, #20]	@ (8007650 <HAL_RCC_GetPCLK2Freq+0x20>)
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	0adb      	lsrs	r3, r3, #11
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	4903      	ldr	r1, [pc, #12]	@ (8007654 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007646:	5ccb      	ldrb	r3, [r1, r3]
 8007648:	fa22 f303 	lsr.w	r3, r2, r3
}
 800764c:	4618      	mov	r0, r3
 800764e:	bd80      	pop	{r7, pc}
 8007650:	40021000 	.word	0x40021000
 8007654:	0800f37c 	.word	0x0800f37c

08007658 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007660:	4b0a      	ldr	r3, [pc, #40]	@ (800768c <RCC_Delay+0x34>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a0a      	ldr	r2, [pc, #40]	@ (8007690 <RCC_Delay+0x38>)
 8007666:	fba2 2303 	umull	r2, r3, r2, r3
 800766a:	0a5b      	lsrs	r3, r3, #9
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	fb02 f303 	mul.w	r3, r2, r3
 8007672:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007674:	bf00      	nop
  }
  while (Delay --);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	1e5a      	subs	r2, r3, #1
 800767a:	60fa      	str	r2, [r7, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1f9      	bne.n	8007674 <RCC_Delay+0x1c>
}
 8007680:	bf00      	nop
 8007682:	bf00      	nop
 8007684:	3714      	adds	r7, #20
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr
 800768c:	20000048 	.word	0x20000048
 8007690:	10624dd3 	.word	0x10624dd3

08007694 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e041      	b.n	800772a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d106      	bne.n	80076c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7fe fd9e 	bl	80061fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	3304      	adds	r3, #4
 80076d0:	4619      	mov	r1, r3
 80076d2:	4610      	mov	r0, r2
 80076d4:	f000 fd40 	bl	8008158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007728:	2300      	movs	r3, #0
}
 800772a:	4618      	mov	r0, r3
 800772c:	3708      	adds	r7, #8
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}
	...

08007734 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007742:	b2db      	uxtb	r3, r3
 8007744:	2b01      	cmp	r3, #1
 8007746:	d001      	beq.n	800774c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e03a      	b.n	80077c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	68da      	ldr	r2, [r3, #12]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f042 0201 	orr.w	r2, r2, #1
 8007762:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a18      	ldr	r2, [pc, #96]	@ (80077cc <HAL_TIM_Base_Start_IT+0x98>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d00e      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x58>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007776:	d009      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x58>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a14      	ldr	r2, [pc, #80]	@ (80077d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d004      	beq.n	800778c <HAL_TIM_Base_Start_IT+0x58>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a13      	ldr	r2, [pc, #76]	@ (80077d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d111      	bne.n	80077b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	f003 0307 	and.w	r3, r3, #7
 8007796:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2b06      	cmp	r3, #6
 800779c:	d010      	beq.n	80077c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f042 0201 	orr.w	r2, r2, #1
 80077ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ae:	e007      	b.n	80077c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0201 	orr.w	r2, r2, #1
 80077be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bc80      	pop	{r7}
 80077ca:	4770      	bx	lr
 80077cc:	40012c00 	.word	0x40012c00
 80077d0:	40000400 	.word	0x40000400
 80077d4:	40000800 	.word	0x40000800

080077d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e041      	b.n	800786e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d106      	bne.n	8007804 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fe fc74 	bl	80060ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2202      	movs	r2, #2
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	3304      	adds	r3, #4
 8007814:	4619      	mov	r1, r3
 8007816:	4610      	mov	r0, r2
 8007818:	f000 fc9e 	bl	8008158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b084      	sub	sp, #16
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d109      	bne.n	800789c <HAL_TIM_PWM_Start+0x24>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800788e:	b2db      	uxtb	r3, r3
 8007890:	2b01      	cmp	r3, #1
 8007892:	bf14      	ite	ne
 8007894:	2301      	movne	r3, #1
 8007896:	2300      	moveq	r3, #0
 8007898:	b2db      	uxtb	r3, r3
 800789a:	e022      	b.n	80078e2 <HAL_TIM_PWM_Start+0x6a>
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	2b04      	cmp	r3, #4
 80078a0:	d109      	bne.n	80078b6 <HAL_TIM_PWM_Start+0x3e>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	bf14      	ite	ne
 80078ae:	2301      	movne	r3, #1
 80078b0:	2300      	moveq	r3, #0
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	e015      	b.n	80078e2 <HAL_TIM_PWM_Start+0x6a>
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b08      	cmp	r3, #8
 80078ba:	d109      	bne.n	80078d0 <HAL_TIM_PWM_Start+0x58>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	bf14      	ite	ne
 80078c8:	2301      	movne	r3, #1
 80078ca:	2300      	moveq	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	e008      	b.n	80078e2 <HAL_TIM_PWM_Start+0x6a>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b01      	cmp	r3, #1
 80078da:	bf14      	ite	ne
 80078dc:	2301      	movne	r3, #1
 80078de:	2300      	moveq	r3, #0
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e05e      	b.n	80079a8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d104      	bne.n	80078fa <HAL_TIM_PWM_Start+0x82>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2202      	movs	r2, #2
 80078f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078f8:	e013      	b.n	8007922 <HAL_TIM_PWM_Start+0xaa>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b04      	cmp	r3, #4
 80078fe:	d104      	bne.n	800790a <HAL_TIM_PWM_Start+0x92>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2202      	movs	r2, #2
 8007904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007908:	e00b      	b.n	8007922 <HAL_TIM_PWM_Start+0xaa>
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	2b08      	cmp	r3, #8
 800790e:	d104      	bne.n	800791a <HAL_TIM_PWM_Start+0xa2>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2202      	movs	r2, #2
 8007914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007918:	e003      	b.n	8007922 <HAL_TIM_PWM_Start+0xaa>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2202      	movs	r2, #2
 800791e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2201      	movs	r2, #1
 8007928:	6839      	ldr	r1, [r7, #0]
 800792a:	4618      	mov	r0, r3
 800792c:	f000 fea0 	bl	8008670 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a1e      	ldr	r2, [pc, #120]	@ (80079b0 <HAL_TIM_PWM_Start+0x138>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d107      	bne.n	800794a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007948:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a18      	ldr	r2, [pc, #96]	@ (80079b0 <HAL_TIM_PWM_Start+0x138>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d00e      	beq.n	8007972 <HAL_TIM_PWM_Start+0xfa>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795c:	d009      	beq.n	8007972 <HAL_TIM_PWM_Start+0xfa>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a14      	ldr	r2, [pc, #80]	@ (80079b4 <HAL_TIM_PWM_Start+0x13c>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d004      	beq.n	8007972 <HAL_TIM_PWM_Start+0xfa>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a12      	ldr	r2, [pc, #72]	@ (80079b8 <HAL_TIM_PWM_Start+0x140>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d111      	bne.n	8007996 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f003 0307 	and.w	r3, r3, #7
 800797c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2b06      	cmp	r3, #6
 8007982:	d010      	beq.n	80079a6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f042 0201 	orr.w	r2, r2, #1
 8007992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007994:	e007      	b.n	80079a6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f042 0201 	orr.w	r2, r2, #1
 80079a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079a6:	2300      	movs	r3, #0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	40012c00 	.word	0x40012c00
 80079b4:	40000400 	.word	0x40000400
 80079b8:	40000800 	.word	0x40000800

080079bc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d101      	bne.n	80079d0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e093      	b.n	8007af8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d106      	bne.n	80079ea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7fe fb9f 	bl	8006128 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2202      	movs	r2, #2
 80079ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	6812      	ldr	r2, [r2, #0]
 80079fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a00:	f023 0307 	bic.w	r3, r3, #7
 8007a04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	4619      	mov	r1, r3
 8007a10:	4610      	mov	r0, r2
 8007a12:	f000 fba1 	bl	8008158 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	4313      	orrs	r3, r2
 8007a36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a3e:	f023 0303 	bic.w	r3, r3, #3
 8007a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	689a      	ldr	r2, [r3, #8]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	021b      	lsls	r3, r3, #8
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007a5c:	f023 030c 	bic.w	r3, r3, #12
 8007a60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	021b      	lsls	r3, r3, #8
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	693a      	ldr	r2, [r7, #16]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	011a      	lsls	r2, r3, #4
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	031b      	lsls	r3, r3, #12
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	693a      	ldr	r2, [r7, #16]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007a9a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	685a      	ldr	r2, [r3, #4]
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	011b      	lsls	r3, r3, #4
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	693a      	ldr	r2, [r7, #16]
 8007abc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3718      	adds	r7, #24
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b10:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b18:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b20:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007b28:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d110      	bne.n	8007b52 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d102      	bne.n	8007b3c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b36:	7b7b      	ldrb	r3, [r7, #13]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d001      	beq.n	8007b40 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e069      	b.n	8007c14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b50:	e031      	b.n	8007bb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	d110      	bne.n	8007b7a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b58:	7bbb      	ldrb	r3, [r7, #14]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d102      	bne.n	8007b64 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b5e:	7b3b      	ldrb	r3, [r7, #12]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d001      	beq.n	8007b68 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e055      	b.n	8007c14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b78:	e01d      	b.n	8007bb6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d108      	bne.n	8007b92 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b80:	7bbb      	ldrb	r3, [r7, #14]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d105      	bne.n	8007b92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007b86:	7b7b      	ldrb	r3, [r7, #13]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d102      	bne.n	8007b92 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007b8c:	7b3b      	ldrb	r3, [r7, #12]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d001      	beq.n	8007b96 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e03e      	b.n	8007c14 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2202      	movs	r2, #2
 8007b9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2202      	movs	r2, #2
 8007ba2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2202      	movs	r2, #2
 8007baa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2202      	movs	r2, #2
 8007bb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d003      	beq.n	8007bc4 <HAL_TIM_Encoder_Start+0xc4>
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	2b04      	cmp	r3, #4
 8007bc0:	d008      	beq.n	8007bd4 <HAL_TIM_Encoder_Start+0xd4>
 8007bc2:	e00f      	b.n	8007be4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	2100      	movs	r1, #0
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f000 fd4f 	bl	8008670 <TIM_CCxChannelCmd>
      break;
 8007bd2:	e016      	b.n	8007c02 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	2104      	movs	r1, #4
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f000 fd47 	bl	8008670 <TIM_CCxChannelCmd>
      break;
 8007be2:	e00e      	b.n	8007c02 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2201      	movs	r2, #1
 8007bea:	2100      	movs	r1, #0
 8007bec:	4618      	mov	r0, r3
 8007bee:	f000 fd3f 	bl	8008670 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	2104      	movs	r1, #4
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 fd38 	bl	8008670 <TIM_CCxChannelCmd>
      break;
 8007c00:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0201 	orr.w	r2, r2, #1
 8007c10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3710      	adds	r7, #16
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d020      	beq.n	8007c80 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f003 0302 	and.w	r3, r3, #2
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d01b      	beq.n	8007c80 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f06f 0202 	mvn.w	r2, #2
 8007c50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2201      	movs	r2, #1
 8007c56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	f003 0303 	and.w	r3, r3, #3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 fa5a 	bl	8008120 <HAL_TIM_IC_CaptureCallback>
 8007c6c:	e005      	b.n	8007c7a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 fa4d 	bl	800810e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f000 fa5c 	bl	8008132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	f003 0304 	and.w	r3, r3, #4
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d020      	beq.n	8007ccc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f003 0304 	and.w	r3, r3, #4
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d01b      	beq.n	8007ccc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f06f 0204 	mvn.w	r2, #4
 8007c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 fa34 	bl	8008120 <HAL_TIM_IC_CaptureCallback>
 8007cb8:	e005      	b.n	8007cc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fa27 	bl	800810e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 fa36 	bl	8008132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	f003 0308 	and.w	r3, r3, #8
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d020      	beq.n	8007d18 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f003 0308 	and.w	r3, r3, #8
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d01b      	beq.n	8007d18 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f06f 0208 	mvn.w	r2, #8
 8007ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2204      	movs	r2, #4
 8007cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	69db      	ldr	r3, [r3, #28]
 8007cf6:	f003 0303 	and.w	r3, r3, #3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d003      	beq.n	8007d06 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f000 fa0e 	bl	8008120 <HAL_TIM_IC_CaptureCallback>
 8007d04:	e005      	b.n	8007d12 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fa01 	bl	800810e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 fa10 	bl	8008132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f003 0310 	and.w	r3, r3, #16
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d020      	beq.n	8007d64 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f003 0310 	and.w	r3, r3, #16
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d01b      	beq.n	8007d64 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f06f 0210 	mvn.w	r2, #16
 8007d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2208      	movs	r2, #8
 8007d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	69db      	ldr	r3, [r3, #28]
 8007d42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d003      	beq.n	8007d52 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f9e8 	bl	8008120 <HAL_TIM_IC_CaptureCallback>
 8007d50:	e005      	b.n	8007d5e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f9db 	bl	800810e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 f9ea 	bl	8008132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00c      	beq.n	8007d88 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f003 0301 	and.w	r3, r3, #1
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d007      	beq.n	8007d88 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f06f 0201 	mvn.w	r2, #1
 8007d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f7fd f92a 	bl	8004fdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00c      	beq.n	8007dac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fd3e 	bl	8008828 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00c      	beq.n	8007dd0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d007      	beq.n	8007dd0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 f9ba 	bl	8008144 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	f003 0320 	and.w	r3, r3, #32
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00c      	beq.n	8007df4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f003 0320 	and.w	r3, r3, #32
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d007      	beq.n	8007df4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f06f 0220 	mvn.w	r2, #32
 8007dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fd11 	bl	8008816 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007df4:	bf00      	nop
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b086      	sub	sp, #24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d101      	bne.n	8007e1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e16:	2302      	movs	r3, #2
 8007e18:	e0ae      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b0c      	cmp	r3, #12
 8007e26:	f200 809f 	bhi.w	8007f68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e30:	08007e65 	.word	0x08007e65
 8007e34:	08007f69 	.word	0x08007f69
 8007e38:	08007f69 	.word	0x08007f69
 8007e3c:	08007f69 	.word	0x08007f69
 8007e40:	08007ea5 	.word	0x08007ea5
 8007e44:	08007f69 	.word	0x08007f69
 8007e48:	08007f69 	.word	0x08007f69
 8007e4c:	08007f69 	.word	0x08007f69
 8007e50:	08007ee7 	.word	0x08007ee7
 8007e54:	08007f69 	.word	0x08007f69
 8007e58:	08007f69 	.word	0x08007f69
 8007e5c:	08007f69 	.word	0x08007f69
 8007e60:	08007f27 	.word	0x08007f27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	68b9      	ldr	r1, [r7, #8]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f000 f9e2 	bl	8008234 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	699a      	ldr	r2, [r3, #24]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f042 0208 	orr.w	r2, r2, #8
 8007e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	699a      	ldr	r2, [r3, #24]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f022 0204 	bic.w	r2, r2, #4
 8007e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	6999      	ldr	r1, [r3, #24]
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	691a      	ldr	r2, [r3, #16]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	430a      	orrs	r2, r1
 8007ea0:	619a      	str	r2, [r3, #24]
      break;
 8007ea2:	e064      	b.n	8007f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68b9      	ldr	r1, [r7, #8]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f000 fa28 	bl	8008300 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	699a      	ldr	r2, [r3, #24]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	699a      	ldr	r2, [r3, #24]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	6999      	ldr	r1, [r3, #24]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	021a      	lsls	r2, r3, #8
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	430a      	orrs	r2, r1
 8007ee2:	619a      	str	r2, [r3, #24]
      break;
 8007ee4:	e043      	b.n	8007f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68b9      	ldr	r1, [r7, #8]
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 fa71 	bl	80083d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69da      	ldr	r2, [r3, #28]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f042 0208 	orr.w	r2, r2, #8
 8007f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	69da      	ldr	r2, [r3, #28]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0204 	bic.w	r2, r2, #4
 8007f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69d9      	ldr	r1, [r3, #28]
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	691a      	ldr	r2, [r3, #16]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	430a      	orrs	r2, r1
 8007f22:	61da      	str	r2, [r3, #28]
      break;
 8007f24:	e023      	b.n	8007f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68b9      	ldr	r1, [r7, #8]
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f000 fabb 	bl	80084a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	69da      	ldr	r2, [r3, #28]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	69da      	ldr	r2, [r3, #28]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	69d9      	ldr	r1, [r3, #28]
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	691b      	ldr	r3, [r3, #16]
 8007f5c:	021a      	lsls	r2, r3, #8
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	430a      	orrs	r2, r1
 8007f64:	61da      	str	r2, [r3, #28]
      break;
 8007f66:	e002      	b.n	8007f6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3718      	adds	r7, #24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d101      	bne.n	8007f9c <HAL_TIM_ConfigClockSource+0x1c>
 8007f98:	2302      	movs	r3, #2
 8007f9a:	e0b4      	b.n	8008106 <HAL_TIM_ConfigClockSource+0x186>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2202      	movs	r2, #2
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007fba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fd4:	d03e      	beq.n	8008054 <HAL_TIM_ConfigClockSource+0xd4>
 8007fd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fda:	f200 8087 	bhi.w	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8007fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fe2:	f000 8086 	beq.w	80080f2 <HAL_TIM_ConfigClockSource+0x172>
 8007fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fea:	d87f      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8007fec:	2b70      	cmp	r3, #112	@ 0x70
 8007fee:	d01a      	beq.n	8008026 <HAL_TIM_ConfigClockSource+0xa6>
 8007ff0:	2b70      	cmp	r3, #112	@ 0x70
 8007ff2:	d87b      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8007ff4:	2b60      	cmp	r3, #96	@ 0x60
 8007ff6:	d050      	beq.n	800809a <HAL_TIM_ConfigClockSource+0x11a>
 8007ff8:	2b60      	cmp	r3, #96	@ 0x60
 8007ffa:	d877      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8007ffc:	2b50      	cmp	r3, #80	@ 0x50
 8007ffe:	d03c      	beq.n	800807a <HAL_TIM_ConfigClockSource+0xfa>
 8008000:	2b50      	cmp	r3, #80	@ 0x50
 8008002:	d873      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8008004:	2b40      	cmp	r3, #64	@ 0x40
 8008006:	d058      	beq.n	80080ba <HAL_TIM_ConfigClockSource+0x13a>
 8008008:	2b40      	cmp	r3, #64	@ 0x40
 800800a:	d86f      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 800800c:	2b30      	cmp	r3, #48	@ 0x30
 800800e:	d064      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x15a>
 8008010:	2b30      	cmp	r3, #48	@ 0x30
 8008012:	d86b      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 8008014:	2b20      	cmp	r3, #32
 8008016:	d060      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x15a>
 8008018:	2b20      	cmp	r3, #32
 800801a:	d867      	bhi.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
 800801c:	2b00      	cmp	r3, #0
 800801e:	d05c      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x15a>
 8008020:	2b10      	cmp	r3, #16
 8008022:	d05a      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x15a>
 8008024:	e062      	b.n	80080ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008036:	f000 fafc 	bl	8008632 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008048:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	609a      	str	r2, [r3, #8]
      break;
 8008052:	e04f      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008064:	f000 fae5 	bl	8008632 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689a      	ldr	r2, [r3, #8]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008076:	609a      	str	r2, [r3, #8]
      break;
 8008078:	e03c      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008086:	461a      	mov	r2, r3
 8008088:	f000 fa5c 	bl	8008544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2150      	movs	r1, #80	@ 0x50
 8008092:	4618      	mov	r0, r3
 8008094:	f000 fab3 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 8008098:	e02c      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080a6:	461a      	mov	r2, r3
 80080a8:	f000 fa7a 	bl	80085a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2160      	movs	r1, #96	@ 0x60
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 faa3 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 80080b8:	e01c      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080c6:	461a      	mov	r2, r3
 80080c8:	f000 fa3c 	bl	8008544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2140      	movs	r1, #64	@ 0x40
 80080d2:	4618      	mov	r0, r3
 80080d4:	f000 fa93 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 80080d8:	e00c      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4619      	mov	r1, r3
 80080e4:	4610      	mov	r0, r2
 80080e6:	f000 fa8a 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 80080ea:	e003      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	73fb      	strb	r3, [r7, #15]
      break;
 80080f0:	e000      	b.n	80080f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80080f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008104:	7bfb      	ldrb	r3, [r7, #15]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}

0800810e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008116:	bf00      	nop
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	bc80      	pop	{r7}
 800811e:	4770      	bx	lr

08008120 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	bc80      	pop	{r7}
 8008130:	4770      	bx	lr

08008132 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008132:	b480      	push	{r7}
 8008134:	b083      	sub	sp, #12
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800813a:	bf00      	nop
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	bc80      	pop	{r7}
 8008142:	4770      	bx	lr

08008144 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	bc80      	pop	{r7}
 8008154:	4770      	bx	lr
	...

08008158 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008158:	b480      	push	{r7}
 800815a:	b085      	sub	sp, #20
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4a2f      	ldr	r2, [pc, #188]	@ (8008228 <TIM_Base_SetConfig+0xd0>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d00b      	beq.n	8008188 <TIM_Base_SetConfig+0x30>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008176:	d007      	beq.n	8008188 <TIM_Base_SetConfig+0x30>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a2c      	ldr	r2, [pc, #176]	@ (800822c <TIM_Base_SetConfig+0xd4>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d003      	beq.n	8008188 <TIM_Base_SetConfig+0x30>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a2b      	ldr	r2, [pc, #172]	@ (8008230 <TIM_Base_SetConfig+0xd8>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d108      	bne.n	800819a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800818e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	68fa      	ldr	r2, [r7, #12]
 8008196:	4313      	orrs	r3, r2
 8008198:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a22      	ldr	r2, [pc, #136]	@ (8008228 <TIM_Base_SetConfig+0xd0>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d00b      	beq.n	80081ba <TIM_Base_SetConfig+0x62>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081a8:	d007      	beq.n	80081ba <TIM_Base_SetConfig+0x62>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a1f      	ldr	r2, [pc, #124]	@ (800822c <TIM_Base_SetConfig+0xd4>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d003      	beq.n	80081ba <TIM_Base_SetConfig+0x62>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a1e      	ldr	r2, [pc, #120]	@ (8008230 <TIM_Base_SetConfig+0xd8>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d108      	bne.n	80081cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	689a      	ldr	r2, [r3, #8]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a0d      	ldr	r2, [pc, #52]	@ (8008228 <TIM_Base_SetConfig+0xd0>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d103      	bne.n	8008200 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	691a      	ldr	r2, [r3, #16]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	691b      	ldr	r3, [r3, #16]
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b00      	cmp	r3, #0
 8008210:	d005      	beq.n	800821e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f023 0201 	bic.w	r2, r3, #1
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	611a      	str	r2, [r3, #16]
  }
}
 800821e:	bf00      	nop
 8008220:	3714      	adds	r7, #20
 8008222:	46bd      	mov	sp, r7
 8008224:	bc80      	pop	{r7}
 8008226:	4770      	bx	lr
 8008228:	40012c00 	.word	0x40012c00
 800822c:	40000400 	.word	0x40000400
 8008230:	40000800 	.word	0x40000800

08008234 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f023 0201 	bic.w	r2, r3, #1
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 0303 	bic.w	r3, r3, #3
 800826a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	4313      	orrs	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	f023 0302 	bic.w	r3, r3, #2
 800827c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	4313      	orrs	r3, r2
 8008286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a1c      	ldr	r2, [pc, #112]	@ (80082fc <TIM_OC1_SetConfig+0xc8>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d10c      	bne.n	80082aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f023 0308 	bic.w	r3, r3, #8
 8008296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	697a      	ldr	r2, [r7, #20]
 800829e:	4313      	orrs	r3, r2
 80082a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f023 0304 	bic.w	r3, r3, #4
 80082a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a13      	ldr	r2, [pc, #76]	@ (80082fc <TIM_OC1_SetConfig+0xc8>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d111      	bne.n	80082d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	693a      	ldr	r2, [r7, #16]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	699b      	ldr	r3, [r3, #24]
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	685a      	ldr	r2, [r3, #4]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	697a      	ldr	r2, [r7, #20]
 80082ee:	621a      	str	r2, [r3, #32]
}
 80082f0:	bf00      	nop
 80082f2:	371c      	adds	r7, #28
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bc80      	pop	{r7}
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	40012c00 	.word	0x40012c00

08008300 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008300:	b480      	push	{r7}
 8008302:	b087      	sub	sp, #28
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a1b      	ldr	r3, [r3, #32]
 8008314:	f023 0210 	bic.w	r2, r3, #16
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800832e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008336:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	021b      	lsls	r3, r3, #8
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	4313      	orrs	r3, r2
 8008342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	f023 0320 	bic.w	r3, r3, #32
 800834a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	011b      	lsls	r3, r3, #4
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	4313      	orrs	r3, r2
 8008356:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	4a1d      	ldr	r2, [pc, #116]	@ (80083d0 <TIM_OC2_SetConfig+0xd0>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d10d      	bne.n	800837c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	011b      	lsls	r3, r3, #4
 800836e:	697a      	ldr	r2, [r7, #20]
 8008370:	4313      	orrs	r3, r2
 8008372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800837a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	4a14      	ldr	r2, [pc, #80]	@ (80083d0 <TIM_OC2_SetConfig+0xd0>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d113      	bne.n	80083ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800838a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008392:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	693a      	ldr	r2, [r7, #16]
 800839c:	4313      	orrs	r3, r2
 800839e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	699b      	ldr	r3, [r3, #24]
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	621a      	str	r2, [r3, #32]
}
 80083c6:	bf00      	nop
 80083c8:	371c      	adds	r7, #28
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bc80      	pop	{r7}
 80083ce:	4770      	bx	lr
 80083d0:	40012c00 	.word	0x40012c00

080083d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b087      	sub	sp, #28
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6a1b      	ldr	r3, [r3, #32]
 80083e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f023 0303 	bic.w	r3, r3, #3
 800840a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	4313      	orrs	r3, r2
 8008414:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800841c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	021b      	lsls	r3, r3, #8
 8008424:	697a      	ldr	r2, [r7, #20]
 8008426:	4313      	orrs	r3, r2
 8008428:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	4a1d      	ldr	r2, [pc, #116]	@ (80084a4 <TIM_OC3_SetConfig+0xd0>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d10d      	bne.n	800844e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008438:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	68db      	ldr	r3, [r3, #12]
 800843e:	021b      	lsls	r3, r3, #8
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	4313      	orrs	r3, r2
 8008444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800844c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a14      	ldr	r2, [pc, #80]	@ (80084a4 <TIM_OC3_SetConfig+0xd0>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d113      	bne.n	800847e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800845c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	011b      	lsls	r3, r3, #4
 800846c:	693a      	ldr	r2, [r7, #16]
 800846e:	4313      	orrs	r3, r2
 8008470:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	699b      	ldr	r3, [r3, #24]
 8008476:	011b      	lsls	r3, r3, #4
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	4313      	orrs	r3, r2
 800847c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	693a      	ldr	r2, [r7, #16]
 8008482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	697a      	ldr	r2, [r7, #20]
 8008496:	621a      	str	r2, [r3, #32]
}
 8008498:	bf00      	nop
 800849a:	371c      	adds	r7, #28
 800849c:	46bd      	mov	sp, r7
 800849e:	bc80      	pop	{r7}
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	40012c00 	.word	0x40012c00

080084a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b087      	sub	sp, #28
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6a1b      	ldr	r3, [r3, #32]
 80084b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6a1b      	ldr	r3, [r3, #32]
 80084bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	69db      	ldr	r3, [r3, #28]
 80084ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	021b      	lsls	r3, r3, #8
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	031b      	lsls	r3, r3, #12
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a0f      	ldr	r2, [pc, #60]	@ (8008540 <TIM_OC4_SetConfig+0x98>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d109      	bne.n	800851c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800850e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	019b      	lsls	r3, r3, #6
 8008516:	697a      	ldr	r2, [r7, #20]
 8008518:	4313      	orrs	r3, r2
 800851a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	685a      	ldr	r2, [r3, #4]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	621a      	str	r2, [r3, #32]
}
 8008536:	bf00      	nop
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	bc80      	pop	{r7}
 800853e:	4770      	bx	lr
 8008540:	40012c00 	.word	0x40012c00

08008544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6a1b      	ldr	r3, [r3, #32]
 8008554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	f023 0201 	bic.w	r2, r3, #1
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800856e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	011b      	lsls	r3, r3, #4
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	4313      	orrs	r3, r2
 8008578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f023 030a 	bic.w	r3, r3, #10
 8008580:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008582:	697a      	ldr	r2, [r7, #20]
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	4313      	orrs	r3, r2
 8008588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	697a      	ldr	r2, [r7, #20]
 8008594:	621a      	str	r2, [r3, #32]
}
 8008596:	bf00      	nop
 8008598:	371c      	adds	r7, #28
 800859a:	46bd      	mov	sp, r7
 800859c:	bc80      	pop	{r7}
 800859e:	4770      	bx	lr

080085a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b087      	sub	sp, #28
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6a1b      	ldr	r3, [r3, #32]
 80085b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	f023 0210 	bic.w	r2, r3, #16
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	031b      	lsls	r3, r3, #12
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80085dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	011b      	lsls	r3, r3, #4
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	621a      	str	r2, [r3, #32]
}
 80085f4:	bf00      	nop
 80085f6:	371c      	adds	r7, #28
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bc80      	pop	{r7}
 80085fc:	4770      	bx	lr

080085fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085fe:	b480      	push	{r7}
 8008600:	b085      	sub	sp, #20
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
 8008606:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4313      	orrs	r3, r2
 800861c:	f043 0307 	orr.w	r3, r3, #7
 8008620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	609a      	str	r2, [r3, #8]
}
 8008628:	bf00      	nop
 800862a:	3714      	adds	r7, #20
 800862c:	46bd      	mov	sp, r7
 800862e:	bc80      	pop	{r7}
 8008630:	4770      	bx	lr

08008632 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008632:	b480      	push	{r7}
 8008634:	b087      	sub	sp, #28
 8008636:	af00      	add	r7, sp, #0
 8008638:	60f8      	str	r0, [r7, #12]
 800863a:	60b9      	str	r1, [r7, #8]
 800863c:	607a      	str	r2, [r7, #4]
 800863e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800864c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	021a      	lsls	r2, r3, #8
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	431a      	orrs	r2, r3
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	4313      	orrs	r3, r2
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	4313      	orrs	r3, r2
 800865e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	697a      	ldr	r2, [r7, #20]
 8008664:	609a      	str	r2, [r3, #8]
}
 8008666:	bf00      	nop
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	bc80      	pop	{r7}
 800866e:	4770      	bx	lr

08008670 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008670:	b480      	push	{r7}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	f003 031f 	and.w	r3, r3, #31
 8008682:	2201      	movs	r2, #1
 8008684:	fa02 f303 	lsl.w	r3, r2, r3
 8008688:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6a1a      	ldr	r2, [r3, #32]
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	43db      	mvns	r3, r3
 8008692:	401a      	ands	r2, r3
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6a1a      	ldr	r2, [r3, #32]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	f003 031f 	and.w	r3, r3, #31
 80086a2:	6879      	ldr	r1, [r7, #4]
 80086a4:	fa01 f303 	lsl.w	r3, r1, r3
 80086a8:	431a      	orrs	r2, r3
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	621a      	str	r2, [r3, #32]
}
 80086ae:	bf00      	nop
 80086b0:	371c      	adds	r7, #28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bc80      	pop	{r7}
 80086b6:	4770      	bx	lr

080086b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d101      	bne.n	80086d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086cc:	2302      	movs	r3, #2
 80086ce:	e046      	b.n	800875e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2202      	movs	r2, #2
 80086dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a16      	ldr	r2, [pc, #88]	@ (8008768 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d00e      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800871c:	d009      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a12      	ldr	r2, [pc, #72]	@ (800876c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d004      	beq.n	8008732 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a10      	ldr	r2, [pc, #64]	@ (8008770 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d10c      	bne.n	800874c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008738:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	68ba      	ldr	r2, [r7, #8]
 8008740:	4313      	orrs	r3, r2
 8008742:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68ba      	ldr	r2, [r7, #8]
 800874a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3714      	adds	r7, #20
 8008762:	46bd      	mov	sp, r7
 8008764:	bc80      	pop	{r7}
 8008766:	4770      	bx	lr
 8008768:	40012c00 	.word	0x40012c00
 800876c:	40000400 	.word	0x40000400
 8008770:	40000800 	.word	0x40000800

08008774 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008774:	b480      	push	{r7}
 8008776:	b085      	sub	sp, #20
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800877e:	2300      	movs	r3, #0
 8008780:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800878c:	2302      	movs	r3, #2
 800878e:	e03d      	b.n	800880c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4313      	orrs	r3, r2
 80087ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	4313      	orrs	r3, r2
 80087dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	695b      	ldr	r3, [r3, #20]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	69db      	ldr	r3, [r3, #28]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2200      	movs	r2, #0
 8008806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3714      	adds	r7, #20
 8008810:	46bd      	mov	sp, r7
 8008812:	bc80      	pop	{r7}
 8008814:	4770      	bx	lr

08008816 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008816:	b480      	push	{r7}
 8008818:	b083      	sub	sp, #12
 800881a:	af00      	add	r7, sp, #0
 800881c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800881e:	bf00      	nop
 8008820:	370c      	adds	r7, #12
 8008822:	46bd      	mov	sp, r7
 8008824:	bc80      	pop	{r7}
 8008826:	4770      	bx	lr

08008828 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	bc80      	pop	{r7}
 8008838:	4770      	bx	lr

0800883a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b082      	sub	sp, #8
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d101      	bne.n	800884c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008848:	2301      	movs	r3, #1
 800884a:	e042      	b.n	80088d2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b00      	cmp	r3, #0
 8008856:	d106      	bne.n	8008866 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f7fd fd4f 	bl	8006304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2224      	movs	r2, #36	@ 0x24
 800886a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68da      	ldr	r2, [r3, #12]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800887c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 fdb8 	bl	80093f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	691a      	ldr	r2, [r3, #16]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008892:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	695a      	ldr	r2, [r3, #20]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	68da      	ldr	r2, [r3, #12]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80088b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2220      	movs	r2, #32
 80088be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2220      	movs	r2, #32
 80088c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80088d0:	2300      	movs	r3, #0
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3708      	adds	r7, #8
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b08a      	sub	sp, #40	@ 0x28
 80088de:	af02      	add	r7, sp, #8
 80088e0:	60f8      	str	r0, [r7, #12]
 80088e2:	60b9      	str	r1, [r7, #8]
 80088e4:	603b      	str	r3, [r7, #0]
 80088e6:	4613      	mov	r3, r2
 80088e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088ea:	2300      	movs	r3, #0
 80088ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b20      	cmp	r3, #32
 80088f8:	d175      	bne.n	80089e6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <HAL_UART_Transmit+0x2c>
 8008900:	88fb      	ldrh	r3, [r7, #6]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e06e      	b.n	80089e8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2221      	movs	r2, #33	@ 0x21
 8008914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008918:	f7fd fdc6 	bl	80064a8 <HAL_GetTick>
 800891c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	88fa      	ldrh	r2, [r7, #6]
 8008922:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	88fa      	ldrh	r2, [r7, #6]
 8008928:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008932:	d108      	bne.n	8008946 <HAL_UART_Transmit+0x6c>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d104      	bne.n	8008946 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800893c:	2300      	movs	r3, #0
 800893e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	61bb      	str	r3, [r7, #24]
 8008944:	e003      	b.n	800894e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800894a:	2300      	movs	r3, #0
 800894c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800894e:	e02e      	b.n	80089ae <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	2200      	movs	r2, #0
 8008958:	2180      	movs	r1, #128	@ 0x80
 800895a:	68f8      	ldr	r0, [r7, #12]
 800895c:	f000 fb1d 	bl	8008f9a <UART_WaitOnFlagUntilTimeout>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d005      	beq.n	8008972 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2220      	movs	r2, #32
 800896a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e03a      	b.n	80089e8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d10b      	bne.n	8008990 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008978:	69bb      	ldr	r3, [r7, #24]
 800897a:	881b      	ldrh	r3, [r3, #0]
 800897c:	461a      	mov	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008986:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	3302      	adds	r3, #2
 800898c:	61bb      	str	r3, [r7, #24]
 800898e:	e007      	b.n	80089a0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	3301      	adds	r3, #1
 800899e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	3b01      	subs	r3, #1
 80089a8:	b29a      	uxth	r2, r3
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1cb      	bne.n	8008950 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	9300      	str	r3, [sp, #0]
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	2200      	movs	r2, #0
 80089c0:	2140      	movs	r1, #64	@ 0x40
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f000 fae9 	bl	8008f9a <UART_WaitOnFlagUntilTimeout>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d005      	beq.n	80089da <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2220      	movs	r2, #32
 80089d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80089d6:	2303      	movs	r3, #3
 80089d8:	e006      	b.n	80089e8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2220      	movs	r2, #32
 80089de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	e000      	b.n	80089e8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089e6:	2302      	movs	r3, #2
  }
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3720      	adds	r7, #32
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	4613      	mov	r3, r2
 80089fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b20      	cmp	r3, #32
 8008a08:	d112      	bne.n	8008a30 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d002      	beq.n	8008a16 <HAL_UART_Receive_IT+0x26>
 8008a10:	88fb      	ldrh	r3, [r7, #6]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d101      	bne.n	8008a1a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e00b      	b.n	8008a32 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a20:	88fb      	ldrh	r3, [r7, #6]
 8008a22:	461a      	mov	r2, r3
 8008a24:	68b9      	ldr	r1, [r7, #8]
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f000 fb10 	bl	800904c <UART_Start_Receive_IT>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	e000      	b.n	8008a32 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008a30:	2302      	movs	r3, #2
  }
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
	...

08008a3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b0ba      	sub	sp, #232	@ 0xe8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a62:	2300      	movs	r3, #0
 8008a64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a72:	f003 030f 	and.w	r3, r3, #15
 8008a76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008a7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d10f      	bne.n	8008aa2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a86:	f003 0320 	and.w	r3, r3, #32
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d009      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x66>
 8008a8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a92:	f003 0320 	and.w	r3, r3, #32
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d003      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fbec 	bl	8009278 <UART_Receive_IT>
      return;
 8008aa0:	e25b      	b.n	8008f5a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008aa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	f000 80de 	beq.w	8008c68 <HAL_UART_IRQHandler+0x22c>
 8008aac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d106      	bne.n	8008ac6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f000 80d1 	beq.w	8008c68 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00b      	beq.n	8008aea <HAL_UART_IRQHandler+0xae>
 8008ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae2:	f043 0201 	orr.w	r2, r3, #1
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aee:	f003 0304 	and.w	r3, r3, #4
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00b      	beq.n	8008b0e <HAL_UART_IRQHandler+0xd2>
 8008af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008afa:	f003 0301 	and.w	r3, r3, #1
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d005      	beq.n	8008b0e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b06:	f043 0202 	orr.w	r2, r3, #2
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b12:	f003 0302 	and.w	r3, r3, #2
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00b      	beq.n	8008b32 <HAL_UART_IRQHandler+0xf6>
 8008b1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b1e:	f003 0301 	and.w	r3, r3, #1
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d005      	beq.n	8008b32 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b2a:	f043 0204 	orr.w	r2, r3, #4
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b36:	f003 0308 	and.w	r3, r3, #8
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d011      	beq.n	8008b62 <HAL_UART_IRQHandler+0x126>
 8008b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d105      	bne.n	8008b56 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b4e:	f003 0301 	and.w	r3, r3, #1
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d005      	beq.n	8008b62 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b5a:	f043 0208 	orr.w	r2, r3, #8
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 81f2 	beq.w	8008f50 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b70:	f003 0320 	and.w	r3, r3, #32
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d008      	beq.n	8008b8a <HAL_UART_IRQHandler+0x14e>
 8008b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b7c:	f003 0320 	and.w	r3, r3, #32
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d002      	beq.n	8008b8a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 fb77 	bl	8009278 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	695b      	ldr	r3, [r3, #20]
 8008b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bf14      	ite	ne
 8008b98:	2301      	movne	r3, #1
 8008b9a:	2300      	moveq	r3, #0
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ba6:	f003 0308 	and.w	r3, r3, #8
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d103      	bne.n	8008bb6 <HAL_UART_IRQHandler+0x17a>
 8008bae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d04f      	beq.n	8008c56 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fa81 	bl	80090be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d041      	beq.n	8008c4e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3314      	adds	r3, #20
 8008bd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008bd8:	e853 3f00 	ldrex	r3, [r3]
 8008bdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008be0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008be4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008be8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	3314      	adds	r3, #20
 8008bf2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bf6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bfa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c06:	e841 2300 	strex	r3, r2, [r1]
 8008c0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1d9      	bne.n	8008bca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d013      	beq.n	8008c46 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c22:	4a7e      	ldr	r2, [pc, #504]	@ (8008e1c <HAL_UART_IRQHandler+0x3e0>)
 8008c24:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7fd fdb2 	bl	8006794 <HAL_DMA_Abort_IT>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d016      	beq.n	8008c64 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008c40:	4610      	mov	r0, r2
 8008c42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c44:	e00e      	b.n	8008c64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f993 	bl	8008f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c4c:	e00a      	b.n	8008c64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f98f 	bl	8008f72 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c54:	e006      	b.n	8008c64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 f98b 	bl	8008f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008c62:	e175      	b.n	8008f50 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c64:	bf00      	nop
    return;
 8008c66:	e173      	b.n	8008f50 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	f040 814f 	bne.w	8008f10 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c76:	f003 0310 	and.w	r3, r3, #16
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	f000 8148 	beq.w	8008f10 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c84:	f003 0310 	and.w	r3, r3, #16
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f000 8141 	beq.w	8008f10 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c8e:	2300      	movs	r3, #0
 8008c90:	60bb      	str	r3, [r7, #8]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	60bb      	str	r3, [r7, #8]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	60bb      	str	r3, [r7, #8]
 8008ca2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	695b      	ldr	r3, [r3, #20]
 8008caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 80b6 	beq.w	8008e20 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cc0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	f000 8145 	beq.w	8008f54 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	f080 813e 	bcs.w	8008f54 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cde:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ce4:	699b      	ldr	r3, [r3, #24]
 8008ce6:	2b20      	cmp	r3, #32
 8008ce8:	f000 8088 	beq.w	8008dfc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	330c      	adds	r3, #12
 8008cf2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cfa:	e853 3f00 	ldrex	r3, [r3]
 8008cfe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	330c      	adds	r3, #12
 8008d14:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008d18:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d20:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d24:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d30:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d1d9      	bne.n	8008cec <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	3314      	adds	r3, #20
 8008d3e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d42:	e853 3f00 	ldrex	r3, [r3]
 8008d46:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d4a:	f023 0301 	bic.w	r3, r3, #1
 8008d4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3314      	adds	r3, #20
 8008d58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d5c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d62:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d64:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d68:	e841 2300 	strex	r3, r2, [r1]
 8008d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d1e1      	bne.n	8008d38 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	3314      	adds	r3, #20
 8008d7a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d7e:	e853 3f00 	ldrex	r3, [r3]
 8008d82:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	3314      	adds	r3, #20
 8008d94:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d98:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d9e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008da0:	e841 2300 	strex	r3, r2, [r1]
 8008da4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008da6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1e3      	bne.n	8008d74 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2200      	movs	r2, #0
 8008db8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	330c      	adds	r3, #12
 8008dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008dca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dcc:	f023 0310 	bic.w	r3, r3, #16
 8008dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	330c      	adds	r3, #12
 8008dda:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008dde:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008de0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008de4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008de6:	e841 2300 	strex	r3, r2, [r1]
 8008dea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008dec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1e3      	bne.n	8008dba <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7fd fc91 	bl	800671e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2202      	movs	r2, #2
 8008e00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	1ad3      	subs	r3, r2, r3
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	4619      	mov	r1, r3
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 f8b6 	bl	8008f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e18:	e09c      	b.n	8008f54 <HAL_UART_IRQHandler+0x518>
 8008e1a:	bf00      	nop
 8008e1c:	08009183 	.word	0x08009183
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	1ad3      	subs	r3, r2, r3
 8008e2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f000 808e 	beq.w	8008f58 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008e3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 8089 	beq.w	8008f58 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	330c      	adds	r3, #12
 8008e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e50:	e853 3f00 	ldrex	r3, [r3]
 8008e54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	330c      	adds	r3, #12
 8008e66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e72:	e841 2300 	strex	r3, r2, [r1]
 8008e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1e3      	bne.n	8008e46 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3314      	adds	r3, #20
 8008e84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8008e8e:	6a3b      	ldr	r3, [r7, #32]
 8008e90:	f023 0301 	bic.w	r3, r3, #1
 8008e94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3314      	adds	r3, #20
 8008e9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008ea2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eaa:	e841 2300 	strex	r3, r2, [r1]
 8008eae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1e3      	bne.n	8008e7e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	e853 3f00 	ldrex	r3, [r3]
 8008ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 0310 	bic.w	r3, r3, #16
 8008eda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	330c      	adds	r3, #12
 8008ee4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008ee8:	61fa      	str	r2, [r7, #28]
 8008eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eec:	69b9      	ldr	r1, [r7, #24]
 8008eee:	69fa      	ldr	r2, [r7, #28]
 8008ef0:	e841 2300 	strex	r3, r2, [r1]
 8008ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1e3      	bne.n	8008ec4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2202      	movs	r2, #2
 8008f00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f83b 	bl	8008f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f0e:	e023      	b.n	8008f58 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d009      	beq.n	8008f30 <HAL_UART_IRQHandler+0x4f4>
 8008f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d003      	beq.n	8008f30 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 f93e 	bl	80091aa <UART_Transmit_IT>
    return;
 8008f2e:	e014      	b.n	8008f5a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00e      	beq.n	8008f5a <HAL_UART_IRQHandler+0x51e>
 8008f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d008      	beq.n	8008f5a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f97d 	bl	8009248 <UART_EndTransmit_IT>
    return;
 8008f4e:	e004      	b.n	8008f5a <HAL_UART_IRQHandler+0x51e>
    return;
 8008f50:	bf00      	nop
 8008f52:	e002      	b.n	8008f5a <HAL_UART_IRQHandler+0x51e>
      return;
 8008f54:	bf00      	nop
 8008f56:	e000      	b.n	8008f5a <HAL_UART_IRQHandler+0x51e>
      return;
 8008f58:	bf00      	nop
  }
}
 8008f5a:	37e8      	adds	r7, #232	@ 0xe8
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f68:	bf00      	nop
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bc80      	pop	{r7}
 8008f70:	4770      	bx	lr

08008f72 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f72:	b480      	push	{r7}
 8008f74:	b083      	sub	sp, #12
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f7a:	bf00      	nop
 8008f7c:	370c      	adds	r7, #12
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bc80      	pop	{r7}
 8008f82:	4770      	bx	lr

08008f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	460b      	mov	r3, r1
 8008f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f90:	bf00      	nop
 8008f92:	370c      	adds	r7, #12
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bc80      	pop	{r7}
 8008f98:	4770      	bx	lr

08008f9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b086      	sub	sp, #24
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	60f8      	str	r0, [r7, #12]
 8008fa2:	60b9      	str	r1, [r7, #8]
 8008fa4:	603b      	str	r3, [r7, #0]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008faa:	e03b      	b.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fac:	6a3b      	ldr	r3, [r7, #32]
 8008fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb2:	d037      	beq.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fb4:	f7fd fa78 	bl	80064a8 <HAL_GetTick>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	6a3a      	ldr	r2, [r7, #32]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d302      	bcc.n	8008fca <UART_WaitOnFlagUntilTimeout+0x30>
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e03a      	b.n	8009044 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	f003 0304 	and.w	r3, r3, #4
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d023      	beq.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	2b80      	cmp	r3, #128	@ 0x80
 8008fe0:	d020      	beq.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	2b40      	cmp	r3, #64	@ 0x40
 8008fe6:	d01d      	beq.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0308 	and.w	r3, r3, #8
 8008ff2:	2b08      	cmp	r3, #8
 8008ff4:	d116      	bne.n	8009024 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	617b      	str	r3, [r7, #20]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	617b      	str	r3, [r7, #20]
 800900a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f000 f856 	bl	80090be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2208      	movs	r2, #8
 8009016:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e00f      	b.n	8009044 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681a      	ldr	r2, [r3, #0]
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	4013      	ands	r3, r2
 800902e:	68ba      	ldr	r2, [r7, #8]
 8009030:	429a      	cmp	r2, r3
 8009032:	bf0c      	ite	eq
 8009034:	2301      	moveq	r3, #1
 8009036:	2300      	movne	r3, #0
 8009038:	b2db      	uxtb	r3, r3
 800903a:	461a      	mov	r2, r3
 800903c:	79fb      	ldrb	r3, [r7, #7]
 800903e:	429a      	cmp	r2, r3
 8009040:	d0b4      	beq.n	8008fac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3718      	adds	r7, #24
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800904c:	b480      	push	{r7}
 800904e:	b085      	sub	sp, #20
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	4613      	mov	r3, r2
 8009058:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	68ba      	ldr	r2, [r7, #8]
 800905e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	88fa      	ldrh	r2, [r7, #6]
 8009064:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	88fa      	ldrh	r2, [r7, #6]
 800906a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2222      	movs	r2, #34	@ 0x22
 8009076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d007      	beq.n	8009092 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68da      	ldr	r2, [r3, #12]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009090:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	695a      	ldr	r2, [r3, #20]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f042 0201 	orr.w	r2, r2, #1
 80090a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f042 0220 	orr.w	r2, r2, #32
 80090b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80090b2:	2300      	movs	r3, #0
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr

080090be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090be:	b480      	push	{r7}
 80090c0:	b095      	sub	sp, #84	@ 0x54
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	330c      	adds	r3, #12
 80090cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	330c      	adds	r3, #12
 80090e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80090e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	3314      	adds	r3, #20
 8009100:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6a3b      	ldr	r3, [r7, #32]
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	61fb      	str	r3, [r7, #28]
   return(result);
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	f023 0301 	bic.w	r3, r3, #1
 8009110:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	3314      	adds	r3, #20
 8009118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800911a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800911c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009120:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1e5      	bne.n	80090fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009132:	2b01      	cmp	r3, #1
 8009134:	d119      	bne.n	800916a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	330c      	adds	r3, #12
 800913c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	e853 3f00 	ldrex	r3, [r3]
 8009144:	60bb      	str	r3, [r7, #8]
   return(result);
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	f023 0310 	bic.w	r3, r3, #16
 800914c:	647b      	str	r3, [r7, #68]	@ 0x44
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	330c      	adds	r3, #12
 8009154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009156:	61ba      	str	r2, [r7, #24]
 8009158:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915a:	6979      	ldr	r1, [r7, #20]
 800915c:	69ba      	ldr	r2, [r7, #24]
 800915e:	e841 2300 	strex	r3, r2, [r1]
 8009162:	613b      	str	r3, [r7, #16]
   return(result);
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1e5      	bne.n	8009136 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2220      	movs	r2, #32
 800916e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009178:	bf00      	nop
 800917a:	3754      	adds	r7, #84	@ 0x54
 800917c:	46bd      	mov	sp, r7
 800917e:	bc80      	pop	{r7}
 8009180:	4770      	bx	lr

08009182 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	b084      	sub	sp, #16
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2200      	movs	r2, #0
 800919a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f7ff fee8 	bl	8008f72 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091a2:	bf00      	nop
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b085      	sub	sp, #20
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	2b21      	cmp	r3, #33	@ 0x21
 80091bc:	d13e      	bne.n	800923c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091c6:	d114      	bne.n	80091f2 <UART_Transmit_IT+0x48>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d110      	bne.n	80091f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6a1b      	ldr	r3, [r3, #32]
 80091d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	881b      	ldrh	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	1c9a      	adds	r2, r3, #2
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	621a      	str	r2, [r3, #32]
 80091f0:	e008      	b.n	8009204 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6a1b      	ldr	r3, [r3, #32]
 80091f6:	1c59      	adds	r1, r3, #1
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	6211      	str	r1, [r2, #32]
 80091fc:	781a      	ldrb	r2, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009208:	b29b      	uxth	r3, r3
 800920a:	3b01      	subs	r3, #1
 800920c:	b29b      	uxth	r3, r3
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	4619      	mov	r1, r3
 8009212:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009214:	2b00      	cmp	r3, #0
 8009216:	d10f      	bne.n	8009238 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	68da      	ldr	r2, [r3, #12]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009226:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68da      	ldr	r2, [r3, #12]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009236:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009238:	2300      	movs	r3, #0
 800923a:	e000      	b.n	800923e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800923c:	2302      	movs	r3, #2
  }
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	bc80      	pop	{r7}
 8009246:	4770      	bx	lr

08009248 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68da      	ldr	r2, [r3, #12]
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800925e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2220      	movs	r2, #32
 8009264:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7ff fe79 	bl	8008f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3708      	adds	r7, #8
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08c      	sub	sp, #48	@ 0x30
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b22      	cmp	r3, #34	@ 0x22
 800928a:	f040 80ae 	bne.w	80093ea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009296:	d117      	bne.n	80092c8 <UART_Receive_IT+0x50>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	691b      	ldr	r3, [r3, #16]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d113      	bne.n	80092c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092c0:	1c9a      	adds	r2, r3, #2
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80092c6:	e026      	b.n	8009316 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092da:	d007      	beq.n	80092ec <UART_Receive_IT+0x74>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d10a      	bne.n	80092fa <UART_Receive_IT+0x82>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d106      	bne.n	80092fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	b2da      	uxtb	r2, r3
 80092f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f6:	701a      	strb	r2, [r3, #0]
 80092f8:	e008      	b.n	800930c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	b2db      	uxtb	r3, r3
 8009302:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009306:	b2da      	uxtb	r2, r3
 8009308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800930a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009310:	1c5a      	adds	r2, r3, #1
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800931a:	b29b      	uxth	r3, r3
 800931c:	3b01      	subs	r3, #1
 800931e:	b29b      	uxth	r3, r3
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	4619      	mov	r1, r3
 8009324:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009326:	2b00      	cmp	r3, #0
 8009328:	d15d      	bne.n	80093e6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	68da      	ldr	r2, [r3, #12]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f022 0220 	bic.w	r2, r2, #32
 8009338:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68da      	ldr	r2, [r3, #12]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009348:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	695a      	ldr	r2, [r3, #20]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0201 	bic.w	r2, r2, #1
 8009358:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2220      	movs	r2, #32
 800935e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936c:	2b01      	cmp	r3, #1
 800936e:	d135      	bne.n	80093dc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	330c      	adds	r3, #12
 800937c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	e853 3f00 	ldrex	r3, [r3]
 8009384:	613b      	str	r3, [r7, #16]
   return(result);
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f023 0310 	bic.w	r3, r3, #16
 800938c:	627b      	str	r3, [r7, #36]	@ 0x24
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	330c      	adds	r3, #12
 8009394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009396:	623a      	str	r2, [r7, #32]
 8009398:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939a:	69f9      	ldr	r1, [r7, #28]
 800939c:	6a3a      	ldr	r2, [r7, #32]
 800939e:	e841 2300 	strex	r3, r2, [r1]
 80093a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d1e5      	bne.n	8009376 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f003 0310 	and.w	r3, r3, #16
 80093b4:	2b10      	cmp	r3, #16
 80093b6:	d10a      	bne.n	80093ce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093b8:	2300      	movs	r3, #0
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	60fb      	str	r3, [r7, #12]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	685b      	ldr	r3, [r3, #4]
 80093ca:	60fb      	str	r3, [r7, #12]
 80093cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093d2:	4619      	mov	r1, r3
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f7ff fdd5 	bl	8008f84 <HAL_UARTEx_RxEventCallback>
 80093da:	e002      	b.n	80093e2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7fb fe65 	bl	80050ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093e2:	2300      	movs	r3, #0
 80093e4:	e002      	b.n	80093ec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80093e6:	2300      	movs	r3, #0
 80093e8:	e000      	b.n	80093ec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80093ea:	2302      	movs	r3, #2
  }
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3730      	adds	r7, #48	@ 0x30
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	68da      	ldr	r2, [r3, #12]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	430a      	orrs	r2, r1
 8009410:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	689a      	ldr	r2, [r3, #8]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	431a      	orrs	r2, r3
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	4313      	orrs	r3, r2
 8009422:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800942e:	f023 030c 	bic.w	r3, r3, #12
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	6812      	ldr	r2, [r2, #0]
 8009436:	68b9      	ldr	r1, [r7, #8]
 8009438:	430b      	orrs	r3, r1
 800943a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	695b      	ldr	r3, [r3, #20]
 8009442:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	699a      	ldr	r2, [r3, #24]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	430a      	orrs	r2, r1
 8009450:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a2c      	ldr	r2, [pc, #176]	@ (8009508 <UART_SetConfig+0x114>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d103      	bne.n	8009464 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800945c:	f7fe f8e8 	bl	8007630 <HAL_RCC_GetPCLK2Freq>
 8009460:	60f8      	str	r0, [r7, #12]
 8009462:	e002      	b.n	800946a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009464:	f7fe f8d0 	bl	8007608 <HAL_RCC_GetPCLK1Freq>
 8009468:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	4613      	mov	r3, r2
 800946e:	009b      	lsls	r3, r3, #2
 8009470:	4413      	add	r3, r2
 8009472:	009a      	lsls	r2, r3, #2
 8009474:	441a      	add	r2, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009480:	4a22      	ldr	r2, [pc, #136]	@ (800950c <UART_SetConfig+0x118>)
 8009482:	fba2 2303 	umull	r2, r3, r2, r3
 8009486:	095b      	lsrs	r3, r3, #5
 8009488:	0119      	lsls	r1, r3, #4
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	4613      	mov	r3, r2
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4413      	add	r3, r2
 8009492:	009a      	lsls	r2, r3, #2
 8009494:	441a      	add	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	009b      	lsls	r3, r3, #2
 800949c:	fbb2 f2f3 	udiv	r2, r2, r3
 80094a0:	4b1a      	ldr	r3, [pc, #104]	@ (800950c <UART_SetConfig+0x118>)
 80094a2:	fba3 0302 	umull	r0, r3, r3, r2
 80094a6:	095b      	lsrs	r3, r3, #5
 80094a8:	2064      	movs	r0, #100	@ 0x64
 80094aa:	fb00 f303 	mul.w	r3, r0, r3
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	011b      	lsls	r3, r3, #4
 80094b2:	3332      	adds	r3, #50	@ 0x32
 80094b4:	4a15      	ldr	r2, [pc, #84]	@ (800950c <UART_SetConfig+0x118>)
 80094b6:	fba2 2303 	umull	r2, r3, r2, r3
 80094ba:	095b      	lsrs	r3, r3, #5
 80094bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80094c0:	4419      	add	r1, r3
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4613      	mov	r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	4413      	add	r3, r2
 80094ca:	009a      	lsls	r2, r3, #2
 80094cc:	441a      	add	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	685b      	ldr	r3, [r3, #4]
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80094d8:	4b0c      	ldr	r3, [pc, #48]	@ (800950c <UART_SetConfig+0x118>)
 80094da:	fba3 0302 	umull	r0, r3, r3, r2
 80094de:	095b      	lsrs	r3, r3, #5
 80094e0:	2064      	movs	r0, #100	@ 0x64
 80094e2:	fb00 f303 	mul.w	r3, r0, r3
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	3332      	adds	r3, #50	@ 0x32
 80094ec:	4a07      	ldr	r2, [pc, #28]	@ (800950c <UART_SetConfig+0x118>)
 80094ee:	fba2 2303 	umull	r2, r3, r2, r3
 80094f2:	095b      	lsrs	r3, r3, #5
 80094f4:	f003 020f 	and.w	r2, r3, #15
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	440a      	add	r2, r1
 80094fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009500:	bf00      	nop
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}
 8009508:	40013800 	.word	0x40013800
 800950c:	51eb851f 	.word	0x51eb851f

08009510 <__cvt>:
 8009510:	2b00      	cmp	r3, #0
 8009512:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009516:	461d      	mov	r5, r3
 8009518:	bfbb      	ittet	lt
 800951a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800951e:	461d      	movlt	r5, r3
 8009520:	2300      	movge	r3, #0
 8009522:	232d      	movlt	r3, #45	@ 0x2d
 8009524:	b088      	sub	sp, #32
 8009526:	4614      	mov	r4, r2
 8009528:	bfb8      	it	lt
 800952a:	4614      	movlt	r4, r2
 800952c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800952e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8009530:	7013      	strb	r3, [r2, #0]
 8009532:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009534:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8009538:	f023 0820 	bic.w	r8, r3, #32
 800953c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009540:	d005      	beq.n	800954e <__cvt+0x3e>
 8009542:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009546:	d100      	bne.n	800954a <__cvt+0x3a>
 8009548:	3601      	adds	r6, #1
 800954a:	2302      	movs	r3, #2
 800954c:	e000      	b.n	8009550 <__cvt+0x40>
 800954e:	2303      	movs	r3, #3
 8009550:	aa07      	add	r2, sp, #28
 8009552:	9204      	str	r2, [sp, #16]
 8009554:	aa06      	add	r2, sp, #24
 8009556:	e9cd a202 	strd	sl, r2, [sp, #8]
 800955a:	e9cd 3600 	strd	r3, r6, [sp]
 800955e:	4622      	mov	r2, r4
 8009560:	462b      	mov	r3, r5
 8009562:	f001 f8a1 	bl	800a6a8 <_dtoa_r>
 8009566:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800956a:	4607      	mov	r7, r0
 800956c:	d119      	bne.n	80095a2 <__cvt+0x92>
 800956e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009570:	07db      	lsls	r3, r3, #31
 8009572:	d50e      	bpl.n	8009592 <__cvt+0x82>
 8009574:	eb00 0906 	add.w	r9, r0, r6
 8009578:	2200      	movs	r2, #0
 800957a:	2300      	movs	r3, #0
 800957c:	4620      	mov	r0, r4
 800957e:	4629      	mov	r1, r5
 8009580:	f7f7 fa12 	bl	80009a8 <__aeabi_dcmpeq>
 8009584:	b108      	cbz	r0, 800958a <__cvt+0x7a>
 8009586:	f8cd 901c 	str.w	r9, [sp, #28]
 800958a:	2230      	movs	r2, #48	@ 0x30
 800958c:	9b07      	ldr	r3, [sp, #28]
 800958e:	454b      	cmp	r3, r9
 8009590:	d31e      	bcc.n	80095d0 <__cvt+0xc0>
 8009592:	4638      	mov	r0, r7
 8009594:	9b07      	ldr	r3, [sp, #28]
 8009596:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009598:	1bdb      	subs	r3, r3, r7
 800959a:	6013      	str	r3, [r2, #0]
 800959c:	b008      	add	sp, #32
 800959e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095a2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80095a6:	eb00 0906 	add.w	r9, r0, r6
 80095aa:	d1e5      	bne.n	8009578 <__cvt+0x68>
 80095ac:	7803      	ldrb	r3, [r0, #0]
 80095ae:	2b30      	cmp	r3, #48	@ 0x30
 80095b0:	d10a      	bne.n	80095c8 <__cvt+0xb8>
 80095b2:	2200      	movs	r2, #0
 80095b4:	2300      	movs	r3, #0
 80095b6:	4620      	mov	r0, r4
 80095b8:	4629      	mov	r1, r5
 80095ba:	f7f7 f9f5 	bl	80009a8 <__aeabi_dcmpeq>
 80095be:	b918      	cbnz	r0, 80095c8 <__cvt+0xb8>
 80095c0:	f1c6 0601 	rsb	r6, r6, #1
 80095c4:	f8ca 6000 	str.w	r6, [sl]
 80095c8:	f8da 3000 	ldr.w	r3, [sl]
 80095cc:	4499      	add	r9, r3
 80095ce:	e7d3      	b.n	8009578 <__cvt+0x68>
 80095d0:	1c59      	adds	r1, r3, #1
 80095d2:	9107      	str	r1, [sp, #28]
 80095d4:	701a      	strb	r2, [r3, #0]
 80095d6:	e7d9      	b.n	800958c <__cvt+0x7c>

080095d8 <__exponent>:
 80095d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095da:	2900      	cmp	r1, #0
 80095dc:	bfb6      	itet	lt
 80095de:	232d      	movlt	r3, #45	@ 0x2d
 80095e0:	232b      	movge	r3, #43	@ 0x2b
 80095e2:	4249      	neglt	r1, r1
 80095e4:	2909      	cmp	r1, #9
 80095e6:	7002      	strb	r2, [r0, #0]
 80095e8:	7043      	strb	r3, [r0, #1]
 80095ea:	dd29      	ble.n	8009640 <__exponent+0x68>
 80095ec:	f10d 0307 	add.w	r3, sp, #7
 80095f0:	461d      	mov	r5, r3
 80095f2:	270a      	movs	r7, #10
 80095f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80095f8:	461a      	mov	r2, r3
 80095fa:	fb07 1416 	mls	r4, r7, r6, r1
 80095fe:	3430      	adds	r4, #48	@ 0x30
 8009600:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009604:	460c      	mov	r4, r1
 8009606:	2c63      	cmp	r4, #99	@ 0x63
 8009608:	4631      	mov	r1, r6
 800960a:	f103 33ff 	add.w	r3, r3, #4294967295
 800960e:	dcf1      	bgt.n	80095f4 <__exponent+0x1c>
 8009610:	3130      	adds	r1, #48	@ 0x30
 8009612:	1e94      	subs	r4, r2, #2
 8009614:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009618:	4623      	mov	r3, r4
 800961a:	1c41      	adds	r1, r0, #1
 800961c:	42ab      	cmp	r3, r5
 800961e:	d30a      	bcc.n	8009636 <__exponent+0x5e>
 8009620:	f10d 0309 	add.w	r3, sp, #9
 8009624:	1a9b      	subs	r3, r3, r2
 8009626:	42ac      	cmp	r4, r5
 8009628:	bf88      	it	hi
 800962a:	2300      	movhi	r3, #0
 800962c:	3302      	adds	r3, #2
 800962e:	4403      	add	r3, r0
 8009630:	1a18      	subs	r0, r3, r0
 8009632:	b003      	add	sp, #12
 8009634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009636:	f813 6b01 	ldrb.w	r6, [r3], #1
 800963a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800963e:	e7ed      	b.n	800961c <__exponent+0x44>
 8009640:	2330      	movs	r3, #48	@ 0x30
 8009642:	3130      	adds	r1, #48	@ 0x30
 8009644:	7083      	strb	r3, [r0, #2]
 8009646:	70c1      	strb	r1, [r0, #3]
 8009648:	1d03      	adds	r3, r0, #4
 800964a:	e7f1      	b.n	8009630 <__exponent+0x58>

0800964c <_printf_float>:
 800964c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009650:	b091      	sub	sp, #68	@ 0x44
 8009652:	460c      	mov	r4, r1
 8009654:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009658:	4616      	mov	r6, r2
 800965a:	461f      	mov	r7, r3
 800965c:	4605      	mov	r5, r0
 800965e:	f000 ff01 	bl	800a464 <_localeconv_r>
 8009662:	6803      	ldr	r3, [r0, #0]
 8009664:	4618      	mov	r0, r3
 8009666:	9308      	str	r3, [sp, #32]
 8009668:	f7f6 fd72 	bl	8000150 <strlen>
 800966c:	2300      	movs	r3, #0
 800966e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009670:	f8d8 3000 	ldr.w	r3, [r8]
 8009674:	9009      	str	r0, [sp, #36]	@ 0x24
 8009676:	3307      	adds	r3, #7
 8009678:	f023 0307 	bic.w	r3, r3, #7
 800967c:	f103 0208 	add.w	r2, r3, #8
 8009680:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009684:	f8d4 b000 	ldr.w	fp, [r4]
 8009688:	f8c8 2000 	str.w	r2, [r8]
 800968c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009690:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009694:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009696:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800969a:	f04f 32ff 	mov.w	r2, #4294967295
 800969e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80096a6:	4b9c      	ldr	r3, [pc, #624]	@ (8009918 <_printf_float+0x2cc>)
 80096a8:	f7f7 f9b0 	bl	8000a0c <__aeabi_dcmpun>
 80096ac:	bb70      	cbnz	r0, 800970c <_printf_float+0xc0>
 80096ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80096b2:	f04f 32ff 	mov.w	r2, #4294967295
 80096b6:	4b98      	ldr	r3, [pc, #608]	@ (8009918 <_printf_float+0x2cc>)
 80096b8:	f7f7 f98a 	bl	80009d0 <__aeabi_dcmple>
 80096bc:	bb30      	cbnz	r0, 800970c <_printf_float+0xc0>
 80096be:	2200      	movs	r2, #0
 80096c0:	2300      	movs	r3, #0
 80096c2:	4640      	mov	r0, r8
 80096c4:	4649      	mov	r1, r9
 80096c6:	f7f7 f979 	bl	80009bc <__aeabi_dcmplt>
 80096ca:	b110      	cbz	r0, 80096d2 <_printf_float+0x86>
 80096cc:	232d      	movs	r3, #45	@ 0x2d
 80096ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096d2:	4a92      	ldr	r2, [pc, #584]	@ (800991c <_printf_float+0x2d0>)
 80096d4:	4b92      	ldr	r3, [pc, #584]	@ (8009920 <_printf_float+0x2d4>)
 80096d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80096da:	bf94      	ite	ls
 80096dc:	4690      	movls	r8, r2
 80096de:	4698      	movhi	r8, r3
 80096e0:	2303      	movs	r3, #3
 80096e2:	f04f 0900 	mov.w	r9, #0
 80096e6:	6123      	str	r3, [r4, #16]
 80096e8:	f02b 0304 	bic.w	r3, fp, #4
 80096ec:	6023      	str	r3, [r4, #0]
 80096ee:	4633      	mov	r3, r6
 80096f0:	4621      	mov	r1, r4
 80096f2:	4628      	mov	r0, r5
 80096f4:	9700      	str	r7, [sp, #0]
 80096f6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80096f8:	f000 f9d4 	bl	8009aa4 <_printf_common>
 80096fc:	3001      	adds	r0, #1
 80096fe:	f040 8090 	bne.w	8009822 <_printf_float+0x1d6>
 8009702:	f04f 30ff 	mov.w	r0, #4294967295
 8009706:	b011      	add	sp, #68	@ 0x44
 8009708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970c:	4642      	mov	r2, r8
 800970e:	464b      	mov	r3, r9
 8009710:	4640      	mov	r0, r8
 8009712:	4649      	mov	r1, r9
 8009714:	f7f7 f97a 	bl	8000a0c <__aeabi_dcmpun>
 8009718:	b148      	cbz	r0, 800972e <_printf_float+0xe2>
 800971a:	464b      	mov	r3, r9
 800971c:	2b00      	cmp	r3, #0
 800971e:	bfb8      	it	lt
 8009720:	232d      	movlt	r3, #45	@ 0x2d
 8009722:	4a80      	ldr	r2, [pc, #512]	@ (8009924 <_printf_float+0x2d8>)
 8009724:	bfb8      	it	lt
 8009726:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800972a:	4b7f      	ldr	r3, [pc, #508]	@ (8009928 <_printf_float+0x2dc>)
 800972c:	e7d3      	b.n	80096d6 <_printf_float+0x8a>
 800972e:	6863      	ldr	r3, [r4, #4]
 8009730:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009734:	1c5a      	adds	r2, r3, #1
 8009736:	d13f      	bne.n	80097b8 <_printf_float+0x16c>
 8009738:	2306      	movs	r3, #6
 800973a:	6063      	str	r3, [r4, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009742:	6023      	str	r3, [r4, #0]
 8009744:	9206      	str	r2, [sp, #24]
 8009746:	aa0e      	add	r2, sp, #56	@ 0x38
 8009748:	e9cd a204 	strd	sl, r2, [sp, #16]
 800974c:	aa0d      	add	r2, sp, #52	@ 0x34
 800974e:	9203      	str	r2, [sp, #12]
 8009750:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009754:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009758:	6863      	ldr	r3, [r4, #4]
 800975a:	4642      	mov	r2, r8
 800975c:	9300      	str	r3, [sp, #0]
 800975e:	4628      	mov	r0, r5
 8009760:	464b      	mov	r3, r9
 8009762:	910a      	str	r1, [sp, #40]	@ 0x28
 8009764:	f7ff fed4 	bl	8009510 <__cvt>
 8009768:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800976a:	4680      	mov	r8, r0
 800976c:	2947      	cmp	r1, #71	@ 0x47
 800976e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009770:	d128      	bne.n	80097c4 <_printf_float+0x178>
 8009772:	1cc8      	adds	r0, r1, #3
 8009774:	db02      	blt.n	800977c <_printf_float+0x130>
 8009776:	6863      	ldr	r3, [r4, #4]
 8009778:	4299      	cmp	r1, r3
 800977a:	dd40      	ble.n	80097fe <_printf_float+0x1b2>
 800977c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009780:	fa5f fa8a 	uxtb.w	sl, sl
 8009784:	4652      	mov	r2, sl
 8009786:	3901      	subs	r1, #1
 8009788:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800978c:	910d      	str	r1, [sp, #52]	@ 0x34
 800978e:	f7ff ff23 	bl	80095d8 <__exponent>
 8009792:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009794:	4681      	mov	r9, r0
 8009796:	1813      	adds	r3, r2, r0
 8009798:	2a01      	cmp	r2, #1
 800979a:	6123      	str	r3, [r4, #16]
 800979c:	dc02      	bgt.n	80097a4 <_printf_float+0x158>
 800979e:	6822      	ldr	r2, [r4, #0]
 80097a0:	07d2      	lsls	r2, r2, #31
 80097a2:	d501      	bpl.n	80097a8 <_printf_float+0x15c>
 80097a4:	3301      	adds	r3, #1
 80097a6:	6123      	str	r3, [r4, #16]
 80097a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d09e      	beq.n	80096ee <_printf_float+0xa2>
 80097b0:	232d      	movs	r3, #45	@ 0x2d
 80097b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097b6:	e79a      	b.n	80096ee <_printf_float+0xa2>
 80097b8:	2947      	cmp	r1, #71	@ 0x47
 80097ba:	d1bf      	bne.n	800973c <_printf_float+0xf0>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1bd      	bne.n	800973c <_printf_float+0xf0>
 80097c0:	2301      	movs	r3, #1
 80097c2:	e7ba      	b.n	800973a <_printf_float+0xee>
 80097c4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80097c8:	d9dc      	bls.n	8009784 <_printf_float+0x138>
 80097ca:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80097ce:	d118      	bne.n	8009802 <_printf_float+0x1b6>
 80097d0:	2900      	cmp	r1, #0
 80097d2:	6863      	ldr	r3, [r4, #4]
 80097d4:	dd0b      	ble.n	80097ee <_printf_float+0x1a2>
 80097d6:	6121      	str	r1, [r4, #16]
 80097d8:	b913      	cbnz	r3, 80097e0 <_printf_float+0x194>
 80097da:	6822      	ldr	r2, [r4, #0]
 80097dc:	07d0      	lsls	r0, r2, #31
 80097de:	d502      	bpl.n	80097e6 <_printf_float+0x19a>
 80097e0:	3301      	adds	r3, #1
 80097e2:	440b      	add	r3, r1
 80097e4:	6123      	str	r3, [r4, #16]
 80097e6:	f04f 0900 	mov.w	r9, #0
 80097ea:	65a1      	str	r1, [r4, #88]	@ 0x58
 80097ec:	e7dc      	b.n	80097a8 <_printf_float+0x15c>
 80097ee:	b913      	cbnz	r3, 80097f6 <_printf_float+0x1aa>
 80097f0:	6822      	ldr	r2, [r4, #0]
 80097f2:	07d2      	lsls	r2, r2, #31
 80097f4:	d501      	bpl.n	80097fa <_printf_float+0x1ae>
 80097f6:	3302      	adds	r3, #2
 80097f8:	e7f4      	b.n	80097e4 <_printf_float+0x198>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e7f2      	b.n	80097e4 <_printf_float+0x198>
 80097fe:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009804:	4299      	cmp	r1, r3
 8009806:	db05      	blt.n	8009814 <_printf_float+0x1c8>
 8009808:	6823      	ldr	r3, [r4, #0]
 800980a:	6121      	str	r1, [r4, #16]
 800980c:	07d8      	lsls	r0, r3, #31
 800980e:	d5ea      	bpl.n	80097e6 <_printf_float+0x19a>
 8009810:	1c4b      	adds	r3, r1, #1
 8009812:	e7e7      	b.n	80097e4 <_printf_float+0x198>
 8009814:	2900      	cmp	r1, #0
 8009816:	bfcc      	ite	gt
 8009818:	2201      	movgt	r2, #1
 800981a:	f1c1 0202 	rsble	r2, r1, #2
 800981e:	4413      	add	r3, r2
 8009820:	e7e0      	b.n	80097e4 <_printf_float+0x198>
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	055a      	lsls	r2, r3, #21
 8009826:	d407      	bmi.n	8009838 <_printf_float+0x1ec>
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	4642      	mov	r2, r8
 800982c:	4631      	mov	r1, r6
 800982e:	4628      	mov	r0, r5
 8009830:	47b8      	blx	r7
 8009832:	3001      	adds	r0, #1
 8009834:	d12b      	bne.n	800988e <_printf_float+0x242>
 8009836:	e764      	b.n	8009702 <_printf_float+0xb6>
 8009838:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800983c:	f240 80dc 	bls.w	80099f8 <_printf_float+0x3ac>
 8009840:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009844:	2200      	movs	r2, #0
 8009846:	2300      	movs	r3, #0
 8009848:	f7f7 f8ae 	bl	80009a8 <__aeabi_dcmpeq>
 800984c:	2800      	cmp	r0, #0
 800984e:	d033      	beq.n	80098b8 <_printf_float+0x26c>
 8009850:	2301      	movs	r3, #1
 8009852:	4631      	mov	r1, r6
 8009854:	4628      	mov	r0, r5
 8009856:	4a35      	ldr	r2, [pc, #212]	@ (800992c <_printf_float+0x2e0>)
 8009858:	47b8      	blx	r7
 800985a:	3001      	adds	r0, #1
 800985c:	f43f af51 	beq.w	8009702 <_printf_float+0xb6>
 8009860:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009864:	4543      	cmp	r3, r8
 8009866:	db02      	blt.n	800986e <_printf_float+0x222>
 8009868:	6823      	ldr	r3, [r4, #0]
 800986a:	07d8      	lsls	r0, r3, #31
 800986c:	d50f      	bpl.n	800988e <_printf_float+0x242>
 800986e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	f43f af42 	beq.w	8009702 <_printf_float+0xb6>
 800987e:	f04f 0900 	mov.w	r9, #0
 8009882:	f108 38ff 	add.w	r8, r8, #4294967295
 8009886:	f104 0a1a 	add.w	sl, r4, #26
 800988a:	45c8      	cmp	r8, r9
 800988c:	dc09      	bgt.n	80098a2 <_printf_float+0x256>
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	079b      	lsls	r3, r3, #30
 8009892:	f100 8102 	bmi.w	8009a9a <_printf_float+0x44e>
 8009896:	68e0      	ldr	r0, [r4, #12]
 8009898:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800989a:	4298      	cmp	r0, r3
 800989c:	bfb8      	it	lt
 800989e:	4618      	movlt	r0, r3
 80098a0:	e731      	b.n	8009706 <_printf_float+0xba>
 80098a2:	2301      	movs	r3, #1
 80098a4:	4652      	mov	r2, sl
 80098a6:	4631      	mov	r1, r6
 80098a8:	4628      	mov	r0, r5
 80098aa:	47b8      	blx	r7
 80098ac:	3001      	adds	r0, #1
 80098ae:	f43f af28 	beq.w	8009702 <_printf_float+0xb6>
 80098b2:	f109 0901 	add.w	r9, r9, #1
 80098b6:	e7e8      	b.n	800988a <_printf_float+0x23e>
 80098b8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	dc38      	bgt.n	8009930 <_printf_float+0x2e4>
 80098be:	2301      	movs	r3, #1
 80098c0:	4631      	mov	r1, r6
 80098c2:	4628      	mov	r0, r5
 80098c4:	4a19      	ldr	r2, [pc, #100]	@ (800992c <_printf_float+0x2e0>)
 80098c6:	47b8      	blx	r7
 80098c8:	3001      	adds	r0, #1
 80098ca:	f43f af1a 	beq.w	8009702 <_printf_float+0xb6>
 80098ce:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80098d2:	ea59 0303 	orrs.w	r3, r9, r3
 80098d6:	d102      	bne.n	80098de <_printf_float+0x292>
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	07d9      	lsls	r1, r3, #31
 80098dc:	d5d7      	bpl.n	800988e <_printf_float+0x242>
 80098de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098e2:	4631      	mov	r1, r6
 80098e4:	4628      	mov	r0, r5
 80098e6:	47b8      	blx	r7
 80098e8:	3001      	adds	r0, #1
 80098ea:	f43f af0a 	beq.w	8009702 <_printf_float+0xb6>
 80098ee:	f04f 0a00 	mov.w	sl, #0
 80098f2:	f104 0b1a 	add.w	fp, r4, #26
 80098f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098f8:	425b      	negs	r3, r3
 80098fa:	4553      	cmp	r3, sl
 80098fc:	dc01      	bgt.n	8009902 <_printf_float+0x2b6>
 80098fe:	464b      	mov	r3, r9
 8009900:	e793      	b.n	800982a <_printf_float+0x1de>
 8009902:	2301      	movs	r3, #1
 8009904:	465a      	mov	r2, fp
 8009906:	4631      	mov	r1, r6
 8009908:	4628      	mov	r0, r5
 800990a:	47b8      	blx	r7
 800990c:	3001      	adds	r0, #1
 800990e:	f43f aef8 	beq.w	8009702 <_printf_float+0xb6>
 8009912:	f10a 0a01 	add.w	sl, sl, #1
 8009916:	e7ee      	b.n	80098f6 <_printf_float+0x2aa>
 8009918:	7fefffff 	.word	0x7fefffff
 800991c:	0800f396 	.word	0x0800f396
 8009920:	0800f39a 	.word	0x0800f39a
 8009924:	0800f39e 	.word	0x0800f39e
 8009928:	0800f3a2 	.word	0x0800f3a2
 800992c:	0800f3a6 	.word	0x0800f3a6
 8009930:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009932:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009936:	4553      	cmp	r3, sl
 8009938:	bfa8      	it	ge
 800993a:	4653      	movge	r3, sl
 800993c:	2b00      	cmp	r3, #0
 800993e:	4699      	mov	r9, r3
 8009940:	dc36      	bgt.n	80099b0 <_printf_float+0x364>
 8009942:	f04f 0b00 	mov.w	fp, #0
 8009946:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800994a:	f104 021a 	add.w	r2, r4, #26
 800994e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009950:	930a      	str	r3, [sp, #40]	@ 0x28
 8009952:	eba3 0309 	sub.w	r3, r3, r9
 8009956:	455b      	cmp	r3, fp
 8009958:	dc31      	bgt.n	80099be <_printf_float+0x372>
 800995a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800995c:	459a      	cmp	sl, r3
 800995e:	dc3a      	bgt.n	80099d6 <_printf_float+0x38a>
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	07da      	lsls	r2, r3, #31
 8009964:	d437      	bmi.n	80099d6 <_printf_float+0x38a>
 8009966:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009968:	ebaa 0903 	sub.w	r9, sl, r3
 800996c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800996e:	ebaa 0303 	sub.w	r3, sl, r3
 8009972:	4599      	cmp	r9, r3
 8009974:	bfa8      	it	ge
 8009976:	4699      	movge	r9, r3
 8009978:	f1b9 0f00 	cmp.w	r9, #0
 800997c:	dc33      	bgt.n	80099e6 <_printf_float+0x39a>
 800997e:	f04f 0800 	mov.w	r8, #0
 8009982:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009986:	f104 0b1a 	add.w	fp, r4, #26
 800998a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800998c:	ebaa 0303 	sub.w	r3, sl, r3
 8009990:	eba3 0309 	sub.w	r3, r3, r9
 8009994:	4543      	cmp	r3, r8
 8009996:	f77f af7a 	ble.w	800988e <_printf_float+0x242>
 800999a:	2301      	movs	r3, #1
 800999c:	465a      	mov	r2, fp
 800999e:	4631      	mov	r1, r6
 80099a0:	4628      	mov	r0, r5
 80099a2:	47b8      	blx	r7
 80099a4:	3001      	adds	r0, #1
 80099a6:	f43f aeac 	beq.w	8009702 <_printf_float+0xb6>
 80099aa:	f108 0801 	add.w	r8, r8, #1
 80099ae:	e7ec      	b.n	800998a <_printf_float+0x33e>
 80099b0:	4642      	mov	r2, r8
 80099b2:	4631      	mov	r1, r6
 80099b4:	4628      	mov	r0, r5
 80099b6:	47b8      	blx	r7
 80099b8:	3001      	adds	r0, #1
 80099ba:	d1c2      	bne.n	8009942 <_printf_float+0x2f6>
 80099bc:	e6a1      	b.n	8009702 <_printf_float+0xb6>
 80099be:	2301      	movs	r3, #1
 80099c0:	4631      	mov	r1, r6
 80099c2:	4628      	mov	r0, r5
 80099c4:	920a      	str	r2, [sp, #40]	@ 0x28
 80099c6:	47b8      	blx	r7
 80099c8:	3001      	adds	r0, #1
 80099ca:	f43f ae9a 	beq.w	8009702 <_printf_float+0xb6>
 80099ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099d0:	f10b 0b01 	add.w	fp, fp, #1
 80099d4:	e7bb      	b.n	800994e <_printf_float+0x302>
 80099d6:	4631      	mov	r1, r6
 80099d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80099dc:	4628      	mov	r0, r5
 80099de:	47b8      	blx	r7
 80099e0:	3001      	adds	r0, #1
 80099e2:	d1c0      	bne.n	8009966 <_printf_float+0x31a>
 80099e4:	e68d      	b.n	8009702 <_printf_float+0xb6>
 80099e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099e8:	464b      	mov	r3, r9
 80099ea:	4631      	mov	r1, r6
 80099ec:	4628      	mov	r0, r5
 80099ee:	4442      	add	r2, r8
 80099f0:	47b8      	blx	r7
 80099f2:	3001      	adds	r0, #1
 80099f4:	d1c3      	bne.n	800997e <_printf_float+0x332>
 80099f6:	e684      	b.n	8009702 <_printf_float+0xb6>
 80099f8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80099fc:	f1ba 0f01 	cmp.w	sl, #1
 8009a00:	dc01      	bgt.n	8009a06 <_printf_float+0x3ba>
 8009a02:	07db      	lsls	r3, r3, #31
 8009a04:	d536      	bpl.n	8009a74 <_printf_float+0x428>
 8009a06:	2301      	movs	r3, #1
 8009a08:	4642      	mov	r2, r8
 8009a0a:	4631      	mov	r1, r6
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	47b8      	blx	r7
 8009a10:	3001      	adds	r0, #1
 8009a12:	f43f ae76 	beq.w	8009702 <_printf_float+0xb6>
 8009a16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	47b8      	blx	r7
 8009a20:	3001      	adds	r0, #1
 8009a22:	f43f ae6e 	beq.w	8009702 <_printf_float+0xb6>
 8009a26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a32:	f7f6 ffb9 	bl	80009a8 <__aeabi_dcmpeq>
 8009a36:	b9c0      	cbnz	r0, 8009a6a <_printf_float+0x41e>
 8009a38:	4653      	mov	r3, sl
 8009a3a:	f108 0201 	add.w	r2, r8, #1
 8009a3e:	4631      	mov	r1, r6
 8009a40:	4628      	mov	r0, r5
 8009a42:	47b8      	blx	r7
 8009a44:	3001      	adds	r0, #1
 8009a46:	d10c      	bne.n	8009a62 <_printf_float+0x416>
 8009a48:	e65b      	b.n	8009702 <_printf_float+0xb6>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	465a      	mov	r2, fp
 8009a4e:	4631      	mov	r1, r6
 8009a50:	4628      	mov	r0, r5
 8009a52:	47b8      	blx	r7
 8009a54:	3001      	adds	r0, #1
 8009a56:	f43f ae54 	beq.w	8009702 <_printf_float+0xb6>
 8009a5a:	f108 0801 	add.w	r8, r8, #1
 8009a5e:	45d0      	cmp	r8, sl
 8009a60:	dbf3      	blt.n	8009a4a <_printf_float+0x3fe>
 8009a62:	464b      	mov	r3, r9
 8009a64:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009a68:	e6e0      	b.n	800982c <_printf_float+0x1e0>
 8009a6a:	f04f 0800 	mov.w	r8, #0
 8009a6e:	f104 0b1a 	add.w	fp, r4, #26
 8009a72:	e7f4      	b.n	8009a5e <_printf_float+0x412>
 8009a74:	2301      	movs	r3, #1
 8009a76:	4642      	mov	r2, r8
 8009a78:	e7e1      	b.n	8009a3e <_printf_float+0x3f2>
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	464a      	mov	r2, r9
 8009a7e:	4631      	mov	r1, r6
 8009a80:	4628      	mov	r0, r5
 8009a82:	47b8      	blx	r7
 8009a84:	3001      	adds	r0, #1
 8009a86:	f43f ae3c 	beq.w	8009702 <_printf_float+0xb6>
 8009a8a:	f108 0801 	add.w	r8, r8, #1
 8009a8e:	68e3      	ldr	r3, [r4, #12]
 8009a90:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009a92:	1a5b      	subs	r3, r3, r1
 8009a94:	4543      	cmp	r3, r8
 8009a96:	dcf0      	bgt.n	8009a7a <_printf_float+0x42e>
 8009a98:	e6fd      	b.n	8009896 <_printf_float+0x24a>
 8009a9a:	f04f 0800 	mov.w	r8, #0
 8009a9e:	f104 0919 	add.w	r9, r4, #25
 8009aa2:	e7f4      	b.n	8009a8e <_printf_float+0x442>

08009aa4 <_printf_common>:
 8009aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa8:	4616      	mov	r6, r2
 8009aaa:	4698      	mov	r8, r3
 8009aac:	688a      	ldr	r2, [r1, #8]
 8009aae:	690b      	ldr	r3, [r1, #16]
 8009ab0:	4607      	mov	r7, r0
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	bfb8      	it	lt
 8009ab6:	4613      	movlt	r3, r2
 8009ab8:	6033      	str	r3, [r6, #0]
 8009aba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009abe:	460c      	mov	r4, r1
 8009ac0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ac4:	b10a      	cbz	r2, 8009aca <_printf_common+0x26>
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	6033      	str	r3, [r6, #0]
 8009aca:	6823      	ldr	r3, [r4, #0]
 8009acc:	0699      	lsls	r1, r3, #26
 8009ace:	bf42      	ittt	mi
 8009ad0:	6833      	ldrmi	r3, [r6, #0]
 8009ad2:	3302      	addmi	r3, #2
 8009ad4:	6033      	strmi	r3, [r6, #0]
 8009ad6:	6825      	ldr	r5, [r4, #0]
 8009ad8:	f015 0506 	ands.w	r5, r5, #6
 8009adc:	d106      	bne.n	8009aec <_printf_common+0x48>
 8009ade:	f104 0a19 	add.w	sl, r4, #25
 8009ae2:	68e3      	ldr	r3, [r4, #12]
 8009ae4:	6832      	ldr	r2, [r6, #0]
 8009ae6:	1a9b      	subs	r3, r3, r2
 8009ae8:	42ab      	cmp	r3, r5
 8009aea:	dc2b      	bgt.n	8009b44 <_printf_common+0xa0>
 8009aec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009af0:	6822      	ldr	r2, [r4, #0]
 8009af2:	3b00      	subs	r3, #0
 8009af4:	bf18      	it	ne
 8009af6:	2301      	movne	r3, #1
 8009af8:	0692      	lsls	r2, r2, #26
 8009afa:	d430      	bmi.n	8009b5e <_printf_common+0xba>
 8009afc:	4641      	mov	r1, r8
 8009afe:	4638      	mov	r0, r7
 8009b00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b04:	47c8      	blx	r9
 8009b06:	3001      	adds	r0, #1
 8009b08:	d023      	beq.n	8009b52 <_printf_common+0xae>
 8009b0a:	6823      	ldr	r3, [r4, #0]
 8009b0c:	6922      	ldr	r2, [r4, #16]
 8009b0e:	f003 0306 	and.w	r3, r3, #6
 8009b12:	2b04      	cmp	r3, #4
 8009b14:	bf14      	ite	ne
 8009b16:	2500      	movne	r5, #0
 8009b18:	6833      	ldreq	r3, [r6, #0]
 8009b1a:	f04f 0600 	mov.w	r6, #0
 8009b1e:	bf08      	it	eq
 8009b20:	68e5      	ldreq	r5, [r4, #12]
 8009b22:	f104 041a 	add.w	r4, r4, #26
 8009b26:	bf08      	it	eq
 8009b28:	1aed      	subeq	r5, r5, r3
 8009b2a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009b2e:	bf08      	it	eq
 8009b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b34:	4293      	cmp	r3, r2
 8009b36:	bfc4      	itt	gt
 8009b38:	1a9b      	subgt	r3, r3, r2
 8009b3a:	18ed      	addgt	r5, r5, r3
 8009b3c:	42b5      	cmp	r5, r6
 8009b3e:	d11a      	bne.n	8009b76 <_printf_common+0xd2>
 8009b40:	2000      	movs	r0, #0
 8009b42:	e008      	b.n	8009b56 <_printf_common+0xb2>
 8009b44:	2301      	movs	r3, #1
 8009b46:	4652      	mov	r2, sl
 8009b48:	4641      	mov	r1, r8
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	47c8      	blx	r9
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d103      	bne.n	8009b5a <_printf_common+0xb6>
 8009b52:	f04f 30ff 	mov.w	r0, #4294967295
 8009b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b5a:	3501      	adds	r5, #1
 8009b5c:	e7c1      	b.n	8009ae2 <_printf_common+0x3e>
 8009b5e:	2030      	movs	r0, #48	@ 0x30
 8009b60:	18e1      	adds	r1, r4, r3
 8009b62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b6c:	4422      	add	r2, r4
 8009b6e:	3302      	adds	r3, #2
 8009b70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b74:	e7c2      	b.n	8009afc <_printf_common+0x58>
 8009b76:	2301      	movs	r3, #1
 8009b78:	4622      	mov	r2, r4
 8009b7a:	4641      	mov	r1, r8
 8009b7c:	4638      	mov	r0, r7
 8009b7e:	47c8      	blx	r9
 8009b80:	3001      	adds	r0, #1
 8009b82:	d0e6      	beq.n	8009b52 <_printf_common+0xae>
 8009b84:	3601      	adds	r6, #1
 8009b86:	e7d9      	b.n	8009b3c <_printf_common+0x98>

08009b88 <_printf_i>:
 8009b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b8c:	7e0f      	ldrb	r7, [r1, #24]
 8009b8e:	4691      	mov	r9, r2
 8009b90:	2f78      	cmp	r7, #120	@ 0x78
 8009b92:	4680      	mov	r8, r0
 8009b94:	460c      	mov	r4, r1
 8009b96:	469a      	mov	sl, r3
 8009b98:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b9e:	d807      	bhi.n	8009bb0 <_printf_i+0x28>
 8009ba0:	2f62      	cmp	r7, #98	@ 0x62
 8009ba2:	d80a      	bhi.n	8009bba <_printf_i+0x32>
 8009ba4:	2f00      	cmp	r7, #0
 8009ba6:	f000 80d3 	beq.w	8009d50 <_printf_i+0x1c8>
 8009baa:	2f58      	cmp	r7, #88	@ 0x58
 8009bac:	f000 80ba 	beq.w	8009d24 <_printf_i+0x19c>
 8009bb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009bb8:	e03a      	b.n	8009c30 <_printf_i+0xa8>
 8009bba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009bbe:	2b15      	cmp	r3, #21
 8009bc0:	d8f6      	bhi.n	8009bb0 <_printf_i+0x28>
 8009bc2:	a101      	add	r1, pc, #4	@ (adr r1, 8009bc8 <_printf_i+0x40>)
 8009bc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009bc8:	08009c21 	.word	0x08009c21
 8009bcc:	08009c35 	.word	0x08009c35
 8009bd0:	08009bb1 	.word	0x08009bb1
 8009bd4:	08009bb1 	.word	0x08009bb1
 8009bd8:	08009bb1 	.word	0x08009bb1
 8009bdc:	08009bb1 	.word	0x08009bb1
 8009be0:	08009c35 	.word	0x08009c35
 8009be4:	08009bb1 	.word	0x08009bb1
 8009be8:	08009bb1 	.word	0x08009bb1
 8009bec:	08009bb1 	.word	0x08009bb1
 8009bf0:	08009bb1 	.word	0x08009bb1
 8009bf4:	08009d37 	.word	0x08009d37
 8009bf8:	08009c5f 	.word	0x08009c5f
 8009bfc:	08009cf1 	.word	0x08009cf1
 8009c00:	08009bb1 	.word	0x08009bb1
 8009c04:	08009bb1 	.word	0x08009bb1
 8009c08:	08009d59 	.word	0x08009d59
 8009c0c:	08009bb1 	.word	0x08009bb1
 8009c10:	08009c5f 	.word	0x08009c5f
 8009c14:	08009bb1 	.word	0x08009bb1
 8009c18:	08009bb1 	.word	0x08009bb1
 8009c1c:	08009cf9 	.word	0x08009cf9
 8009c20:	6833      	ldr	r3, [r6, #0]
 8009c22:	1d1a      	adds	r2, r3, #4
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	6032      	str	r2, [r6, #0]
 8009c28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c30:	2301      	movs	r3, #1
 8009c32:	e09e      	b.n	8009d72 <_printf_i+0x1ea>
 8009c34:	6833      	ldr	r3, [r6, #0]
 8009c36:	6820      	ldr	r0, [r4, #0]
 8009c38:	1d19      	adds	r1, r3, #4
 8009c3a:	6031      	str	r1, [r6, #0]
 8009c3c:	0606      	lsls	r6, r0, #24
 8009c3e:	d501      	bpl.n	8009c44 <_printf_i+0xbc>
 8009c40:	681d      	ldr	r5, [r3, #0]
 8009c42:	e003      	b.n	8009c4c <_printf_i+0xc4>
 8009c44:	0645      	lsls	r5, r0, #25
 8009c46:	d5fb      	bpl.n	8009c40 <_printf_i+0xb8>
 8009c48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009c4c:	2d00      	cmp	r5, #0
 8009c4e:	da03      	bge.n	8009c58 <_printf_i+0xd0>
 8009c50:	232d      	movs	r3, #45	@ 0x2d
 8009c52:	426d      	negs	r5, r5
 8009c54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c58:	230a      	movs	r3, #10
 8009c5a:	4859      	ldr	r0, [pc, #356]	@ (8009dc0 <_printf_i+0x238>)
 8009c5c:	e011      	b.n	8009c82 <_printf_i+0xfa>
 8009c5e:	6821      	ldr	r1, [r4, #0]
 8009c60:	6833      	ldr	r3, [r6, #0]
 8009c62:	0608      	lsls	r0, r1, #24
 8009c64:	f853 5b04 	ldr.w	r5, [r3], #4
 8009c68:	d402      	bmi.n	8009c70 <_printf_i+0xe8>
 8009c6a:	0649      	lsls	r1, r1, #25
 8009c6c:	bf48      	it	mi
 8009c6e:	b2ad      	uxthmi	r5, r5
 8009c70:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c72:	6033      	str	r3, [r6, #0]
 8009c74:	bf14      	ite	ne
 8009c76:	230a      	movne	r3, #10
 8009c78:	2308      	moveq	r3, #8
 8009c7a:	4851      	ldr	r0, [pc, #324]	@ (8009dc0 <_printf_i+0x238>)
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c82:	6866      	ldr	r6, [r4, #4]
 8009c84:	2e00      	cmp	r6, #0
 8009c86:	bfa8      	it	ge
 8009c88:	6821      	ldrge	r1, [r4, #0]
 8009c8a:	60a6      	str	r6, [r4, #8]
 8009c8c:	bfa4      	itt	ge
 8009c8e:	f021 0104 	bicge.w	r1, r1, #4
 8009c92:	6021      	strge	r1, [r4, #0]
 8009c94:	b90d      	cbnz	r5, 8009c9a <_printf_i+0x112>
 8009c96:	2e00      	cmp	r6, #0
 8009c98:	d04b      	beq.n	8009d32 <_printf_i+0x1aa>
 8009c9a:	4616      	mov	r6, r2
 8009c9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ca0:	fb03 5711 	mls	r7, r3, r1, r5
 8009ca4:	5dc7      	ldrb	r7, [r0, r7]
 8009ca6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009caa:	462f      	mov	r7, r5
 8009cac:	42bb      	cmp	r3, r7
 8009cae:	460d      	mov	r5, r1
 8009cb0:	d9f4      	bls.n	8009c9c <_printf_i+0x114>
 8009cb2:	2b08      	cmp	r3, #8
 8009cb4:	d10b      	bne.n	8009cce <_printf_i+0x146>
 8009cb6:	6823      	ldr	r3, [r4, #0]
 8009cb8:	07df      	lsls	r7, r3, #31
 8009cba:	d508      	bpl.n	8009cce <_printf_i+0x146>
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	6861      	ldr	r1, [r4, #4]
 8009cc0:	4299      	cmp	r1, r3
 8009cc2:	bfde      	ittt	le
 8009cc4:	2330      	movle	r3, #48	@ 0x30
 8009cc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009cca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009cce:	1b92      	subs	r2, r2, r6
 8009cd0:	6122      	str	r2, [r4, #16]
 8009cd2:	464b      	mov	r3, r9
 8009cd4:	4621      	mov	r1, r4
 8009cd6:	4640      	mov	r0, r8
 8009cd8:	f8cd a000 	str.w	sl, [sp]
 8009cdc:	aa03      	add	r2, sp, #12
 8009cde:	f7ff fee1 	bl	8009aa4 <_printf_common>
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	d14a      	bne.n	8009d7c <_printf_i+0x1f4>
 8009ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cea:	b004      	add	sp, #16
 8009cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cf0:	6823      	ldr	r3, [r4, #0]
 8009cf2:	f043 0320 	orr.w	r3, r3, #32
 8009cf6:	6023      	str	r3, [r4, #0]
 8009cf8:	2778      	movs	r7, #120	@ 0x78
 8009cfa:	4832      	ldr	r0, [pc, #200]	@ (8009dc4 <_printf_i+0x23c>)
 8009cfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d00:	6823      	ldr	r3, [r4, #0]
 8009d02:	6831      	ldr	r1, [r6, #0]
 8009d04:	061f      	lsls	r7, r3, #24
 8009d06:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d0a:	d402      	bmi.n	8009d12 <_printf_i+0x18a>
 8009d0c:	065f      	lsls	r7, r3, #25
 8009d0e:	bf48      	it	mi
 8009d10:	b2ad      	uxthmi	r5, r5
 8009d12:	6031      	str	r1, [r6, #0]
 8009d14:	07d9      	lsls	r1, r3, #31
 8009d16:	bf44      	itt	mi
 8009d18:	f043 0320 	orrmi.w	r3, r3, #32
 8009d1c:	6023      	strmi	r3, [r4, #0]
 8009d1e:	b11d      	cbz	r5, 8009d28 <_printf_i+0x1a0>
 8009d20:	2310      	movs	r3, #16
 8009d22:	e7ab      	b.n	8009c7c <_printf_i+0xf4>
 8009d24:	4826      	ldr	r0, [pc, #152]	@ (8009dc0 <_printf_i+0x238>)
 8009d26:	e7e9      	b.n	8009cfc <_printf_i+0x174>
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	f023 0320 	bic.w	r3, r3, #32
 8009d2e:	6023      	str	r3, [r4, #0]
 8009d30:	e7f6      	b.n	8009d20 <_printf_i+0x198>
 8009d32:	4616      	mov	r6, r2
 8009d34:	e7bd      	b.n	8009cb2 <_printf_i+0x12a>
 8009d36:	6833      	ldr	r3, [r6, #0]
 8009d38:	6825      	ldr	r5, [r4, #0]
 8009d3a:	1d18      	adds	r0, r3, #4
 8009d3c:	6961      	ldr	r1, [r4, #20]
 8009d3e:	6030      	str	r0, [r6, #0]
 8009d40:	062e      	lsls	r6, r5, #24
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	d501      	bpl.n	8009d4a <_printf_i+0x1c2>
 8009d46:	6019      	str	r1, [r3, #0]
 8009d48:	e002      	b.n	8009d50 <_printf_i+0x1c8>
 8009d4a:	0668      	lsls	r0, r5, #25
 8009d4c:	d5fb      	bpl.n	8009d46 <_printf_i+0x1be>
 8009d4e:	8019      	strh	r1, [r3, #0]
 8009d50:	2300      	movs	r3, #0
 8009d52:	4616      	mov	r6, r2
 8009d54:	6123      	str	r3, [r4, #16]
 8009d56:	e7bc      	b.n	8009cd2 <_printf_i+0x14a>
 8009d58:	6833      	ldr	r3, [r6, #0]
 8009d5a:	2100      	movs	r1, #0
 8009d5c:	1d1a      	adds	r2, r3, #4
 8009d5e:	6032      	str	r2, [r6, #0]
 8009d60:	681e      	ldr	r6, [r3, #0]
 8009d62:	6862      	ldr	r2, [r4, #4]
 8009d64:	4630      	mov	r0, r6
 8009d66:	f000 fbf4 	bl	800a552 <memchr>
 8009d6a:	b108      	cbz	r0, 8009d70 <_printf_i+0x1e8>
 8009d6c:	1b80      	subs	r0, r0, r6
 8009d6e:	6060      	str	r0, [r4, #4]
 8009d70:	6863      	ldr	r3, [r4, #4]
 8009d72:	6123      	str	r3, [r4, #16]
 8009d74:	2300      	movs	r3, #0
 8009d76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d7a:	e7aa      	b.n	8009cd2 <_printf_i+0x14a>
 8009d7c:	4632      	mov	r2, r6
 8009d7e:	4649      	mov	r1, r9
 8009d80:	4640      	mov	r0, r8
 8009d82:	6923      	ldr	r3, [r4, #16]
 8009d84:	47d0      	blx	sl
 8009d86:	3001      	adds	r0, #1
 8009d88:	d0ad      	beq.n	8009ce6 <_printf_i+0x15e>
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	079b      	lsls	r3, r3, #30
 8009d8e:	d413      	bmi.n	8009db8 <_printf_i+0x230>
 8009d90:	68e0      	ldr	r0, [r4, #12]
 8009d92:	9b03      	ldr	r3, [sp, #12]
 8009d94:	4298      	cmp	r0, r3
 8009d96:	bfb8      	it	lt
 8009d98:	4618      	movlt	r0, r3
 8009d9a:	e7a6      	b.n	8009cea <_printf_i+0x162>
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	4632      	mov	r2, r6
 8009da0:	4649      	mov	r1, r9
 8009da2:	4640      	mov	r0, r8
 8009da4:	47d0      	blx	sl
 8009da6:	3001      	adds	r0, #1
 8009da8:	d09d      	beq.n	8009ce6 <_printf_i+0x15e>
 8009daa:	3501      	adds	r5, #1
 8009dac:	68e3      	ldr	r3, [r4, #12]
 8009dae:	9903      	ldr	r1, [sp, #12]
 8009db0:	1a5b      	subs	r3, r3, r1
 8009db2:	42ab      	cmp	r3, r5
 8009db4:	dcf2      	bgt.n	8009d9c <_printf_i+0x214>
 8009db6:	e7eb      	b.n	8009d90 <_printf_i+0x208>
 8009db8:	2500      	movs	r5, #0
 8009dba:	f104 0619 	add.w	r6, r4, #25
 8009dbe:	e7f5      	b.n	8009dac <_printf_i+0x224>
 8009dc0:	0800f3a8 	.word	0x0800f3a8
 8009dc4:	0800f3b9 	.word	0x0800f3b9

08009dc8 <_scanf_float>:
 8009dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dcc:	b087      	sub	sp, #28
 8009dce:	9303      	str	r3, [sp, #12]
 8009dd0:	688b      	ldr	r3, [r1, #8]
 8009dd2:	4617      	mov	r7, r2
 8009dd4:	1e5a      	subs	r2, r3, #1
 8009dd6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009dda:	bf82      	ittt	hi
 8009ddc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009de0:	eb03 0b05 	addhi.w	fp, r3, r5
 8009de4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009de8:	460a      	mov	r2, r1
 8009dea:	f04f 0500 	mov.w	r5, #0
 8009dee:	bf88      	it	hi
 8009df0:	608b      	strhi	r3, [r1, #8]
 8009df2:	680b      	ldr	r3, [r1, #0]
 8009df4:	4680      	mov	r8, r0
 8009df6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009dfa:	f842 3b1c 	str.w	r3, [r2], #28
 8009dfe:	460c      	mov	r4, r1
 8009e00:	bf98      	it	ls
 8009e02:	f04f 0b00 	movls.w	fp, #0
 8009e06:	4616      	mov	r6, r2
 8009e08:	46aa      	mov	sl, r5
 8009e0a:	46a9      	mov	r9, r5
 8009e0c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009e10:	9201      	str	r2, [sp, #4]
 8009e12:	9502      	str	r5, [sp, #8]
 8009e14:	68a2      	ldr	r2, [r4, #8]
 8009e16:	b152      	cbz	r2, 8009e2e <_scanf_float+0x66>
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	781b      	ldrb	r3, [r3, #0]
 8009e1c:	2b4e      	cmp	r3, #78	@ 0x4e
 8009e1e:	d865      	bhi.n	8009eec <_scanf_float+0x124>
 8009e20:	2b40      	cmp	r3, #64	@ 0x40
 8009e22:	d83d      	bhi.n	8009ea0 <_scanf_float+0xd8>
 8009e24:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009e28:	b2c8      	uxtb	r0, r1
 8009e2a:	280e      	cmp	r0, #14
 8009e2c:	d93b      	bls.n	8009ea6 <_scanf_float+0xde>
 8009e2e:	f1b9 0f00 	cmp.w	r9, #0
 8009e32:	d003      	beq.n	8009e3c <_scanf_float+0x74>
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e3a:	6023      	str	r3, [r4, #0]
 8009e3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e40:	f1ba 0f01 	cmp.w	sl, #1
 8009e44:	f200 8118 	bhi.w	800a078 <_scanf_float+0x2b0>
 8009e48:	9b01      	ldr	r3, [sp, #4]
 8009e4a:	429e      	cmp	r6, r3
 8009e4c:	f200 8109 	bhi.w	800a062 <_scanf_float+0x29a>
 8009e50:	2001      	movs	r0, #1
 8009e52:	b007      	add	sp, #28
 8009e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e58:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009e5c:	2a0d      	cmp	r2, #13
 8009e5e:	d8e6      	bhi.n	8009e2e <_scanf_float+0x66>
 8009e60:	a101      	add	r1, pc, #4	@ (adr r1, 8009e68 <_scanf_float+0xa0>)
 8009e62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009e66:	bf00      	nop
 8009e68:	08009faf 	.word	0x08009faf
 8009e6c:	08009e2f 	.word	0x08009e2f
 8009e70:	08009e2f 	.word	0x08009e2f
 8009e74:	08009e2f 	.word	0x08009e2f
 8009e78:	0800a00f 	.word	0x0800a00f
 8009e7c:	08009fe7 	.word	0x08009fe7
 8009e80:	08009e2f 	.word	0x08009e2f
 8009e84:	08009e2f 	.word	0x08009e2f
 8009e88:	08009fbd 	.word	0x08009fbd
 8009e8c:	08009e2f 	.word	0x08009e2f
 8009e90:	08009e2f 	.word	0x08009e2f
 8009e94:	08009e2f 	.word	0x08009e2f
 8009e98:	08009e2f 	.word	0x08009e2f
 8009e9c:	08009f75 	.word	0x08009f75
 8009ea0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009ea4:	e7da      	b.n	8009e5c <_scanf_float+0x94>
 8009ea6:	290e      	cmp	r1, #14
 8009ea8:	d8c1      	bhi.n	8009e2e <_scanf_float+0x66>
 8009eaa:	a001      	add	r0, pc, #4	@ (adr r0, 8009eb0 <_scanf_float+0xe8>)
 8009eac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009eb0:	08009f65 	.word	0x08009f65
 8009eb4:	08009e2f 	.word	0x08009e2f
 8009eb8:	08009f65 	.word	0x08009f65
 8009ebc:	08009ffb 	.word	0x08009ffb
 8009ec0:	08009e2f 	.word	0x08009e2f
 8009ec4:	08009f0d 	.word	0x08009f0d
 8009ec8:	08009f4b 	.word	0x08009f4b
 8009ecc:	08009f4b 	.word	0x08009f4b
 8009ed0:	08009f4b 	.word	0x08009f4b
 8009ed4:	08009f4b 	.word	0x08009f4b
 8009ed8:	08009f4b 	.word	0x08009f4b
 8009edc:	08009f4b 	.word	0x08009f4b
 8009ee0:	08009f4b 	.word	0x08009f4b
 8009ee4:	08009f4b 	.word	0x08009f4b
 8009ee8:	08009f4b 	.word	0x08009f4b
 8009eec:	2b6e      	cmp	r3, #110	@ 0x6e
 8009eee:	d809      	bhi.n	8009f04 <_scanf_float+0x13c>
 8009ef0:	2b60      	cmp	r3, #96	@ 0x60
 8009ef2:	d8b1      	bhi.n	8009e58 <_scanf_float+0x90>
 8009ef4:	2b54      	cmp	r3, #84	@ 0x54
 8009ef6:	d07b      	beq.n	8009ff0 <_scanf_float+0x228>
 8009ef8:	2b59      	cmp	r3, #89	@ 0x59
 8009efa:	d198      	bne.n	8009e2e <_scanf_float+0x66>
 8009efc:	2d07      	cmp	r5, #7
 8009efe:	d196      	bne.n	8009e2e <_scanf_float+0x66>
 8009f00:	2508      	movs	r5, #8
 8009f02:	e02c      	b.n	8009f5e <_scanf_float+0x196>
 8009f04:	2b74      	cmp	r3, #116	@ 0x74
 8009f06:	d073      	beq.n	8009ff0 <_scanf_float+0x228>
 8009f08:	2b79      	cmp	r3, #121	@ 0x79
 8009f0a:	e7f6      	b.n	8009efa <_scanf_float+0x132>
 8009f0c:	6821      	ldr	r1, [r4, #0]
 8009f0e:	05c8      	lsls	r0, r1, #23
 8009f10:	d51b      	bpl.n	8009f4a <_scanf_float+0x182>
 8009f12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009f16:	6021      	str	r1, [r4, #0]
 8009f18:	f109 0901 	add.w	r9, r9, #1
 8009f1c:	f1bb 0f00 	cmp.w	fp, #0
 8009f20:	d003      	beq.n	8009f2a <_scanf_float+0x162>
 8009f22:	3201      	adds	r2, #1
 8009f24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009f28:	60a2      	str	r2, [r4, #8]
 8009f2a:	68a3      	ldr	r3, [r4, #8]
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	60a3      	str	r3, [r4, #8]
 8009f30:	6923      	ldr	r3, [r4, #16]
 8009f32:	3301      	adds	r3, #1
 8009f34:	6123      	str	r3, [r4, #16]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	607b      	str	r3, [r7, #4]
 8009f3e:	f340 8087 	ble.w	800a050 <_scanf_float+0x288>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	3301      	adds	r3, #1
 8009f46:	603b      	str	r3, [r7, #0]
 8009f48:	e764      	b.n	8009e14 <_scanf_float+0x4c>
 8009f4a:	eb1a 0105 	adds.w	r1, sl, r5
 8009f4e:	f47f af6e 	bne.w	8009e2e <_scanf_float+0x66>
 8009f52:	460d      	mov	r5, r1
 8009f54:	468a      	mov	sl, r1
 8009f56:	6822      	ldr	r2, [r4, #0]
 8009f58:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009f5c:	6022      	str	r2, [r4, #0]
 8009f5e:	f806 3b01 	strb.w	r3, [r6], #1
 8009f62:	e7e2      	b.n	8009f2a <_scanf_float+0x162>
 8009f64:	6822      	ldr	r2, [r4, #0]
 8009f66:	0610      	lsls	r0, r2, #24
 8009f68:	f57f af61 	bpl.w	8009e2e <_scanf_float+0x66>
 8009f6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009f70:	6022      	str	r2, [r4, #0]
 8009f72:	e7f4      	b.n	8009f5e <_scanf_float+0x196>
 8009f74:	f1ba 0f00 	cmp.w	sl, #0
 8009f78:	d10e      	bne.n	8009f98 <_scanf_float+0x1d0>
 8009f7a:	f1b9 0f00 	cmp.w	r9, #0
 8009f7e:	d10e      	bne.n	8009f9e <_scanf_float+0x1d6>
 8009f80:	6822      	ldr	r2, [r4, #0]
 8009f82:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009f86:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009f8a:	d108      	bne.n	8009f9e <_scanf_float+0x1d6>
 8009f8c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f90:	f04f 0a01 	mov.w	sl, #1
 8009f94:	6022      	str	r2, [r4, #0]
 8009f96:	e7e2      	b.n	8009f5e <_scanf_float+0x196>
 8009f98:	f1ba 0f02 	cmp.w	sl, #2
 8009f9c:	d055      	beq.n	800a04a <_scanf_float+0x282>
 8009f9e:	2d01      	cmp	r5, #1
 8009fa0:	d002      	beq.n	8009fa8 <_scanf_float+0x1e0>
 8009fa2:	2d04      	cmp	r5, #4
 8009fa4:	f47f af43 	bne.w	8009e2e <_scanf_float+0x66>
 8009fa8:	3501      	adds	r5, #1
 8009faa:	b2ed      	uxtb	r5, r5
 8009fac:	e7d7      	b.n	8009f5e <_scanf_float+0x196>
 8009fae:	f1ba 0f01 	cmp.w	sl, #1
 8009fb2:	f47f af3c 	bne.w	8009e2e <_scanf_float+0x66>
 8009fb6:	f04f 0a02 	mov.w	sl, #2
 8009fba:	e7d0      	b.n	8009f5e <_scanf_float+0x196>
 8009fbc:	b97d      	cbnz	r5, 8009fde <_scanf_float+0x216>
 8009fbe:	f1b9 0f00 	cmp.w	r9, #0
 8009fc2:	f47f af37 	bne.w	8009e34 <_scanf_float+0x6c>
 8009fc6:	6822      	ldr	r2, [r4, #0]
 8009fc8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009fcc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009fd0:	f040 8103 	bne.w	800a1da <_scanf_float+0x412>
 8009fd4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009fd8:	2501      	movs	r5, #1
 8009fda:	6022      	str	r2, [r4, #0]
 8009fdc:	e7bf      	b.n	8009f5e <_scanf_float+0x196>
 8009fde:	2d03      	cmp	r5, #3
 8009fe0:	d0e2      	beq.n	8009fa8 <_scanf_float+0x1e0>
 8009fe2:	2d05      	cmp	r5, #5
 8009fe4:	e7de      	b.n	8009fa4 <_scanf_float+0x1dc>
 8009fe6:	2d02      	cmp	r5, #2
 8009fe8:	f47f af21 	bne.w	8009e2e <_scanf_float+0x66>
 8009fec:	2503      	movs	r5, #3
 8009fee:	e7b6      	b.n	8009f5e <_scanf_float+0x196>
 8009ff0:	2d06      	cmp	r5, #6
 8009ff2:	f47f af1c 	bne.w	8009e2e <_scanf_float+0x66>
 8009ff6:	2507      	movs	r5, #7
 8009ff8:	e7b1      	b.n	8009f5e <_scanf_float+0x196>
 8009ffa:	6822      	ldr	r2, [r4, #0]
 8009ffc:	0591      	lsls	r1, r2, #22
 8009ffe:	f57f af16 	bpl.w	8009e2e <_scanf_float+0x66>
 800a002:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a006:	6022      	str	r2, [r4, #0]
 800a008:	f8cd 9008 	str.w	r9, [sp, #8]
 800a00c:	e7a7      	b.n	8009f5e <_scanf_float+0x196>
 800a00e:	6822      	ldr	r2, [r4, #0]
 800a010:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a014:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a018:	d006      	beq.n	800a028 <_scanf_float+0x260>
 800a01a:	0550      	lsls	r0, r2, #21
 800a01c:	f57f af07 	bpl.w	8009e2e <_scanf_float+0x66>
 800a020:	f1b9 0f00 	cmp.w	r9, #0
 800a024:	f000 80d9 	beq.w	800a1da <_scanf_float+0x412>
 800a028:	0591      	lsls	r1, r2, #22
 800a02a:	bf58      	it	pl
 800a02c:	9902      	ldrpl	r1, [sp, #8]
 800a02e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a032:	bf58      	it	pl
 800a034:	eba9 0101 	subpl.w	r1, r9, r1
 800a038:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a03c:	f04f 0900 	mov.w	r9, #0
 800a040:	bf58      	it	pl
 800a042:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a046:	6022      	str	r2, [r4, #0]
 800a048:	e789      	b.n	8009f5e <_scanf_float+0x196>
 800a04a:	f04f 0a03 	mov.w	sl, #3
 800a04e:	e786      	b.n	8009f5e <_scanf_float+0x196>
 800a050:	4639      	mov	r1, r7
 800a052:	4640      	mov	r0, r8
 800a054:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a058:	4798      	blx	r3
 800a05a:	2800      	cmp	r0, #0
 800a05c:	f43f aeda 	beq.w	8009e14 <_scanf_float+0x4c>
 800a060:	e6e5      	b.n	8009e2e <_scanf_float+0x66>
 800a062:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a066:	463a      	mov	r2, r7
 800a068:	4640      	mov	r0, r8
 800a06a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a06e:	4798      	blx	r3
 800a070:	6923      	ldr	r3, [r4, #16]
 800a072:	3b01      	subs	r3, #1
 800a074:	6123      	str	r3, [r4, #16]
 800a076:	e6e7      	b.n	8009e48 <_scanf_float+0x80>
 800a078:	1e6b      	subs	r3, r5, #1
 800a07a:	2b06      	cmp	r3, #6
 800a07c:	d824      	bhi.n	800a0c8 <_scanf_float+0x300>
 800a07e:	2d02      	cmp	r5, #2
 800a080:	d836      	bhi.n	800a0f0 <_scanf_float+0x328>
 800a082:	9b01      	ldr	r3, [sp, #4]
 800a084:	429e      	cmp	r6, r3
 800a086:	f67f aee3 	bls.w	8009e50 <_scanf_float+0x88>
 800a08a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a08e:	463a      	mov	r2, r7
 800a090:	4640      	mov	r0, r8
 800a092:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a096:	4798      	blx	r3
 800a098:	6923      	ldr	r3, [r4, #16]
 800a09a:	3b01      	subs	r3, #1
 800a09c:	6123      	str	r3, [r4, #16]
 800a09e:	e7f0      	b.n	800a082 <_scanf_float+0x2ba>
 800a0a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a0a4:	463a      	mov	r2, r7
 800a0a6:	4640      	mov	r0, r8
 800a0a8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a0ac:	4798      	blx	r3
 800a0ae:	6923      	ldr	r3, [r4, #16]
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	6123      	str	r3, [r4, #16]
 800a0b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a0b8:	fa5f fa8a 	uxtb.w	sl, sl
 800a0bc:	f1ba 0f02 	cmp.w	sl, #2
 800a0c0:	d1ee      	bne.n	800a0a0 <_scanf_float+0x2d8>
 800a0c2:	3d03      	subs	r5, #3
 800a0c4:	b2ed      	uxtb	r5, r5
 800a0c6:	1b76      	subs	r6, r6, r5
 800a0c8:	6823      	ldr	r3, [r4, #0]
 800a0ca:	05da      	lsls	r2, r3, #23
 800a0cc:	d530      	bpl.n	800a130 <_scanf_float+0x368>
 800a0ce:	055b      	lsls	r3, r3, #21
 800a0d0:	d511      	bpl.n	800a0f6 <_scanf_float+0x32e>
 800a0d2:	9b01      	ldr	r3, [sp, #4]
 800a0d4:	429e      	cmp	r6, r3
 800a0d6:	f67f aebb 	bls.w	8009e50 <_scanf_float+0x88>
 800a0da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a0de:	463a      	mov	r2, r7
 800a0e0:	4640      	mov	r0, r8
 800a0e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a0e6:	4798      	blx	r3
 800a0e8:	6923      	ldr	r3, [r4, #16]
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	6123      	str	r3, [r4, #16]
 800a0ee:	e7f0      	b.n	800a0d2 <_scanf_float+0x30a>
 800a0f0:	46aa      	mov	sl, r5
 800a0f2:	46b3      	mov	fp, r6
 800a0f4:	e7de      	b.n	800a0b4 <_scanf_float+0x2ec>
 800a0f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a0fa:	6923      	ldr	r3, [r4, #16]
 800a0fc:	2965      	cmp	r1, #101	@ 0x65
 800a0fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800a102:	f106 35ff 	add.w	r5, r6, #4294967295
 800a106:	6123      	str	r3, [r4, #16]
 800a108:	d00c      	beq.n	800a124 <_scanf_float+0x35c>
 800a10a:	2945      	cmp	r1, #69	@ 0x45
 800a10c:	d00a      	beq.n	800a124 <_scanf_float+0x35c>
 800a10e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a112:	463a      	mov	r2, r7
 800a114:	4640      	mov	r0, r8
 800a116:	4798      	blx	r3
 800a118:	6923      	ldr	r3, [r4, #16]
 800a11a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a11e:	3b01      	subs	r3, #1
 800a120:	1eb5      	subs	r5, r6, #2
 800a122:	6123      	str	r3, [r4, #16]
 800a124:	463a      	mov	r2, r7
 800a126:	4640      	mov	r0, r8
 800a128:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a12c:	4798      	blx	r3
 800a12e:	462e      	mov	r6, r5
 800a130:	6822      	ldr	r2, [r4, #0]
 800a132:	f012 0210 	ands.w	r2, r2, #16
 800a136:	d001      	beq.n	800a13c <_scanf_float+0x374>
 800a138:	2000      	movs	r0, #0
 800a13a:	e68a      	b.n	8009e52 <_scanf_float+0x8a>
 800a13c:	7032      	strb	r2, [r6, #0]
 800a13e:	6823      	ldr	r3, [r4, #0]
 800a140:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a144:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a148:	d11c      	bne.n	800a184 <_scanf_float+0x3bc>
 800a14a:	9b02      	ldr	r3, [sp, #8]
 800a14c:	454b      	cmp	r3, r9
 800a14e:	eba3 0209 	sub.w	r2, r3, r9
 800a152:	d123      	bne.n	800a19c <_scanf_float+0x3d4>
 800a154:	2200      	movs	r2, #0
 800a156:	4640      	mov	r0, r8
 800a158:	9901      	ldr	r1, [sp, #4]
 800a15a:	f002 fc0d 	bl	800c978 <_strtod_r>
 800a15e:	9b03      	ldr	r3, [sp, #12]
 800a160:	6825      	ldr	r5, [r4, #0]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f015 0f02 	tst.w	r5, #2
 800a168:	4606      	mov	r6, r0
 800a16a:	460f      	mov	r7, r1
 800a16c:	f103 0204 	add.w	r2, r3, #4
 800a170:	d01f      	beq.n	800a1b2 <_scanf_float+0x3ea>
 800a172:	9903      	ldr	r1, [sp, #12]
 800a174:	600a      	str	r2, [r1, #0]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	e9c3 6700 	strd	r6, r7, [r3]
 800a17c:	68e3      	ldr	r3, [r4, #12]
 800a17e:	3301      	adds	r3, #1
 800a180:	60e3      	str	r3, [r4, #12]
 800a182:	e7d9      	b.n	800a138 <_scanf_float+0x370>
 800a184:	9b04      	ldr	r3, [sp, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d0e4      	beq.n	800a154 <_scanf_float+0x38c>
 800a18a:	9905      	ldr	r1, [sp, #20]
 800a18c:	230a      	movs	r3, #10
 800a18e:	4640      	mov	r0, r8
 800a190:	3101      	adds	r1, #1
 800a192:	f002 fc71 	bl	800ca78 <_strtol_r>
 800a196:	9b04      	ldr	r3, [sp, #16]
 800a198:	9e05      	ldr	r6, [sp, #20]
 800a19a:	1ac2      	subs	r2, r0, r3
 800a19c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a1a0:	429e      	cmp	r6, r3
 800a1a2:	bf28      	it	cs
 800a1a4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	490d      	ldr	r1, [pc, #52]	@ (800a1e0 <_scanf_float+0x418>)
 800a1ac:	f000 f8de 	bl	800a36c <siprintf>
 800a1b0:	e7d0      	b.n	800a154 <_scanf_float+0x38c>
 800a1b2:	076d      	lsls	r5, r5, #29
 800a1b4:	d4dd      	bmi.n	800a172 <_scanf_float+0x3aa>
 800a1b6:	9d03      	ldr	r5, [sp, #12]
 800a1b8:	602a      	str	r2, [r5, #0]
 800a1ba:	681d      	ldr	r5, [r3, #0]
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	f7f6 fc24 	bl	8000a0c <__aeabi_dcmpun>
 800a1c4:	b120      	cbz	r0, 800a1d0 <_scanf_float+0x408>
 800a1c6:	4807      	ldr	r0, [pc, #28]	@ (800a1e4 <_scanf_float+0x41c>)
 800a1c8:	f000 f9e0 	bl	800a58c <nanf>
 800a1cc:	6028      	str	r0, [r5, #0]
 800a1ce:	e7d5      	b.n	800a17c <_scanf_float+0x3b4>
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	4639      	mov	r1, r7
 800a1d4:	f7f6 fc78 	bl	8000ac8 <__aeabi_d2f>
 800a1d8:	e7f8      	b.n	800a1cc <_scanf_float+0x404>
 800a1da:	f04f 0900 	mov.w	r9, #0
 800a1de:	e62d      	b.n	8009e3c <_scanf_float+0x74>
 800a1e0:	0800f3ca 	.word	0x0800f3ca
 800a1e4:	0800f765 	.word	0x0800f765

0800a1e8 <std>:
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	b510      	push	{r4, lr}
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	e9c0 3300 	strd	r3, r3, [r0]
 800a1f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1f6:	6083      	str	r3, [r0, #8]
 800a1f8:	8181      	strh	r1, [r0, #12]
 800a1fa:	6643      	str	r3, [r0, #100]	@ 0x64
 800a1fc:	81c2      	strh	r2, [r0, #14]
 800a1fe:	6183      	str	r3, [r0, #24]
 800a200:	4619      	mov	r1, r3
 800a202:	2208      	movs	r2, #8
 800a204:	305c      	adds	r0, #92	@ 0x5c
 800a206:	f000 f924 	bl	800a452 <memset>
 800a20a:	4b0d      	ldr	r3, [pc, #52]	@ (800a240 <std+0x58>)
 800a20c:	6224      	str	r4, [r4, #32]
 800a20e:	6263      	str	r3, [r4, #36]	@ 0x24
 800a210:	4b0c      	ldr	r3, [pc, #48]	@ (800a244 <std+0x5c>)
 800a212:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a214:	4b0c      	ldr	r3, [pc, #48]	@ (800a248 <std+0x60>)
 800a216:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a218:	4b0c      	ldr	r3, [pc, #48]	@ (800a24c <std+0x64>)
 800a21a:	6323      	str	r3, [r4, #48]	@ 0x30
 800a21c:	4b0c      	ldr	r3, [pc, #48]	@ (800a250 <std+0x68>)
 800a21e:	429c      	cmp	r4, r3
 800a220:	d006      	beq.n	800a230 <std+0x48>
 800a222:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a226:	4294      	cmp	r4, r2
 800a228:	d002      	beq.n	800a230 <std+0x48>
 800a22a:	33d0      	adds	r3, #208	@ 0xd0
 800a22c:	429c      	cmp	r4, r3
 800a22e:	d105      	bne.n	800a23c <std+0x54>
 800a230:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a238:	f000 b988 	b.w	800a54c <__retarget_lock_init_recursive>
 800a23c:	bd10      	pop	{r4, pc}
 800a23e:	bf00      	nop
 800a240:	0800a3ad 	.word	0x0800a3ad
 800a244:	0800a3cf 	.word	0x0800a3cf
 800a248:	0800a407 	.word	0x0800a407
 800a24c:	0800a42b 	.word	0x0800a42b
 800a250:	200004a4 	.word	0x200004a4

0800a254 <stdio_exit_handler>:
 800a254:	4a02      	ldr	r2, [pc, #8]	@ (800a260 <stdio_exit_handler+0xc>)
 800a256:	4903      	ldr	r1, [pc, #12]	@ (800a264 <stdio_exit_handler+0x10>)
 800a258:	4803      	ldr	r0, [pc, #12]	@ (800a268 <stdio_exit_handler+0x14>)
 800a25a:	f000 b869 	b.w	800a330 <_fwalk_sglue>
 800a25e:	bf00      	nop
 800a260:	20000054 	.word	0x20000054
 800a264:	0800ce2d 	.word	0x0800ce2d
 800a268:	20000064 	.word	0x20000064

0800a26c <cleanup_stdio>:
 800a26c:	6841      	ldr	r1, [r0, #4]
 800a26e:	4b0c      	ldr	r3, [pc, #48]	@ (800a2a0 <cleanup_stdio+0x34>)
 800a270:	b510      	push	{r4, lr}
 800a272:	4299      	cmp	r1, r3
 800a274:	4604      	mov	r4, r0
 800a276:	d001      	beq.n	800a27c <cleanup_stdio+0x10>
 800a278:	f002 fdd8 	bl	800ce2c <_fflush_r>
 800a27c:	68a1      	ldr	r1, [r4, #8]
 800a27e:	4b09      	ldr	r3, [pc, #36]	@ (800a2a4 <cleanup_stdio+0x38>)
 800a280:	4299      	cmp	r1, r3
 800a282:	d002      	beq.n	800a28a <cleanup_stdio+0x1e>
 800a284:	4620      	mov	r0, r4
 800a286:	f002 fdd1 	bl	800ce2c <_fflush_r>
 800a28a:	68e1      	ldr	r1, [r4, #12]
 800a28c:	4b06      	ldr	r3, [pc, #24]	@ (800a2a8 <cleanup_stdio+0x3c>)
 800a28e:	4299      	cmp	r1, r3
 800a290:	d004      	beq.n	800a29c <cleanup_stdio+0x30>
 800a292:	4620      	mov	r0, r4
 800a294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a298:	f002 bdc8 	b.w	800ce2c <_fflush_r>
 800a29c:	bd10      	pop	{r4, pc}
 800a29e:	bf00      	nop
 800a2a0:	200004a4 	.word	0x200004a4
 800a2a4:	2000050c 	.word	0x2000050c
 800a2a8:	20000574 	.word	0x20000574

0800a2ac <global_stdio_init.part.0>:
 800a2ac:	b510      	push	{r4, lr}
 800a2ae:	4b0b      	ldr	r3, [pc, #44]	@ (800a2dc <global_stdio_init.part.0+0x30>)
 800a2b0:	4c0b      	ldr	r4, [pc, #44]	@ (800a2e0 <global_stdio_init.part.0+0x34>)
 800a2b2:	4a0c      	ldr	r2, [pc, #48]	@ (800a2e4 <global_stdio_init.part.0+0x38>)
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	601a      	str	r2, [r3, #0]
 800a2b8:	2104      	movs	r1, #4
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f7ff ff94 	bl	800a1e8 <std>
 800a2c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	2109      	movs	r1, #9
 800a2c8:	f7ff ff8e 	bl	800a1e8 <std>
 800a2cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a2d0:	2202      	movs	r2, #2
 800a2d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2d6:	2112      	movs	r1, #18
 800a2d8:	f7ff bf86 	b.w	800a1e8 <std>
 800a2dc:	200005dc 	.word	0x200005dc
 800a2e0:	200004a4 	.word	0x200004a4
 800a2e4:	0800a255 	.word	0x0800a255

0800a2e8 <__sfp_lock_acquire>:
 800a2e8:	4801      	ldr	r0, [pc, #4]	@ (800a2f0 <__sfp_lock_acquire+0x8>)
 800a2ea:	f000 b930 	b.w	800a54e <__retarget_lock_acquire_recursive>
 800a2ee:	bf00      	nop
 800a2f0:	200005e5 	.word	0x200005e5

0800a2f4 <__sfp_lock_release>:
 800a2f4:	4801      	ldr	r0, [pc, #4]	@ (800a2fc <__sfp_lock_release+0x8>)
 800a2f6:	f000 b92b 	b.w	800a550 <__retarget_lock_release_recursive>
 800a2fa:	bf00      	nop
 800a2fc:	200005e5 	.word	0x200005e5

0800a300 <__sinit>:
 800a300:	b510      	push	{r4, lr}
 800a302:	4604      	mov	r4, r0
 800a304:	f7ff fff0 	bl	800a2e8 <__sfp_lock_acquire>
 800a308:	6a23      	ldr	r3, [r4, #32]
 800a30a:	b11b      	cbz	r3, 800a314 <__sinit+0x14>
 800a30c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a310:	f7ff bff0 	b.w	800a2f4 <__sfp_lock_release>
 800a314:	4b04      	ldr	r3, [pc, #16]	@ (800a328 <__sinit+0x28>)
 800a316:	6223      	str	r3, [r4, #32]
 800a318:	4b04      	ldr	r3, [pc, #16]	@ (800a32c <__sinit+0x2c>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d1f5      	bne.n	800a30c <__sinit+0xc>
 800a320:	f7ff ffc4 	bl	800a2ac <global_stdio_init.part.0>
 800a324:	e7f2      	b.n	800a30c <__sinit+0xc>
 800a326:	bf00      	nop
 800a328:	0800a26d 	.word	0x0800a26d
 800a32c:	200005dc 	.word	0x200005dc

0800a330 <_fwalk_sglue>:
 800a330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a334:	4607      	mov	r7, r0
 800a336:	4688      	mov	r8, r1
 800a338:	4614      	mov	r4, r2
 800a33a:	2600      	movs	r6, #0
 800a33c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a340:	f1b9 0901 	subs.w	r9, r9, #1
 800a344:	d505      	bpl.n	800a352 <_fwalk_sglue+0x22>
 800a346:	6824      	ldr	r4, [r4, #0]
 800a348:	2c00      	cmp	r4, #0
 800a34a:	d1f7      	bne.n	800a33c <_fwalk_sglue+0xc>
 800a34c:	4630      	mov	r0, r6
 800a34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a352:	89ab      	ldrh	r3, [r5, #12]
 800a354:	2b01      	cmp	r3, #1
 800a356:	d907      	bls.n	800a368 <_fwalk_sglue+0x38>
 800a358:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a35c:	3301      	adds	r3, #1
 800a35e:	d003      	beq.n	800a368 <_fwalk_sglue+0x38>
 800a360:	4629      	mov	r1, r5
 800a362:	4638      	mov	r0, r7
 800a364:	47c0      	blx	r8
 800a366:	4306      	orrs	r6, r0
 800a368:	3568      	adds	r5, #104	@ 0x68
 800a36a:	e7e9      	b.n	800a340 <_fwalk_sglue+0x10>

0800a36c <siprintf>:
 800a36c:	b40e      	push	{r1, r2, r3}
 800a36e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a372:	b500      	push	{lr}
 800a374:	b09c      	sub	sp, #112	@ 0x70
 800a376:	ab1d      	add	r3, sp, #116	@ 0x74
 800a378:	9002      	str	r0, [sp, #8]
 800a37a:	9006      	str	r0, [sp, #24]
 800a37c:	9107      	str	r1, [sp, #28]
 800a37e:	9104      	str	r1, [sp, #16]
 800a380:	4808      	ldr	r0, [pc, #32]	@ (800a3a4 <siprintf+0x38>)
 800a382:	4909      	ldr	r1, [pc, #36]	@ (800a3a8 <siprintf+0x3c>)
 800a384:	f853 2b04 	ldr.w	r2, [r3], #4
 800a388:	9105      	str	r1, [sp, #20]
 800a38a:	6800      	ldr	r0, [r0, #0]
 800a38c:	a902      	add	r1, sp, #8
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	f002 fbd0 	bl	800cb34 <_svfiprintf_r>
 800a394:	2200      	movs	r2, #0
 800a396:	9b02      	ldr	r3, [sp, #8]
 800a398:	701a      	strb	r2, [r3, #0]
 800a39a:	b01c      	add	sp, #112	@ 0x70
 800a39c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3a0:	b003      	add	sp, #12
 800a3a2:	4770      	bx	lr
 800a3a4:	20000060 	.word	0x20000060
 800a3a8:	ffff0208 	.word	0xffff0208

0800a3ac <__sread>:
 800a3ac:	b510      	push	{r4, lr}
 800a3ae:	460c      	mov	r4, r1
 800a3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3b4:	f000 f87c 	bl	800a4b0 <_read_r>
 800a3b8:	2800      	cmp	r0, #0
 800a3ba:	bfab      	itete	ge
 800a3bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3be:	89a3      	ldrhlt	r3, [r4, #12]
 800a3c0:	181b      	addge	r3, r3, r0
 800a3c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a3c6:	bfac      	ite	ge
 800a3c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a3ca:	81a3      	strhlt	r3, [r4, #12]
 800a3cc:	bd10      	pop	{r4, pc}

0800a3ce <__swrite>:
 800a3ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d2:	461f      	mov	r7, r3
 800a3d4:	898b      	ldrh	r3, [r1, #12]
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	05db      	lsls	r3, r3, #23
 800a3da:	460c      	mov	r4, r1
 800a3dc:	4616      	mov	r6, r2
 800a3de:	d505      	bpl.n	800a3ec <__swrite+0x1e>
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e8:	f000 f850 	bl	800a48c <_lseek_r>
 800a3ec:	89a3      	ldrh	r3, [r4, #12]
 800a3ee:	4632      	mov	r2, r6
 800a3f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3f4:	81a3      	strh	r3, [r4, #12]
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	463b      	mov	r3, r7
 800a3fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a402:	f000 b867 	b.w	800a4d4 <_write_r>

0800a406 <__sseek>:
 800a406:	b510      	push	{r4, lr}
 800a408:	460c      	mov	r4, r1
 800a40a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a40e:	f000 f83d 	bl	800a48c <_lseek_r>
 800a412:	1c43      	adds	r3, r0, #1
 800a414:	89a3      	ldrh	r3, [r4, #12]
 800a416:	bf15      	itete	ne
 800a418:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a41a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a41e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a422:	81a3      	strheq	r3, [r4, #12]
 800a424:	bf18      	it	ne
 800a426:	81a3      	strhne	r3, [r4, #12]
 800a428:	bd10      	pop	{r4, pc}

0800a42a <__sclose>:
 800a42a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a42e:	f000 b81d 	b.w	800a46c <_close_r>

0800a432 <memcmp>:
 800a432:	b510      	push	{r4, lr}
 800a434:	3901      	subs	r1, #1
 800a436:	4402      	add	r2, r0
 800a438:	4290      	cmp	r0, r2
 800a43a:	d101      	bne.n	800a440 <memcmp+0xe>
 800a43c:	2000      	movs	r0, #0
 800a43e:	e005      	b.n	800a44c <memcmp+0x1a>
 800a440:	7803      	ldrb	r3, [r0, #0]
 800a442:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a446:	42a3      	cmp	r3, r4
 800a448:	d001      	beq.n	800a44e <memcmp+0x1c>
 800a44a:	1b18      	subs	r0, r3, r4
 800a44c:	bd10      	pop	{r4, pc}
 800a44e:	3001      	adds	r0, #1
 800a450:	e7f2      	b.n	800a438 <memcmp+0x6>

0800a452 <memset>:
 800a452:	4603      	mov	r3, r0
 800a454:	4402      	add	r2, r0
 800a456:	4293      	cmp	r3, r2
 800a458:	d100      	bne.n	800a45c <memset+0xa>
 800a45a:	4770      	bx	lr
 800a45c:	f803 1b01 	strb.w	r1, [r3], #1
 800a460:	e7f9      	b.n	800a456 <memset+0x4>
	...

0800a464 <_localeconv_r>:
 800a464:	4800      	ldr	r0, [pc, #0]	@ (800a468 <_localeconv_r+0x4>)
 800a466:	4770      	bx	lr
 800a468:	200001a0 	.word	0x200001a0

0800a46c <_close_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	2300      	movs	r3, #0
 800a470:	4d05      	ldr	r5, [pc, #20]	@ (800a488 <_close_r+0x1c>)
 800a472:	4604      	mov	r4, r0
 800a474:	4608      	mov	r0, r1
 800a476:	602b      	str	r3, [r5, #0]
 800a478:	f7fb fc45 	bl	8005d06 <_close>
 800a47c:	1c43      	adds	r3, r0, #1
 800a47e:	d102      	bne.n	800a486 <_close_r+0x1a>
 800a480:	682b      	ldr	r3, [r5, #0]
 800a482:	b103      	cbz	r3, 800a486 <_close_r+0x1a>
 800a484:	6023      	str	r3, [r4, #0]
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	200005e0 	.word	0x200005e0

0800a48c <_lseek_r>:
 800a48c:	b538      	push	{r3, r4, r5, lr}
 800a48e:	4604      	mov	r4, r0
 800a490:	4608      	mov	r0, r1
 800a492:	4611      	mov	r1, r2
 800a494:	2200      	movs	r2, #0
 800a496:	4d05      	ldr	r5, [pc, #20]	@ (800a4ac <_lseek_r+0x20>)
 800a498:	602a      	str	r2, [r5, #0]
 800a49a:	461a      	mov	r2, r3
 800a49c:	f7fb fc57 	bl	8005d4e <_lseek>
 800a4a0:	1c43      	adds	r3, r0, #1
 800a4a2:	d102      	bne.n	800a4aa <_lseek_r+0x1e>
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	b103      	cbz	r3, 800a4aa <_lseek_r+0x1e>
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	bd38      	pop	{r3, r4, r5, pc}
 800a4ac:	200005e0 	.word	0x200005e0

0800a4b0 <_read_r>:
 800a4b0:	b538      	push	{r3, r4, r5, lr}
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	4608      	mov	r0, r1
 800a4b6:	4611      	mov	r1, r2
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	4d05      	ldr	r5, [pc, #20]	@ (800a4d0 <_read_r+0x20>)
 800a4bc:	602a      	str	r2, [r5, #0]
 800a4be:	461a      	mov	r2, r3
 800a4c0:	f7fb fbe8 	bl	8005c94 <_read>
 800a4c4:	1c43      	adds	r3, r0, #1
 800a4c6:	d102      	bne.n	800a4ce <_read_r+0x1e>
 800a4c8:	682b      	ldr	r3, [r5, #0]
 800a4ca:	b103      	cbz	r3, 800a4ce <_read_r+0x1e>
 800a4cc:	6023      	str	r3, [r4, #0]
 800a4ce:	bd38      	pop	{r3, r4, r5, pc}
 800a4d0:	200005e0 	.word	0x200005e0

0800a4d4 <_write_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4608      	mov	r0, r1
 800a4da:	4611      	mov	r1, r2
 800a4dc:	2200      	movs	r2, #0
 800a4de:	4d05      	ldr	r5, [pc, #20]	@ (800a4f4 <_write_r+0x20>)
 800a4e0:	602a      	str	r2, [r5, #0]
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	f7fb fbf3 	bl	8005cce <_write>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_write_r+0x1e>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_write_r+0x1e>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	200005e0 	.word	0x200005e0

0800a4f8 <__errno>:
 800a4f8:	4b01      	ldr	r3, [pc, #4]	@ (800a500 <__errno+0x8>)
 800a4fa:	6818      	ldr	r0, [r3, #0]
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	20000060 	.word	0x20000060

0800a504 <__libc_init_array>:
 800a504:	b570      	push	{r4, r5, r6, lr}
 800a506:	2600      	movs	r6, #0
 800a508:	4d0c      	ldr	r5, [pc, #48]	@ (800a53c <__libc_init_array+0x38>)
 800a50a:	4c0d      	ldr	r4, [pc, #52]	@ (800a540 <__libc_init_array+0x3c>)
 800a50c:	1b64      	subs	r4, r4, r5
 800a50e:	10a4      	asrs	r4, r4, #2
 800a510:	42a6      	cmp	r6, r4
 800a512:	d109      	bne.n	800a528 <__libc_init_array+0x24>
 800a514:	f004 f8ce 	bl	800e6b4 <_init>
 800a518:	2600      	movs	r6, #0
 800a51a:	4d0a      	ldr	r5, [pc, #40]	@ (800a544 <__libc_init_array+0x40>)
 800a51c:	4c0a      	ldr	r4, [pc, #40]	@ (800a548 <__libc_init_array+0x44>)
 800a51e:	1b64      	subs	r4, r4, r5
 800a520:	10a4      	asrs	r4, r4, #2
 800a522:	42a6      	cmp	r6, r4
 800a524:	d105      	bne.n	800a532 <__libc_init_array+0x2e>
 800a526:	bd70      	pop	{r4, r5, r6, pc}
 800a528:	f855 3b04 	ldr.w	r3, [r5], #4
 800a52c:	4798      	blx	r3
 800a52e:	3601      	adds	r6, #1
 800a530:	e7ee      	b.n	800a510 <__libc_init_array+0xc>
 800a532:	f855 3b04 	ldr.w	r3, [r5], #4
 800a536:	4798      	blx	r3
 800a538:	3601      	adds	r6, #1
 800a53a:	e7f2      	b.n	800a522 <__libc_init_array+0x1e>
 800a53c:	0800f840 	.word	0x0800f840
 800a540:	0800f840 	.word	0x0800f840
 800a544:	0800f840 	.word	0x0800f840
 800a548:	0800f844 	.word	0x0800f844

0800a54c <__retarget_lock_init_recursive>:
 800a54c:	4770      	bx	lr

0800a54e <__retarget_lock_acquire_recursive>:
 800a54e:	4770      	bx	lr

0800a550 <__retarget_lock_release_recursive>:
 800a550:	4770      	bx	lr

0800a552 <memchr>:
 800a552:	4603      	mov	r3, r0
 800a554:	b510      	push	{r4, lr}
 800a556:	b2c9      	uxtb	r1, r1
 800a558:	4402      	add	r2, r0
 800a55a:	4293      	cmp	r3, r2
 800a55c:	4618      	mov	r0, r3
 800a55e:	d101      	bne.n	800a564 <memchr+0x12>
 800a560:	2000      	movs	r0, #0
 800a562:	e003      	b.n	800a56c <memchr+0x1a>
 800a564:	7804      	ldrb	r4, [r0, #0]
 800a566:	3301      	adds	r3, #1
 800a568:	428c      	cmp	r4, r1
 800a56a:	d1f6      	bne.n	800a55a <memchr+0x8>
 800a56c:	bd10      	pop	{r4, pc}

0800a56e <memcpy>:
 800a56e:	440a      	add	r2, r1
 800a570:	4291      	cmp	r1, r2
 800a572:	f100 33ff 	add.w	r3, r0, #4294967295
 800a576:	d100      	bne.n	800a57a <memcpy+0xc>
 800a578:	4770      	bx	lr
 800a57a:	b510      	push	{r4, lr}
 800a57c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a580:	4291      	cmp	r1, r2
 800a582:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a586:	d1f9      	bne.n	800a57c <memcpy+0xe>
 800a588:	bd10      	pop	{r4, pc}
	...

0800a58c <nanf>:
 800a58c:	4800      	ldr	r0, [pc, #0]	@ (800a590 <nanf+0x4>)
 800a58e:	4770      	bx	lr
 800a590:	7fc00000 	.word	0x7fc00000

0800a594 <quorem>:
 800a594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a598:	6903      	ldr	r3, [r0, #16]
 800a59a:	690c      	ldr	r4, [r1, #16]
 800a59c:	4607      	mov	r7, r0
 800a59e:	42a3      	cmp	r3, r4
 800a5a0:	db7e      	blt.n	800a6a0 <quorem+0x10c>
 800a5a2:	3c01      	subs	r4, #1
 800a5a4:	00a3      	lsls	r3, r4, #2
 800a5a6:	f100 0514 	add.w	r5, r0, #20
 800a5aa:	f101 0814 	add.w	r8, r1, #20
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5b4:	9301      	str	r3, [sp, #4]
 800a5b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5be:	3301      	adds	r3, #1
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5c6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5ca:	d32e      	bcc.n	800a62a <quorem+0x96>
 800a5cc:	f04f 0a00 	mov.w	sl, #0
 800a5d0:	46c4      	mov	ip, r8
 800a5d2:	46ae      	mov	lr, r5
 800a5d4:	46d3      	mov	fp, sl
 800a5d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a5da:	b298      	uxth	r0, r3
 800a5dc:	fb06 a000 	mla	r0, r6, r0, sl
 800a5e0:	0c1b      	lsrs	r3, r3, #16
 800a5e2:	0c02      	lsrs	r2, r0, #16
 800a5e4:	fb06 2303 	mla	r3, r6, r3, r2
 800a5e8:	f8de 2000 	ldr.w	r2, [lr]
 800a5ec:	b280      	uxth	r0, r0
 800a5ee:	b292      	uxth	r2, r2
 800a5f0:	1a12      	subs	r2, r2, r0
 800a5f2:	445a      	add	r2, fp
 800a5f4:	f8de 0000 	ldr.w	r0, [lr]
 800a5f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a602:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a606:	b292      	uxth	r2, r2
 800a608:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a60c:	45e1      	cmp	r9, ip
 800a60e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a612:	f84e 2b04 	str.w	r2, [lr], #4
 800a616:	d2de      	bcs.n	800a5d6 <quorem+0x42>
 800a618:	9b00      	ldr	r3, [sp, #0]
 800a61a:	58eb      	ldr	r3, [r5, r3]
 800a61c:	b92b      	cbnz	r3, 800a62a <quorem+0x96>
 800a61e:	9b01      	ldr	r3, [sp, #4]
 800a620:	3b04      	subs	r3, #4
 800a622:	429d      	cmp	r5, r3
 800a624:	461a      	mov	r2, r3
 800a626:	d32f      	bcc.n	800a688 <quorem+0xf4>
 800a628:	613c      	str	r4, [r7, #16]
 800a62a:	4638      	mov	r0, r7
 800a62c:	f001 f9c4 	bl	800b9b8 <__mcmp>
 800a630:	2800      	cmp	r0, #0
 800a632:	db25      	blt.n	800a680 <quorem+0xec>
 800a634:	4629      	mov	r1, r5
 800a636:	2000      	movs	r0, #0
 800a638:	f858 2b04 	ldr.w	r2, [r8], #4
 800a63c:	f8d1 c000 	ldr.w	ip, [r1]
 800a640:	fa1f fe82 	uxth.w	lr, r2
 800a644:	fa1f f38c 	uxth.w	r3, ip
 800a648:	eba3 030e 	sub.w	r3, r3, lr
 800a64c:	4403      	add	r3, r0
 800a64e:	0c12      	lsrs	r2, r2, #16
 800a650:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a654:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a658:	b29b      	uxth	r3, r3
 800a65a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a65e:	45c1      	cmp	r9, r8
 800a660:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a664:	f841 3b04 	str.w	r3, [r1], #4
 800a668:	d2e6      	bcs.n	800a638 <quorem+0xa4>
 800a66a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a66e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a672:	b922      	cbnz	r2, 800a67e <quorem+0xea>
 800a674:	3b04      	subs	r3, #4
 800a676:	429d      	cmp	r5, r3
 800a678:	461a      	mov	r2, r3
 800a67a:	d30b      	bcc.n	800a694 <quorem+0x100>
 800a67c:	613c      	str	r4, [r7, #16]
 800a67e:	3601      	adds	r6, #1
 800a680:	4630      	mov	r0, r6
 800a682:	b003      	add	sp, #12
 800a684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a688:	6812      	ldr	r2, [r2, #0]
 800a68a:	3b04      	subs	r3, #4
 800a68c:	2a00      	cmp	r2, #0
 800a68e:	d1cb      	bne.n	800a628 <quorem+0x94>
 800a690:	3c01      	subs	r4, #1
 800a692:	e7c6      	b.n	800a622 <quorem+0x8e>
 800a694:	6812      	ldr	r2, [r2, #0]
 800a696:	3b04      	subs	r3, #4
 800a698:	2a00      	cmp	r2, #0
 800a69a:	d1ef      	bne.n	800a67c <quorem+0xe8>
 800a69c:	3c01      	subs	r4, #1
 800a69e:	e7ea      	b.n	800a676 <quorem+0xe2>
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	e7ee      	b.n	800a682 <quorem+0xee>
 800a6a4:	0000      	movs	r0, r0
	...

0800a6a8 <_dtoa_r>:
 800a6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ac:	4614      	mov	r4, r2
 800a6ae:	461d      	mov	r5, r3
 800a6b0:	69c7      	ldr	r7, [r0, #28]
 800a6b2:	b097      	sub	sp, #92	@ 0x5c
 800a6b4:	4683      	mov	fp, r0
 800a6b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a6ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a6bc:	b97f      	cbnz	r7, 800a6de <_dtoa_r+0x36>
 800a6be:	2010      	movs	r0, #16
 800a6c0:	f000 fe02 	bl	800b2c8 <malloc>
 800a6c4:	4602      	mov	r2, r0
 800a6c6:	f8cb 001c 	str.w	r0, [fp, #28]
 800a6ca:	b920      	cbnz	r0, 800a6d6 <_dtoa_r+0x2e>
 800a6cc:	21ef      	movs	r1, #239	@ 0xef
 800a6ce:	4ba8      	ldr	r3, [pc, #672]	@ (800a970 <_dtoa_r+0x2c8>)
 800a6d0:	48a8      	ldr	r0, [pc, #672]	@ (800a974 <_dtoa_r+0x2cc>)
 800a6d2:	f002 fc15 	bl	800cf00 <__assert_func>
 800a6d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a6da:	6007      	str	r7, [r0, #0]
 800a6dc:	60c7      	str	r7, [r0, #12]
 800a6de:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6e2:	6819      	ldr	r1, [r3, #0]
 800a6e4:	b159      	cbz	r1, 800a6fe <_dtoa_r+0x56>
 800a6e6:	685a      	ldr	r2, [r3, #4]
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	4093      	lsls	r3, r2
 800a6ec:	604a      	str	r2, [r1, #4]
 800a6ee:	608b      	str	r3, [r1, #8]
 800a6f0:	4658      	mov	r0, fp
 800a6f2:	f000 fedf 	bl	800b4b4 <_Bfree>
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a6fc:	601a      	str	r2, [r3, #0]
 800a6fe:	1e2b      	subs	r3, r5, #0
 800a700:	bfaf      	iteee	ge
 800a702:	2300      	movge	r3, #0
 800a704:	2201      	movlt	r2, #1
 800a706:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a70a:	9303      	strlt	r3, [sp, #12]
 800a70c:	bfa8      	it	ge
 800a70e:	6033      	strge	r3, [r6, #0]
 800a710:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a714:	4b98      	ldr	r3, [pc, #608]	@ (800a978 <_dtoa_r+0x2d0>)
 800a716:	bfb8      	it	lt
 800a718:	6032      	strlt	r2, [r6, #0]
 800a71a:	ea33 0308 	bics.w	r3, r3, r8
 800a71e:	d112      	bne.n	800a746 <_dtoa_r+0x9e>
 800a720:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a724:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a726:	6013      	str	r3, [r2, #0]
 800a728:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a72c:	4323      	orrs	r3, r4
 800a72e:	f000 8550 	beq.w	800b1d2 <_dtoa_r+0xb2a>
 800a732:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a734:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800a97c <_dtoa_r+0x2d4>
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f000 8552 	beq.w	800b1e2 <_dtoa_r+0xb3a>
 800a73e:	f10a 0303 	add.w	r3, sl, #3
 800a742:	f000 bd4c 	b.w	800b1de <_dtoa_r+0xb36>
 800a746:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a74a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a74e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a752:	2200      	movs	r2, #0
 800a754:	2300      	movs	r3, #0
 800a756:	f7f6 f927 	bl	80009a8 <__aeabi_dcmpeq>
 800a75a:	4607      	mov	r7, r0
 800a75c:	b158      	cbz	r0, 800a776 <_dtoa_r+0xce>
 800a75e:	2301      	movs	r3, #1
 800a760:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a762:	6013      	str	r3, [r2, #0]
 800a764:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a766:	b113      	cbz	r3, 800a76e <_dtoa_r+0xc6>
 800a768:	4b85      	ldr	r3, [pc, #532]	@ (800a980 <_dtoa_r+0x2d8>)
 800a76a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a76c:	6013      	str	r3, [r2, #0]
 800a76e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800a984 <_dtoa_r+0x2dc>
 800a772:	f000 bd36 	b.w	800b1e2 <_dtoa_r+0xb3a>
 800a776:	ab14      	add	r3, sp, #80	@ 0x50
 800a778:	9301      	str	r3, [sp, #4]
 800a77a:	ab15      	add	r3, sp, #84	@ 0x54
 800a77c:	9300      	str	r3, [sp, #0]
 800a77e:	4658      	mov	r0, fp
 800a780:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a784:	f001 fa30 	bl	800bbe8 <__d2b>
 800a788:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a78c:	4681      	mov	r9, r0
 800a78e:	2e00      	cmp	r6, #0
 800a790:	d077      	beq.n	800a882 <_dtoa_r+0x1da>
 800a792:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a796:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a798:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a79c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a7a0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a7a4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a7a8:	9712      	str	r7, [sp, #72]	@ 0x48
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	4b76      	ldr	r3, [pc, #472]	@ (800a988 <_dtoa_r+0x2e0>)
 800a7b0:	f7f5 fcda 	bl	8000168 <__aeabi_dsub>
 800a7b4:	a368      	add	r3, pc, #416	@ (adr r3, 800a958 <_dtoa_r+0x2b0>)
 800a7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ba:	f7f5 fe8d 	bl	80004d8 <__aeabi_dmul>
 800a7be:	a368      	add	r3, pc, #416	@ (adr r3, 800a960 <_dtoa_r+0x2b8>)
 800a7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c4:	f7f5 fcd2 	bl	800016c <__adddf3>
 800a7c8:	4604      	mov	r4, r0
 800a7ca:	4630      	mov	r0, r6
 800a7cc:	460d      	mov	r5, r1
 800a7ce:	f7f5 fe19 	bl	8000404 <__aeabi_i2d>
 800a7d2:	a365      	add	r3, pc, #404	@ (adr r3, 800a968 <_dtoa_r+0x2c0>)
 800a7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d8:	f7f5 fe7e 	bl	80004d8 <__aeabi_dmul>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	460b      	mov	r3, r1
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	4629      	mov	r1, r5
 800a7e4:	f7f5 fcc2 	bl	800016c <__adddf3>
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	460d      	mov	r5, r1
 800a7ec:	f7f6 f924 	bl	8000a38 <__aeabi_d2iz>
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	4607      	mov	r7, r0
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	4629      	mov	r1, r5
 800a7fa:	f7f6 f8df 	bl	80009bc <__aeabi_dcmplt>
 800a7fe:	b140      	cbz	r0, 800a812 <_dtoa_r+0x16a>
 800a800:	4638      	mov	r0, r7
 800a802:	f7f5 fdff 	bl	8000404 <__aeabi_i2d>
 800a806:	4622      	mov	r2, r4
 800a808:	462b      	mov	r3, r5
 800a80a:	f7f6 f8cd 	bl	80009a8 <__aeabi_dcmpeq>
 800a80e:	b900      	cbnz	r0, 800a812 <_dtoa_r+0x16a>
 800a810:	3f01      	subs	r7, #1
 800a812:	2f16      	cmp	r7, #22
 800a814:	d853      	bhi.n	800a8be <_dtoa_r+0x216>
 800a816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a81a:	4b5c      	ldr	r3, [pc, #368]	@ (800a98c <_dtoa_r+0x2e4>)
 800a81c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a824:	f7f6 f8ca 	bl	80009bc <__aeabi_dcmplt>
 800a828:	2800      	cmp	r0, #0
 800a82a:	d04a      	beq.n	800a8c2 <_dtoa_r+0x21a>
 800a82c:	2300      	movs	r3, #0
 800a82e:	3f01      	subs	r7, #1
 800a830:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a832:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a834:	1b9b      	subs	r3, r3, r6
 800a836:	1e5a      	subs	r2, r3, #1
 800a838:	bf46      	itte	mi
 800a83a:	f1c3 0801 	rsbmi	r8, r3, #1
 800a83e:	2300      	movmi	r3, #0
 800a840:	f04f 0800 	movpl.w	r8, #0
 800a844:	9209      	str	r2, [sp, #36]	@ 0x24
 800a846:	bf48      	it	mi
 800a848:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a84a:	2f00      	cmp	r7, #0
 800a84c:	db3b      	blt.n	800a8c6 <_dtoa_r+0x21e>
 800a84e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a850:	970e      	str	r7, [sp, #56]	@ 0x38
 800a852:	443b      	add	r3, r7
 800a854:	9309      	str	r3, [sp, #36]	@ 0x24
 800a856:	2300      	movs	r3, #0
 800a858:	930a      	str	r3, [sp, #40]	@ 0x28
 800a85a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a85c:	2b09      	cmp	r3, #9
 800a85e:	d866      	bhi.n	800a92e <_dtoa_r+0x286>
 800a860:	2b05      	cmp	r3, #5
 800a862:	bfc4      	itt	gt
 800a864:	3b04      	subgt	r3, #4
 800a866:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a868:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a86a:	bfc8      	it	gt
 800a86c:	2400      	movgt	r4, #0
 800a86e:	f1a3 0302 	sub.w	r3, r3, #2
 800a872:	bfd8      	it	le
 800a874:	2401      	movle	r4, #1
 800a876:	2b03      	cmp	r3, #3
 800a878:	d864      	bhi.n	800a944 <_dtoa_r+0x29c>
 800a87a:	e8df f003 	tbb	[pc, r3]
 800a87e:	382b      	.short	0x382b
 800a880:	5636      	.short	0x5636
 800a882:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a886:	441e      	add	r6, r3
 800a888:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a88c:	2b20      	cmp	r3, #32
 800a88e:	bfc1      	itttt	gt
 800a890:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a894:	fa08 f803 	lslgt.w	r8, r8, r3
 800a898:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a89c:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a8a0:	bfd6      	itet	le
 800a8a2:	f1c3 0320 	rsble	r3, r3, #32
 800a8a6:	ea48 0003 	orrgt.w	r0, r8, r3
 800a8aa:	fa04 f003 	lslle.w	r0, r4, r3
 800a8ae:	f7f5 fd99 	bl	80003e4 <__aeabi_ui2d>
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a8b8:	3e01      	subs	r6, #1
 800a8ba:	9212      	str	r2, [sp, #72]	@ 0x48
 800a8bc:	e775      	b.n	800a7aa <_dtoa_r+0x102>
 800a8be:	2301      	movs	r3, #1
 800a8c0:	e7b6      	b.n	800a830 <_dtoa_r+0x188>
 800a8c2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a8c4:	e7b5      	b.n	800a832 <_dtoa_r+0x18a>
 800a8c6:	427b      	negs	r3, r7
 800a8c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	eba8 0807 	sub.w	r8, r8, r7
 800a8d0:	930e      	str	r3, [sp, #56]	@ 0x38
 800a8d2:	e7c2      	b.n	800a85a <_dtoa_r+0x1b2>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	dc35      	bgt.n	800a94a <_dtoa_r+0x2a2>
 800a8de:	2301      	movs	r3, #1
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a8e6:	9221      	str	r2, [sp, #132]	@ 0x84
 800a8e8:	e00b      	b.n	800a902 <_dtoa_r+0x25a>
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e7f3      	b.n	800a8d6 <_dtoa_r+0x22e>
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a8f4:	18fb      	adds	r3, r7, r3
 800a8f6:	9308      	str	r3, [sp, #32]
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	2b01      	cmp	r3, #1
 800a8fc:	9307      	str	r3, [sp, #28]
 800a8fe:	bfb8      	it	lt
 800a900:	2301      	movlt	r3, #1
 800a902:	2100      	movs	r1, #0
 800a904:	2204      	movs	r2, #4
 800a906:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a90a:	f102 0514 	add.w	r5, r2, #20
 800a90e:	429d      	cmp	r5, r3
 800a910:	d91f      	bls.n	800a952 <_dtoa_r+0x2aa>
 800a912:	6041      	str	r1, [r0, #4]
 800a914:	4658      	mov	r0, fp
 800a916:	f000 fd8d 	bl	800b434 <_Balloc>
 800a91a:	4682      	mov	sl, r0
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d139      	bne.n	800a994 <_dtoa_r+0x2ec>
 800a920:	4602      	mov	r2, r0
 800a922:	f240 11af 	movw	r1, #431	@ 0x1af
 800a926:	4b1a      	ldr	r3, [pc, #104]	@ (800a990 <_dtoa_r+0x2e8>)
 800a928:	e6d2      	b.n	800a6d0 <_dtoa_r+0x28>
 800a92a:	2301      	movs	r3, #1
 800a92c:	e7e0      	b.n	800a8f0 <_dtoa_r+0x248>
 800a92e:	2401      	movs	r4, #1
 800a930:	2300      	movs	r3, #0
 800a932:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a934:	9320      	str	r3, [sp, #128]	@ 0x80
 800a936:	f04f 33ff 	mov.w	r3, #4294967295
 800a93a:	2200      	movs	r2, #0
 800a93c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a940:	2312      	movs	r3, #18
 800a942:	e7d0      	b.n	800a8e6 <_dtoa_r+0x23e>
 800a944:	2301      	movs	r3, #1
 800a946:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a948:	e7f5      	b.n	800a936 <_dtoa_r+0x28e>
 800a94a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a94c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800a950:	e7d7      	b.n	800a902 <_dtoa_r+0x25a>
 800a952:	3101      	adds	r1, #1
 800a954:	0052      	lsls	r2, r2, #1
 800a956:	e7d8      	b.n	800a90a <_dtoa_r+0x262>
 800a958:	636f4361 	.word	0x636f4361
 800a95c:	3fd287a7 	.word	0x3fd287a7
 800a960:	8b60c8b3 	.word	0x8b60c8b3
 800a964:	3fc68a28 	.word	0x3fc68a28
 800a968:	509f79fb 	.word	0x509f79fb
 800a96c:	3fd34413 	.word	0x3fd34413
 800a970:	0800f3dc 	.word	0x0800f3dc
 800a974:	0800f3f3 	.word	0x0800f3f3
 800a978:	7ff00000 	.word	0x7ff00000
 800a97c:	0800f3d8 	.word	0x0800f3d8
 800a980:	0800f3a7 	.word	0x0800f3a7
 800a984:	0800f3a6 	.word	0x0800f3a6
 800a988:	3ff80000 	.word	0x3ff80000
 800a98c:	0800f4f0 	.word	0x0800f4f0
 800a990:	0800f44b 	.word	0x0800f44b
 800a994:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a998:	6018      	str	r0, [r3, #0]
 800a99a:	9b07      	ldr	r3, [sp, #28]
 800a99c:	2b0e      	cmp	r3, #14
 800a99e:	f200 80a4 	bhi.w	800aaea <_dtoa_r+0x442>
 800a9a2:	2c00      	cmp	r4, #0
 800a9a4:	f000 80a1 	beq.w	800aaea <_dtoa_r+0x442>
 800a9a8:	2f00      	cmp	r7, #0
 800a9aa:	dd33      	ble.n	800aa14 <_dtoa_r+0x36c>
 800a9ac:	4b86      	ldr	r3, [pc, #536]	@ (800abc8 <_dtoa_r+0x520>)
 800a9ae:	f007 020f 	and.w	r2, r7, #15
 800a9b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9b6:	05f8      	lsls	r0, r7, #23
 800a9b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a9bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a9c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a9c4:	d516      	bpl.n	800a9f4 <_dtoa_r+0x34c>
 800a9c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9ca:	4b80      	ldr	r3, [pc, #512]	@ (800abcc <_dtoa_r+0x524>)
 800a9cc:	2603      	movs	r6, #3
 800a9ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9d2:	f7f5 feab 	bl	800072c <__aeabi_ddiv>
 800a9d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9da:	f004 040f 	and.w	r4, r4, #15
 800a9de:	4d7b      	ldr	r5, [pc, #492]	@ (800abcc <_dtoa_r+0x524>)
 800a9e0:	b954      	cbnz	r4, 800a9f8 <_dtoa_r+0x350>
 800a9e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9ea:	f7f5 fe9f 	bl	800072c <__aeabi_ddiv>
 800a9ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9f2:	e028      	b.n	800aa46 <_dtoa_r+0x39e>
 800a9f4:	2602      	movs	r6, #2
 800a9f6:	e7f2      	b.n	800a9de <_dtoa_r+0x336>
 800a9f8:	07e1      	lsls	r1, r4, #31
 800a9fa:	d508      	bpl.n	800aa0e <_dtoa_r+0x366>
 800a9fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa00:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa04:	f7f5 fd68 	bl	80004d8 <__aeabi_dmul>
 800aa08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa0c:	3601      	adds	r6, #1
 800aa0e:	1064      	asrs	r4, r4, #1
 800aa10:	3508      	adds	r5, #8
 800aa12:	e7e5      	b.n	800a9e0 <_dtoa_r+0x338>
 800aa14:	f000 80d2 	beq.w	800abbc <_dtoa_r+0x514>
 800aa18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa1c:	427c      	negs	r4, r7
 800aa1e:	4b6a      	ldr	r3, [pc, #424]	@ (800abc8 <_dtoa_r+0x520>)
 800aa20:	f004 020f 	and.w	r2, r4, #15
 800aa24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa2c:	f7f5 fd54 	bl	80004d8 <__aeabi_dmul>
 800aa30:	2602      	movs	r6, #2
 800aa32:	2300      	movs	r3, #0
 800aa34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa38:	4d64      	ldr	r5, [pc, #400]	@ (800abcc <_dtoa_r+0x524>)
 800aa3a:	1124      	asrs	r4, r4, #4
 800aa3c:	2c00      	cmp	r4, #0
 800aa3e:	f040 80b2 	bne.w	800aba6 <_dtoa_r+0x4fe>
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d1d3      	bne.n	800a9ee <_dtoa_r+0x346>
 800aa46:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800aa4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	f000 80b7 	beq.w	800abc0 <_dtoa_r+0x518>
 800aa52:	2200      	movs	r2, #0
 800aa54:	4620      	mov	r0, r4
 800aa56:	4629      	mov	r1, r5
 800aa58:	4b5d      	ldr	r3, [pc, #372]	@ (800abd0 <_dtoa_r+0x528>)
 800aa5a:	f7f5 ffaf 	bl	80009bc <__aeabi_dcmplt>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	f000 80ae 	beq.w	800abc0 <_dtoa_r+0x518>
 800aa64:	9b07      	ldr	r3, [sp, #28]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	f000 80aa 	beq.w	800abc0 <_dtoa_r+0x518>
 800aa6c:	9b08      	ldr	r3, [sp, #32]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	dd37      	ble.n	800aae2 <_dtoa_r+0x43a>
 800aa72:	1e7b      	subs	r3, r7, #1
 800aa74:	4620      	mov	r0, r4
 800aa76:	9304      	str	r3, [sp, #16]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	4b55      	ldr	r3, [pc, #340]	@ (800abd4 <_dtoa_r+0x52c>)
 800aa7e:	f7f5 fd2b 	bl	80004d8 <__aeabi_dmul>
 800aa82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa86:	9c08      	ldr	r4, [sp, #32]
 800aa88:	3601      	adds	r6, #1
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	f7f5 fcba 	bl	8000404 <__aeabi_i2d>
 800aa90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa94:	f7f5 fd20 	bl	80004d8 <__aeabi_dmul>
 800aa98:	2200      	movs	r2, #0
 800aa9a:	4b4f      	ldr	r3, [pc, #316]	@ (800abd8 <_dtoa_r+0x530>)
 800aa9c:	f7f5 fb66 	bl	800016c <__adddf3>
 800aaa0:	4605      	mov	r5, r0
 800aaa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aaa6:	2c00      	cmp	r4, #0
 800aaa8:	f040 809a 	bne.w	800abe0 <_dtoa_r+0x538>
 800aaac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aab0:	2200      	movs	r2, #0
 800aab2:	4b4a      	ldr	r3, [pc, #296]	@ (800abdc <_dtoa_r+0x534>)
 800aab4:	f7f5 fb58 	bl	8000168 <__aeabi_dsub>
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aac0:	462a      	mov	r2, r5
 800aac2:	4633      	mov	r3, r6
 800aac4:	f7f5 ff98 	bl	80009f8 <__aeabi_dcmpgt>
 800aac8:	2800      	cmp	r0, #0
 800aaca:	f040 828e 	bne.w	800afea <_dtoa_r+0x942>
 800aace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aad2:	462a      	mov	r2, r5
 800aad4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aad8:	f7f5 ff70 	bl	80009bc <__aeabi_dcmplt>
 800aadc:	2800      	cmp	r0, #0
 800aade:	f040 8127 	bne.w	800ad30 <_dtoa_r+0x688>
 800aae2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800aae6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800aaea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	f2c0 8163 	blt.w	800adb8 <_dtoa_r+0x710>
 800aaf2:	2f0e      	cmp	r7, #14
 800aaf4:	f300 8160 	bgt.w	800adb8 <_dtoa_r+0x710>
 800aaf8:	4b33      	ldr	r3, [pc, #204]	@ (800abc8 <_dtoa_r+0x520>)
 800aafa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aafe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ab02:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	da03      	bge.n	800ab14 <_dtoa_r+0x46c>
 800ab0c:	9b07      	ldr	r3, [sp, #28]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f340 8100 	ble.w	800ad14 <_dtoa_r+0x66c>
 800ab14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ab18:	4656      	mov	r6, sl
 800ab1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab1e:	4620      	mov	r0, r4
 800ab20:	4629      	mov	r1, r5
 800ab22:	f7f5 fe03 	bl	800072c <__aeabi_ddiv>
 800ab26:	f7f5 ff87 	bl	8000a38 <__aeabi_d2iz>
 800ab2a:	4680      	mov	r8, r0
 800ab2c:	f7f5 fc6a 	bl	8000404 <__aeabi_i2d>
 800ab30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab34:	f7f5 fcd0 	bl	80004d8 <__aeabi_dmul>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	4629      	mov	r1, r5
 800ab40:	f7f5 fb12 	bl	8000168 <__aeabi_dsub>
 800ab44:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ab48:	9d07      	ldr	r5, [sp, #28]
 800ab4a:	f806 4b01 	strb.w	r4, [r6], #1
 800ab4e:	eba6 040a 	sub.w	r4, r6, sl
 800ab52:	42a5      	cmp	r5, r4
 800ab54:	4602      	mov	r2, r0
 800ab56:	460b      	mov	r3, r1
 800ab58:	f040 8116 	bne.w	800ad88 <_dtoa_r+0x6e0>
 800ab5c:	f7f5 fb06 	bl	800016c <__adddf3>
 800ab60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab64:	4604      	mov	r4, r0
 800ab66:	460d      	mov	r5, r1
 800ab68:	f7f5 ff46 	bl	80009f8 <__aeabi_dcmpgt>
 800ab6c:	2800      	cmp	r0, #0
 800ab6e:	f040 80f8 	bne.w	800ad62 <_dtoa_r+0x6ba>
 800ab72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab76:	4620      	mov	r0, r4
 800ab78:	4629      	mov	r1, r5
 800ab7a:	f7f5 ff15 	bl	80009a8 <__aeabi_dcmpeq>
 800ab7e:	b118      	cbz	r0, 800ab88 <_dtoa_r+0x4e0>
 800ab80:	f018 0f01 	tst.w	r8, #1
 800ab84:	f040 80ed 	bne.w	800ad62 <_dtoa_r+0x6ba>
 800ab88:	4649      	mov	r1, r9
 800ab8a:	4658      	mov	r0, fp
 800ab8c:	f000 fc92 	bl	800b4b4 <_Bfree>
 800ab90:	2300      	movs	r3, #0
 800ab92:	7033      	strb	r3, [r6, #0]
 800ab94:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab96:	3701      	adds	r7, #1
 800ab98:	601f      	str	r7, [r3, #0]
 800ab9a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 8320 	beq.w	800b1e2 <_dtoa_r+0xb3a>
 800aba2:	601e      	str	r6, [r3, #0]
 800aba4:	e31d      	b.n	800b1e2 <_dtoa_r+0xb3a>
 800aba6:	07e2      	lsls	r2, r4, #31
 800aba8:	d505      	bpl.n	800abb6 <_dtoa_r+0x50e>
 800abaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abae:	f7f5 fc93 	bl	80004d8 <__aeabi_dmul>
 800abb2:	2301      	movs	r3, #1
 800abb4:	3601      	adds	r6, #1
 800abb6:	1064      	asrs	r4, r4, #1
 800abb8:	3508      	adds	r5, #8
 800abba:	e73f      	b.n	800aa3c <_dtoa_r+0x394>
 800abbc:	2602      	movs	r6, #2
 800abbe:	e742      	b.n	800aa46 <_dtoa_r+0x39e>
 800abc0:	9c07      	ldr	r4, [sp, #28]
 800abc2:	9704      	str	r7, [sp, #16]
 800abc4:	e761      	b.n	800aa8a <_dtoa_r+0x3e2>
 800abc6:	bf00      	nop
 800abc8:	0800f4f0 	.word	0x0800f4f0
 800abcc:	0800f4c8 	.word	0x0800f4c8
 800abd0:	3ff00000 	.word	0x3ff00000
 800abd4:	40240000 	.word	0x40240000
 800abd8:	401c0000 	.word	0x401c0000
 800abdc:	40140000 	.word	0x40140000
 800abe0:	4b70      	ldr	r3, [pc, #448]	@ (800ada4 <_dtoa_r+0x6fc>)
 800abe2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abe4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800abe8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800abec:	4454      	add	r4, sl
 800abee:	2900      	cmp	r1, #0
 800abf0:	d045      	beq.n	800ac7e <_dtoa_r+0x5d6>
 800abf2:	2000      	movs	r0, #0
 800abf4:	496c      	ldr	r1, [pc, #432]	@ (800ada8 <_dtoa_r+0x700>)
 800abf6:	f7f5 fd99 	bl	800072c <__aeabi_ddiv>
 800abfa:	4633      	mov	r3, r6
 800abfc:	462a      	mov	r2, r5
 800abfe:	f7f5 fab3 	bl	8000168 <__aeabi_dsub>
 800ac02:	4656      	mov	r6, sl
 800ac04:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac0c:	f7f5 ff14 	bl	8000a38 <__aeabi_d2iz>
 800ac10:	4605      	mov	r5, r0
 800ac12:	f7f5 fbf7 	bl	8000404 <__aeabi_i2d>
 800ac16:	4602      	mov	r2, r0
 800ac18:	460b      	mov	r3, r1
 800ac1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac1e:	f7f5 faa3 	bl	8000168 <__aeabi_dsub>
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	3530      	adds	r5, #48	@ 0x30
 800ac28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac30:	f806 5b01 	strb.w	r5, [r6], #1
 800ac34:	f7f5 fec2 	bl	80009bc <__aeabi_dcmplt>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d163      	bne.n	800ad04 <_dtoa_r+0x65c>
 800ac3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac40:	2000      	movs	r0, #0
 800ac42:	495a      	ldr	r1, [pc, #360]	@ (800adac <_dtoa_r+0x704>)
 800ac44:	f7f5 fa90 	bl	8000168 <__aeabi_dsub>
 800ac48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ac4c:	f7f5 feb6 	bl	80009bc <__aeabi_dcmplt>
 800ac50:	2800      	cmp	r0, #0
 800ac52:	f040 8087 	bne.w	800ad64 <_dtoa_r+0x6bc>
 800ac56:	42a6      	cmp	r6, r4
 800ac58:	f43f af43 	beq.w	800aae2 <_dtoa_r+0x43a>
 800ac5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ac60:	2200      	movs	r2, #0
 800ac62:	4b53      	ldr	r3, [pc, #332]	@ (800adb0 <_dtoa_r+0x708>)
 800ac64:	f7f5 fc38 	bl	80004d8 <__aeabi_dmul>
 800ac68:	2200      	movs	r2, #0
 800ac6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac72:	4b4f      	ldr	r3, [pc, #316]	@ (800adb0 <_dtoa_r+0x708>)
 800ac74:	f7f5 fc30 	bl	80004d8 <__aeabi_dmul>
 800ac78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac7c:	e7c4      	b.n	800ac08 <_dtoa_r+0x560>
 800ac7e:	4631      	mov	r1, r6
 800ac80:	4628      	mov	r0, r5
 800ac82:	f7f5 fc29 	bl	80004d8 <__aeabi_dmul>
 800ac86:	4656      	mov	r6, sl
 800ac88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ac8c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ac8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac92:	f7f5 fed1 	bl	8000a38 <__aeabi_d2iz>
 800ac96:	4605      	mov	r5, r0
 800ac98:	f7f5 fbb4 	bl	8000404 <__aeabi_i2d>
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	460b      	mov	r3, r1
 800aca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aca4:	f7f5 fa60 	bl	8000168 <__aeabi_dsub>
 800aca8:	4602      	mov	r2, r0
 800acaa:	460b      	mov	r3, r1
 800acac:	3530      	adds	r5, #48	@ 0x30
 800acae:	f806 5b01 	strb.w	r5, [r6], #1
 800acb2:	42a6      	cmp	r6, r4
 800acb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800acb8:	f04f 0200 	mov.w	r2, #0
 800acbc:	d124      	bne.n	800ad08 <_dtoa_r+0x660>
 800acbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800acc2:	4b39      	ldr	r3, [pc, #228]	@ (800ada8 <_dtoa_r+0x700>)
 800acc4:	f7f5 fa52 	bl	800016c <__adddf3>
 800acc8:	4602      	mov	r2, r0
 800acca:	460b      	mov	r3, r1
 800accc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acd0:	f7f5 fe92 	bl	80009f8 <__aeabi_dcmpgt>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d145      	bne.n	800ad64 <_dtoa_r+0x6bc>
 800acd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800acdc:	2000      	movs	r0, #0
 800acde:	4932      	ldr	r1, [pc, #200]	@ (800ada8 <_dtoa_r+0x700>)
 800ace0:	f7f5 fa42 	bl	8000168 <__aeabi_dsub>
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acec:	f7f5 fe66 	bl	80009bc <__aeabi_dcmplt>
 800acf0:	2800      	cmp	r0, #0
 800acf2:	f43f aef6 	beq.w	800aae2 <_dtoa_r+0x43a>
 800acf6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800acf8:	1e73      	subs	r3, r6, #1
 800acfa:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acfc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad00:	2b30      	cmp	r3, #48	@ 0x30
 800ad02:	d0f8      	beq.n	800acf6 <_dtoa_r+0x64e>
 800ad04:	9f04      	ldr	r7, [sp, #16]
 800ad06:	e73f      	b.n	800ab88 <_dtoa_r+0x4e0>
 800ad08:	4b29      	ldr	r3, [pc, #164]	@ (800adb0 <_dtoa_r+0x708>)
 800ad0a:	f7f5 fbe5 	bl	80004d8 <__aeabi_dmul>
 800ad0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad12:	e7bc      	b.n	800ac8e <_dtoa_r+0x5e6>
 800ad14:	d10c      	bne.n	800ad30 <_dtoa_r+0x688>
 800ad16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	4b25      	ldr	r3, [pc, #148]	@ (800adb4 <_dtoa_r+0x70c>)
 800ad1e:	f7f5 fbdb 	bl	80004d8 <__aeabi_dmul>
 800ad22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad26:	f7f5 fe5d 	bl	80009e4 <__aeabi_dcmpge>
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	f000 815b 	beq.w	800afe6 <_dtoa_r+0x93e>
 800ad30:	2400      	movs	r4, #0
 800ad32:	4625      	mov	r5, r4
 800ad34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad36:	4656      	mov	r6, sl
 800ad38:	43db      	mvns	r3, r3
 800ad3a:	9304      	str	r3, [sp, #16]
 800ad3c:	2700      	movs	r7, #0
 800ad3e:	4621      	mov	r1, r4
 800ad40:	4658      	mov	r0, fp
 800ad42:	f000 fbb7 	bl	800b4b4 <_Bfree>
 800ad46:	2d00      	cmp	r5, #0
 800ad48:	d0dc      	beq.n	800ad04 <_dtoa_r+0x65c>
 800ad4a:	b12f      	cbz	r7, 800ad58 <_dtoa_r+0x6b0>
 800ad4c:	42af      	cmp	r7, r5
 800ad4e:	d003      	beq.n	800ad58 <_dtoa_r+0x6b0>
 800ad50:	4639      	mov	r1, r7
 800ad52:	4658      	mov	r0, fp
 800ad54:	f000 fbae 	bl	800b4b4 <_Bfree>
 800ad58:	4629      	mov	r1, r5
 800ad5a:	4658      	mov	r0, fp
 800ad5c:	f000 fbaa 	bl	800b4b4 <_Bfree>
 800ad60:	e7d0      	b.n	800ad04 <_dtoa_r+0x65c>
 800ad62:	9704      	str	r7, [sp, #16]
 800ad64:	4633      	mov	r3, r6
 800ad66:	461e      	mov	r6, r3
 800ad68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad6c:	2a39      	cmp	r2, #57	@ 0x39
 800ad6e:	d107      	bne.n	800ad80 <_dtoa_r+0x6d8>
 800ad70:	459a      	cmp	sl, r3
 800ad72:	d1f8      	bne.n	800ad66 <_dtoa_r+0x6be>
 800ad74:	9a04      	ldr	r2, [sp, #16]
 800ad76:	3201      	adds	r2, #1
 800ad78:	9204      	str	r2, [sp, #16]
 800ad7a:	2230      	movs	r2, #48	@ 0x30
 800ad7c:	f88a 2000 	strb.w	r2, [sl]
 800ad80:	781a      	ldrb	r2, [r3, #0]
 800ad82:	3201      	adds	r2, #1
 800ad84:	701a      	strb	r2, [r3, #0]
 800ad86:	e7bd      	b.n	800ad04 <_dtoa_r+0x65c>
 800ad88:	2200      	movs	r2, #0
 800ad8a:	4b09      	ldr	r3, [pc, #36]	@ (800adb0 <_dtoa_r+0x708>)
 800ad8c:	f7f5 fba4 	bl	80004d8 <__aeabi_dmul>
 800ad90:	2200      	movs	r2, #0
 800ad92:	2300      	movs	r3, #0
 800ad94:	4604      	mov	r4, r0
 800ad96:	460d      	mov	r5, r1
 800ad98:	f7f5 fe06 	bl	80009a8 <__aeabi_dcmpeq>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	f43f aebc 	beq.w	800ab1a <_dtoa_r+0x472>
 800ada2:	e6f1      	b.n	800ab88 <_dtoa_r+0x4e0>
 800ada4:	0800f4f0 	.word	0x0800f4f0
 800ada8:	3fe00000 	.word	0x3fe00000
 800adac:	3ff00000 	.word	0x3ff00000
 800adb0:	40240000 	.word	0x40240000
 800adb4:	40140000 	.word	0x40140000
 800adb8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800adba:	2a00      	cmp	r2, #0
 800adbc:	f000 80db 	beq.w	800af76 <_dtoa_r+0x8ce>
 800adc0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800adc2:	2a01      	cmp	r2, #1
 800adc4:	f300 80bf 	bgt.w	800af46 <_dtoa_r+0x89e>
 800adc8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800adca:	2a00      	cmp	r2, #0
 800adcc:	f000 80b7 	beq.w	800af3e <_dtoa_r+0x896>
 800add0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800add4:	4646      	mov	r6, r8
 800add6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800add8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adda:	2101      	movs	r1, #1
 800addc:	441a      	add	r2, r3
 800adde:	4658      	mov	r0, fp
 800ade0:	4498      	add	r8, r3
 800ade2:	9209      	str	r2, [sp, #36]	@ 0x24
 800ade4:	f000 fc64 	bl	800b6b0 <__i2b>
 800ade8:	4605      	mov	r5, r0
 800adea:	b15e      	cbz	r6, 800ae04 <_dtoa_r+0x75c>
 800adec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adee:	2b00      	cmp	r3, #0
 800adf0:	dd08      	ble.n	800ae04 <_dtoa_r+0x75c>
 800adf2:	42b3      	cmp	r3, r6
 800adf4:	bfa8      	it	ge
 800adf6:	4633      	movge	r3, r6
 800adf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800adfa:	eba8 0803 	sub.w	r8, r8, r3
 800adfe:	1af6      	subs	r6, r6, r3
 800ae00:	1ad3      	subs	r3, r2, r3
 800ae02:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae06:	b1f3      	cbz	r3, 800ae46 <_dtoa_r+0x79e>
 800ae08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f000 80b7 	beq.w	800af7e <_dtoa_r+0x8d6>
 800ae10:	b18c      	cbz	r4, 800ae36 <_dtoa_r+0x78e>
 800ae12:	4629      	mov	r1, r5
 800ae14:	4622      	mov	r2, r4
 800ae16:	4658      	mov	r0, fp
 800ae18:	f000 fd08 	bl	800b82c <__pow5mult>
 800ae1c:	464a      	mov	r2, r9
 800ae1e:	4601      	mov	r1, r0
 800ae20:	4605      	mov	r5, r0
 800ae22:	4658      	mov	r0, fp
 800ae24:	f000 fc5a 	bl	800b6dc <__multiply>
 800ae28:	4649      	mov	r1, r9
 800ae2a:	9004      	str	r0, [sp, #16]
 800ae2c:	4658      	mov	r0, fp
 800ae2e:	f000 fb41 	bl	800b4b4 <_Bfree>
 800ae32:	9b04      	ldr	r3, [sp, #16]
 800ae34:	4699      	mov	r9, r3
 800ae36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae38:	1b1a      	subs	r2, r3, r4
 800ae3a:	d004      	beq.n	800ae46 <_dtoa_r+0x79e>
 800ae3c:	4649      	mov	r1, r9
 800ae3e:	4658      	mov	r0, fp
 800ae40:	f000 fcf4 	bl	800b82c <__pow5mult>
 800ae44:	4681      	mov	r9, r0
 800ae46:	2101      	movs	r1, #1
 800ae48:	4658      	mov	r0, fp
 800ae4a:	f000 fc31 	bl	800b6b0 <__i2b>
 800ae4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae50:	4604      	mov	r4, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	f000 81c9 	beq.w	800b1ea <_dtoa_r+0xb42>
 800ae58:	461a      	mov	r2, r3
 800ae5a:	4601      	mov	r1, r0
 800ae5c:	4658      	mov	r0, fp
 800ae5e:	f000 fce5 	bl	800b82c <__pow5mult>
 800ae62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ae64:	4604      	mov	r4, r0
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	f300 808f 	bgt.w	800af8a <_dtoa_r+0x8e2>
 800ae6c:	9b02      	ldr	r3, [sp, #8]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f040 8087 	bne.w	800af82 <_dtoa_r+0x8da>
 800ae74:	9b03      	ldr	r3, [sp, #12]
 800ae76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f040 8083 	bne.w	800af86 <_dtoa_r+0x8de>
 800ae80:	9b03      	ldr	r3, [sp, #12]
 800ae82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae86:	0d1b      	lsrs	r3, r3, #20
 800ae88:	051b      	lsls	r3, r3, #20
 800ae8a:	b12b      	cbz	r3, 800ae98 <_dtoa_r+0x7f0>
 800ae8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae8e:	f108 0801 	add.w	r8, r8, #1
 800ae92:	3301      	adds	r3, #1
 800ae94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae96:	2301      	movs	r3, #1
 800ae98:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	f000 81aa 	beq.w	800b1f6 <_dtoa_r+0xb4e>
 800aea2:	6923      	ldr	r3, [r4, #16]
 800aea4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aea8:	6918      	ldr	r0, [r3, #16]
 800aeaa:	f000 fbb5 	bl	800b618 <__hi0bits>
 800aeae:	f1c0 0020 	rsb	r0, r0, #32
 800aeb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeb4:	4418      	add	r0, r3
 800aeb6:	f010 001f 	ands.w	r0, r0, #31
 800aeba:	d071      	beq.n	800afa0 <_dtoa_r+0x8f8>
 800aebc:	f1c0 0320 	rsb	r3, r0, #32
 800aec0:	2b04      	cmp	r3, #4
 800aec2:	dd65      	ble.n	800af90 <_dtoa_r+0x8e8>
 800aec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec6:	f1c0 001c 	rsb	r0, r0, #28
 800aeca:	4403      	add	r3, r0
 800aecc:	4480      	add	r8, r0
 800aece:	4406      	add	r6, r0
 800aed0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aed2:	f1b8 0f00 	cmp.w	r8, #0
 800aed6:	dd05      	ble.n	800aee4 <_dtoa_r+0x83c>
 800aed8:	4649      	mov	r1, r9
 800aeda:	4642      	mov	r2, r8
 800aedc:	4658      	mov	r0, fp
 800aede:	f000 fcff 	bl	800b8e0 <__lshift>
 800aee2:	4681      	mov	r9, r0
 800aee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	dd05      	ble.n	800aef6 <_dtoa_r+0x84e>
 800aeea:	4621      	mov	r1, r4
 800aeec:	461a      	mov	r2, r3
 800aeee:	4658      	mov	r0, fp
 800aef0:	f000 fcf6 	bl	800b8e0 <__lshift>
 800aef4:	4604      	mov	r4, r0
 800aef6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d053      	beq.n	800afa4 <_dtoa_r+0x8fc>
 800aefc:	4621      	mov	r1, r4
 800aefe:	4648      	mov	r0, r9
 800af00:	f000 fd5a 	bl	800b9b8 <__mcmp>
 800af04:	2800      	cmp	r0, #0
 800af06:	da4d      	bge.n	800afa4 <_dtoa_r+0x8fc>
 800af08:	1e7b      	subs	r3, r7, #1
 800af0a:	4649      	mov	r1, r9
 800af0c:	9304      	str	r3, [sp, #16]
 800af0e:	220a      	movs	r2, #10
 800af10:	2300      	movs	r3, #0
 800af12:	4658      	mov	r0, fp
 800af14:	f000 faf0 	bl	800b4f8 <__multadd>
 800af18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af1a:	4681      	mov	r9, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	f000 816c 	beq.w	800b1fa <_dtoa_r+0xb52>
 800af22:	2300      	movs	r3, #0
 800af24:	4629      	mov	r1, r5
 800af26:	220a      	movs	r2, #10
 800af28:	4658      	mov	r0, fp
 800af2a:	f000 fae5 	bl	800b4f8 <__multadd>
 800af2e:	9b08      	ldr	r3, [sp, #32]
 800af30:	4605      	mov	r5, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	dc61      	bgt.n	800affa <_dtoa_r+0x952>
 800af36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800af38:	2b02      	cmp	r3, #2
 800af3a:	dc3b      	bgt.n	800afb4 <_dtoa_r+0x90c>
 800af3c:	e05d      	b.n	800affa <_dtoa_r+0x952>
 800af3e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800af40:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800af44:	e746      	b.n	800add4 <_dtoa_r+0x72c>
 800af46:	9b07      	ldr	r3, [sp, #28]
 800af48:	1e5c      	subs	r4, r3, #1
 800af4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af4c:	42a3      	cmp	r3, r4
 800af4e:	bfbf      	itttt	lt
 800af50:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800af52:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800af54:	1ae3      	sublt	r3, r4, r3
 800af56:	18d2      	addlt	r2, r2, r3
 800af58:	bfa8      	it	ge
 800af5a:	1b1c      	subge	r4, r3, r4
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	bfbe      	ittt	lt
 800af60:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800af62:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800af64:	2400      	movlt	r4, #0
 800af66:	2b00      	cmp	r3, #0
 800af68:	bfb5      	itete	lt
 800af6a:	eba8 0603 	sublt.w	r6, r8, r3
 800af6e:	4646      	movge	r6, r8
 800af70:	2300      	movlt	r3, #0
 800af72:	9b07      	ldrge	r3, [sp, #28]
 800af74:	e730      	b.n	800add8 <_dtoa_r+0x730>
 800af76:	4646      	mov	r6, r8
 800af78:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af7a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800af7c:	e735      	b.n	800adea <_dtoa_r+0x742>
 800af7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af80:	e75c      	b.n	800ae3c <_dtoa_r+0x794>
 800af82:	2300      	movs	r3, #0
 800af84:	e788      	b.n	800ae98 <_dtoa_r+0x7f0>
 800af86:	9b02      	ldr	r3, [sp, #8]
 800af88:	e786      	b.n	800ae98 <_dtoa_r+0x7f0>
 800af8a:	2300      	movs	r3, #0
 800af8c:	930a      	str	r3, [sp, #40]	@ 0x28
 800af8e:	e788      	b.n	800aea2 <_dtoa_r+0x7fa>
 800af90:	d09f      	beq.n	800aed2 <_dtoa_r+0x82a>
 800af92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af94:	331c      	adds	r3, #28
 800af96:	441a      	add	r2, r3
 800af98:	4498      	add	r8, r3
 800af9a:	441e      	add	r6, r3
 800af9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800af9e:	e798      	b.n	800aed2 <_dtoa_r+0x82a>
 800afa0:	4603      	mov	r3, r0
 800afa2:	e7f6      	b.n	800af92 <_dtoa_r+0x8ea>
 800afa4:	9b07      	ldr	r3, [sp, #28]
 800afa6:	9704      	str	r7, [sp, #16]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	dc20      	bgt.n	800afee <_dtoa_r+0x946>
 800afac:	9308      	str	r3, [sp, #32]
 800afae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800afb0:	2b02      	cmp	r3, #2
 800afb2:	dd1e      	ble.n	800aff2 <_dtoa_r+0x94a>
 800afb4:	9b08      	ldr	r3, [sp, #32]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	f47f aebc 	bne.w	800ad34 <_dtoa_r+0x68c>
 800afbc:	4621      	mov	r1, r4
 800afbe:	2205      	movs	r2, #5
 800afc0:	4658      	mov	r0, fp
 800afc2:	f000 fa99 	bl	800b4f8 <__multadd>
 800afc6:	4601      	mov	r1, r0
 800afc8:	4604      	mov	r4, r0
 800afca:	4648      	mov	r0, r9
 800afcc:	f000 fcf4 	bl	800b9b8 <__mcmp>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	f77f aeaf 	ble.w	800ad34 <_dtoa_r+0x68c>
 800afd6:	2331      	movs	r3, #49	@ 0x31
 800afd8:	4656      	mov	r6, sl
 800afda:	f806 3b01 	strb.w	r3, [r6], #1
 800afde:	9b04      	ldr	r3, [sp, #16]
 800afe0:	3301      	adds	r3, #1
 800afe2:	9304      	str	r3, [sp, #16]
 800afe4:	e6aa      	b.n	800ad3c <_dtoa_r+0x694>
 800afe6:	9c07      	ldr	r4, [sp, #28]
 800afe8:	9704      	str	r7, [sp, #16]
 800afea:	4625      	mov	r5, r4
 800afec:	e7f3      	b.n	800afd6 <_dtoa_r+0x92e>
 800afee:	9b07      	ldr	r3, [sp, #28]
 800aff0:	9308      	str	r3, [sp, #32]
 800aff2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	f000 8104 	beq.w	800b202 <_dtoa_r+0xb5a>
 800affa:	2e00      	cmp	r6, #0
 800affc:	dd05      	ble.n	800b00a <_dtoa_r+0x962>
 800affe:	4629      	mov	r1, r5
 800b000:	4632      	mov	r2, r6
 800b002:	4658      	mov	r0, fp
 800b004:	f000 fc6c 	bl	800b8e0 <__lshift>
 800b008:	4605      	mov	r5, r0
 800b00a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d05a      	beq.n	800b0c6 <_dtoa_r+0xa1e>
 800b010:	4658      	mov	r0, fp
 800b012:	6869      	ldr	r1, [r5, #4]
 800b014:	f000 fa0e 	bl	800b434 <_Balloc>
 800b018:	4606      	mov	r6, r0
 800b01a:	b928      	cbnz	r0, 800b028 <_dtoa_r+0x980>
 800b01c:	4602      	mov	r2, r0
 800b01e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b022:	4b83      	ldr	r3, [pc, #524]	@ (800b230 <_dtoa_r+0xb88>)
 800b024:	f7ff bb54 	b.w	800a6d0 <_dtoa_r+0x28>
 800b028:	692a      	ldr	r2, [r5, #16]
 800b02a:	f105 010c 	add.w	r1, r5, #12
 800b02e:	3202      	adds	r2, #2
 800b030:	0092      	lsls	r2, r2, #2
 800b032:	300c      	adds	r0, #12
 800b034:	f7ff fa9b 	bl	800a56e <memcpy>
 800b038:	2201      	movs	r2, #1
 800b03a:	4631      	mov	r1, r6
 800b03c:	4658      	mov	r0, fp
 800b03e:	f000 fc4f 	bl	800b8e0 <__lshift>
 800b042:	462f      	mov	r7, r5
 800b044:	4605      	mov	r5, r0
 800b046:	f10a 0301 	add.w	r3, sl, #1
 800b04a:	9307      	str	r3, [sp, #28]
 800b04c:	9b08      	ldr	r3, [sp, #32]
 800b04e:	4453      	add	r3, sl
 800b050:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b052:	9b02      	ldr	r3, [sp, #8]
 800b054:	f003 0301 	and.w	r3, r3, #1
 800b058:	930a      	str	r3, [sp, #40]	@ 0x28
 800b05a:	9b07      	ldr	r3, [sp, #28]
 800b05c:	4621      	mov	r1, r4
 800b05e:	3b01      	subs	r3, #1
 800b060:	4648      	mov	r0, r9
 800b062:	9302      	str	r3, [sp, #8]
 800b064:	f7ff fa96 	bl	800a594 <quorem>
 800b068:	4639      	mov	r1, r7
 800b06a:	9008      	str	r0, [sp, #32]
 800b06c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b070:	4648      	mov	r0, r9
 800b072:	f000 fca1 	bl	800b9b8 <__mcmp>
 800b076:	462a      	mov	r2, r5
 800b078:	9009      	str	r0, [sp, #36]	@ 0x24
 800b07a:	4621      	mov	r1, r4
 800b07c:	4658      	mov	r0, fp
 800b07e:	f000 fcb7 	bl	800b9f0 <__mdiff>
 800b082:	68c2      	ldr	r2, [r0, #12]
 800b084:	4606      	mov	r6, r0
 800b086:	bb02      	cbnz	r2, 800b0ca <_dtoa_r+0xa22>
 800b088:	4601      	mov	r1, r0
 800b08a:	4648      	mov	r0, r9
 800b08c:	f000 fc94 	bl	800b9b8 <__mcmp>
 800b090:	4602      	mov	r2, r0
 800b092:	4631      	mov	r1, r6
 800b094:	4658      	mov	r0, fp
 800b096:	920c      	str	r2, [sp, #48]	@ 0x30
 800b098:	f000 fa0c 	bl	800b4b4 <_Bfree>
 800b09c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b09e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b0a0:	9e07      	ldr	r6, [sp, #28]
 800b0a2:	ea43 0102 	orr.w	r1, r3, r2
 800b0a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0a8:	4319      	orrs	r1, r3
 800b0aa:	d110      	bne.n	800b0ce <_dtoa_r+0xa26>
 800b0ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b0b0:	d029      	beq.n	800b106 <_dtoa_r+0xa5e>
 800b0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	dd02      	ble.n	800b0be <_dtoa_r+0xa16>
 800b0b8:	9b08      	ldr	r3, [sp, #32]
 800b0ba:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b0be:	9b02      	ldr	r3, [sp, #8]
 800b0c0:	f883 8000 	strb.w	r8, [r3]
 800b0c4:	e63b      	b.n	800ad3e <_dtoa_r+0x696>
 800b0c6:	4628      	mov	r0, r5
 800b0c8:	e7bb      	b.n	800b042 <_dtoa_r+0x99a>
 800b0ca:	2201      	movs	r2, #1
 800b0cc:	e7e1      	b.n	800b092 <_dtoa_r+0x9ea>
 800b0ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	db04      	blt.n	800b0de <_dtoa_r+0xa36>
 800b0d4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b0d6:	430b      	orrs	r3, r1
 800b0d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0da:	430b      	orrs	r3, r1
 800b0dc:	d120      	bne.n	800b120 <_dtoa_r+0xa78>
 800b0de:	2a00      	cmp	r2, #0
 800b0e0:	dded      	ble.n	800b0be <_dtoa_r+0xa16>
 800b0e2:	4649      	mov	r1, r9
 800b0e4:	2201      	movs	r2, #1
 800b0e6:	4658      	mov	r0, fp
 800b0e8:	f000 fbfa 	bl	800b8e0 <__lshift>
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	4681      	mov	r9, r0
 800b0f0:	f000 fc62 	bl	800b9b8 <__mcmp>
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	dc03      	bgt.n	800b100 <_dtoa_r+0xa58>
 800b0f8:	d1e1      	bne.n	800b0be <_dtoa_r+0xa16>
 800b0fa:	f018 0f01 	tst.w	r8, #1
 800b0fe:	d0de      	beq.n	800b0be <_dtoa_r+0xa16>
 800b100:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b104:	d1d8      	bne.n	800b0b8 <_dtoa_r+0xa10>
 800b106:	2339      	movs	r3, #57	@ 0x39
 800b108:	9a02      	ldr	r2, [sp, #8]
 800b10a:	7013      	strb	r3, [r2, #0]
 800b10c:	4633      	mov	r3, r6
 800b10e:	461e      	mov	r6, r3
 800b110:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b114:	3b01      	subs	r3, #1
 800b116:	2a39      	cmp	r2, #57	@ 0x39
 800b118:	d052      	beq.n	800b1c0 <_dtoa_r+0xb18>
 800b11a:	3201      	adds	r2, #1
 800b11c:	701a      	strb	r2, [r3, #0]
 800b11e:	e60e      	b.n	800ad3e <_dtoa_r+0x696>
 800b120:	2a00      	cmp	r2, #0
 800b122:	dd07      	ble.n	800b134 <_dtoa_r+0xa8c>
 800b124:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b128:	d0ed      	beq.n	800b106 <_dtoa_r+0xa5e>
 800b12a:	9a02      	ldr	r2, [sp, #8]
 800b12c:	f108 0301 	add.w	r3, r8, #1
 800b130:	7013      	strb	r3, [r2, #0]
 800b132:	e604      	b.n	800ad3e <_dtoa_r+0x696>
 800b134:	9b07      	ldr	r3, [sp, #28]
 800b136:	9a07      	ldr	r2, [sp, #28]
 800b138:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b13c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b13e:	4293      	cmp	r3, r2
 800b140:	d028      	beq.n	800b194 <_dtoa_r+0xaec>
 800b142:	4649      	mov	r1, r9
 800b144:	2300      	movs	r3, #0
 800b146:	220a      	movs	r2, #10
 800b148:	4658      	mov	r0, fp
 800b14a:	f000 f9d5 	bl	800b4f8 <__multadd>
 800b14e:	42af      	cmp	r7, r5
 800b150:	4681      	mov	r9, r0
 800b152:	f04f 0300 	mov.w	r3, #0
 800b156:	f04f 020a 	mov.w	r2, #10
 800b15a:	4639      	mov	r1, r7
 800b15c:	4658      	mov	r0, fp
 800b15e:	d107      	bne.n	800b170 <_dtoa_r+0xac8>
 800b160:	f000 f9ca 	bl	800b4f8 <__multadd>
 800b164:	4607      	mov	r7, r0
 800b166:	4605      	mov	r5, r0
 800b168:	9b07      	ldr	r3, [sp, #28]
 800b16a:	3301      	adds	r3, #1
 800b16c:	9307      	str	r3, [sp, #28]
 800b16e:	e774      	b.n	800b05a <_dtoa_r+0x9b2>
 800b170:	f000 f9c2 	bl	800b4f8 <__multadd>
 800b174:	4629      	mov	r1, r5
 800b176:	4607      	mov	r7, r0
 800b178:	2300      	movs	r3, #0
 800b17a:	220a      	movs	r2, #10
 800b17c:	4658      	mov	r0, fp
 800b17e:	f000 f9bb 	bl	800b4f8 <__multadd>
 800b182:	4605      	mov	r5, r0
 800b184:	e7f0      	b.n	800b168 <_dtoa_r+0xac0>
 800b186:	9b08      	ldr	r3, [sp, #32]
 800b188:	2700      	movs	r7, #0
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	bfcc      	ite	gt
 800b18e:	461e      	movgt	r6, r3
 800b190:	2601      	movle	r6, #1
 800b192:	4456      	add	r6, sl
 800b194:	4649      	mov	r1, r9
 800b196:	2201      	movs	r2, #1
 800b198:	4658      	mov	r0, fp
 800b19a:	f000 fba1 	bl	800b8e0 <__lshift>
 800b19e:	4621      	mov	r1, r4
 800b1a0:	4681      	mov	r9, r0
 800b1a2:	f000 fc09 	bl	800b9b8 <__mcmp>
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	dcb0      	bgt.n	800b10c <_dtoa_r+0xa64>
 800b1aa:	d102      	bne.n	800b1b2 <_dtoa_r+0xb0a>
 800b1ac:	f018 0f01 	tst.w	r8, #1
 800b1b0:	d1ac      	bne.n	800b10c <_dtoa_r+0xa64>
 800b1b2:	4633      	mov	r3, r6
 800b1b4:	461e      	mov	r6, r3
 800b1b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1ba:	2a30      	cmp	r2, #48	@ 0x30
 800b1bc:	d0fa      	beq.n	800b1b4 <_dtoa_r+0xb0c>
 800b1be:	e5be      	b.n	800ad3e <_dtoa_r+0x696>
 800b1c0:	459a      	cmp	sl, r3
 800b1c2:	d1a4      	bne.n	800b10e <_dtoa_r+0xa66>
 800b1c4:	9b04      	ldr	r3, [sp, #16]
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	9304      	str	r3, [sp, #16]
 800b1ca:	2331      	movs	r3, #49	@ 0x31
 800b1cc:	f88a 3000 	strb.w	r3, [sl]
 800b1d0:	e5b5      	b.n	800ad3e <_dtoa_r+0x696>
 800b1d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b1d4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b234 <_dtoa_r+0xb8c>
 800b1d8:	b11b      	cbz	r3, 800b1e2 <_dtoa_r+0xb3a>
 800b1da:	f10a 0308 	add.w	r3, sl, #8
 800b1de:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b1e0:	6013      	str	r3, [r2, #0]
 800b1e2:	4650      	mov	r0, sl
 800b1e4:	b017      	add	sp, #92	@ 0x5c
 800b1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	f77f ae3d 	ble.w	800ae6c <_dtoa_r+0x7c4>
 800b1f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1f6:	2001      	movs	r0, #1
 800b1f8:	e65b      	b.n	800aeb2 <_dtoa_r+0x80a>
 800b1fa:	9b08      	ldr	r3, [sp, #32]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f77f aed6 	ble.w	800afae <_dtoa_r+0x906>
 800b202:	4656      	mov	r6, sl
 800b204:	4621      	mov	r1, r4
 800b206:	4648      	mov	r0, r9
 800b208:	f7ff f9c4 	bl	800a594 <quorem>
 800b20c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	f806 8b01 	strb.w	r8, [r6], #1
 800b216:	eba6 020a 	sub.w	r2, r6, sl
 800b21a:	4293      	cmp	r3, r2
 800b21c:	ddb3      	ble.n	800b186 <_dtoa_r+0xade>
 800b21e:	4649      	mov	r1, r9
 800b220:	2300      	movs	r3, #0
 800b222:	220a      	movs	r2, #10
 800b224:	4658      	mov	r0, fp
 800b226:	f000 f967 	bl	800b4f8 <__multadd>
 800b22a:	4681      	mov	r9, r0
 800b22c:	e7ea      	b.n	800b204 <_dtoa_r+0xb5c>
 800b22e:	bf00      	nop
 800b230:	0800f44b 	.word	0x0800f44b
 800b234:	0800f3cf 	.word	0x0800f3cf

0800b238 <_free_r>:
 800b238:	b538      	push	{r3, r4, r5, lr}
 800b23a:	4605      	mov	r5, r0
 800b23c:	2900      	cmp	r1, #0
 800b23e:	d040      	beq.n	800b2c2 <_free_r+0x8a>
 800b240:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b244:	1f0c      	subs	r4, r1, #4
 800b246:	2b00      	cmp	r3, #0
 800b248:	bfb8      	it	lt
 800b24a:	18e4      	addlt	r4, r4, r3
 800b24c:	f000 f8e6 	bl	800b41c <__malloc_lock>
 800b250:	4a1c      	ldr	r2, [pc, #112]	@ (800b2c4 <_free_r+0x8c>)
 800b252:	6813      	ldr	r3, [r2, #0]
 800b254:	b933      	cbnz	r3, 800b264 <_free_r+0x2c>
 800b256:	6063      	str	r3, [r4, #4]
 800b258:	6014      	str	r4, [r2, #0]
 800b25a:	4628      	mov	r0, r5
 800b25c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b260:	f000 b8e2 	b.w	800b428 <__malloc_unlock>
 800b264:	42a3      	cmp	r3, r4
 800b266:	d908      	bls.n	800b27a <_free_r+0x42>
 800b268:	6820      	ldr	r0, [r4, #0]
 800b26a:	1821      	adds	r1, r4, r0
 800b26c:	428b      	cmp	r3, r1
 800b26e:	bf01      	itttt	eq
 800b270:	6819      	ldreq	r1, [r3, #0]
 800b272:	685b      	ldreq	r3, [r3, #4]
 800b274:	1809      	addeq	r1, r1, r0
 800b276:	6021      	streq	r1, [r4, #0]
 800b278:	e7ed      	b.n	800b256 <_free_r+0x1e>
 800b27a:	461a      	mov	r2, r3
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	b10b      	cbz	r3, 800b284 <_free_r+0x4c>
 800b280:	42a3      	cmp	r3, r4
 800b282:	d9fa      	bls.n	800b27a <_free_r+0x42>
 800b284:	6811      	ldr	r1, [r2, #0]
 800b286:	1850      	adds	r0, r2, r1
 800b288:	42a0      	cmp	r0, r4
 800b28a:	d10b      	bne.n	800b2a4 <_free_r+0x6c>
 800b28c:	6820      	ldr	r0, [r4, #0]
 800b28e:	4401      	add	r1, r0
 800b290:	1850      	adds	r0, r2, r1
 800b292:	4283      	cmp	r3, r0
 800b294:	6011      	str	r1, [r2, #0]
 800b296:	d1e0      	bne.n	800b25a <_free_r+0x22>
 800b298:	6818      	ldr	r0, [r3, #0]
 800b29a:	685b      	ldr	r3, [r3, #4]
 800b29c:	4408      	add	r0, r1
 800b29e:	6010      	str	r0, [r2, #0]
 800b2a0:	6053      	str	r3, [r2, #4]
 800b2a2:	e7da      	b.n	800b25a <_free_r+0x22>
 800b2a4:	d902      	bls.n	800b2ac <_free_r+0x74>
 800b2a6:	230c      	movs	r3, #12
 800b2a8:	602b      	str	r3, [r5, #0]
 800b2aa:	e7d6      	b.n	800b25a <_free_r+0x22>
 800b2ac:	6820      	ldr	r0, [r4, #0]
 800b2ae:	1821      	adds	r1, r4, r0
 800b2b0:	428b      	cmp	r3, r1
 800b2b2:	bf01      	itttt	eq
 800b2b4:	6819      	ldreq	r1, [r3, #0]
 800b2b6:	685b      	ldreq	r3, [r3, #4]
 800b2b8:	1809      	addeq	r1, r1, r0
 800b2ba:	6021      	streq	r1, [r4, #0]
 800b2bc:	6063      	str	r3, [r4, #4]
 800b2be:	6054      	str	r4, [r2, #4]
 800b2c0:	e7cb      	b.n	800b25a <_free_r+0x22>
 800b2c2:	bd38      	pop	{r3, r4, r5, pc}
 800b2c4:	200005ec 	.word	0x200005ec

0800b2c8 <malloc>:
 800b2c8:	4b02      	ldr	r3, [pc, #8]	@ (800b2d4 <malloc+0xc>)
 800b2ca:	4601      	mov	r1, r0
 800b2cc:	6818      	ldr	r0, [r3, #0]
 800b2ce:	f000 b825 	b.w	800b31c <_malloc_r>
 800b2d2:	bf00      	nop
 800b2d4:	20000060 	.word	0x20000060

0800b2d8 <sbrk_aligned>:
 800b2d8:	b570      	push	{r4, r5, r6, lr}
 800b2da:	4e0f      	ldr	r6, [pc, #60]	@ (800b318 <sbrk_aligned+0x40>)
 800b2dc:	460c      	mov	r4, r1
 800b2de:	6831      	ldr	r1, [r6, #0]
 800b2e0:	4605      	mov	r5, r0
 800b2e2:	b911      	cbnz	r1, 800b2ea <sbrk_aligned+0x12>
 800b2e4:	f001 fdf6 	bl	800ced4 <_sbrk_r>
 800b2e8:	6030      	str	r0, [r6, #0]
 800b2ea:	4621      	mov	r1, r4
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	f001 fdf1 	bl	800ced4 <_sbrk_r>
 800b2f2:	1c43      	adds	r3, r0, #1
 800b2f4:	d103      	bne.n	800b2fe <sbrk_aligned+0x26>
 800b2f6:	f04f 34ff 	mov.w	r4, #4294967295
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	bd70      	pop	{r4, r5, r6, pc}
 800b2fe:	1cc4      	adds	r4, r0, #3
 800b300:	f024 0403 	bic.w	r4, r4, #3
 800b304:	42a0      	cmp	r0, r4
 800b306:	d0f8      	beq.n	800b2fa <sbrk_aligned+0x22>
 800b308:	1a21      	subs	r1, r4, r0
 800b30a:	4628      	mov	r0, r5
 800b30c:	f001 fde2 	bl	800ced4 <_sbrk_r>
 800b310:	3001      	adds	r0, #1
 800b312:	d1f2      	bne.n	800b2fa <sbrk_aligned+0x22>
 800b314:	e7ef      	b.n	800b2f6 <sbrk_aligned+0x1e>
 800b316:	bf00      	nop
 800b318:	200005e8 	.word	0x200005e8

0800b31c <_malloc_r>:
 800b31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b320:	1ccd      	adds	r5, r1, #3
 800b322:	f025 0503 	bic.w	r5, r5, #3
 800b326:	3508      	adds	r5, #8
 800b328:	2d0c      	cmp	r5, #12
 800b32a:	bf38      	it	cc
 800b32c:	250c      	movcc	r5, #12
 800b32e:	2d00      	cmp	r5, #0
 800b330:	4606      	mov	r6, r0
 800b332:	db01      	blt.n	800b338 <_malloc_r+0x1c>
 800b334:	42a9      	cmp	r1, r5
 800b336:	d904      	bls.n	800b342 <_malloc_r+0x26>
 800b338:	230c      	movs	r3, #12
 800b33a:	6033      	str	r3, [r6, #0]
 800b33c:	2000      	movs	r0, #0
 800b33e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b342:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b418 <_malloc_r+0xfc>
 800b346:	f000 f869 	bl	800b41c <__malloc_lock>
 800b34a:	f8d8 3000 	ldr.w	r3, [r8]
 800b34e:	461c      	mov	r4, r3
 800b350:	bb44      	cbnz	r4, 800b3a4 <_malloc_r+0x88>
 800b352:	4629      	mov	r1, r5
 800b354:	4630      	mov	r0, r6
 800b356:	f7ff ffbf 	bl	800b2d8 <sbrk_aligned>
 800b35a:	1c43      	adds	r3, r0, #1
 800b35c:	4604      	mov	r4, r0
 800b35e:	d158      	bne.n	800b412 <_malloc_r+0xf6>
 800b360:	f8d8 4000 	ldr.w	r4, [r8]
 800b364:	4627      	mov	r7, r4
 800b366:	2f00      	cmp	r7, #0
 800b368:	d143      	bne.n	800b3f2 <_malloc_r+0xd6>
 800b36a:	2c00      	cmp	r4, #0
 800b36c:	d04b      	beq.n	800b406 <_malloc_r+0xea>
 800b36e:	6823      	ldr	r3, [r4, #0]
 800b370:	4639      	mov	r1, r7
 800b372:	4630      	mov	r0, r6
 800b374:	eb04 0903 	add.w	r9, r4, r3
 800b378:	f001 fdac 	bl	800ced4 <_sbrk_r>
 800b37c:	4581      	cmp	r9, r0
 800b37e:	d142      	bne.n	800b406 <_malloc_r+0xea>
 800b380:	6821      	ldr	r1, [r4, #0]
 800b382:	4630      	mov	r0, r6
 800b384:	1a6d      	subs	r5, r5, r1
 800b386:	4629      	mov	r1, r5
 800b388:	f7ff ffa6 	bl	800b2d8 <sbrk_aligned>
 800b38c:	3001      	adds	r0, #1
 800b38e:	d03a      	beq.n	800b406 <_malloc_r+0xea>
 800b390:	6823      	ldr	r3, [r4, #0]
 800b392:	442b      	add	r3, r5
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	f8d8 3000 	ldr.w	r3, [r8]
 800b39a:	685a      	ldr	r2, [r3, #4]
 800b39c:	bb62      	cbnz	r2, 800b3f8 <_malloc_r+0xdc>
 800b39e:	f8c8 7000 	str.w	r7, [r8]
 800b3a2:	e00f      	b.n	800b3c4 <_malloc_r+0xa8>
 800b3a4:	6822      	ldr	r2, [r4, #0]
 800b3a6:	1b52      	subs	r2, r2, r5
 800b3a8:	d420      	bmi.n	800b3ec <_malloc_r+0xd0>
 800b3aa:	2a0b      	cmp	r2, #11
 800b3ac:	d917      	bls.n	800b3de <_malloc_r+0xc2>
 800b3ae:	1961      	adds	r1, r4, r5
 800b3b0:	42a3      	cmp	r3, r4
 800b3b2:	6025      	str	r5, [r4, #0]
 800b3b4:	bf18      	it	ne
 800b3b6:	6059      	strne	r1, [r3, #4]
 800b3b8:	6863      	ldr	r3, [r4, #4]
 800b3ba:	bf08      	it	eq
 800b3bc:	f8c8 1000 	streq.w	r1, [r8]
 800b3c0:	5162      	str	r2, [r4, r5]
 800b3c2:	604b      	str	r3, [r1, #4]
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	f000 f82f 	bl	800b428 <__malloc_unlock>
 800b3ca:	f104 000b 	add.w	r0, r4, #11
 800b3ce:	1d23      	adds	r3, r4, #4
 800b3d0:	f020 0007 	bic.w	r0, r0, #7
 800b3d4:	1ac2      	subs	r2, r0, r3
 800b3d6:	bf1c      	itt	ne
 800b3d8:	1a1b      	subne	r3, r3, r0
 800b3da:	50a3      	strne	r3, [r4, r2]
 800b3dc:	e7af      	b.n	800b33e <_malloc_r+0x22>
 800b3de:	6862      	ldr	r2, [r4, #4]
 800b3e0:	42a3      	cmp	r3, r4
 800b3e2:	bf0c      	ite	eq
 800b3e4:	f8c8 2000 	streq.w	r2, [r8]
 800b3e8:	605a      	strne	r2, [r3, #4]
 800b3ea:	e7eb      	b.n	800b3c4 <_malloc_r+0xa8>
 800b3ec:	4623      	mov	r3, r4
 800b3ee:	6864      	ldr	r4, [r4, #4]
 800b3f0:	e7ae      	b.n	800b350 <_malloc_r+0x34>
 800b3f2:	463c      	mov	r4, r7
 800b3f4:	687f      	ldr	r7, [r7, #4]
 800b3f6:	e7b6      	b.n	800b366 <_malloc_r+0x4a>
 800b3f8:	461a      	mov	r2, r3
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	42a3      	cmp	r3, r4
 800b3fe:	d1fb      	bne.n	800b3f8 <_malloc_r+0xdc>
 800b400:	2300      	movs	r3, #0
 800b402:	6053      	str	r3, [r2, #4]
 800b404:	e7de      	b.n	800b3c4 <_malloc_r+0xa8>
 800b406:	230c      	movs	r3, #12
 800b408:	4630      	mov	r0, r6
 800b40a:	6033      	str	r3, [r6, #0]
 800b40c:	f000 f80c 	bl	800b428 <__malloc_unlock>
 800b410:	e794      	b.n	800b33c <_malloc_r+0x20>
 800b412:	6005      	str	r5, [r0, #0]
 800b414:	e7d6      	b.n	800b3c4 <_malloc_r+0xa8>
 800b416:	bf00      	nop
 800b418:	200005ec 	.word	0x200005ec

0800b41c <__malloc_lock>:
 800b41c:	4801      	ldr	r0, [pc, #4]	@ (800b424 <__malloc_lock+0x8>)
 800b41e:	f7ff b896 	b.w	800a54e <__retarget_lock_acquire_recursive>
 800b422:	bf00      	nop
 800b424:	200005e4 	.word	0x200005e4

0800b428 <__malloc_unlock>:
 800b428:	4801      	ldr	r0, [pc, #4]	@ (800b430 <__malloc_unlock+0x8>)
 800b42a:	f7ff b891 	b.w	800a550 <__retarget_lock_release_recursive>
 800b42e:	bf00      	nop
 800b430:	200005e4 	.word	0x200005e4

0800b434 <_Balloc>:
 800b434:	b570      	push	{r4, r5, r6, lr}
 800b436:	69c6      	ldr	r6, [r0, #28]
 800b438:	4604      	mov	r4, r0
 800b43a:	460d      	mov	r5, r1
 800b43c:	b976      	cbnz	r6, 800b45c <_Balloc+0x28>
 800b43e:	2010      	movs	r0, #16
 800b440:	f7ff ff42 	bl	800b2c8 <malloc>
 800b444:	4602      	mov	r2, r0
 800b446:	61e0      	str	r0, [r4, #28]
 800b448:	b920      	cbnz	r0, 800b454 <_Balloc+0x20>
 800b44a:	216b      	movs	r1, #107	@ 0x6b
 800b44c:	4b17      	ldr	r3, [pc, #92]	@ (800b4ac <_Balloc+0x78>)
 800b44e:	4818      	ldr	r0, [pc, #96]	@ (800b4b0 <_Balloc+0x7c>)
 800b450:	f001 fd56 	bl	800cf00 <__assert_func>
 800b454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b458:	6006      	str	r6, [r0, #0]
 800b45a:	60c6      	str	r6, [r0, #12]
 800b45c:	69e6      	ldr	r6, [r4, #28]
 800b45e:	68f3      	ldr	r3, [r6, #12]
 800b460:	b183      	cbz	r3, 800b484 <_Balloc+0x50>
 800b462:	69e3      	ldr	r3, [r4, #28]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b46a:	b9b8      	cbnz	r0, 800b49c <_Balloc+0x68>
 800b46c:	2101      	movs	r1, #1
 800b46e:	fa01 f605 	lsl.w	r6, r1, r5
 800b472:	1d72      	adds	r2, r6, #5
 800b474:	4620      	mov	r0, r4
 800b476:	0092      	lsls	r2, r2, #2
 800b478:	f001 fd60 	bl	800cf3c <_calloc_r>
 800b47c:	b160      	cbz	r0, 800b498 <_Balloc+0x64>
 800b47e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b482:	e00e      	b.n	800b4a2 <_Balloc+0x6e>
 800b484:	2221      	movs	r2, #33	@ 0x21
 800b486:	2104      	movs	r1, #4
 800b488:	4620      	mov	r0, r4
 800b48a:	f001 fd57 	bl	800cf3c <_calloc_r>
 800b48e:	69e3      	ldr	r3, [r4, #28]
 800b490:	60f0      	str	r0, [r6, #12]
 800b492:	68db      	ldr	r3, [r3, #12]
 800b494:	2b00      	cmp	r3, #0
 800b496:	d1e4      	bne.n	800b462 <_Balloc+0x2e>
 800b498:	2000      	movs	r0, #0
 800b49a:	bd70      	pop	{r4, r5, r6, pc}
 800b49c:	6802      	ldr	r2, [r0, #0]
 800b49e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4a8:	e7f7      	b.n	800b49a <_Balloc+0x66>
 800b4aa:	bf00      	nop
 800b4ac:	0800f3dc 	.word	0x0800f3dc
 800b4b0:	0800f45c 	.word	0x0800f45c

0800b4b4 <_Bfree>:
 800b4b4:	b570      	push	{r4, r5, r6, lr}
 800b4b6:	69c6      	ldr	r6, [r0, #28]
 800b4b8:	4605      	mov	r5, r0
 800b4ba:	460c      	mov	r4, r1
 800b4bc:	b976      	cbnz	r6, 800b4dc <_Bfree+0x28>
 800b4be:	2010      	movs	r0, #16
 800b4c0:	f7ff ff02 	bl	800b2c8 <malloc>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	61e8      	str	r0, [r5, #28]
 800b4c8:	b920      	cbnz	r0, 800b4d4 <_Bfree+0x20>
 800b4ca:	218f      	movs	r1, #143	@ 0x8f
 800b4cc:	4b08      	ldr	r3, [pc, #32]	@ (800b4f0 <_Bfree+0x3c>)
 800b4ce:	4809      	ldr	r0, [pc, #36]	@ (800b4f4 <_Bfree+0x40>)
 800b4d0:	f001 fd16 	bl	800cf00 <__assert_func>
 800b4d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4d8:	6006      	str	r6, [r0, #0]
 800b4da:	60c6      	str	r6, [r0, #12]
 800b4dc:	b13c      	cbz	r4, 800b4ee <_Bfree+0x3a>
 800b4de:	69eb      	ldr	r3, [r5, #28]
 800b4e0:	6862      	ldr	r2, [r4, #4]
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4e8:	6021      	str	r1, [r4, #0]
 800b4ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4ee:	bd70      	pop	{r4, r5, r6, pc}
 800b4f0:	0800f3dc 	.word	0x0800f3dc
 800b4f4:	0800f45c 	.word	0x0800f45c

0800b4f8 <__multadd>:
 800b4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4fc:	4607      	mov	r7, r0
 800b4fe:	460c      	mov	r4, r1
 800b500:	461e      	mov	r6, r3
 800b502:	2000      	movs	r0, #0
 800b504:	690d      	ldr	r5, [r1, #16]
 800b506:	f101 0c14 	add.w	ip, r1, #20
 800b50a:	f8dc 3000 	ldr.w	r3, [ip]
 800b50e:	3001      	adds	r0, #1
 800b510:	b299      	uxth	r1, r3
 800b512:	fb02 6101 	mla	r1, r2, r1, r6
 800b516:	0c1e      	lsrs	r6, r3, #16
 800b518:	0c0b      	lsrs	r3, r1, #16
 800b51a:	fb02 3306 	mla	r3, r2, r6, r3
 800b51e:	b289      	uxth	r1, r1
 800b520:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b524:	4285      	cmp	r5, r0
 800b526:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b52a:	f84c 1b04 	str.w	r1, [ip], #4
 800b52e:	dcec      	bgt.n	800b50a <__multadd+0x12>
 800b530:	b30e      	cbz	r6, 800b576 <__multadd+0x7e>
 800b532:	68a3      	ldr	r3, [r4, #8]
 800b534:	42ab      	cmp	r3, r5
 800b536:	dc19      	bgt.n	800b56c <__multadd+0x74>
 800b538:	6861      	ldr	r1, [r4, #4]
 800b53a:	4638      	mov	r0, r7
 800b53c:	3101      	adds	r1, #1
 800b53e:	f7ff ff79 	bl	800b434 <_Balloc>
 800b542:	4680      	mov	r8, r0
 800b544:	b928      	cbnz	r0, 800b552 <__multadd+0x5a>
 800b546:	4602      	mov	r2, r0
 800b548:	21ba      	movs	r1, #186	@ 0xba
 800b54a:	4b0c      	ldr	r3, [pc, #48]	@ (800b57c <__multadd+0x84>)
 800b54c:	480c      	ldr	r0, [pc, #48]	@ (800b580 <__multadd+0x88>)
 800b54e:	f001 fcd7 	bl	800cf00 <__assert_func>
 800b552:	6922      	ldr	r2, [r4, #16]
 800b554:	f104 010c 	add.w	r1, r4, #12
 800b558:	3202      	adds	r2, #2
 800b55a:	0092      	lsls	r2, r2, #2
 800b55c:	300c      	adds	r0, #12
 800b55e:	f7ff f806 	bl	800a56e <memcpy>
 800b562:	4621      	mov	r1, r4
 800b564:	4638      	mov	r0, r7
 800b566:	f7ff ffa5 	bl	800b4b4 <_Bfree>
 800b56a:	4644      	mov	r4, r8
 800b56c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b570:	3501      	adds	r5, #1
 800b572:	615e      	str	r6, [r3, #20]
 800b574:	6125      	str	r5, [r4, #16]
 800b576:	4620      	mov	r0, r4
 800b578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b57c:	0800f44b 	.word	0x0800f44b
 800b580:	0800f45c 	.word	0x0800f45c

0800b584 <__s2b>:
 800b584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b588:	4615      	mov	r5, r2
 800b58a:	2209      	movs	r2, #9
 800b58c:	461f      	mov	r7, r3
 800b58e:	3308      	adds	r3, #8
 800b590:	460c      	mov	r4, r1
 800b592:	fb93 f3f2 	sdiv	r3, r3, r2
 800b596:	4606      	mov	r6, r0
 800b598:	2201      	movs	r2, #1
 800b59a:	2100      	movs	r1, #0
 800b59c:	429a      	cmp	r2, r3
 800b59e:	db09      	blt.n	800b5b4 <__s2b+0x30>
 800b5a0:	4630      	mov	r0, r6
 800b5a2:	f7ff ff47 	bl	800b434 <_Balloc>
 800b5a6:	b940      	cbnz	r0, 800b5ba <__s2b+0x36>
 800b5a8:	4602      	mov	r2, r0
 800b5aa:	21d3      	movs	r1, #211	@ 0xd3
 800b5ac:	4b18      	ldr	r3, [pc, #96]	@ (800b610 <__s2b+0x8c>)
 800b5ae:	4819      	ldr	r0, [pc, #100]	@ (800b614 <__s2b+0x90>)
 800b5b0:	f001 fca6 	bl	800cf00 <__assert_func>
 800b5b4:	0052      	lsls	r2, r2, #1
 800b5b6:	3101      	adds	r1, #1
 800b5b8:	e7f0      	b.n	800b59c <__s2b+0x18>
 800b5ba:	9b08      	ldr	r3, [sp, #32]
 800b5bc:	2d09      	cmp	r5, #9
 800b5be:	6143      	str	r3, [r0, #20]
 800b5c0:	f04f 0301 	mov.w	r3, #1
 800b5c4:	6103      	str	r3, [r0, #16]
 800b5c6:	dd16      	ble.n	800b5f6 <__s2b+0x72>
 800b5c8:	f104 0909 	add.w	r9, r4, #9
 800b5cc:	46c8      	mov	r8, r9
 800b5ce:	442c      	add	r4, r5
 800b5d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b5d4:	4601      	mov	r1, r0
 800b5d6:	220a      	movs	r2, #10
 800b5d8:	4630      	mov	r0, r6
 800b5da:	3b30      	subs	r3, #48	@ 0x30
 800b5dc:	f7ff ff8c 	bl	800b4f8 <__multadd>
 800b5e0:	45a0      	cmp	r8, r4
 800b5e2:	d1f5      	bne.n	800b5d0 <__s2b+0x4c>
 800b5e4:	f1a5 0408 	sub.w	r4, r5, #8
 800b5e8:	444c      	add	r4, r9
 800b5ea:	1b2d      	subs	r5, r5, r4
 800b5ec:	1963      	adds	r3, r4, r5
 800b5ee:	42bb      	cmp	r3, r7
 800b5f0:	db04      	blt.n	800b5fc <__s2b+0x78>
 800b5f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5f6:	2509      	movs	r5, #9
 800b5f8:	340a      	adds	r4, #10
 800b5fa:	e7f6      	b.n	800b5ea <__s2b+0x66>
 800b5fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b600:	4601      	mov	r1, r0
 800b602:	220a      	movs	r2, #10
 800b604:	4630      	mov	r0, r6
 800b606:	3b30      	subs	r3, #48	@ 0x30
 800b608:	f7ff ff76 	bl	800b4f8 <__multadd>
 800b60c:	e7ee      	b.n	800b5ec <__s2b+0x68>
 800b60e:	bf00      	nop
 800b610:	0800f44b 	.word	0x0800f44b
 800b614:	0800f45c 	.word	0x0800f45c

0800b618 <__hi0bits>:
 800b618:	4603      	mov	r3, r0
 800b61a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b61e:	bf3a      	itte	cc
 800b620:	0403      	lslcc	r3, r0, #16
 800b622:	2010      	movcc	r0, #16
 800b624:	2000      	movcs	r0, #0
 800b626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b62a:	bf3c      	itt	cc
 800b62c:	021b      	lslcc	r3, r3, #8
 800b62e:	3008      	addcc	r0, #8
 800b630:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b634:	bf3c      	itt	cc
 800b636:	011b      	lslcc	r3, r3, #4
 800b638:	3004      	addcc	r0, #4
 800b63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b63e:	bf3c      	itt	cc
 800b640:	009b      	lslcc	r3, r3, #2
 800b642:	3002      	addcc	r0, #2
 800b644:	2b00      	cmp	r3, #0
 800b646:	db05      	blt.n	800b654 <__hi0bits+0x3c>
 800b648:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b64c:	f100 0001 	add.w	r0, r0, #1
 800b650:	bf08      	it	eq
 800b652:	2020      	moveq	r0, #32
 800b654:	4770      	bx	lr

0800b656 <__lo0bits>:
 800b656:	6803      	ldr	r3, [r0, #0]
 800b658:	4602      	mov	r2, r0
 800b65a:	f013 0007 	ands.w	r0, r3, #7
 800b65e:	d00b      	beq.n	800b678 <__lo0bits+0x22>
 800b660:	07d9      	lsls	r1, r3, #31
 800b662:	d421      	bmi.n	800b6a8 <__lo0bits+0x52>
 800b664:	0798      	lsls	r0, r3, #30
 800b666:	bf49      	itett	mi
 800b668:	085b      	lsrmi	r3, r3, #1
 800b66a:	089b      	lsrpl	r3, r3, #2
 800b66c:	2001      	movmi	r0, #1
 800b66e:	6013      	strmi	r3, [r2, #0]
 800b670:	bf5c      	itt	pl
 800b672:	2002      	movpl	r0, #2
 800b674:	6013      	strpl	r3, [r2, #0]
 800b676:	4770      	bx	lr
 800b678:	b299      	uxth	r1, r3
 800b67a:	b909      	cbnz	r1, 800b680 <__lo0bits+0x2a>
 800b67c:	2010      	movs	r0, #16
 800b67e:	0c1b      	lsrs	r3, r3, #16
 800b680:	b2d9      	uxtb	r1, r3
 800b682:	b909      	cbnz	r1, 800b688 <__lo0bits+0x32>
 800b684:	3008      	adds	r0, #8
 800b686:	0a1b      	lsrs	r3, r3, #8
 800b688:	0719      	lsls	r1, r3, #28
 800b68a:	bf04      	itt	eq
 800b68c:	091b      	lsreq	r3, r3, #4
 800b68e:	3004      	addeq	r0, #4
 800b690:	0799      	lsls	r1, r3, #30
 800b692:	bf04      	itt	eq
 800b694:	089b      	lsreq	r3, r3, #2
 800b696:	3002      	addeq	r0, #2
 800b698:	07d9      	lsls	r1, r3, #31
 800b69a:	d403      	bmi.n	800b6a4 <__lo0bits+0x4e>
 800b69c:	085b      	lsrs	r3, r3, #1
 800b69e:	f100 0001 	add.w	r0, r0, #1
 800b6a2:	d003      	beq.n	800b6ac <__lo0bits+0x56>
 800b6a4:	6013      	str	r3, [r2, #0]
 800b6a6:	4770      	bx	lr
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	4770      	bx	lr
 800b6ac:	2020      	movs	r0, #32
 800b6ae:	4770      	bx	lr

0800b6b0 <__i2b>:
 800b6b0:	b510      	push	{r4, lr}
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	2101      	movs	r1, #1
 800b6b6:	f7ff febd 	bl	800b434 <_Balloc>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	b928      	cbnz	r0, 800b6ca <__i2b+0x1a>
 800b6be:	f240 1145 	movw	r1, #325	@ 0x145
 800b6c2:	4b04      	ldr	r3, [pc, #16]	@ (800b6d4 <__i2b+0x24>)
 800b6c4:	4804      	ldr	r0, [pc, #16]	@ (800b6d8 <__i2b+0x28>)
 800b6c6:	f001 fc1b 	bl	800cf00 <__assert_func>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	6144      	str	r4, [r0, #20]
 800b6ce:	6103      	str	r3, [r0, #16]
 800b6d0:	bd10      	pop	{r4, pc}
 800b6d2:	bf00      	nop
 800b6d4:	0800f44b 	.word	0x0800f44b
 800b6d8:	0800f45c 	.word	0x0800f45c

0800b6dc <__multiply>:
 800b6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e0:	4614      	mov	r4, r2
 800b6e2:	690a      	ldr	r2, [r1, #16]
 800b6e4:	6923      	ldr	r3, [r4, #16]
 800b6e6:	460f      	mov	r7, r1
 800b6e8:	429a      	cmp	r2, r3
 800b6ea:	bfa2      	ittt	ge
 800b6ec:	4623      	movge	r3, r4
 800b6ee:	460c      	movge	r4, r1
 800b6f0:	461f      	movge	r7, r3
 800b6f2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b6f6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b6fa:	68a3      	ldr	r3, [r4, #8]
 800b6fc:	6861      	ldr	r1, [r4, #4]
 800b6fe:	eb0a 0609 	add.w	r6, sl, r9
 800b702:	42b3      	cmp	r3, r6
 800b704:	b085      	sub	sp, #20
 800b706:	bfb8      	it	lt
 800b708:	3101      	addlt	r1, #1
 800b70a:	f7ff fe93 	bl	800b434 <_Balloc>
 800b70e:	b930      	cbnz	r0, 800b71e <__multiply+0x42>
 800b710:	4602      	mov	r2, r0
 800b712:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b716:	4b43      	ldr	r3, [pc, #268]	@ (800b824 <__multiply+0x148>)
 800b718:	4843      	ldr	r0, [pc, #268]	@ (800b828 <__multiply+0x14c>)
 800b71a:	f001 fbf1 	bl	800cf00 <__assert_func>
 800b71e:	f100 0514 	add.w	r5, r0, #20
 800b722:	462b      	mov	r3, r5
 800b724:	2200      	movs	r2, #0
 800b726:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b72a:	4543      	cmp	r3, r8
 800b72c:	d321      	bcc.n	800b772 <__multiply+0x96>
 800b72e:	f107 0114 	add.w	r1, r7, #20
 800b732:	f104 0214 	add.w	r2, r4, #20
 800b736:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b73a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b73e:	9302      	str	r3, [sp, #8]
 800b740:	1b13      	subs	r3, r2, r4
 800b742:	3b15      	subs	r3, #21
 800b744:	f023 0303 	bic.w	r3, r3, #3
 800b748:	3304      	adds	r3, #4
 800b74a:	f104 0715 	add.w	r7, r4, #21
 800b74e:	42ba      	cmp	r2, r7
 800b750:	bf38      	it	cc
 800b752:	2304      	movcc	r3, #4
 800b754:	9301      	str	r3, [sp, #4]
 800b756:	9b02      	ldr	r3, [sp, #8]
 800b758:	9103      	str	r1, [sp, #12]
 800b75a:	428b      	cmp	r3, r1
 800b75c:	d80c      	bhi.n	800b778 <__multiply+0x9c>
 800b75e:	2e00      	cmp	r6, #0
 800b760:	dd03      	ble.n	800b76a <__multiply+0x8e>
 800b762:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b766:	2b00      	cmp	r3, #0
 800b768:	d05a      	beq.n	800b820 <__multiply+0x144>
 800b76a:	6106      	str	r6, [r0, #16]
 800b76c:	b005      	add	sp, #20
 800b76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b772:	f843 2b04 	str.w	r2, [r3], #4
 800b776:	e7d8      	b.n	800b72a <__multiply+0x4e>
 800b778:	f8b1 a000 	ldrh.w	sl, [r1]
 800b77c:	f1ba 0f00 	cmp.w	sl, #0
 800b780:	d023      	beq.n	800b7ca <__multiply+0xee>
 800b782:	46a9      	mov	r9, r5
 800b784:	f04f 0c00 	mov.w	ip, #0
 800b788:	f104 0e14 	add.w	lr, r4, #20
 800b78c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b790:	f8d9 3000 	ldr.w	r3, [r9]
 800b794:	fa1f fb87 	uxth.w	fp, r7
 800b798:	b29b      	uxth	r3, r3
 800b79a:	fb0a 330b 	mla	r3, sl, fp, r3
 800b79e:	4463      	add	r3, ip
 800b7a0:	f8d9 c000 	ldr.w	ip, [r9]
 800b7a4:	0c3f      	lsrs	r7, r7, #16
 800b7a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b7aa:	fb0a c707 	mla	r7, sl, r7, ip
 800b7ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b7b2:	b29b      	uxth	r3, r3
 800b7b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b7b8:	4572      	cmp	r2, lr
 800b7ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b7be:	f849 3b04 	str.w	r3, [r9], #4
 800b7c2:	d8e3      	bhi.n	800b78c <__multiply+0xb0>
 800b7c4:	9b01      	ldr	r3, [sp, #4]
 800b7c6:	f845 c003 	str.w	ip, [r5, r3]
 800b7ca:	9b03      	ldr	r3, [sp, #12]
 800b7cc:	3104      	adds	r1, #4
 800b7ce:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b7d2:	f1b9 0f00 	cmp.w	r9, #0
 800b7d6:	d021      	beq.n	800b81c <__multiply+0x140>
 800b7d8:	46ae      	mov	lr, r5
 800b7da:	f04f 0a00 	mov.w	sl, #0
 800b7de:	682b      	ldr	r3, [r5, #0]
 800b7e0:	f104 0c14 	add.w	ip, r4, #20
 800b7e4:	f8bc b000 	ldrh.w	fp, [ip]
 800b7e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	fb09 770b 	mla	r7, r9, fp, r7
 800b7f2:	4457      	add	r7, sl
 800b7f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b7f8:	f84e 3b04 	str.w	r3, [lr], #4
 800b7fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b804:	f8be 3000 	ldrh.w	r3, [lr]
 800b808:	4562      	cmp	r2, ip
 800b80a:	fb09 330a 	mla	r3, r9, sl, r3
 800b80e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b812:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b816:	d8e5      	bhi.n	800b7e4 <__multiply+0x108>
 800b818:	9f01      	ldr	r7, [sp, #4]
 800b81a:	51eb      	str	r3, [r5, r7]
 800b81c:	3504      	adds	r5, #4
 800b81e:	e79a      	b.n	800b756 <__multiply+0x7a>
 800b820:	3e01      	subs	r6, #1
 800b822:	e79c      	b.n	800b75e <__multiply+0x82>
 800b824:	0800f44b 	.word	0x0800f44b
 800b828:	0800f45c 	.word	0x0800f45c

0800b82c <__pow5mult>:
 800b82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b830:	4615      	mov	r5, r2
 800b832:	f012 0203 	ands.w	r2, r2, #3
 800b836:	4607      	mov	r7, r0
 800b838:	460e      	mov	r6, r1
 800b83a:	d007      	beq.n	800b84c <__pow5mult+0x20>
 800b83c:	4c25      	ldr	r4, [pc, #148]	@ (800b8d4 <__pow5mult+0xa8>)
 800b83e:	3a01      	subs	r2, #1
 800b840:	2300      	movs	r3, #0
 800b842:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b846:	f7ff fe57 	bl	800b4f8 <__multadd>
 800b84a:	4606      	mov	r6, r0
 800b84c:	10ad      	asrs	r5, r5, #2
 800b84e:	d03d      	beq.n	800b8cc <__pow5mult+0xa0>
 800b850:	69fc      	ldr	r4, [r7, #28]
 800b852:	b97c      	cbnz	r4, 800b874 <__pow5mult+0x48>
 800b854:	2010      	movs	r0, #16
 800b856:	f7ff fd37 	bl	800b2c8 <malloc>
 800b85a:	4602      	mov	r2, r0
 800b85c:	61f8      	str	r0, [r7, #28]
 800b85e:	b928      	cbnz	r0, 800b86c <__pow5mult+0x40>
 800b860:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b864:	4b1c      	ldr	r3, [pc, #112]	@ (800b8d8 <__pow5mult+0xac>)
 800b866:	481d      	ldr	r0, [pc, #116]	@ (800b8dc <__pow5mult+0xb0>)
 800b868:	f001 fb4a 	bl	800cf00 <__assert_func>
 800b86c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b870:	6004      	str	r4, [r0, #0]
 800b872:	60c4      	str	r4, [r0, #12]
 800b874:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b878:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b87c:	b94c      	cbnz	r4, 800b892 <__pow5mult+0x66>
 800b87e:	f240 2171 	movw	r1, #625	@ 0x271
 800b882:	4638      	mov	r0, r7
 800b884:	f7ff ff14 	bl	800b6b0 <__i2b>
 800b888:	2300      	movs	r3, #0
 800b88a:	4604      	mov	r4, r0
 800b88c:	f8c8 0008 	str.w	r0, [r8, #8]
 800b890:	6003      	str	r3, [r0, #0]
 800b892:	f04f 0900 	mov.w	r9, #0
 800b896:	07eb      	lsls	r3, r5, #31
 800b898:	d50a      	bpl.n	800b8b0 <__pow5mult+0x84>
 800b89a:	4631      	mov	r1, r6
 800b89c:	4622      	mov	r2, r4
 800b89e:	4638      	mov	r0, r7
 800b8a0:	f7ff ff1c 	bl	800b6dc <__multiply>
 800b8a4:	4680      	mov	r8, r0
 800b8a6:	4631      	mov	r1, r6
 800b8a8:	4638      	mov	r0, r7
 800b8aa:	f7ff fe03 	bl	800b4b4 <_Bfree>
 800b8ae:	4646      	mov	r6, r8
 800b8b0:	106d      	asrs	r5, r5, #1
 800b8b2:	d00b      	beq.n	800b8cc <__pow5mult+0xa0>
 800b8b4:	6820      	ldr	r0, [r4, #0]
 800b8b6:	b938      	cbnz	r0, 800b8c8 <__pow5mult+0x9c>
 800b8b8:	4622      	mov	r2, r4
 800b8ba:	4621      	mov	r1, r4
 800b8bc:	4638      	mov	r0, r7
 800b8be:	f7ff ff0d 	bl	800b6dc <__multiply>
 800b8c2:	6020      	str	r0, [r4, #0]
 800b8c4:	f8c0 9000 	str.w	r9, [r0]
 800b8c8:	4604      	mov	r4, r0
 800b8ca:	e7e4      	b.n	800b896 <__pow5mult+0x6a>
 800b8cc:	4630      	mov	r0, r6
 800b8ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8d2:	bf00      	nop
 800b8d4:	0800f4b8 	.word	0x0800f4b8
 800b8d8:	0800f3dc 	.word	0x0800f3dc
 800b8dc:	0800f45c 	.word	0x0800f45c

0800b8e0 <__lshift>:
 800b8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8e4:	460c      	mov	r4, r1
 800b8e6:	4607      	mov	r7, r0
 800b8e8:	4691      	mov	r9, r2
 800b8ea:	6923      	ldr	r3, [r4, #16]
 800b8ec:	6849      	ldr	r1, [r1, #4]
 800b8ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b8f2:	68a3      	ldr	r3, [r4, #8]
 800b8f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8f8:	f108 0601 	add.w	r6, r8, #1
 800b8fc:	42b3      	cmp	r3, r6
 800b8fe:	db0b      	blt.n	800b918 <__lshift+0x38>
 800b900:	4638      	mov	r0, r7
 800b902:	f7ff fd97 	bl	800b434 <_Balloc>
 800b906:	4605      	mov	r5, r0
 800b908:	b948      	cbnz	r0, 800b91e <__lshift+0x3e>
 800b90a:	4602      	mov	r2, r0
 800b90c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b910:	4b27      	ldr	r3, [pc, #156]	@ (800b9b0 <__lshift+0xd0>)
 800b912:	4828      	ldr	r0, [pc, #160]	@ (800b9b4 <__lshift+0xd4>)
 800b914:	f001 faf4 	bl	800cf00 <__assert_func>
 800b918:	3101      	adds	r1, #1
 800b91a:	005b      	lsls	r3, r3, #1
 800b91c:	e7ee      	b.n	800b8fc <__lshift+0x1c>
 800b91e:	2300      	movs	r3, #0
 800b920:	f100 0114 	add.w	r1, r0, #20
 800b924:	f100 0210 	add.w	r2, r0, #16
 800b928:	4618      	mov	r0, r3
 800b92a:	4553      	cmp	r3, sl
 800b92c:	db33      	blt.n	800b996 <__lshift+0xb6>
 800b92e:	6920      	ldr	r0, [r4, #16]
 800b930:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b934:	f104 0314 	add.w	r3, r4, #20
 800b938:	f019 091f 	ands.w	r9, r9, #31
 800b93c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b940:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b944:	d02b      	beq.n	800b99e <__lshift+0xbe>
 800b946:	468a      	mov	sl, r1
 800b948:	2200      	movs	r2, #0
 800b94a:	f1c9 0e20 	rsb	lr, r9, #32
 800b94e:	6818      	ldr	r0, [r3, #0]
 800b950:	fa00 f009 	lsl.w	r0, r0, r9
 800b954:	4310      	orrs	r0, r2
 800b956:	f84a 0b04 	str.w	r0, [sl], #4
 800b95a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b95e:	459c      	cmp	ip, r3
 800b960:	fa22 f20e 	lsr.w	r2, r2, lr
 800b964:	d8f3      	bhi.n	800b94e <__lshift+0x6e>
 800b966:	ebac 0304 	sub.w	r3, ip, r4
 800b96a:	3b15      	subs	r3, #21
 800b96c:	f023 0303 	bic.w	r3, r3, #3
 800b970:	3304      	adds	r3, #4
 800b972:	f104 0015 	add.w	r0, r4, #21
 800b976:	4584      	cmp	ip, r0
 800b978:	bf38      	it	cc
 800b97a:	2304      	movcc	r3, #4
 800b97c:	50ca      	str	r2, [r1, r3]
 800b97e:	b10a      	cbz	r2, 800b984 <__lshift+0xa4>
 800b980:	f108 0602 	add.w	r6, r8, #2
 800b984:	3e01      	subs	r6, #1
 800b986:	4638      	mov	r0, r7
 800b988:	4621      	mov	r1, r4
 800b98a:	612e      	str	r6, [r5, #16]
 800b98c:	f7ff fd92 	bl	800b4b4 <_Bfree>
 800b990:	4628      	mov	r0, r5
 800b992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b996:	f842 0f04 	str.w	r0, [r2, #4]!
 800b99a:	3301      	adds	r3, #1
 800b99c:	e7c5      	b.n	800b92a <__lshift+0x4a>
 800b99e:	3904      	subs	r1, #4
 800b9a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9a4:	459c      	cmp	ip, r3
 800b9a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800b9aa:	d8f9      	bhi.n	800b9a0 <__lshift+0xc0>
 800b9ac:	e7ea      	b.n	800b984 <__lshift+0xa4>
 800b9ae:	bf00      	nop
 800b9b0:	0800f44b 	.word	0x0800f44b
 800b9b4:	0800f45c 	.word	0x0800f45c

0800b9b8 <__mcmp>:
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	690a      	ldr	r2, [r1, #16]
 800b9bc:	6900      	ldr	r0, [r0, #16]
 800b9be:	b530      	push	{r4, r5, lr}
 800b9c0:	1a80      	subs	r0, r0, r2
 800b9c2:	d10e      	bne.n	800b9e2 <__mcmp+0x2a>
 800b9c4:	3314      	adds	r3, #20
 800b9c6:	3114      	adds	r1, #20
 800b9c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b9cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b9d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b9d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b9d8:	4295      	cmp	r5, r2
 800b9da:	d003      	beq.n	800b9e4 <__mcmp+0x2c>
 800b9dc:	d205      	bcs.n	800b9ea <__mcmp+0x32>
 800b9de:	f04f 30ff 	mov.w	r0, #4294967295
 800b9e2:	bd30      	pop	{r4, r5, pc}
 800b9e4:	42a3      	cmp	r3, r4
 800b9e6:	d3f3      	bcc.n	800b9d0 <__mcmp+0x18>
 800b9e8:	e7fb      	b.n	800b9e2 <__mcmp+0x2a>
 800b9ea:	2001      	movs	r0, #1
 800b9ec:	e7f9      	b.n	800b9e2 <__mcmp+0x2a>
	...

0800b9f0 <__mdiff>:
 800b9f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f4:	4689      	mov	r9, r1
 800b9f6:	4606      	mov	r6, r0
 800b9f8:	4611      	mov	r1, r2
 800b9fa:	4648      	mov	r0, r9
 800b9fc:	4614      	mov	r4, r2
 800b9fe:	f7ff ffdb 	bl	800b9b8 <__mcmp>
 800ba02:	1e05      	subs	r5, r0, #0
 800ba04:	d112      	bne.n	800ba2c <__mdiff+0x3c>
 800ba06:	4629      	mov	r1, r5
 800ba08:	4630      	mov	r0, r6
 800ba0a:	f7ff fd13 	bl	800b434 <_Balloc>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	b928      	cbnz	r0, 800ba1e <__mdiff+0x2e>
 800ba12:	f240 2137 	movw	r1, #567	@ 0x237
 800ba16:	4b3e      	ldr	r3, [pc, #248]	@ (800bb10 <__mdiff+0x120>)
 800ba18:	483e      	ldr	r0, [pc, #248]	@ (800bb14 <__mdiff+0x124>)
 800ba1a:	f001 fa71 	bl	800cf00 <__assert_func>
 800ba1e:	2301      	movs	r3, #1
 800ba20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ba24:	4610      	mov	r0, r2
 800ba26:	b003      	add	sp, #12
 800ba28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba2c:	bfbc      	itt	lt
 800ba2e:	464b      	movlt	r3, r9
 800ba30:	46a1      	movlt	r9, r4
 800ba32:	4630      	mov	r0, r6
 800ba34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ba38:	bfba      	itte	lt
 800ba3a:	461c      	movlt	r4, r3
 800ba3c:	2501      	movlt	r5, #1
 800ba3e:	2500      	movge	r5, #0
 800ba40:	f7ff fcf8 	bl	800b434 <_Balloc>
 800ba44:	4602      	mov	r2, r0
 800ba46:	b918      	cbnz	r0, 800ba50 <__mdiff+0x60>
 800ba48:	f240 2145 	movw	r1, #581	@ 0x245
 800ba4c:	4b30      	ldr	r3, [pc, #192]	@ (800bb10 <__mdiff+0x120>)
 800ba4e:	e7e3      	b.n	800ba18 <__mdiff+0x28>
 800ba50:	f100 0b14 	add.w	fp, r0, #20
 800ba54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ba58:	f109 0310 	add.w	r3, r9, #16
 800ba5c:	60c5      	str	r5, [r0, #12]
 800ba5e:	f04f 0c00 	mov.w	ip, #0
 800ba62:	f109 0514 	add.w	r5, r9, #20
 800ba66:	46d9      	mov	r9, fp
 800ba68:	6926      	ldr	r6, [r4, #16]
 800ba6a:	f104 0e14 	add.w	lr, r4, #20
 800ba6e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ba72:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	9b01      	ldr	r3, [sp, #4]
 800ba7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ba7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ba82:	b281      	uxth	r1, r0
 800ba84:	9301      	str	r3, [sp, #4]
 800ba86:	fa1f f38a 	uxth.w	r3, sl
 800ba8a:	1a5b      	subs	r3, r3, r1
 800ba8c:	0c00      	lsrs	r0, r0, #16
 800ba8e:	4463      	add	r3, ip
 800ba90:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ba94:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ba9e:	4576      	cmp	r6, lr
 800baa0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800baa4:	f849 3b04 	str.w	r3, [r9], #4
 800baa8:	d8e6      	bhi.n	800ba78 <__mdiff+0x88>
 800baaa:	1b33      	subs	r3, r6, r4
 800baac:	3b15      	subs	r3, #21
 800baae:	f023 0303 	bic.w	r3, r3, #3
 800bab2:	3415      	adds	r4, #21
 800bab4:	3304      	adds	r3, #4
 800bab6:	42a6      	cmp	r6, r4
 800bab8:	bf38      	it	cc
 800baba:	2304      	movcc	r3, #4
 800babc:	441d      	add	r5, r3
 800babe:	445b      	add	r3, fp
 800bac0:	461e      	mov	r6, r3
 800bac2:	462c      	mov	r4, r5
 800bac4:	4544      	cmp	r4, r8
 800bac6:	d30e      	bcc.n	800bae6 <__mdiff+0xf6>
 800bac8:	f108 0103 	add.w	r1, r8, #3
 800bacc:	1b49      	subs	r1, r1, r5
 800bace:	f021 0103 	bic.w	r1, r1, #3
 800bad2:	3d03      	subs	r5, #3
 800bad4:	45a8      	cmp	r8, r5
 800bad6:	bf38      	it	cc
 800bad8:	2100      	movcc	r1, #0
 800bada:	440b      	add	r3, r1
 800badc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bae0:	b199      	cbz	r1, 800bb0a <__mdiff+0x11a>
 800bae2:	6117      	str	r7, [r2, #16]
 800bae4:	e79e      	b.n	800ba24 <__mdiff+0x34>
 800bae6:	46e6      	mov	lr, ip
 800bae8:	f854 1b04 	ldr.w	r1, [r4], #4
 800baec:	fa1f fc81 	uxth.w	ip, r1
 800baf0:	44f4      	add	ip, lr
 800baf2:	0c08      	lsrs	r0, r1, #16
 800baf4:	4471      	add	r1, lr
 800baf6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bafa:	b289      	uxth	r1, r1
 800bafc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bb00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb04:	f846 1b04 	str.w	r1, [r6], #4
 800bb08:	e7dc      	b.n	800bac4 <__mdiff+0xd4>
 800bb0a:	3f01      	subs	r7, #1
 800bb0c:	e7e6      	b.n	800badc <__mdiff+0xec>
 800bb0e:	bf00      	nop
 800bb10:	0800f44b 	.word	0x0800f44b
 800bb14:	0800f45c 	.word	0x0800f45c

0800bb18 <__ulp>:
 800bb18:	4b0e      	ldr	r3, [pc, #56]	@ (800bb54 <__ulp+0x3c>)
 800bb1a:	400b      	ands	r3, r1
 800bb1c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	dc08      	bgt.n	800bb36 <__ulp+0x1e>
 800bb24:	425b      	negs	r3, r3
 800bb26:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bb2a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bb2e:	da04      	bge.n	800bb3a <__ulp+0x22>
 800bb30:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bb34:	4113      	asrs	r3, r2
 800bb36:	2200      	movs	r2, #0
 800bb38:	e008      	b.n	800bb4c <__ulp+0x34>
 800bb3a:	f1a2 0314 	sub.w	r3, r2, #20
 800bb3e:	2b1e      	cmp	r3, #30
 800bb40:	bfd6      	itet	le
 800bb42:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bb46:	2201      	movgt	r2, #1
 800bb48:	40da      	lsrle	r2, r3
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	4619      	mov	r1, r3
 800bb4e:	4610      	mov	r0, r2
 800bb50:	4770      	bx	lr
 800bb52:	bf00      	nop
 800bb54:	7ff00000 	.word	0x7ff00000

0800bb58 <__b2d>:
 800bb58:	6902      	ldr	r2, [r0, #16]
 800bb5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb5c:	f100 0614 	add.w	r6, r0, #20
 800bb60:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bb64:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800bb68:	4f1e      	ldr	r7, [pc, #120]	@ (800bbe4 <__b2d+0x8c>)
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	f7ff fd54 	bl	800b618 <__hi0bits>
 800bb70:	4603      	mov	r3, r0
 800bb72:	f1c0 0020 	rsb	r0, r0, #32
 800bb76:	2b0a      	cmp	r3, #10
 800bb78:	f1a2 0504 	sub.w	r5, r2, #4
 800bb7c:	6008      	str	r0, [r1, #0]
 800bb7e:	dc12      	bgt.n	800bba6 <__b2d+0x4e>
 800bb80:	42ae      	cmp	r6, r5
 800bb82:	bf2c      	ite	cs
 800bb84:	2200      	movcs	r2, #0
 800bb86:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bb8a:	f1c3 0c0b 	rsb	ip, r3, #11
 800bb8e:	3315      	adds	r3, #21
 800bb90:	fa24 fe0c 	lsr.w	lr, r4, ip
 800bb94:	fa04 f303 	lsl.w	r3, r4, r3
 800bb98:	fa22 f20c 	lsr.w	r2, r2, ip
 800bb9c:	ea4e 0107 	orr.w	r1, lr, r7
 800bba0:	431a      	orrs	r2, r3
 800bba2:	4610      	mov	r0, r2
 800bba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bba6:	42ae      	cmp	r6, r5
 800bba8:	bf36      	itet	cc
 800bbaa:	f1a2 0508 	subcc.w	r5, r2, #8
 800bbae:	2200      	movcs	r2, #0
 800bbb0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bbb4:	3b0b      	subs	r3, #11
 800bbb6:	d012      	beq.n	800bbde <__b2d+0x86>
 800bbb8:	f1c3 0720 	rsb	r7, r3, #32
 800bbbc:	fa22 f107 	lsr.w	r1, r2, r7
 800bbc0:	409c      	lsls	r4, r3
 800bbc2:	430c      	orrs	r4, r1
 800bbc4:	42b5      	cmp	r5, r6
 800bbc6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800bbca:	bf94      	ite	ls
 800bbcc:	2400      	movls	r4, #0
 800bbce:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800bbd2:	409a      	lsls	r2, r3
 800bbd4:	40fc      	lsrs	r4, r7
 800bbd6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bbda:	4322      	orrs	r2, r4
 800bbdc:	e7e1      	b.n	800bba2 <__b2d+0x4a>
 800bbde:	ea44 0107 	orr.w	r1, r4, r7
 800bbe2:	e7de      	b.n	800bba2 <__b2d+0x4a>
 800bbe4:	3ff00000 	.word	0x3ff00000

0800bbe8 <__d2b>:
 800bbe8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bbec:	2101      	movs	r1, #1
 800bbee:	4690      	mov	r8, r2
 800bbf0:	4699      	mov	r9, r3
 800bbf2:	9e08      	ldr	r6, [sp, #32]
 800bbf4:	f7ff fc1e 	bl	800b434 <_Balloc>
 800bbf8:	4604      	mov	r4, r0
 800bbfa:	b930      	cbnz	r0, 800bc0a <__d2b+0x22>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	f240 310f 	movw	r1, #783	@ 0x30f
 800bc02:	4b23      	ldr	r3, [pc, #140]	@ (800bc90 <__d2b+0xa8>)
 800bc04:	4823      	ldr	r0, [pc, #140]	@ (800bc94 <__d2b+0xac>)
 800bc06:	f001 f97b 	bl	800cf00 <__assert_func>
 800bc0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc12:	b10d      	cbz	r5, 800bc18 <__d2b+0x30>
 800bc14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc18:	9301      	str	r3, [sp, #4]
 800bc1a:	f1b8 0300 	subs.w	r3, r8, #0
 800bc1e:	d024      	beq.n	800bc6a <__d2b+0x82>
 800bc20:	4668      	mov	r0, sp
 800bc22:	9300      	str	r3, [sp, #0]
 800bc24:	f7ff fd17 	bl	800b656 <__lo0bits>
 800bc28:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc2c:	b1d8      	cbz	r0, 800bc66 <__d2b+0x7e>
 800bc2e:	f1c0 0320 	rsb	r3, r0, #32
 800bc32:	fa02 f303 	lsl.w	r3, r2, r3
 800bc36:	430b      	orrs	r3, r1
 800bc38:	40c2      	lsrs	r2, r0
 800bc3a:	6163      	str	r3, [r4, #20]
 800bc3c:	9201      	str	r2, [sp, #4]
 800bc3e:	9b01      	ldr	r3, [sp, #4]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	bf0c      	ite	eq
 800bc44:	2201      	moveq	r2, #1
 800bc46:	2202      	movne	r2, #2
 800bc48:	61a3      	str	r3, [r4, #24]
 800bc4a:	6122      	str	r2, [r4, #16]
 800bc4c:	b1ad      	cbz	r5, 800bc7a <__d2b+0x92>
 800bc4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bc52:	4405      	add	r5, r0
 800bc54:	6035      	str	r5, [r6, #0]
 800bc56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bc5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc5c:	6018      	str	r0, [r3, #0]
 800bc5e:	4620      	mov	r0, r4
 800bc60:	b002      	add	sp, #8
 800bc62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bc66:	6161      	str	r1, [r4, #20]
 800bc68:	e7e9      	b.n	800bc3e <__d2b+0x56>
 800bc6a:	a801      	add	r0, sp, #4
 800bc6c:	f7ff fcf3 	bl	800b656 <__lo0bits>
 800bc70:	9b01      	ldr	r3, [sp, #4]
 800bc72:	2201      	movs	r2, #1
 800bc74:	6163      	str	r3, [r4, #20]
 800bc76:	3020      	adds	r0, #32
 800bc78:	e7e7      	b.n	800bc4a <__d2b+0x62>
 800bc7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bc7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc82:	6030      	str	r0, [r6, #0]
 800bc84:	6918      	ldr	r0, [r3, #16]
 800bc86:	f7ff fcc7 	bl	800b618 <__hi0bits>
 800bc8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc8e:	e7e4      	b.n	800bc5a <__d2b+0x72>
 800bc90:	0800f44b 	.word	0x0800f44b
 800bc94:	0800f45c 	.word	0x0800f45c

0800bc98 <__ratio>:
 800bc98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc9c:	b085      	sub	sp, #20
 800bc9e:	e9cd 1000 	strd	r1, r0, [sp]
 800bca2:	a902      	add	r1, sp, #8
 800bca4:	f7ff ff58 	bl	800bb58 <__b2d>
 800bca8:	468b      	mov	fp, r1
 800bcaa:	4606      	mov	r6, r0
 800bcac:	460f      	mov	r7, r1
 800bcae:	9800      	ldr	r0, [sp, #0]
 800bcb0:	a903      	add	r1, sp, #12
 800bcb2:	f7ff ff51 	bl	800bb58 <__b2d>
 800bcb6:	460d      	mov	r5, r1
 800bcb8:	9b01      	ldr	r3, [sp, #4]
 800bcba:	4689      	mov	r9, r1
 800bcbc:	6919      	ldr	r1, [r3, #16]
 800bcbe:	9b00      	ldr	r3, [sp, #0]
 800bcc0:	4604      	mov	r4, r0
 800bcc2:	691b      	ldr	r3, [r3, #16]
 800bcc4:	4630      	mov	r0, r6
 800bcc6:	1ac9      	subs	r1, r1, r3
 800bcc8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bccc:	1a9b      	subs	r3, r3, r2
 800bcce:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	bfcd      	iteet	gt
 800bcd6:	463a      	movgt	r2, r7
 800bcd8:	462a      	movle	r2, r5
 800bcda:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bcde:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800bce2:	bfd8      	it	le
 800bce4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bce8:	464b      	mov	r3, r9
 800bcea:	4622      	mov	r2, r4
 800bcec:	4659      	mov	r1, fp
 800bcee:	f7f4 fd1d 	bl	800072c <__aeabi_ddiv>
 800bcf2:	b005      	add	sp, #20
 800bcf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bcf8 <__copybits>:
 800bcf8:	3901      	subs	r1, #1
 800bcfa:	b570      	push	{r4, r5, r6, lr}
 800bcfc:	1149      	asrs	r1, r1, #5
 800bcfe:	6914      	ldr	r4, [r2, #16]
 800bd00:	3101      	adds	r1, #1
 800bd02:	f102 0314 	add.w	r3, r2, #20
 800bd06:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bd0a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bd0e:	1f05      	subs	r5, r0, #4
 800bd10:	42a3      	cmp	r3, r4
 800bd12:	d30c      	bcc.n	800bd2e <__copybits+0x36>
 800bd14:	1aa3      	subs	r3, r4, r2
 800bd16:	3b11      	subs	r3, #17
 800bd18:	f023 0303 	bic.w	r3, r3, #3
 800bd1c:	3211      	adds	r2, #17
 800bd1e:	42a2      	cmp	r2, r4
 800bd20:	bf88      	it	hi
 800bd22:	2300      	movhi	r3, #0
 800bd24:	4418      	add	r0, r3
 800bd26:	2300      	movs	r3, #0
 800bd28:	4288      	cmp	r0, r1
 800bd2a:	d305      	bcc.n	800bd38 <__copybits+0x40>
 800bd2c:	bd70      	pop	{r4, r5, r6, pc}
 800bd2e:	f853 6b04 	ldr.w	r6, [r3], #4
 800bd32:	f845 6f04 	str.w	r6, [r5, #4]!
 800bd36:	e7eb      	b.n	800bd10 <__copybits+0x18>
 800bd38:	f840 3b04 	str.w	r3, [r0], #4
 800bd3c:	e7f4      	b.n	800bd28 <__copybits+0x30>

0800bd3e <__any_on>:
 800bd3e:	f100 0214 	add.w	r2, r0, #20
 800bd42:	6900      	ldr	r0, [r0, #16]
 800bd44:	114b      	asrs	r3, r1, #5
 800bd46:	4298      	cmp	r0, r3
 800bd48:	b510      	push	{r4, lr}
 800bd4a:	db11      	blt.n	800bd70 <__any_on+0x32>
 800bd4c:	dd0a      	ble.n	800bd64 <__any_on+0x26>
 800bd4e:	f011 011f 	ands.w	r1, r1, #31
 800bd52:	d007      	beq.n	800bd64 <__any_on+0x26>
 800bd54:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bd58:	fa24 f001 	lsr.w	r0, r4, r1
 800bd5c:	fa00 f101 	lsl.w	r1, r0, r1
 800bd60:	428c      	cmp	r4, r1
 800bd62:	d10b      	bne.n	800bd7c <__any_on+0x3e>
 800bd64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bd68:	4293      	cmp	r3, r2
 800bd6a:	d803      	bhi.n	800bd74 <__any_on+0x36>
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	bd10      	pop	{r4, pc}
 800bd70:	4603      	mov	r3, r0
 800bd72:	e7f7      	b.n	800bd64 <__any_on+0x26>
 800bd74:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd78:	2900      	cmp	r1, #0
 800bd7a:	d0f5      	beq.n	800bd68 <__any_on+0x2a>
 800bd7c:	2001      	movs	r0, #1
 800bd7e:	e7f6      	b.n	800bd6e <__any_on+0x30>

0800bd80 <sulp>:
 800bd80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd84:	460f      	mov	r7, r1
 800bd86:	4690      	mov	r8, r2
 800bd88:	f7ff fec6 	bl	800bb18 <__ulp>
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	460d      	mov	r5, r1
 800bd90:	f1b8 0f00 	cmp.w	r8, #0
 800bd94:	d011      	beq.n	800bdba <sulp+0x3a>
 800bd96:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800bd9a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	dd0b      	ble.n	800bdba <sulp+0x3a>
 800bda2:	2400      	movs	r4, #0
 800bda4:	051b      	lsls	r3, r3, #20
 800bda6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800bdaa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bdae:	4622      	mov	r2, r4
 800bdb0:	462b      	mov	r3, r5
 800bdb2:	f7f4 fb91 	bl	80004d8 <__aeabi_dmul>
 800bdb6:	4604      	mov	r4, r0
 800bdb8:	460d      	mov	r5, r1
 800bdba:	4620      	mov	r0, r4
 800bdbc:	4629      	mov	r1, r5
 800bdbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdc2:	0000      	movs	r0, r0
 800bdc4:	0000      	movs	r0, r0
	...

0800bdc8 <_strtod_l>:
 800bdc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	b09f      	sub	sp, #124	@ 0x7c
 800bdce:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	460c      	mov	r4, r1
 800bdd4:	921a      	str	r2, [sp, #104]	@ 0x68
 800bdd6:	f04f 0a00 	mov.w	sl, #0
 800bdda:	f04f 0b00 	mov.w	fp, #0
 800bdde:	460a      	mov	r2, r1
 800bde0:	9005      	str	r0, [sp, #20]
 800bde2:	9219      	str	r2, [sp, #100]	@ 0x64
 800bde4:	7811      	ldrb	r1, [r2, #0]
 800bde6:	292b      	cmp	r1, #43	@ 0x2b
 800bde8:	d048      	beq.n	800be7c <_strtod_l+0xb4>
 800bdea:	d836      	bhi.n	800be5a <_strtod_l+0x92>
 800bdec:	290d      	cmp	r1, #13
 800bdee:	d830      	bhi.n	800be52 <_strtod_l+0x8a>
 800bdf0:	2908      	cmp	r1, #8
 800bdf2:	d830      	bhi.n	800be56 <_strtod_l+0x8e>
 800bdf4:	2900      	cmp	r1, #0
 800bdf6:	d039      	beq.n	800be6c <_strtod_l+0xa4>
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bdfc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800bdfe:	782a      	ldrb	r2, [r5, #0]
 800be00:	2a30      	cmp	r2, #48	@ 0x30
 800be02:	f040 80b1 	bne.w	800bf68 <_strtod_l+0x1a0>
 800be06:	786a      	ldrb	r2, [r5, #1]
 800be08:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800be0c:	2a58      	cmp	r2, #88	@ 0x58
 800be0e:	d16c      	bne.n	800beea <_strtod_l+0x122>
 800be10:	9302      	str	r3, [sp, #8]
 800be12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be14:	4a8e      	ldr	r2, [pc, #568]	@ (800c050 <_strtod_l+0x288>)
 800be16:	9301      	str	r3, [sp, #4]
 800be18:	ab1a      	add	r3, sp, #104	@ 0x68
 800be1a:	9300      	str	r3, [sp, #0]
 800be1c:	9805      	ldr	r0, [sp, #20]
 800be1e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800be20:	a919      	add	r1, sp, #100	@ 0x64
 800be22:	f001 f907 	bl	800d034 <__gethex>
 800be26:	f010 060f 	ands.w	r6, r0, #15
 800be2a:	4604      	mov	r4, r0
 800be2c:	d005      	beq.n	800be3a <_strtod_l+0x72>
 800be2e:	2e06      	cmp	r6, #6
 800be30:	d126      	bne.n	800be80 <_strtod_l+0xb8>
 800be32:	2300      	movs	r3, #0
 800be34:	3501      	adds	r5, #1
 800be36:	9519      	str	r5, [sp, #100]	@ 0x64
 800be38:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	f040 8584 	bne.w	800c94a <_strtod_l+0xb82>
 800be42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be44:	b1bb      	cbz	r3, 800be76 <_strtod_l+0xae>
 800be46:	4650      	mov	r0, sl
 800be48:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800be4c:	b01f      	add	sp, #124	@ 0x7c
 800be4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be52:	2920      	cmp	r1, #32
 800be54:	d1d0      	bne.n	800bdf8 <_strtod_l+0x30>
 800be56:	3201      	adds	r2, #1
 800be58:	e7c3      	b.n	800bde2 <_strtod_l+0x1a>
 800be5a:	292d      	cmp	r1, #45	@ 0x2d
 800be5c:	d1cc      	bne.n	800bdf8 <_strtod_l+0x30>
 800be5e:	2101      	movs	r1, #1
 800be60:	910b      	str	r1, [sp, #44]	@ 0x2c
 800be62:	1c51      	adds	r1, r2, #1
 800be64:	9119      	str	r1, [sp, #100]	@ 0x64
 800be66:	7852      	ldrb	r2, [r2, #1]
 800be68:	2a00      	cmp	r2, #0
 800be6a:	d1c7      	bne.n	800bdfc <_strtod_l+0x34>
 800be6c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800be6e:	9419      	str	r4, [sp, #100]	@ 0x64
 800be70:	2b00      	cmp	r3, #0
 800be72:	f040 8568 	bne.w	800c946 <_strtod_l+0xb7e>
 800be76:	4650      	mov	r0, sl
 800be78:	4659      	mov	r1, fp
 800be7a:	e7e7      	b.n	800be4c <_strtod_l+0x84>
 800be7c:	2100      	movs	r1, #0
 800be7e:	e7ef      	b.n	800be60 <_strtod_l+0x98>
 800be80:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800be82:	b13a      	cbz	r2, 800be94 <_strtod_l+0xcc>
 800be84:	2135      	movs	r1, #53	@ 0x35
 800be86:	a81c      	add	r0, sp, #112	@ 0x70
 800be88:	f7ff ff36 	bl	800bcf8 <__copybits>
 800be8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800be8e:	9805      	ldr	r0, [sp, #20]
 800be90:	f7ff fb10 	bl	800b4b4 <_Bfree>
 800be94:	3e01      	subs	r6, #1
 800be96:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800be98:	2e04      	cmp	r6, #4
 800be9a:	d806      	bhi.n	800beaa <_strtod_l+0xe2>
 800be9c:	e8df f006 	tbb	[pc, r6]
 800bea0:	201d0314 	.word	0x201d0314
 800bea4:	14          	.byte	0x14
 800bea5:	00          	.byte	0x00
 800bea6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800beaa:	05e1      	lsls	r1, r4, #23
 800beac:	bf48      	it	mi
 800beae:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800beb2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800beb6:	0d1b      	lsrs	r3, r3, #20
 800beb8:	051b      	lsls	r3, r3, #20
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d1bd      	bne.n	800be3a <_strtod_l+0x72>
 800bebe:	f7fe fb1b 	bl	800a4f8 <__errno>
 800bec2:	2322      	movs	r3, #34	@ 0x22
 800bec4:	6003      	str	r3, [r0, #0]
 800bec6:	e7b8      	b.n	800be3a <_strtod_l+0x72>
 800bec8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800becc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800bed0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800bed4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bed8:	e7e7      	b.n	800beaa <_strtod_l+0xe2>
 800beda:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800c054 <_strtod_l+0x28c>
 800bede:	e7e4      	b.n	800beaa <_strtod_l+0xe2>
 800bee0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800bee4:	f04f 3aff 	mov.w	sl, #4294967295
 800bee8:	e7df      	b.n	800beaa <_strtod_l+0xe2>
 800beea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800beec:	1c5a      	adds	r2, r3, #1
 800beee:	9219      	str	r2, [sp, #100]	@ 0x64
 800bef0:	785b      	ldrb	r3, [r3, #1]
 800bef2:	2b30      	cmp	r3, #48	@ 0x30
 800bef4:	d0f9      	beq.n	800beea <_strtod_l+0x122>
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d09f      	beq.n	800be3a <_strtod_l+0x72>
 800befa:	2301      	movs	r3, #1
 800befc:	9309      	str	r3, [sp, #36]	@ 0x24
 800befe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf00:	220a      	movs	r2, #10
 800bf02:	930c      	str	r3, [sp, #48]	@ 0x30
 800bf04:	2300      	movs	r3, #0
 800bf06:	461f      	mov	r7, r3
 800bf08:	9308      	str	r3, [sp, #32]
 800bf0a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf0c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800bf0e:	7805      	ldrb	r5, [r0, #0]
 800bf10:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800bf14:	b2d9      	uxtb	r1, r3
 800bf16:	2909      	cmp	r1, #9
 800bf18:	d928      	bls.n	800bf6c <_strtod_l+0x1a4>
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	494e      	ldr	r1, [pc, #312]	@ (800c058 <_strtod_l+0x290>)
 800bf1e:	f000 ffc7 	bl	800ceb0 <strncmp>
 800bf22:	2800      	cmp	r0, #0
 800bf24:	d032      	beq.n	800bf8c <_strtod_l+0x1c4>
 800bf26:	2000      	movs	r0, #0
 800bf28:	462a      	mov	r2, r5
 800bf2a:	4681      	mov	r9, r0
 800bf2c:	463d      	mov	r5, r7
 800bf2e:	4603      	mov	r3, r0
 800bf30:	2a65      	cmp	r2, #101	@ 0x65
 800bf32:	d001      	beq.n	800bf38 <_strtod_l+0x170>
 800bf34:	2a45      	cmp	r2, #69	@ 0x45
 800bf36:	d114      	bne.n	800bf62 <_strtod_l+0x19a>
 800bf38:	b91d      	cbnz	r5, 800bf42 <_strtod_l+0x17a>
 800bf3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf3c:	4302      	orrs	r2, r0
 800bf3e:	d095      	beq.n	800be6c <_strtod_l+0xa4>
 800bf40:	2500      	movs	r5, #0
 800bf42:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800bf44:	1c62      	adds	r2, r4, #1
 800bf46:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf48:	7862      	ldrb	r2, [r4, #1]
 800bf4a:	2a2b      	cmp	r2, #43	@ 0x2b
 800bf4c:	d077      	beq.n	800c03e <_strtod_l+0x276>
 800bf4e:	2a2d      	cmp	r2, #45	@ 0x2d
 800bf50:	d07b      	beq.n	800c04a <_strtod_l+0x282>
 800bf52:	f04f 0c00 	mov.w	ip, #0
 800bf56:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bf5a:	2909      	cmp	r1, #9
 800bf5c:	f240 8082 	bls.w	800c064 <_strtod_l+0x29c>
 800bf60:	9419      	str	r4, [sp, #100]	@ 0x64
 800bf62:	f04f 0800 	mov.w	r8, #0
 800bf66:	e0a2      	b.n	800c0ae <_strtod_l+0x2e6>
 800bf68:	2300      	movs	r3, #0
 800bf6a:	e7c7      	b.n	800befc <_strtod_l+0x134>
 800bf6c:	2f08      	cmp	r7, #8
 800bf6e:	bfd5      	itete	le
 800bf70:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800bf72:	9908      	ldrgt	r1, [sp, #32]
 800bf74:	fb02 3301 	mlale	r3, r2, r1, r3
 800bf78:	fb02 3301 	mlagt	r3, r2, r1, r3
 800bf7c:	f100 0001 	add.w	r0, r0, #1
 800bf80:	bfd4      	ite	le
 800bf82:	930a      	strle	r3, [sp, #40]	@ 0x28
 800bf84:	9308      	strgt	r3, [sp, #32]
 800bf86:	3701      	adds	r7, #1
 800bf88:	9019      	str	r0, [sp, #100]	@ 0x64
 800bf8a:	e7bf      	b.n	800bf0c <_strtod_l+0x144>
 800bf8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bf8e:	1c5a      	adds	r2, r3, #1
 800bf90:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf92:	785a      	ldrb	r2, [r3, #1]
 800bf94:	b37f      	cbz	r7, 800bff6 <_strtod_l+0x22e>
 800bf96:	4681      	mov	r9, r0
 800bf98:	463d      	mov	r5, r7
 800bf9a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bf9e:	2b09      	cmp	r3, #9
 800bfa0:	d912      	bls.n	800bfc8 <_strtod_l+0x200>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e7c4      	b.n	800bf30 <_strtod_l+0x168>
 800bfa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfa8:	3001      	adds	r0, #1
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	9219      	str	r2, [sp, #100]	@ 0x64
 800bfae:	785a      	ldrb	r2, [r3, #1]
 800bfb0:	2a30      	cmp	r2, #48	@ 0x30
 800bfb2:	d0f8      	beq.n	800bfa6 <_strtod_l+0x1de>
 800bfb4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bfb8:	2b08      	cmp	r3, #8
 800bfba:	f200 84cb 	bhi.w	800c954 <_strtod_l+0xb8c>
 800bfbe:	4681      	mov	r9, r0
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	4605      	mov	r5, r0
 800bfc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bfc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800bfc8:	3a30      	subs	r2, #48	@ 0x30
 800bfca:	f100 0301 	add.w	r3, r0, #1
 800bfce:	d02a      	beq.n	800c026 <_strtod_l+0x25e>
 800bfd0:	4499      	add	r9, r3
 800bfd2:	210a      	movs	r1, #10
 800bfd4:	462b      	mov	r3, r5
 800bfd6:	eb00 0c05 	add.w	ip, r0, r5
 800bfda:	4563      	cmp	r3, ip
 800bfdc:	d10d      	bne.n	800bffa <_strtod_l+0x232>
 800bfde:	1c69      	adds	r1, r5, #1
 800bfe0:	4401      	add	r1, r0
 800bfe2:	4428      	add	r0, r5
 800bfe4:	2808      	cmp	r0, #8
 800bfe6:	dc16      	bgt.n	800c016 <_strtod_l+0x24e>
 800bfe8:	230a      	movs	r3, #10
 800bfea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bfec:	fb03 2300 	mla	r3, r3, r0, r2
 800bff0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bff2:	2300      	movs	r3, #0
 800bff4:	e018      	b.n	800c028 <_strtod_l+0x260>
 800bff6:	4638      	mov	r0, r7
 800bff8:	e7da      	b.n	800bfb0 <_strtod_l+0x1e8>
 800bffa:	2b08      	cmp	r3, #8
 800bffc:	f103 0301 	add.w	r3, r3, #1
 800c000:	dc03      	bgt.n	800c00a <_strtod_l+0x242>
 800c002:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c004:	434e      	muls	r6, r1
 800c006:	960a      	str	r6, [sp, #40]	@ 0x28
 800c008:	e7e7      	b.n	800bfda <_strtod_l+0x212>
 800c00a:	2b10      	cmp	r3, #16
 800c00c:	bfde      	ittt	le
 800c00e:	9e08      	ldrle	r6, [sp, #32]
 800c010:	434e      	mulle	r6, r1
 800c012:	9608      	strle	r6, [sp, #32]
 800c014:	e7e1      	b.n	800bfda <_strtod_l+0x212>
 800c016:	280f      	cmp	r0, #15
 800c018:	dceb      	bgt.n	800bff2 <_strtod_l+0x22a>
 800c01a:	230a      	movs	r3, #10
 800c01c:	9808      	ldr	r0, [sp, #32]
 800c01e:	fb03 2300 	mla	r3, r3, r0, r2
 800c022:	9308      	str	r3, [sp, #32]
 800c024:	e7e5      	b.n	800bff2 <_strtod_l+0x22a>
 800c026:	4629      	mov	r1, r5
 800c028:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c02a:	460d      	mov	r5, r1
 800c02c:	1c50      	adds	r0, r2, #1
 800c02e:	9019      	str	r0, [sp, #100]	@ 0x64
 800c030:	7852      	ldrb	r2, [r2, #1]
 800c032:	4618      	mov	r0, r3
 800c034:	e7b1      	b.n	800bf9a <_strtod_l+0x1d2>
 800c036:	f04f 0900 	mov.w	r9, #0
 800c03a:	2301      	movs	r3, #1
 800c03c:	e77d      	b.n	800bf3a <_strtod_l+0x172>
 800c03e:	f04f 0c00 	mov.w	ip, #0
 800c042:	1ca2      	adds	r2, r4, #2
 800c044:	9219      	str	r2, [sp, #100]	@ 0x64
 800c046:	78a2      	ldrb	r2, [r4, #2]
 800c048:	e785      	b.n	800bf56 <_strtod_l+0x18e>
 800c04a:	f04f 0c01 	mov.w	ip, #1
 800c04e:	e7f8      	b.n	800c042 <_strtod_l+0x27a>
 800c050:	0800f5d0 	.word	0x0800f5d0
 800c054:	7ff00000 	.word	0x7ff00000
 800c058:	0800f5b8 	.word	0x0800f5b8
 800c05c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c05e:	1c51      	adds	r1, r2, #1
 800c060:	9119      	str	r1, [sp, #100]	@ 0x64
 800c062:	7852      	ldrb	r2, [r2, #1]
 800c064:	2a30      	cmp	r2, #48	@ 0x30
 800c066:	d0f9      	beq.n	800c05c <_strtod_l+0x294>
 800c068:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c06c:	2908      	cmp	r1, #8
 800c06e:	f63f af78 	bhi.w	800bf62 <_strtod_l+0x19a>
 800c072:	f04f 080a 	mov.w	r8, #10
 800c076:	3a30      	subs	r2, #48	@ 0x30
 800c078:	920e      	str	r2, [sp, #56]	@ 0x38
 800c07a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c07c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c07e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c080:	1c56      	adds	r6, r2, #1
 800c082:	9619      	str	r6, [sp, #100]	@ 0x64
 800c084:	7852      	ldrb	r2, [r2, #1]
 800c086:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c08a:	f1be 0f09 	cmp.w	lr, #9
 800c08e:	d939      	bls.n	800c104 <_strtod_l+0x33c>
 800c090:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c092:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c096:	1a76      	subs	r6, r6, r1
 800c098:	2e08      	cmp	r6, #8
 800c09a:	dc03      	bgt.n	800c0a4 <_strtod_l+0x2dc>
 800c09c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c09e:	4588      	cmp	r8, r1
 800c0a0:	bfa8      	it	ge
 800c0a2:	4688      	movge	r8, r1
 800c0a4:	f1bc 0f00 	cmp.w	ip, #0
 800c0a8:	d001      	beq.n	800c0ae <_strtod_l+0x2e6>
 800c0aa:	f1c8 0800 	rsb	r8, r8, #0
 800c0ae:	2d00      	cmp	r5, #0
 800c0b0:	d14e      	bne.n	800c150 <_strtod_l+0x388>
 800c0b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c0b4:	4308      	orrs	r0, r1
 800c0b6:	f47f aec0 	bne.w	800be3a <_strtod_l+0x72>
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	f47f aed6 	bne.w	800be6c <_strtod_l+0xa4>
 800c0c0:	2a69      	cmp	r2, #105	@ 0x69
 800c0c2:	d028      	beq.n	800c116 <_strtod_l+0x34e>
 800c0c4:	dc25      	bgt.n	800c112 <_strtod_l+0x34a>
 800c0c6:	2a49      	cmp	r2, #73	@ 0x49
 800c0c8:	d025      	beq.n	800c116 <_strtod_l+0x34e>
 800c0ca:	2a4e      	cmp	r2, #78	@ 0x4e
 800c0cc:	f47f aece 	bne.w	800be6c <_strtod_l+0xa4>
 800c0d0:	499a      	ldr	r1, [pc, #616]	@ (800c33c <_strtod_l+0x574>)
 800c0d2:	a819      	add	r0, sp, #100	@ 0x64
 800c0d4:	f001 f9d0 	bl	800d478 <__match>
 800c0d8:	2800      	cmp	r0, #0
 800c0da:	f43f aec7 	beq.w	800be6c <_strtod_l+0xa4>
 800c0de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0e0:	781b      	ldrb	r3, [r3, #0]
 800c0e2:	2b28      	cmp	r3, #40	@ 0x28
 800c0e4:	d12e      	bne.n	800c144 <_strtod_l+0x37c>
 800c0e6:	4996      	ldr	r1, [pc, #600]	@ (800c340 <_strtod_l+0x578>)
 800c0e8:	aa1c      	add	r2, sp, #112	@ 0x70
 800c0ea:	a819      	add	r0, sp, #100	@ 0x64
 800c0ec:	f001 f9d8 	bl	800d4a0 <__hexnan>
 800c0f0:	2805      	cmp	r0, #5
 800c0f2:	d127      	bne.n	800c144 <_strtod_l+0x37c>
 800c0f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c0f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c0fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c0fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c102:	e69a      	b.n	800be3a <_strtod_l+0x72>
 800c104:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c106:	fb08 2101 	mla	r1, r8, r1, r2
 800c10a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c10e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c110:	e7b5      	b.n	800c07e <_strtod_l+0x2b6>
 800c112:	2a6e      	cmp	r2, #110	@ 0x6e
 800c114:	e7da      	b.n	800c0cc <_strtod_l+0x304>
 800c116:	498b      	ldr	r1, [pc, #556]	@ (800c344 <_strtod_l+0x57c>)
 800c118:	a819      	add	r0, sp, #100	@ 0x64
 800c11a:	f001 f9ad 	bl	800d478 <__match>
 800c11e:	2800      	cmp	r0, #0
 800c120:	f43f aea4 	beq.w	800be6c <_strtod_l+0xa4>
 800c124:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c126:	4988      	ldr	r1, [pc, #544]	@ (800c348 <_strtod_l+0x580>)
 800c128:	3b01      	subs	r3, #1
 800c12a:	a819      	add	r0, sp, #100	@ 0x64
 800c12c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c12e:	f001 f9a3 	bl	800d478 <__match>
 800c132:	b910      	cbnz	r0, 800c13a <_strtod_l+0x372>
 800c134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c136:	3301      	adds	r3, #1
 800c138:	9319      	str	r3, [sp, #100]	@ 0x64
 800c13a:	f04f 0a00 	mov.w	sl, #0
 800c13e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800c34c <_strtod_l+0x584>
 800c142:	e67a      	b.n	800be3a <_strtod_l+0x72>
 800c144:	4882      	ldr	r0, [pc, #520]	@ (800c350 <_strtod_l+0x588>)
 800c146:	f000 fed5 	bl	800cef4 <nan>
 800c14a:	4682      	mov	sl, r0
 800c14c:	468b      	mov	fp, r1
 800c14e:	e674      	b.n	800be3a <_strtod_l+0x72>
 800c150:	eba8 0309 	sub.w	r3, r8, r9
 800c154:	2f00      	cmp	r7, #0
 800c156:	bf08      	it	eq
 800c158:	462f      	moveq	r7, r5
 800c15a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c15c:	2d10      	cmp	r5, #16
 800c15e:	462c      	mov	r4, r5
 800c160:	9309      	str	r3, [sp, #36]	@ 0x24
 800c162:	bfa8      	it	ge
 800c164:	2410      	movge	r4, #16
 800c166:	f7f4 f93d 	bl	80003e4 <__aeabi_ui2d>
 800c16a:	2d09      	cmp	r5, #9
 800c16c:	4682      	mov	sl, r0
 800c16e:	468b      	mov	fp, r1
 800c170:	dc11      	bgt.n	800c196 <_strtod_l+0x3ce>
 800c172:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c174:	2b00      	cmp	r3, #0
 800c176:	f43f ae60 	beq.w	800be3a <_strtod_l+0x72>
 800c17a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c17c:	dd76      	ble.n	800c26c <_strtod_l+0x4a4>
 800c17e:	2b16      	cmp	r3, #22
 800c180:	dc5d      	bgt.n	800c23e <_strtod_l+0x476>
 800c182:	4974      	ldr	r1, [pc, #464]	@ (800c354 <_strtod_l+0x58c>)
 800c184:	4652      	mov	r2, sl
 800c186:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c18a:	465b      	mov	r3, fp
 800c18c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c190:	f7f4 f9a2 	bl	80004d8 <__aeabi_dmul>
 800c194:	e7d9      	b.n	800c14a <_strtod_l+0x382>
 800c196:	4b6f      	ldr	r3, [pc, #444]	@ (800c354 <_strtod_l+0x58c>)
 800c198:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c19c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c1a0:	f7f4 f99a 	bl	80004d8 <__aeabi_dmul>
 800c1a4:	4682      	mov	sl, r0
 800c1a6:	9808      	ldr	r0, [sp, #32]
 800c1a8:	468b      	mov	fp, r1
 800c1aa:	f7f4 f91b 	bl	80003e4 <__aeabi_ui2d>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4650      	mov	r0, sl
 800c1b4:	4659      	mov	r1, fp
 800c1b6:	f7f3 ffd9 	bl	800016c <__adddf3>
 800c1ba:	2d0f      	cmp	r5, #15
 800c1bc:	4682      	mov	sl, r0
 800c1be:	468b      	mov	fp, r1
 800c1c0:	ddd7      	ble.n	800c172 <_strtod_l+0x3aa>
 800c1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1c4:	1b2c      	subs	r4, r5, r4
 800c1c6:	441c      	add	r4, r3
 800c1c8:	2c00      	cmp	r4, #0
 800c1ca:	f340 8096 	ble.w	800c2fa <_strtod_l+0x532>
 800c1ce:	f014 030f 	ands.w	r3, r4, #15
 800c1d2:	d00a      	beq.n	800c1ea <_strtod_l+0x422>
 800c1d4:	495f      	ldr	r1, [pc, #380]	@ (800c354 <_strtod_l+0x58c>)
 800c1d6:	4652      	mov	r2, sl
 800c1d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1e0:	465b      	mov	r3, fp
 800c1e2:	f7f4 f979 	bl	80004d8 <__aeabi_dmul>
 800c1e6:	4682      	mov	sl, r0
 800c1e8:	468b      	mov	fp, r1
 800c1ea:	f034 040f 	bics.w	r4, r4, #15
 800c1ee:	d073      	beq.n	800c2d8 <_strtod_l+0x510>
 800c1f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c1f4:	dd48      	ble.n	800c288 <_strtod_l+0x4c0>
 800c1f6:	2400      	movs	r4, #0
 800c1f8:	46a0      	mov	r8, r4
 800c1fa:	46a1      	mov	r9, r4
 800c1fc:	940a      	str	r4, [sp, #40]	@ 0x28
 800c1fe:	2322      	movs	r3, #34	@ 0x22
 800c200:	f04f 0a00 	mov.w	sl, #0
 800c204:	9a05      	ldr	r2, [sp, #20]
 800c206:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800c34c <_strtod_l+0x584>
 800c20a:	6013      	str	r3, [r2, #0]
 800c20c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f43f ae13 	beq.w	800be3a <_strtod_l+0x72>
 800c214:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c216:	9805      	ldr	r0, [sp, #20]
 800c218:	f7ff f94c 	bl	800b4b4 <_Bfree>
 800c21c:	4649      	mov	r1, r9
 800c21e:	9805      	ldr	r0, [sp, #20]
 800c220:	f7ff f948 	bl	800b4b4 <_Bfree>
 800c224:	4641      	mov	r1, r8
 800c226:	9805      	ldr	r0, [sp, #20]
 800c228:	f7ff f944 	bl	800b4b4 <_Bfree>
 800c22c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c22e:	9805      	ldr	r0, [sp, #20]
 800c230:	f7ff f940 	bl	800b4b4 <_Bfree>
 800c234:	4621      	mov	r1, r4
 800c236:	9805      	ldr	r0, [sp, #20]
 800c238:	f7ff f93c 	bl	800b4b4 <_Bfree>
 800c23c:	e5fd      	b.n	800be3a <_strtod_l+0x72>
 800c23e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c240:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c244:	4293      	cmp	r3, r2
 800c246:	dbbc      	blt.n	800c1c2 <_strtod_l+0x3fa>
 800c248:	4c42      	ldr	r4, [pc, #264]	@ (800c354 <_strtod_l+0x58c>)
 800c24a:	f1c5 050f 	rsb	r5, r5, #15
 800c24e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c252:	4652      	mov	r2, sl
 800c254:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c258:	465b      	mov	r3, fp
 800c25a:	f7f4 f93d 	bl	80004d8 <__aeabi_dmul>
 800c25e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c260:	1b5d      	subs	r5, r3, r5
 800c262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c26a:	e791      	b.n	800c190 <_strtod_l+0x3c8>
 800c26c:	3316      	adds	r3, #22
 800c26e:	dba8      	blt.n	800c1c2 <_strtod_l+0x3fa>
 800c270:	4b38      	ldr	r3, [pc, #224]	@ (800c354 <_strtod_l+0x58c>)
 800c272:	eba9 0808 	sub.w	r8, r9, r8
 800c276:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c27a:	4650      	mov	r0, sl
 800c27c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c280:	4659      	mov	r1, fp
 800c282:	f7f4 fa53 	bl	800072c <__aeabi_ddiv>
 800c286:	e760      	b.n	800c14a <_strtod_l+0x382>
 800c288:	4b33      	ldr	r3, [pc, #204]	@ (800c358 <_strtod_l+0x590>)
 800c28a:	4650      	mov	r0, sl
 800c28c:	9308      	str	r3, [sp, #32]
 800c28e:	2300      	movs	r3, #0
 800c290:	4659      	mov	r1, fp
 800c292:	461e      	mov	r6, r3
 800c294:	1124      	asrs	r4, r4, #4
 800c296:	2c01      	cmp	r4, #1
 800c298:	dc21      	bgt.n	800c2de <_strtod_l+0x516>
 800c29a:	b10b      	cbz	r3, 800c2a0 <_strtod_l+0x4d8>
 800c29c:	4682      	mov	sl, r0
 800c29e:	468b      	mov	fp, r1
 800c2a0:	492d      	ldr	r1, [pc, #180]	@ (800c358 <_strtod_l+0x590>)
 800c2a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c2a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c2aa:	4652      	mov	r2, sl
 800c2ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2b0:	465b      	mov	r3, fp
 800c2b2:	f7f4 f911 	bl	80004d8 <__aeabi_dmul>
 800c2b6:	4b25      	ldr	r3, [pc, #148]	@ (800c34c <_strtod_l+0x584>)
 800c2b8:	460a      	mov	r2, r1
 800c2ba:	400b      	ands	r3, r1
 800c2bc:	4927      	ldr	r1, [pc, #156]	@ (800c35c <_strtod_l+0x594>)
 800c2be:	4682      	mov	sl, r0
 800c2c0:	428b      	cmp	r3, r1
 800c2c2:	d898      	bhi.n	800c1f6 <_strtod_l+0x42e>
 800c2c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c2c8:	428b      	cmp	r3, r1
 800c2ca:	bf86      	itte	hi
 800c2cc:	f04f 3aff 	movhi.w	sl, #4294967295
 800c2d0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c360 <_strtod_l+0x598>
 800c2d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c2d8:	2300      	movs	r3, #0
 800c2da:	9308      	str	r3, [sp, #32]
 800c2dc:	e07a      	b.n	800c3d4 <_strtod_l+0x60c>
 800c2de:	07e2      	lsls	r2, r4, #31
 800c2e0:	d505      	bpl.n	800c2ee <_strtod_l+0x526>
 800c2e2:	9b08      	ldr	r3, [sp, #32]
 800c2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e8:	f7f4 f8f6 	bl	80004d8 <__aeabi_dmul>
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	9a08      	ldr	r2, [sp, #32]
 800c2f0:	3601      	adds	r6, #1
 800c2f2:	3208      	adds	r2, #8
 800c2f4:	1064      	asrs	r4, r4, #1
 800c2f6:	9208      	str	r2, [sp, #32]
 800c2f8:	e7cd      	b.n	800c296 <_strtod_l+0x4ce>
 800c2fa:	d0ed      	beq.n	800c2d8 <_strtod_l+0x510>
 800c2fc:	4264      	negs	r4, r4
 800c2fe:	f014 020f 	ands.w	r2, r4, #15
 800c302:	d00a      	beq.n	800c31a <_strtod_l+0x552>
 800c304:	4b13      	ldr	r3, [pc, #76]	@ (800c354 <_strtod_l+0x58c>)
 800c306:	4650      	mov	r0, sl
 800c308:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c30c:	4659      	mov	r1, fp
 800c30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c312:	f7f4 fa0b 	bl	800072c <__aeabi_ddiv>
 800c316:	4682      	mov	sl, r0
 800c318:	468b      	mov	fp, r1
 800c31a:	1124      	asrs	r4, r4, #4
 800c31c:	d0dc      	beq.n	800c2d8 <_strtod_l+0x510>
 800c31e:	2c1f      	cmp	r4, #31
 800c320:	dd20      	ble.n	800c364 <_strtod_l+0x59c>
 800c322:	2400      	movs	r4, #0
 800c324:	46a0      	mov	r8, r4
 800c326:	46a1      	mov	r9, r4
 800c328:	940a      	str	r4, [sp, #40]	@ 0x28
 800c32a:	2322      	movs	r3, #34	@ 0x22
 800c32c:	9a05      	ldr	r2, [sp, #20]
 800c32e:	f04f 0a00 	mov.w	sl, #0
 800c332:	f04f 0b00 	mov.w	fp, #0
 800c336:	6013      	str	r3, [r2, #0]
 800c338:	e768      	b.n	800c20c <_strtod_l+0x444>
 800c33a:	bf00      	nop
 800c33c:	0800f3a3 	.word	0x0800f3a3
 800c340:	0800f5bc 	.word	0x0800f5bc
 800c344:	0800f39b 	.word	0x0800f39b
 800c348:	0800f3d2 	.word	0x0800f3d2
 800c34c:	7ff00000 	.word	0x7ff00000
 800c350:	0800f765 	.word	0x0800f765
 800c354:	0800f4f0 	.word	0x0800f4f0
 800c358:	0800f4c8 	.word	0x0800f4c8
 800c35c:	7ca00000 	.word	0x7ca00000
 800c360:	7fefffff 	.word	0x7fefffff
 800c364:	f014 0310 	ands.w	r3, r4, #16
 800c368:	bf18      	it	ne
 800c36a:	236a      	movne	r3, #106	@ 0x6a
 800c36c:	4650      	mov	r0, sl
 800c36e:	9308      	str	r3, [sp, #32]
 800c370:	4659      	mov	r1, fp
 800c372:	2300      	movs	r3, #0
 800c374:	4ea9      	ldr	r6, [pc, #676]	@ (800c61c <_strtod_l+0x854>)
 800c376:	07e2      	lsls	r2, r4, #31
 800c378:	d504      	bpl.n	800c384 <_strtod_l+0x5bc>
 800c37a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c37e:	f7f4 f8ab 	bl	80004d8 <__aeabi_dmul>
 800c382:	2301      	movs	r3, #1
 800c384:	1064      	asrs	r4, r4, #1
 800c386:	f106 0608 	add.w	r6, r6, #8
 800c38a:	d1f4      	bne.n	800c376 <_strtod_l+0x5ae>
 800c38c:	b10b      	cbz	r3, 800c392 <_strtod_l+0x5ca>
 800c38e:	4682      	mov	sl, r0
 800c390:	468b      	mov	fp, r1
 800c392:	9b08      	ldr	r3, [sp, #32]
 800c394:	b1b3      	cbz	r3, 800c3c4 <_strtod_l+0x5fc>
 800c396:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c39a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	4659      	mov	r1, fp
 800c3a2:	dd0f      	ble.n	800c3c4 <_strtod_l+0x5fc>
 800c3a4:	2b1f      	cmp	r3, #31
 800c3a6:	dd57      	ble.n	800c458 <_strtod_l+0x690>
 800c3a8:	2b34      	cmp	r3, #52	@ 0x34
 800c3aa:	bfd8      	it	le
 800c3ac:	f04f 33ff 	movle.w	r3, #4294967295
 800c3b0:	f04f 0a00 	mov.w	sl, #0
 800c3b4:	bfcf      	iteee	gt
 800c3b6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c3ba:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c3be:	4093      	lslle	r3, r2
 800c3c0:	ea03 0b01 	andle.w	fp, r3, r1
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	4650      	mov	r0, sl
 800c3ca:	4659      	mov	r1, fp
 800c3cc:	f7f4 faec 	bl	80009a8 <__aeabi_dcmpeq>
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	d1a6      	bne.n	800c322 <_strtod_l+0x55a>
 800c3d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3d6:	463a      	mov	r2, r7
 800c3d8:	9300      	str	r3, [sp, #0]
 800c3da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c3dc:	462b      	mov	r3, r5
 800c3de:	9805      	ldr	r0, [sp, #20]
 800c3e0:	f7ff f8d0 	bl	800b584 <__s2b>
 800c3e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	f43f af05 	beq.w	800c1f6 <_strtod_l+0x42e>
 800c3ec:	2400      	movs	r4, #0
 800c3ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3f0:	eba9 0308 	sub.w	r3, r9, r8
 800c3f4:	2a00      	cmp	r2, #0
 800c3f6:	bfa8      	it	ge
 800c3f8:	2300      	movge	r3, #0
 800c3fa:	46a0      	mov	r8, r4
 800c3fc:	9312      	str	r3, [sp, #72]	@ 0x48
 800c3fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c402:	9316      	str	r3, [sp, #88]	@ 0x58
 800c404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c406:	9805      	ldr	r0, [sp, #20]
 800c408:	6859      	ldr	r1, [r3, #4]
 800c40a:	f7ff f813 	bl	800b434 <_Balloc>
 800c40e:	4681      	mov	r9, r0
 800c410:	2800      	cmp	r0, #0
 800c412:	f43f aef4 	beq.w	800c1fe <_strtod_l+0x436>
 800c416:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c418:	300c      	adds	r0, #12
 800c41a:	691a      	ldr	r2, [r3, #16]
 800c41c:	f103 010c 	add.w	r1, r3, #12
 800c420:	3202      	adds	r2, #2
 800c422:	0092      	lsls	r2, r2, #2
 800c424:	f7fe f8a3 	bl	800a56e <memcpy>
 800c428:	ab1c      	add	r3, sp, #112	@ 0x70
 800c42a:	9301      	str	r3, [sp, #4]
 800c42c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c42e:	9300      	str	r3, [sp, #0]
 800c430:	4652      	mov	r2, sl
 800c432:	465b      	mov	r3, fp
 800c434:	9805      	ldr	r0, [sp, #20]
 800c436:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c43a:	f7ff fbd5 	bl	800bbe8 <__d2b>
 800c43e:	901a      	str	r0, [sp, #104]	@ 0x68
 800c440:	2800      	cmp	r0, #0
 800c442:	f43f aedc 	beq.w	800c1fe <_strtod_l+0x436>
 800c446:	2101      	movs	r1, #1
 800c448:	9805      	ldr	r0, [sp, #20]
 800c44a:	f7ff f931 	bl	800b6b0 <__i2b>
 800c44e:	4680      	mov	r8, r0
 800c450:	b948      	cbnz	r0, 800c466 <_strtod_l+0x69e>
 800c452:	f04f 0800 	mov.w	r8, #0
 800c456:	e6d2      	b.n	800c1fe <_strtod_l+0x436>
 800c458:	f04f 32ff 	mov.w	r2, #4294967295
 800c45c:	fa02 f303 	lsl.w	r3, r2, r3
 800c460:	ea03 0a0a 	and.w	sl, r3, sl
 800c464:	e7ae      	b.n	800c3c4 <_strtod_l+0x5fc>
 800c466:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c468:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c46a:	2d00      	cmp	r5, #0
 800c46c:	bfab      	itete	ge
 800c46e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c470:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c472:	18ef      	addge	r7, r5, r3
 800c474:	1b5e      	sublt	r6, r3, r5
 800c476:	9b08      	ldr	r3, [sp, #32]
 800c478:	bfa8      	it	ge
 800c47a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c47c:	eba5 0503 	sub.w	r5, r5, r3
 800c480:	4415      	add	r5, r2
 800c482:	4b67      	ldr	r3, [pc, #412]	@ (800c620 <_strtod_l+0x858>)
 800c484:	f105 35ff 	add.w	r5, r5, #4294967295
 800c488:	bfb8      	it	lt
 800c48a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c48c:	429d      	cmp	r5, r3
 800c48e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c492:	da50      	bge.n	800c536 <_strtod_l+0x76e>
 800c494:	1b5b      	subs	r3, r3, r5
 800c496:	2b1f      	cmp	r3, #31
 800c498:	f04f 0101 	mov.w	r1, #1
 800c49c:	eba2 0203 	sub.w	r2, r2, r3
 800c4a0:	dc3d      	bgt.n	800c51e <_strtod_l+0x756>
 800c4a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c4a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800c4ac:	18bd      	adds	r5, r7, r2
 800c4ae:	9b08      	ldr	r3, [sp, #32]
 800c4b0:	42af      	cmp	r7, r5
 800c4b2:	4416      	add	r6, r2
 800c4b4:	441e      	add	r6, r3
 800c4b6:	463b      	mov	r3, r7
 800c4b8:	bfa8      	it	ge
 800c4ba:	462b      	movge	r3, r5
 800c4bc:	42b3      	cmp	r3, r6
 800c4be:	bfa8      	it	ge
 800c4c0:	4633      	movge	r3, r6
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	bfc2      	ittt	gt
 800c4c6:	1aed      	subgt	r5, r5, r3
 800c4c8:	1af6      	subgt	r6, r6, r3
 800c4ca:	1aff      	subgt	r7, r7, r3
 800c4cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	dd16      	ble.n	800c500 <_strtod_l+0x738>
 800c4d2:	4641      	mov	r1, r8
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	9805      	ldr	r0, [sp, #20]
 800c4d8:	f7ff f9a8 	bl	800b82c <__pow5mult>
 800c4dc:	4680      	mov	r8, r0
 800c4de:	2800      	cmp	r0, #0
 800c4e0:	d0b7      	beq.n	800c452 <_strtod_l+0x68a>
 800c4e2:	4601      	mov	r1, r0
 800c4e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c4e6:	9805      	ldr	r0, [sp, #20]
 800c4e8:	f7ff f8f8 	bl	800b6dc <__multiply>
 800c4ec:	900e      	str	r0, [sp, #56]	@ 0x38
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	f43f ae85 	beq.w	800c1fe <_strtod_l+0x436>
 800c4f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c4f6:	9805      	ldr	r0, [sp, #20]
 800c4f8:	f7fe ffdc 	bl	800b4b4 <_Bfree>
 800c4fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800c500:	2d00      	cmp	r5, #0
 800c502:	dc1d      	bgt.n	800c540 <_strtod_l+0x778>
 800c504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c506:	2b00      	cmp	r3, #0
 800c508:	dd23      	ble.n	800c552 <_strtod_l+0x78a>
 800c50a:	4649      	mov	r1, r9
 800c50c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c50e:	9805      	ldr	r0, [sp, #20]
 800c510:	f7ff f98c 	bl	800b82c <__pow5mult>
 800c514:	4681      	mov	r9, r0
 800c516:	b9e0      	cbnz	r0, 800c552 <_strtod_l+0x78a>
 800c518:	f04f 0900 	mov.w	r9, #0
 800c51c:	e66f      	b.n	800c1fe <_strtod_l+0x436>
 800c51e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c522:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c526:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c52a:	35e2      	adds	r5, #226	@ 0xe2
 800c52c:	fa01 f305 	lsl.w	r3, r1, r5
 800c530:	9310      	str	r3, [sp, #64]	@ 0x40
 800c532:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c534:	e7ba      	b.n	800c4ac <_strtod_l+0x6e4>
 800c536:	2300      	movs	r3, #0
 800c538:	9310      	str	r3, [sp, #64]	@ 0x40
 800c53a:	2301      	movs	r3, #1
 800c53c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c53e:	e7b5      	b.n	800c4ac <_strtod_l+0x6e4>
 800c540:	462a      	mov	r2, r5
 800c542:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c544:	9805      	ldr	r0, [sp, #20]
 800c546:	f7ff f9cb 	bl	800b8e0 <__lshift>
 800c54a:	901a      	str	r0, [sp, #104]	@ 0x68
 800c54c:	2800      	cmp	r0, #0
 800c54e:	d1d9      	bne.n	800c504 <_strtod_l+0x73c>
 800c550:	e655      	b.n	800c1fe <_strtod_l+0x436>
 800c552:	2e00      	cmp	r6, #0
 800c554:	dd07      	ble.n	800c566 <_strtod_l+0x79e>
 800c556:	4649      	mov	r1, r9
 800c558:	4632      	mov	r2, r6
 800c55a:	9805      	ldr	r0, [sp, #20]
 800c55c:	f7ff f9c0 	bl	800b8e0 <__lshift>
 800c560:	4681      	mov	r9, r0
 800c562:	2800      	cmp	r0, #0
 800c564:	d0d8      	beq.n	800c518 <_strtod_l+0x750>
 800c566:	2f00      	cmp	r7, #0
 800c568:	dd08      	ble.n	800c57c <_strtod_l+0x7b4>
 800c56a:	4641      	mov	r1, r8
 800c56c:	463a      	mov	r2, r7
 800c56e:	9805      	ldr	r0, [sp, #20]
 800c570:	f7ff f9b6 	bl	800b8e0 <__lshift>
 800c574:	4680      	mov	r8, r0
 800c576:	2800      	cmp	r0, #0
 800c578:	f43f ae41 	beq.w	800c1fe <_strtod_l+0x436>
 800c57c:	464a      	mov	r2, r9
 800c57e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c580:	9805      	ldr	r0, [sp, #20]
 800c582:	f7ff fa35 	bl	800b9f0 <__mdiff>
 800c586:	4604      	mov	r4, r0
 800c588:	2800      	cmp	r0, #0
 800c58a:	f43f ae38 	beq.w	800c1fe <_strtod_l+0x436>
 800c58e:	68c3      	ldr	r3, [r0, #12]
 800c590:	4641      	mov	r1, r8
 800c592:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c594:	2300      	movs	r3, #0
 800c596:	60c3      	str	r3, [r0, #12]
 800c598:	f7ff fa0e 	bl	800b9b8 <__mcmp>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	da45      	bge.n	800c62c <_strtod_l+0x864>
 800c5a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5a2:	ea53 030a 	orrs.w	r3, r3, sl
 800c5a6:	d16b      	bne.n	800c680 <_strtod_l+0x8b8>
 800c5a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d167      	bne.n	800c680 <_strtod_l+0x8b8>
 800c5b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c5b4:	0d1b      	lsrs	r3, r3, #20
 800c5b6:	051b      	lsls	r3, r3, #20
 800c5b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c5bc:	d960      	bls.n	800c680 <_strtod_l+0x8b8>
 800c5be:	6963      	ldr	r3, [r4, #20]
 800c5c0:	b913      	cbnz	r3, 800c5c8 <_strtod_l+0x800>
 800c5c2:	6923      	ldr	r3, [r4, #16]
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	dd5b      	ble.n	800c680 <_strtod_l+0x8b8>
 800c5c8:	4621      	mov	r1, r4
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	9805      	ldr	r0, [sp, #20]
 800c5ce:	f7ff f987 	bl	800b8e0 <__lshift>
 800c5d2:	4641      	mov	r1, r8
 800c5d4:	4604      	mov	r4, r0
 800c5d6:	f7ff f9ef 	bl	800b9b8 <__mcmp>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	dd50      	ble.n	800c680 <_strtod_l+0x8b8>
 800c5de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c5e2:	9a08      	ldr	r2, [sp, #32]
 800c5e4:	0d1b      	lsrs	r3, r3, #20
 800c5e6:	051b      	lsls	r3, r3, #20
 800c5e8:	2a00      	cmp	r2, #0
 800c5ea:	d06a      	beq.n	800c6c2 <_strtod_l+0x8fa>
 800c5ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c5f0:	d867      	bhi.n	800c6c2 <_strtod_l+0x8fa>
 800c5f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c5f6:	f67f ae98 	bls.w	800c32a <_strtod_l+0x562>
 800c5fa:	4650      	mov	r0, sl
 800c5fc:	4659      	mov	r1, fp
 800c5fe:	4b09      	ldr	r3, [pc, #36]	@ (800c624 <_strtod_l+0x85c>)
 800c600:	2200      	movs	r2, #0
 800c602:	f7f3 ff69 	bl	80004d8 <__aeabi_dmul>
 800c606:	4b08      	ldr	r3, [pc, #32]	@ (800c628 <_strtod_l+0x860>)
 800c608:	4682      	mov	sl, r0
 800c60a:	400b      	ands	r3, r1
 800c60c:	468b      	mov	fp, r1
 800c60e:	2b00      	cmp	r3, #0
 800c610:	f47f ae00 	bne.w	800c214 <_strtod_l+0x44c>
 800c614:	2322      	movs	r3, #34	@ 0x22
 800c616:	9a05      	ldr	r2, [sp, #20]
 800c618:	6013      	str	r3, [r2, #0]
 800c61a:	e5fb      	b.n	800c214 <_strtod_l+0x44c>
 800c61c:	0800f5e8 	.word	0x0800f5e8
 800c620:	fffffc02 	.word	0xfffffc02
 800c624:	39500000 	.word	0x39500000
 800c628:	7ff00000 	.word	0x7ff00000
 800c62c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c630:	d165      	bne.n	800c6fe <_strtod_l+0x936>
 800c632:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c634:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c638:	b35a      	cbz	r2, 800c692 <_strtod_l+0x8ca>
 800c63a:	4a99      	ldr	r2, [pc, #612]	@ (800c8a0 <_strtod_l+0xad8>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d12b      	bne.n	800c698 <_strtod_l+0x8d0>
 800c640:	9b08      	ldr	r3, [sp, #32]
 800c642:	4651      	mov	r1, sl
 800c644:	b303      	cbz	r3, 800c688 <_strtod_l+0x8c0>
 800c646:	465a      	mov	r2, fp
 800c648:	4b96      	ldr	r3, [pc, #600]	@ (800c8a4 <_strtod_l+0xadc>)
 800c64a:	4013      	ands	r3, r2
 800c64c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c650:	f04f 32ff 	mov.w	r2, #4294967295
 800c654:	d81b      	bhi.n	800c68e <_strtod_l+0x8c6>
 800c656:	0d1b      	lsrs	r3, r3, #20
 800c658:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c65c:	fa02 f303 	lsl.w	r3, r2, r3
 800c660:	4299      	cmp	r1, r3
 800c662:	d119      	bne.n	800c698 <_strtod_l+0x8d0>
 800c664:	4b90      	ldr	r3, [pc, #576]	@ (800c8a8 <_strtod_l+0xae0>)
 800c666:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c668:	429a      	cmp	r2, r3
 800c66a:	d102      	bne.n	800c672 <_strtod_l+0x8aa>
 800c66c:	3101      	adds	r1, #1
 800c66e:	f43f adc6 	beq.w	800c1fe <_strtod_l+0x436>
 800c672:	f04f 0a00 	mov.w	sl, #0
 800c676:	4b8b      	ldr	r3, [pc, #556]	@ (800c8a4 <_strtod_l+0xadc>)
 800c678:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c67a:	401a      	ands	r2, r3
 800c67c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c680:	9b08      	ldr	r3, [sp, #32]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d1b9      	bne.n	800c5fa <_strtod_l+0x832>
 800c686:	e5c5      	b.n	800c214 <_strtod_l+0x44c>
 800c688:	f04f 33ff 	mov.w	r3, #4294967295
 800c68c:	e7e8      	b.n	800c660 <_strtod_l+0x898>
 800c68e:	4613      	mov	r3, r2
 800c690:	e7e6      	b.n	800c660 <_strtod_l+0x898>
 800c692:	ea53 030a 	orrs.w	r3, r3, sl
 800c696:	d0a2      	beq.n	800c5de <_strtod_l+0x816>
 800c698:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c69a:	b1db      	cbz	r3, 800c6d4 <_strtod_l+0x90c>
 800c69c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c69e:	4213      	tst	r3, r2
 800c6a0:	d0ee      	beq.n	800c680 <_strtod_l+0x8b8>
 800c6a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6a4:	4650      	mov	r0, sl
 800c6a6:	4659      	mov	r1, fp
 800c6a8:	9a08      	ldr	r2, [sp, #32]
 800c6aa:	b1bb      	cbz	r3, 800c6dc <_strtod_l+0x914>
 800c6ac:	f7ff fb68 	bl	800bd80 <sulp>
 800c6b0:	4602      	mov	r2, r0
 800c6b2:	460b      	mov	r3, r1
 800c6b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6b8:	f7f3 fd58 	bl	800016c <__adddf3>
 800c6bc:	4682      	mov	sl, r0
 800c6be:	468b      	mov	fp, r1
 800c6c0:	e7de      	b.n	800c680 <_strtod_l+0x8b8>
 800c6c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c6c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c6ca:	f04f 3aff 	mov.w	sl, #4294967295
 800c6ce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c6d2:	e7d5      	b.n	800c680 <_strtod_l+0x8b8>
 800c6d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c6d6:	ea13 0f0a 	tst.w	r3, sl
 800c6da:	e7e1      	b.n	800c6a0 <_strtod_l+0x8d8>
 800c6dc:	f7ff fb50 	bl	800bd80 <sulp>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6e8:	f7f3 fd3e 	bl	8000168 <__aeabi_dsub>
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	4682      	mov	sl, r0
 800c6f2:	468b      	mov	fp, r1
 800c6f4:	f7f4 f958 	bl	80009a8 <__aeabi_dcmpeq>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d0c1      	beq.n	800c680 <_strtod_l+0x8b8>
 800c6fc:	e615      	b.n	800c32a <_strtod_l+0x562>
 800c6fe:	4641      	mov	r1, r8
 800c700:	4620      	mov	r0, r4
 800c702:	f7ff fac9 	bl	800bc98 <__ratio>
 800c706:	2200      	movs	r2, #0
 800c708:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c70c:	4606      	mov	r6, r0
 800c70e:	460f      	mov	r7, r1
 800c710:	f7f4 f95e 	bl	80009d0 <__aeabi_dcmple>
 800c714:	2800      	cmp	r0, #0
 800c716:	d06d      	beq.n	800c7f4 <_strtod_l+0xa2c>
 800c718:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d178      	bne.n	800c810 <_strtod_l+0xa48>
 800c71e:	f1ba 0f00 	cmp.w	sl, #0
 800c722:	d156      	bne.n	800c7d2 <_strtod_l+0xa0a>
 800c724:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d158      	bne.n	800c7e0 <_strtod_l+0xa18>
 800c72e:	2200      	movs	r2, #0
 800c730:	4630      	mov	r0, r6
 800c732:	4639      	mov	r1, r7
 800c734:	4b5d      	ldr	r3, [pc, #372]	@ (800c8ac <_strtod_l+0xae4>)
 800c736:	f7f4 f941 	bl	80009bc <__aeabi_dcmplt>
 800c73a:	2800      	cmp	r0, #0
 800c73c:	d157      	bne.n	800c7ee <_strtod_l+0xa26>
 800c73e:	4630      	mov	r0, r6
 800c740:	4639      	mov	r1, r7
 800c742:	2200      	movs	r2, #0
 800c744:	4b5a      	ldr	r3, [pc, #360]	@ (800c8b0 <_strtod_l+0xae8>)
 800c746:	f7f3 fec7 	bl	80004d8 <__aeabi_dmul>
 800c74a:	4606      	mov	r6, r0
 800c74c:	460f      	mov	r7, r1
 800c74e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c752:	9606      	str	r6, [sp, #24]
 800c754:	9307      	str	r3, [sp, #28]
 800c756:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c75a:	4d52      	ldr	r5, [pc, #328]	@ (800c8a4 <_strtod_l+0xadc>)
 800c75c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c760:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c762:	401d      	ands	r5, r3
 800c764:	4b53      	ldr	r3, [pc, #332]	@ (800c8b4 <_strtod_l+0xaec>)
 800c766:	429d      	cmp	r5, r3
 800c768:	f040 80aa 	bne.w	800c8c0 <_strtod_l+0xaf8>
 800c76c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c76e:	4650      	mov	r0, sl
 800c770:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c774:	4659      	mov	r1, fp
 800c776:	f7ff f9cf 	bl	800bb18 <__ulp>
 800c77a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c77e:	f7f3 feab 	bl	80004d8 <__aeabi_dmul>
 800c782:	4652      	mov	r2, sl
 800c784:	465b      	mov	r3, fp
 800c786:	f7f3 fcf1 	bl	800016c <__adddf3>
 800c78a:	460b      	mov	r3, r1
 800c78c:	4945      	ldr	r1, [pc, #276]	@ (800c8a4 <_strtod_l+0xadc>)
 800c78e:	4a4a      	ldr	r2, [pc, #296]	@ (800c8b8 <_strtod_l+0xaf0>)
 800c790:	4019      	ands	r1, r3
 800c792:	4291      	cmp	r1, r2
 800c794:	4682      	mov	sl, r0
 800c796:	d942      	bls.n	800c81e <_strtod_l+0xa56>
 800c798:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c79a:	4b43      	ldr	r3, [pc, #268]	@ (800c8a8 <_strtod_l+0xae0>)
 800c79c:	429a      	cmp	r2, r3
 800c79e:	d103      	bne.n	800c7a8 <_strtod_l+0x9e0>
 800c7a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	f43f ad2b 	beq.w	800c1fe <_strtod_l+0x436>
 800c7a8:	f04f 3aff 	mov.w	sl, #4294967295
 800c7ac:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800c8a8 <_strtod_l+0xae0>
 800c7b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7b2:	9805      	ldr	r0, [sp, #20]
 800c7b4:	f7fe fe7e 	bl	800b4b4 <_Bfree>
 800c7b8:	4649      	mov	r1, r9
 800c7ba:	9805      	ldr	r0, [sp, #20]
 800c7bc:	f7fe fe7a 	bl	800b4b4 <_Bfree>
 800c7c0:	4641      	mov	r1, r8
 800c7c2:	9805      	ldr	r0, [sp, #20]
 800c7c4:	f7fe fe76 	bl	800b4b4 <_Bfree>
 800c7c8:	4621      	mov	r1, r4
 800c7ca:	9805      	ldr	r0, [sp, #20]
 800c7cc:	f7fe fe72 	bl	800b4b4 <_Bfree>
 800c7d0:	e618      	b.n	800c404 <_strtod_l+0x63c>
 800c7d2:	f1ba 0f01 	cmp.w	sl, #1
 800c7d6:	d103      	bne.n	800c7e0 <_strtod_l+0xa18>
 800c7d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	f43f ada5 	beq.w	800c32a <_strtod_l+0x562>
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	4b36      	ldr	r3, [pc, #216]	@ (800c8bc <_strtod_l+0xaf4>)
 800c7e4:	2600      	movs	r6, #0
 800c7e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c7ea:	4f30      	ldr	r7, [pc, #192]	@ (800c8ac <_strtod_l+0xae4>)
 800c7ec:	e7b3      	b.n	800c756 <_strtod_l+0x98e>
 800c7ee:	2600      	movs	r6, #0
 800c7f0:	4f2f      	ldr	r7, [pc, #188]	@ (800c8b0 <_strtod_l+0xae8>)
 800c7f2:	e7ac      	b.n	800c74e <_strtod_l+0x986>
 800c7f4:	4630      	mov	r0, r6
 800c7f6:	4639      	mov	r1, r7
 800c7f8:	4b2d      	ldr	r3, [pc, #180]	@ (800c8b0 <_strtod_l+0xae8>)
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	f7f3 fe6c 	bl	80004d8 <__aeabi_dmul>
 800c800:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c802:	4606      	mov	r6, r0
 800c804:	460f      	mov	r7, r1
 800c806:	2b00      	cmp	r3, #0
 800c808:	d0a1      	beq.n	800c74e <_strtod_l+0x986>
 800c80a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c80e:	e7a2      	b.n	800c756 <_strtod_l+0x98e>
 800c810:	2200      	movs	r2, #0
 800c812:	4b26      	ldr	r3, [pc, #152]	@ (800c8ac <_strtod_l+0xae4>)
 800c814:	4616      	mov	r6, r2
 800c816:	461f      	mov	r7, r3
 800c818:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c81c:	e79b      	b.n	800c756 <_strtod_l+0x98e>
 800c81e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c822:	9b08      	ldr	r3, [sp, #32]
 800c824:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d1c1      	bne.n	800c7b0 <_strtod_l+0x9e8>
 800c82c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c830:	0d1b      	lsrs	r3, r3, #20
 800c832:	051b      	lsls	r3, r3, #20
 800c834:	429d      	cmp	r5, r3
 800c836:	d1bb      	bne.n	800c7b0 <_strtod_l+0x9e8>
 800c838:	4630      	mov	r0, r6
 800c83a:	4639      	mov	r1, r7
 800c83c:	f7f4 fcfe 	bl	800123c <__aeabi_d2lz>
 800c840:	f7f3 fe1c 	bl	800047c <__aeabi_l2d>
 800c844:	4602      	mov	r2, r0
 800c846:	460b      	mov	r3, r1
 800c848:	4630      	mov	r0, r6
 800c84a:	4639      	mov	r1, r7
 800c84c:	f7f3 fc8c 	bl	8000168 <__aeabi_dsub>
 800c850:	460b      	mov	r3, r1
 800c852:	4602      	mov	r2, r0
 800c854:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c858:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c85c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c85e:	ea46 060a 	orr.w	r6, r6, sl
 800c862:	431e      	orrs	r6, r3
 800c864:	d069      	beq.n	800c93a <_strtod_l+0xb72>
 800c866:	a30a      	add	r3, pc, #40	@ (adr r3, 800c890 <_strtod_l+0xac8>)
 800c868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86c:	f7f4 f8a6 	bl	80009bc <__aeabi_dcmplt>
 800c870:	2800      	cmp	r0, #0
 800c872:	f47f accf 	bne.w	800c214 <_strtod_l+0x44c>
 800c876:	a308      	add	r3, pc, #32	@ (adr r3, 800c898 <_strtod_l+0xad0>)
 800c878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c880:	f7f4 f8ba 	bl	80009f8 <__aeabi_dcmpgt>
 800c884:	2800      	cmp	r0, #0
 800c886:	d093      	beq.n	800c7b0 <_strtod_l+0x9e8>
 800c888:	e4c4      	b.n	800c214 <_strtod_l+0x44c>
 800c88a:	bf00      	nop
 800c88c:	f3af 8000 	nop.w
 800c890:	94a03595 	.word	0x94a03595
 800c894:	3fdfffff 	.word	0x3fdfffff
 800c898:	35afe535 	.word	0x35afe535
 800c89c:	3fe00000 	.word	0x3fe00000
 800c8a0:	000fffff 	.word	0x000fffff
 800c8a4:	7ff00000 	.word	0x7ff00000
 800c8a8:	7fefffff 	.word	0x7fefffff
 800c8ac:	3ff00000 	.word	0x3ff00000
 800c8b0:	3fe00000 	.word	0x3fe00000
 800c8b4:	7fe00000 	.word	0x7fe00000
 800c8b8:	7c9fffff 	.word	0x7c9fffff
 800c8bc:	bff00000 	.word	0xbff00000
 800c8c0:	9b08      	ldr	r3, [sp, #32]
 800c8c2:	b323      	cbz	r3, 800c90e <_strtod_l+0xb46>
 800c8c4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c8c8:	d821      	bhi.n	800c90e <_strtod_l+0xb46>
 800c8ca:	a327      	add	r3, pc, #156	@ (adr r3, 800c968 <_strtod_l+0xba0>)
 800c8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d0:	4630      	mov	r0, r6
 800c8d2:	4639      	mov	r1, r7
 800c8d4:	f7f4 f87c 	bl	80009d0 <__aeabi_dcmple>
 800c8d8:	b1a0      	cbz	r0, 800c904 <_strtod_l+0xb3c>
 800c8da:	4639      	mov	r1, r7
 800c8dc:	4630      	mov	r0, r6
 800c8de:	f7f4 f8d3 	bl	8000a88 <__aeabi_d2uiz>
 800c8e2:	2801      	cmp	r0, #1
 800c8e4:	bf38      	it	cc
 800c8e6:	2001      	movcc	r0, #1
 800c8e8:	f7f3 fd7c 	bl	80003e4 <__aeabi_ui2d>
 800c8ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8ee:	4606      	mov	r6, r0
 800c8f0:	460f      	mov	r7, r1
 800c8f2:	b9fb      	cbnz	r3, 800c934 <_strtod_l+0xb6c>
 800c8f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c8f8:	9014      	str	r0, [sp, #80]	@ 0x50
 800c8fa:	9315      	str	r3, [sp, #84]	@ 0x54
 800c8fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c900:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c904:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c906:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c90a:	1b5b      	subs	r3, r3, r5
 800c90c:	9311      	str	r3, [sp, #68]	@ 0x44
 800c90e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c912:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c916:	f7ff f8ff 	bl	800bb18 <__ulp>
 800c91a:	4602      	mov	r2, r0
 800c91c:	460b      	mov	r3, r1
 800c91e:	4650      	mov	r0, sl
 800c920:	4659      	mov	r1, fp
 800c922:	f7f3 fdd9 	bl	80004d8 <__aeabi_dmul>
 800c926:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c92a:	f7f3 fc1f 	bl	800016c <__adddf3>
 800c92e:	4682      	mov	sl, r0
 800c930:	468b      	mov	fp, r1
 800c932:	e776      	b.n	800c822 <_strtod_l+0xa5a>
 800c934:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c938:	e7e0      	b.n	800c8fc <_strtod_l+0xb34>
 800c93a:	a30d      	add	r3, pc, #52	@ (adr r3, 800c970 <_strtod_l+0xba8>)
 800c93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c940:	f7f4 f83c 	bl	80009bc <__aeabi_dcmplt>
 800c944:	e79e      	b.n	800c884 <_strtod_l+0xabc>
 800c946:	2300      	movs	r3, #0
 800c948:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c94a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c94c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c94e:	6013      	str	r3, [r2, #0]
 800c950:	f7ff ba77 	b.w	800be42 <_strtod_l+0x7a>
 800c954:	2a65      	cmp	r2, #101	@ 0x65
 800c956:	f43f ab6e 	beq.w	800c036 <_strtod_l+0x26e>
 800c95a:	2a45      	cmp	r2, #69	@ 0x45
 800c95c:	f43f ab6b 	beq.w	800c036 <_strtod_l+0x26e>
 800c960:	2301      	movs	r3, #1
 800c962:	f7ff bba6 	b.w	800c0b2 <_strtod_l+0x2ea>
 800c966:	bf00      	nop
 800c968:	ffc00000 	.word	0xffc00000
 800c96c:	41dfffff 	.word	0x41dfffff
 800c970:	94a03595 	.word	0x94a03595
 800c974:	3fcfffff 	.word	0x3fcfffff

0800c978 <_strtod_r>:
 800c978:	4b01      	ldr	r3, [pc, #4]	@ (800c980 <_strtod_r+0x8>)
 800c97a:	f7ff ba25 	b.w	800bdc8 <_strtod_l>
 800c97e:	bf00      	nop
 800c980:	200000b0 	.word	0x200000b0

0800c984 <_strtol_l.constprop.0>:
 800c984:	2b24      	cmp	r3, #36	@ 0x24
 800c986:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c98a:	4686      	mov	lr, r0
 800c98c:	4690      	mov	r8, r2
 800c98e:	d801      	bhi.n	800c994 <_strtol_l.constprop.0+0x10>
 800c990:	2b01      	cmp	r3, #1
 800c992:	d106      	bne.n	800c9a2 <_strtol_l.constprop.0+0x1e>
 800c994:	f7fd fdb0 	bl	800a4f8 <__errno>
 800c998:	2316      	movs	r3, #22
 800c99a:	6003      	str	r3, [r0, #0]
 800c99c:	2000      	movs	r0, #0
 800c99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9a2:	460d      	mov	r5, r1
 800c9a4:	4833      	ldr	r0, [pc, #204]	@ (800ca74 <_strtol_l.constprop.0+0xf0>)
 800c9a6:	462a      	mov	r2, r5
 800c9a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9ac:	5d06      	ldrb	r6, [r0, r4]
 800c9ae:	f016 0608 	ands.w	r6, r6, #8
 800c9b2:	d1f8      	bne.n	800c9a6 <_strtol_l.constprop.0+0x22>
 800c9b4:	2c2d      	cmp	r4, #45	@ 0x2d
 800c9b6:	d12d      	bne.n	800ca14 <_strtol_l.constprop.0+0x90>
 800c9b8:	2601      	movs	r6, #1
 800c9ba:	782c      	ldrb	r4, [r5, #0]
 800c9bc:	1c95      	adds	r5, r2, #2
 800c9be:	f033 0210 	bics.w	r2, r3, #16
 800c9c2:	d109      	bne.n	800c9d8 <_strtol_l.constprop.0+0x54>
 800c9c4:	2c30      	cmp	r4, #48	@ 0x30
 800c9c6:	d12a      	bne.n	800ca1e <_strtol_l.constprop.0+0x9a>
 800c9c8:	782a      	ldrb	r2, [r5, #0]
 800c9ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c9ce:	2a58      	cmp	r2, #88	@ 0x58
 800c9d0:	d125      	bne.n	800ca1e <_strtol_l.constprop.0+0x9a>
 800c9d2:	2310      	movs	r3, #16
 800c9d4:	786c      	ldrb	r4, [r5, #1]
 800c9d6:	3502      	adds	r5, #2
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c9de:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c9e2:	fbbc f9f3 	udiv	r9, ip, r3
 800c9e6:	4610      	mov	r0, r2
 800c9e8:	fb03 ca19 	mls	sl, r3, r9, ip
 800c9ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c9f0:	2f09      	cmp	r7, #9
 800c9f2:	d81b      	bhi.n	800ca2c <_strtol_l.constprop.0+0xa8>
 800c9f4:	463c      	mov	r4, r7
 800c9f6:	42a3      	cmp	r3, r4
 800c9f8:	dd27      	ble.n	800ca4a <_strtol_l.constprop.0+0xc6>
 800c9fa:	1c57      	adds	r7, r2, #1
 800c9fc:	d007      	beq.n	800ca0e <_strtol_l.constprop.0+0x8a>
 800c9fe:	4581      	cmp	r9, r0
 800ca00:	d320      	bcc.n	800ca44 <_strtol_l.constprop.0+0xc0>
 800ca02:	d101      	bne.n	800ca08 <_strtol_l.constprop.0+0x84>
 800ca04:	45a2      	cmp	sl, r4
 800ca06:	db1d      	blt.n	800ca44 <_strtol_l.constprop.0+0xc0>
 800ca08:	2201      	movs	r2, #1
 800ca0a:	fb00 4003 	mla	r0, r0, r3, r4
 800ca0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca12:	e7eb      	b.n	800c9ec <_strtol_l.constprop.0+0x68>
 800ca14:	2c2b      	cmp	r4, #43	@ 0x2b
 800ca16:	bf04      	itt	eq
 800ca18:	782c      	ldrbeq	r4, [r5, #0]
 800ca1a:	1c95      	addeq	r5, r2, #2
 800ca1c:	e7cf      	b.n	800c9be <_strtol_l.constprop.0+0x3a>
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d1da      	bne.n	800c9d8 <_strtol_l.constprop.0+0x54>
 800ca22:	2c30      	cmp	r4, #48	@ 0x30
 800ca24:	bf0c      	ite	eq
 800ca26:	2308      	moveq	r3, #8
 800ca28:	230a      	movne	r3, #10
 800ca2a:	e7d5      	b.n	800c9d8 <_strtol_l.constprop.0+0x54>
 800ca2c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ca30:	2f19      	cmp	r7, #25
 800ca32:	d801      	bhi.n	800ca38 <_strtol_l.constprop.0+0xb4>
 800ca34:	3c37      	subs	r4, #55	@ 0x37
 800ca36:	e7de      	b.n	800c9f6 <_strtol_l.constprop.0+0x72>
 800ca38:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ca3c:	2f19      	cmp	r7, #25
 800ca3e:	d804      	bhi.n	800ca4a <_strtol_l.constprop.0+0xc6>
 800ca40:	3c57      	subs	r4, #87	@ 0x57
 800ca42:	e7d8      	b.n	800c9f6 <_strtol_l.constprop.0+0x72>
 800ca44:	f04f 32ff 	mov.w	r2, #4294967295
 800ca48:	e7e1      	b.n	800ca0e <_strtol_l.constprop.0+0x8a>
 800ca4a:	1c53      	adds	r3, r2, #1
 800ca4c:	d108      	bne.n	800ca60 <_strtol_l.constprop.0+0xdc>
 800ca4e:	2322      	movs	r3, #34	@ 0x22
 800ca50:	4660      	mov	r0, ip
 800ca52:	f8ce 3000 	str.w	r3, [lr]
 800ca56:	f1b8 0f00 	cmp.w	r8, #0
 800ca5a:	d0a0      	beq.n	800c99e <_strtol_l.constprop.0+0x1a>
 800ca5c:	1e69      	subs	r1, r5, #1
 800ca5e:	e006      	b.n	800ca6e <_strtol_l.constprop.0+0xea>
 800ca60:	b106      	cbz	r6, 800ca64 <_strtol_l.constprop.0+0xe0>
 800ca62:	4240      	negs	r0, r0
 800ca64:	f1b8 0f00 	cmp.w	r8, #0
 800ca68:	d099      	beq.n	800c99e <_strtol_l.constprop.0+0x1a>
 800ca6a:	2a00      	cmp	r2, #0
 800ca6c:	d1f6      	bne.n	800ca5c <_strtol_l.constprop.0+0xd8>
 800ca6e:	f8c8 1000 	str.w	r1, [r8]
 800ca72:	e794      	b.n	800c99e <_strtol_l.constprop.0+0x1a>
 800ca74:	0800f611 	.word	0x0800f611

0800ca78 <_strtol_r>:
 800ca78:	f7ff bf84 	b.w	800c984 <_strtol_l.constprop.0>

0800ca7c <__ssputs_r>:
 800ca7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca80:	461f      	mov	r7, r3
 800ca82:	688e      	ldr	r6, [r1, #8]
 800ca84:	4682      	mov	sl, r0
 800ca86:	42be      	cmp	r6, r7
 800ca88:	460c      	mov	r4, r1
 800ca8a:	4690      	mov	r8, r2
 800ca8c:	680b      	ldr	r3, [r1, #0]
 800ca8e:	d82d      	bhi.n	800caec <__ssputs_r+0x70>
 800ca90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ca98:	d026      	beq.n	800cae8 <__ssputs_r+0x6c>
 800ca9a:	6965      	ldr	r5, [r4, #20]
 800ca9c:	6909      	ldr	r1, [r1, #16]
 800ca9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800caa2:	eba3 0901 	sub.w	r9, r3, r1
 800caa6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800caaa:	1c7b      	adds	r3, r7, #1
 800caac:	444b      	add	r3, r9
 800caae:	106d      	asrs	r5, r5, #1
 800cab0:	429d      	cmp	r5, r3
 800cab2:	bf38      	it	cc
 800cab4:	461d      	movcc	r5, r3
 800cab6:	0553      	lsls	r3, r2, #21
 800cab8:	d527      	bpl.n	800cb0a <__ssputs_r+0x8e>
 800caba:	4629      	mov	r1, r5
 800cabc:	f7fe fc2e 	bl	800b31c <_malloc_r>
 800cac0:	4606      	mov	r6, r0
 800cac2:	b360      	cbz	r0, 800cb1e <__ssputs_r+0xa2>
 800cac4:	464a      	mov	r2, r9
 800cac6:	6921      	ldr	r1, [r4, #16]
 800cac8:	f7fd fd51 	bl	800a56e <memcpy>
 800cacc:	89a3      	ldrh	r3, [r4, #12]
 800cace:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cad6:	81a3      	strh	r3, [r4, #12]
 800cad8:	6126      	str	r6, [r4, #16]
 800cada:	444e      	add	r6, r9
 800cadc:	6026      	str	r6, [r4, #0]
 800cade:	463e      	mov	r6, r7
 800cae0:	6165      	str	r5, [r4, #20]
 800cae2:	eba5 0509 	sub.w	r5, r5, r9
 800cae6:	60a5      	str	r5, [r4, #8]
 800cae8:	42be      	cmp	r6, r7
 800caea:	d900      	bls.n	800caee <__ssputs_r+0x72>
 800caec:	463e      	mov	r6, r7
 800caee:	4632      	mov	r2, r6
 800caf0:	4641      	mov	r1, r8
 800caf2:	6820      	ldr	r0, [r4, #0]
 800caf4:	f000 f9c2 	bl	800ce7c <memmove>
 800caf8:	2000      	movs	r0, #0
 800cafa:	68a3      	ldr	r3, [r4, #8]
 800cafc:	1b9b      	subs	r3, r3, r6
 800cafe:	60a3      	str	r3, [r4, #8]
 800cb00:	6823      	ldr	r3, [r4, #0]
 800cb02:	4433      	add	r3, r6
 800cb04:	6023      	str	r3, [r4, #0]
 800cb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb0a:	462a      	mov	r2, r5
 800cb0c:	f000 fd75 	bl	800d5fa <_realloc_r>
 800cb10:	4606      	mov	r6, r0
 800cb12:	2800      	cmp	r0, #0
 800cb14:	d1e0      	bne.n	800cad8 <__ssputs_r+0x5c>
 800cb16:	4650      	mov	r0, sl
 800cb18:	6921      	ldr	r1, [r4, #16]
 800cb1a:	f7fe fb8d 	bl	800b238 <_free_r>
 800cb1e:	230c      	movs	r3, #12
 800cb20:	f8ca 3000 	str.w	r3, [sl]
 800cb24:	89a3      	ldrh	r3, [r4, #12]
 800cb26:	f04f 30ff 	mov.w	r0, #4294967295
 800cb2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb2e:	81a3      	strh	r3, [r4, #12]
 800cb30:	e7e9      	b.n	800cb06 <__ssputs_r+0x8a>
	...

0800cb34 <_svfiprintf_r>:
 800cb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb38:	4698      	mov	r8, r3
 800cb3a:	898b      	ldrh	r3, [r1, #12]
 800cb3c:	4607      	mov	r7, r0
 800cb3e:	061b      	lsls	r3, r3, #24
 800cb40:	460d      	mov	r5, r1
 800cb42:	4614      	mov	r4, r2
 800cb44:	b09d      	sub	sp, #116	@ 0x74
 800cb46:	d510      	bpl.n	800cb6a <_svfiprintf_r+0x36>
 800cb48:	690b      	ldr	r3, [r1, #16]
 800cb4a:	b973      	cbnz	r3, 800cb6a <_svfiprintf_r+0x36>
 800cb4c:	2140      	movs	r1, #64	@ 0x40
 800cb4e:	f7fe fbe5 	bl	800b31c <_malloc_r>
 800cb52:	6028      	str	r0, [r5, #0]
 800cb54:	6128      	str	r0, [r5, #16]
 800cb56:	b930      	cbnz	r0, 800cb66 <_svfiprintf_r+0x32>
 800cb58:	230c      	movs	r3, #12
 800cb5a:	603b      	str	r3, [r7, #0]
 800cb5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb60:	b01d      	add	sp, #116	@ 0x74
 800cb62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb66:	2340      	movs	r3, #64	@ 0x40
 800cb68:	616b      	str	r3, [r5, #20]
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb6e:	2320      	movs	r3, #32
 800cb70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb74:	2330      	movs	r3, #48	@ 0x30
 800cb76:	f04f 0901 	mov.w	r9, #1
 800cb7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb7e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800cd18 <_svfiprintf_r+0x1e4>
 800cb82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb86:	4623      	mov	r3, r4
 800cb88:	469a      	mov	sl, r3
 800cb8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb8e:	b10a      	cbz	r2, 800cb94 <_svfiprintf_r+0x60>
 800cb90:	2a25      	cmp	r2, #37	@ 0x25
 800cb92:	d1f9      	bne.n	800cb88 <_svfiprintf_r+0x54>
 800cb94:	ebba 0b04 	subs.w	fp, sl, r4
 800cb98:	d00b      	beq.n	800cbb2 <_svfiprintf_r+0x7e>
 800cb9a:	465b      	mov	r3, fp
 800cb9c:	4622      	mov	r2, r4
 800cb9e:	4629      	mov	r1, r5
 800cba0:	4638      	mov	r0, r7
 800cba2:	f7ff ff6b 	bl	800ca7c <__ssputs_r>
 800cba6:	3001      	adds	r0, #1
 800cba8:	f000 80a7 	beq.w	800ccfa <_svfiprintf_r+0x1c6>
 800cbac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbae:	445a      	add	r2, fp
 800cbb0:	9209      	str	r2, [sp, #36]	@ 0x24
 800cbb2:	f89a 3000 	ldrb.w	r3, [sl]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	f000 809f 	beq.w	800ccfa <_svfiprintf_r+0x1c6>
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	f04f 32ff 	mov.w	r2, #4294967295
 800cbc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbc6:	f10a 0a01 	add.w	sl, sl, #1
 800cbca:	9304      	str	r3, [sp, #16]
 800cbcc:	9307      	str	r3, [sp, #28]
 800cbce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cbd2:	931a      	str	r3, [sp, #104]	@ 0x68
 800cbd4:	4654      	mov	r4, sl
 800cbd6:	2205      	movs	r2, #5
 800cbd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbdc:	484e      	ldr	r0, [pc, #312]	@ (800cd18 <_svfiprintf_r+0x1e4>)
 800cbde:	f7fd fcb8 	bl	800a552 <memchr>
 800cbe2:	9a04      	ldr	r2, [sp, #16]
 800cbe4:	b9d8      	cbnz	r0, 800cc1e <_svfiprintf_r+0xea>
 800cbe6:	06d0      	lsls	r0, r2, #27
 800cbe8:	bf44      	itt	mi
 800cbea:	2320      	movmi	r3, #32
 800cbec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbf0:	0711      	lsls	r1, r2, #28
 800cbf2:	bf44      	itt	mi
 800cbf4:	232b      	movmi	r3, #43	@ 0x2b
 800cbf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cbfa:	f89a 3000 	ldrb.w	r3, [sl]
 800cbfe:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc00:	d015      	beq.n	800cc2e <_svfiprintf_r+0xfa>
 800cc02:	4654      	mov	r4, sl
 800cc04:	2000      	movs	r0, #0
 800cc06:	f04f 0c0a 	mov.w	ip, #10
 800cc0a:	9a07      	ldr	r2, [sp, #28]
 800cc0c:	4621      	mov	r1, r4
 800cc0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc12:	3b30      	subs	r3, #48	@ 0x30
 800cc14:	2b09      	cmp	r3, #9
 800cc16:	d94b      	bls.n	800ccb0 <_svfiprintf_r+0x17c>
 800cc18:	b1b0      	cbz	r0, 800cc48 <_svfiprintf_r+0x114>
 800cc1a:	9207      	str	r2, [sp, #28]
 800cc1c:	e014      	b.n	800cc48 <_svfiprintf_r+0x114>
 800cc1e:	eba0 0308 	sub.w	r3, r0, r8
 800cc22:	fa09 f303 	lsl.w	r3, r9, r3
 800cc26:	4313      	orrs	r3, r2
 800cc28:	46a2      	mov	sl, r4
 800cc2a:	9304      	str	r3, [sp, #16]
 800cc2c:	e7d2      	b.n	800cbd4 <_svfiprintf_r+0xa0>
 800cc2e:	9b03      	ldr	r3, [sp, #12]
 800cc30:	1d19      	adds	r1, r3, #4
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	9103      	str	r1, [sp, #12]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	bfbb      	ittet	lt
 800cc3a:	425b      	neglt	r3, r3
 800cc3c:	f042 0202 	orrlt.w	r2, r2, #2
 800cc40:	9307      	strge	r3, [sp, #28]
 800cc42:	9307      	strlt	r3, [sp, #28]
 800cc44:	bfb8      	it	lt
 800cc46:	9204      	strlt	r2, [sp, #16]
 800cc48:	7823      	ldrb	r3, [r4, #0]
 800cc4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cc4c:	d10a      	bne.n	800cc64 <_svfiprintf_r+0x130>
 800cc4e:	7863      	ldrb	r3, [r4, #1]
 800cc50:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc52:	d132      	bne.n	800ccba <_svfiprintf_r+0x186>
 800cc54:	9b03      	ldr	r3, [sp, #12]
 800cc56:	3402      	adds	r4, #2
 800cc58:	1d1a      	adds	r2, r3, #4
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	9203      	str	r2, [sp, #12]
 800cc5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc62:	9305      	str	r3, [sp, #20]
 800cc64:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800cd1c <_svfiprintf_r+0x1e8>
 800cc68:	2203      	movs	r2, #3
 800cc6a:	4650      	mov	r0, sl
 800cc6c:	7821      	ldrb	r1, [r4, #0]
 800cc6e:	f7fd fc70 	bl	800a552 <memchr>
 800cc72:	b138      	cbz	r0, 800cc84 <_svfiprintf_r+0x150>
 800cc74:	2240      	movs	r2, #64	@ 0x40
 800cc76:	9b04      	ldr	r3, [sp, #16]
 800cc78:	eba0 000a 	sub.w	r0, r0, sl
 800cc7c:	4082      	lsls	r2, r0
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	3401      	adds	r4, #1
 800cc82:	9304      	str	r3, [sp, #16]
 800cc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc88:	2206      	movs	r2, #6
 800cc8a:	4825      	ldr	r0, [pc, #148]	@ (800cd20 <_svfiprintf_r+0x1ec>)
 800cc8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc90:	f7fd fc5f 	bl	800a552 <memchr>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	d036      	beq.n	800cd06 <_svfiprintf_r+0x1d2>
 800cc98:	4b22      	ldr	r3, [pc, #136]	@ (800cd24 <_svfiprintf_r+0x1f0>)
 800cc9a:	bb1b      	cbnz	r3, 800cce4 <_svfiprintf_r+0x1b0>
 800cc9c:	9b03      	ldr	r3, [sp, #12]
 800cc9e:	3307      	adds	r3, #7
 800cca0:	f023 0307 	bic.w	r3, r3, #7
 800cca4:	3308      	adds	r3, #8
 800cca6:	9303      	str	r3, [sp, #12]
 800cca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccaa:	4433      	add	r3, r6
 800ccac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccae:	e76a      	b.n	800cb86 <_svfiprintf_r+0x52>
 800ccb0:	460c      	mov	r4, r1
 800ccb2:	2001      	movs	r0, #1
 800ccb4:	fb0c 3202 	mla	r2, ip, r2, r3
 800ccb8:	e7a8      	b.n	800cc0c <_svfiprintf_r+0xd8>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	f04f 0c0a 	mov.w	ip, #10
 800ccc0:	4619      	mov	r1, r3
 800ccc2:	3401      	adds	r4, #1
 800ccc4:	9305      	str	r3, [sp, #20]
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cccc:	3a30      	subs	r2, #48	@ 0x30
 800ccce:	2a09      	cmp	r2, #9
 800ccd0:	d903      	bls.n	800ccda <_svfiprintf_r+0x1a6>
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d0c6      	beq.n	800cc64 <_svfiprintf_r+0x130>
 800ccd6:	9105      	str	r1, [sp, #20]
 800ccd8:	e7c4      	b.n	800cc64 <_svfiprintf_r+0x130>
 800ccda:	4604      	mov	r4, r0
 800ccdc:	2301      	movs	r3, #1
 800ccde:	fb0c 2101 	mla	r1, ip, r1, r2
 800cce2:	e7f0      	b.n	800ccc6 <_svfiprintf_r+0x192>
 800cce4:	ab03      	add	r3, sp, #12
 800cce6:	9300      	str	r3, [sp, #0]
 800cce8:	462a      	mov	r2, r5
 800ccea:	4638      	mov	r0, r7
 800ccec:	4b0e      	ldr	r3, [pc, #56]	@ (800cd28 <_svfiprintf_r+0x1f4>)
 800ccee:	a904      	add	r1, sp, #16
 800ccf0:	f7fc fcac 	bl	800964c <_printf_float>
 800ccf4:	1c42      	adds	r2, r0, #1
 800ccf6:	4606      	mov	r6, r0
 800ccf8:	d1d6      	bne.n	800cca8 <_svfiprintf_r+0x174>
 800ccfa:	89ab      	ldrh	r3, [r5, #12]
 800ccfc:	065b      	lsls	r3, r3, #25
 800ccfe:	f53f af2d 	bmi.w	800cb5c <_svfiprintf_r+0x28>
 800cd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd04:	e72c      	b.n	800cb60 <_svfiprintf_r+0x2c>
 800cd06:	ab03      	add	r3, sp, #12
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	462a      	mov	r2, r5
 800cd0c:	4638      	mov	r0, r7
 800cd0e:	4b06      	ldr	r3, [pc, #24]	@ (800cd28 <_svfiprintf_r+0x1f4>)
 800cd10:	a904      	add	r1, sp, #16
 800cd12:	f7fc ff39 	bl	8009b88 <_printf_i>
 800cd16:	e7ed      	b.n	800ccf4 <_svfiprintf_r+0x1c0>
 800cd18:	0800f711 	.word	0x0800f711
 800cd1c:	0800f717 	.word	0x0800f717
 800cd20:	0800f71b 	.word	0x0800f71b
 800cd24:	0800964d 	.word	0x0800964d
 800cd28:	0800ca7d 	.word	0x0800ca7d

0800cd2c <__sflush_r>:
 800cd2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd32:	0716      	lsls	r6, r2, #28
 800cd34:	4605      	mov	r5, r0
 800cd36:	460c      	mov	r4, r1
 800cd38:	d454      	bmi.n	800cde4 <__sflush_r+0xb8>
 800cd3a:	684b      	ldr	r3, [r1, #4]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	dc02      	bgt.n	800cd46 <__sflush_r+0x1a>
 800cd40:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	dd48      	ble.n	800cdd8 <__sflush_r+0xac>
 800cd46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd48:	2e00      	cmp	r6, #0
 800cd4a:	d045      	beq.n	800cdd8 <__sflush_r+0xac>
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cd52:	682f      	ldr	r7, [r5, #0]
 800cd54:	6a21      	ldr	r1, [r4, #32]
 800cd56:	602b      	str	r3, [r5, #0]
 800cd58:	d030      	beq.n	800cdbc <__sflush_r+0x90>
 800cd5a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd5c:	89a3      	ldrh	r3, [r4, #12]
 800cd5e:	0759      	lsls	r1, r3, #29
 800cd60:	d505      	bpl.n	800cd6e <__sflush_r+0x42>
 800cd62:	6863      	ldr	r3, [r4, #4]
 800cd64:	1ad2      	subs	r2, r2, r3
 800cd66:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cd68:	b10b      	cbz	r3, 800cd6e <__sflush_r+0x42>
 800cd6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cd6c:	1ad2      	subs	r2, r2, r3
 800cd6e:	2300      	movs	r3, #0
 800cd70:	4628      	mov	r0, r5
 800cd72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd74:	6a21      	ldr	r1, [r4, #32]
 800cd76:	47b0      	blx	r6
 800cd78:	1c43      	adds	r3, r0, #1
 800cd7a:	89a3      	ldrh	r3, [r4, #12]
 800cd7c:	d106      	bne.n	800cd8c <__sflush_r+0x60>
 800cd7e:	6829      	ldr	r1, [r5, #0]
 800cd80:	291d      	cmp	r1, #29
 800cd82:	d82b      	bhi.n	800cddc <__sflush_r+0xb0>
 800cd84:	4a28      	ldr	r2, [pc, #160]	@ (800ce28 <__sflush_r+0xfc>)
 800cd86:	410a      	asrs	r2, r1
 800cd88:	07d6      	lsls	r6, r2, #31
 800cd8a:	d427      	bmi.n	800cddc <__sflush_r+0xb0>
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	6062      	str	r2, [r4, #4]
 800cd90:	6922      	ldr	r2, [r4, #16]
 800cd92:	04d9      	lsls	r1, r3, #19
 800cd94:	6022      	str	r2, [r4, #0]
 800cd96:	d504      	bpl.n	800cda2 <__sflush_r+0x76>
 800cd98:	1c42      	adds	r2, r0, #1
 800cd9a:	d101      	bne.n	800cda0 <__sflush_r+0x74>
 800cd9c:	682b      	ldr	r3, [r5, #0]
 800cd9e:	b903      	cbnz	r3, 800cda2 <__sflush_r+0x76>
 800cda0:	6560      	str	r0, [r4, #84]	@ 0x54
 800cda2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cda4:	602f      	str	r7, [r5, #0]
 800cda6:	b1b9      	cbz	r1, 800cdd8 <__sflush_r+0xac>
 800cda8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdac:	4299      	cmp	r1, r3
 800cdae:	d002      	beq.n	800cdb6 <__sflush_r+0x8a>
 800cdb0:	4628      	mov	r0, r5
 800cdb2:	f7fe fa41 	bl	800b238 <_free_r>
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdba:	e00d      	b.n	800cdd8 <__sflush_r+0xac>
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	4628      	mov	r0, r5
 800cdc0:	47b0      	blx	r6
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	1c50      	adds	r0, r2, #1
 800cdc6:	d1c9      	bne.n	800cd5c <__sflush_r+0x30>
 800cdc8:	682b      	ldr	r3, [r5, #0]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d0c6      	beq.n	800cd5c <__sflush_r+0x30>
 800cdce:	2b1d      	cmp	r3, #29
 800cdd0:	d001      	beq.n	800cdd6 <__sflush_r+0xaa>
 800cdd2:	2b16      	cmp	r3, #22
 800cdd4:	d11d      	bne.n	800ce12 <__sflush_r+0xe6>
 800cdd6:	602f      	str	r7, [r5, #0]
 800cdd8:	2000      	movs	r0, #0
 800cdda:	e021      	b.n	800ce20 <__sflush_r+0xf4>
 800cddc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cde0:	b21b      	sxth	r3, r3
 800cde2:	e01a      	b.n	800ce1a <__sflush_r+0xee>
 800cde4:	690f      	ldr	r7, [r1, #16]
 800cde6:	2f00      	cmp	r7, #0
 800cde8:	d0f6      	beq.n	800cdd8 <__sflush_r+0xac>
 800cdea:	0793      	lsls	r3, r2, #30
 800cdec:	bf18      	it	ne
 800cdee:	2300      	movne	r3, #0
 800cdf0:	680e      	ldr	r6, [r1, #0]
 800cdf2:	bf08      	it	eq
 800cdf4:	694b      	ldreq	r3, [r1, #20]
 800cdf6:	1bf6      	subs	r6, r6, r7
 800cdf8:	600f      	str	r7, [r1, #0]
 800cdfa:	608b      	str	r3, [r1, #8]
 800cdfc:	2e00      	cmp	r6, #0
 800cdfe:	ddeb      	ble.n	800cdd8 <__sflush_r+0xac>
 800ce00:	4633      	mov	r3, r6
 800ce02:	463a      	mov	r2, r7
 800ce04:	4628      	mov	r0, r5
 800ce06:	6a21      	ldr	r1, [r4, #32]
 800ce08:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ce0c:	47e0      	blx	ip
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	dc07      	bgt.n	800ce22 <__sflush_r+0xf6>
 800ce12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce1e:	81a3      	strh	r3, [r4, #12]
 800ce20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce22:	4407      	add	r7, r0
 800ce24:	1a36      	subs	r6, r6, r0
 800ce26:	e7e9      	b.n	800cdfc <__sflush_r+0xd0>
 800ce28:	dfbffffe 	.word	0xdfbffffe

0800ce2c <_fflush_r>:
 800ce2c:	b538      	push	{r3, r4, r5, lr}
 800ce2e:	690b      	ldr	r3, [r1, #16]
 800ce30:	4605      	mov	r5, r0
 800ce32:	460c      	mov	r4, r1
 800ce34:	b913      	cbnz	r3, 800ce3c <_fflush_r+0x10>
 800ce36:	2500      	movs	r5, #0
 800ce38:	4628      	mov	r0, r5
 800ce3a:	bd38      	pop	{r3, r4, r5, pc}
 800ce3c:	b118      	cbz	r0, 800ce46 <_fflush_r+0x1a>
 800ce3e:	6a03      	ldr	r3, [r0, #32]
 800ce40:	b90b      	cbnz	r3, 800ce46 <_fflush_r+0x1a>
 800ce42:	f7fd fa5d 	bl	800a300 <__sinit>
 800ce46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d0f3      	beq.n	800ce36 <_fflush_r+0xa>
 800ce4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce50:	07d0      	lsls	r0, r2, #31
 800ce52:	d404      	bmi.n	800ce5e <_fflush_r+0x32>
 800ce54:	0599      	lsls	r1, r3, #22
 800ce56:	d402      	bmi.n	800ce5e <_fflush_r+0x32>
 800ce58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce5a:	f7fd fb78 	bl	800a54e <__retarget_lock_acquire_recursive>
 800ce5e:	4628      	mov	r0, r5
 800ce60:	4621      	mov	r1, r4
 800ce62:	f7ff ff63 	bl	800cd2c <__sflush_r>
 800ce66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce68:	4605      	mov	r5, r0
 800ce6a:	07da      	lsls	r2, r3, #31
 800ce6c:	d4e4      	bmi.n	800ce38 <_fflush_r+0xc>
 800ce6e:	89a3      	ldrh	r3, [r4, #12]
 800ce70:	059b      	lsls	r3, r3, #22
 800ce72:	d4e1      	bmi.n	800ce38 <_fflush_r+0xc>
 800ce74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce76:	f7fd fb6b 	bl	800a550 <__retarget_lock_release_recursive>
 800ce7a:	e7dd      	b.n	800ce38 <_fflush_r+0xc>

0800ce7c <memmove>:
 800ce7c:	4288      	cmp	r0, r1
 800ce7e:	b510      	push	{r4, lr}
 800ce80:	eb01 0402 	add.w	r4, r1, r2
 800ce84:	d902      	bls.n	800ce8c <memmove+0x10>
 800ce86:	4284      	cmp	r4, r0
 800ce88:	4623      	mov	r3, r4
 800ce8a:	d807      	bhi.n	800ce9c <memmove+0x20>
 800ce8c:	1e43      	subs	r3, r0, #1
 800ce8e:	42a1      	cmp	r1, r4
 800ce90:	d008      	beq.n	800cea4 <memmove+0x28>
 800ce92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce9a:	e7f8      	b.n	800ce8e <memmove+0x12>
 800ce9c:	4601      	mov	r1, r0
 800ce9e:	4402      	add	r2, r0
 800cea0:	428a      	cmp	r2, r1
 800cea2:	d100      	bne.n	800cea6 <memmove+0x2a>
 800cea4:	bd10      	pop	{r4, pc}
 800cea6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ceaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ceae:	e7f7      	b.n	800cea0 <memmove+0x24>

0800ceb0 <strncmp>:
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	b16a      	cbz	r2, 800ced0 <strncmp+0x20>
 800ceb4:	3901      	subs	r1, #1
 800ceb6:	1884      	adds	r4, r0, r2
 800ceb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cebc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d103      	bne.n	800cecc <strncmp+0x1c>
 800cec4:	42a0      	cmp	r0, r4
 800cec6:	d001      	beq.n	800cecc <strncmp+0x1c>
 800cec8:	2a00      	cmp	r2, #0
 800ceca:	d1f5      	bne.n	800ceb8 <strncmp+0x8>
 800cecc:	1ad0      	subs	r0, r2, r3
 800cece:	bd10      	pop	{r4, pc}
 800ced0:	4610      	mov	r0, r2
 800ced2:	e7fc      	b.n	800cece <strncmp+0x1e>

0800ced4 <_sbrk_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	2300      	movs	r3, #0
 800ced8:	4d05      	ldr	r5, [pc, #20]	@ (800cef0 <_sbrk_r+0x1c>)
 800ceda:	4604      	mov	r4, r0
 800cedc:	4608      	mov	r0, r1
 800cede:	602b      	str	r3, [r5, #0]
 800cee0:	f7f8 ff42 	bl	8005d68 <_sbrk>
 800cee4:	1c43      	adds	r3, r0, #1
 800cee6:	d102      	bne.n	800ceee <_sbrk_r+0x1a>
 800cee8:	682b      	ldr	r3, [r5, #0]
 800ceea:	b103      	cbz	r3, 800ceee <_sbrk_r+0x1a>
 800ceec:	6023      	str	r3, [r4, #0]
 800ceee:	bd38      	pop	{r3, r4, r5, pc}
 800cef0:	200005e0 	.word	0x200005e0

0800cef4 <nan>:
 800cef4:	2000      	movs	r0, #0
 800cef6:	4901      	ldr	r1, [pc, #4]	@ (800cefc <nan+0x8>)
 800cef8:	4770      	bx	lr
 800cefa:	bf00      	nop
 800cefc:	7ff80000 	.word	0x7ff80000

0800cf00 <__assert_func>:
 800cf00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf02:	4614      	mov	r4, r2
 800cf04:	461a      	mov	r2, r3
 800cf06:	4b09      	ldr	r3, [pc, #36]	@ (800cf2c <__assert_func+0x2c>)
 800cf08:	4605      	mov	r5, r0
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	68d8      	ldr	r0, [r3, #12]
 800cf0e:	b954      	cbnz	r4, 800cf26 <__assert_func+0x26>
 800cf10:	4b07      	ldr	r3, [pc, #28]	@ (800cf30 <__assert_func+0x30>)
 800cf12:	461c      	mov	r4, r3
 800cf14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cf18:	9100      	str	r1, [sp, #0]
 800cf1a:	462b      	mov	r3, r5
 800cf1c:	4905      	ldr	r1, [pc, #20]	@ (800cf34 <__assert_func+0x34>)
 800cf1e:	f000 fba7 	bl	800d670 <fiprintf>
 800cf22:	f000 fbb7 	bl	800d694 <abort>
 800cf26:	4b04      	ldr	r3, [pc, #16]	@ (800cf38 <__assert_func+0x38>)
 800cf28:	e7f4      	b.n	800cf14 <__assert_func+0x14>
 800cf2a:	bf00      	nop
 800cf2c:	20000060 	.word	0x20000060
 800cf30:	0800f765 	.word	0x0800f765
 800cf34:	0800f737 	.word	0x0800f737
 800cf38:	0800f72a 	.word	0x0800f72a

0800cf3c <_calloc_r>:
 800cf3c:	b570      	push	{r4, r5, r6, lr}
 800cf3e:	fba1 5402 	umull	r5, r4, r1, r2
 800cf42:	b93c      	cbnz	r4, 800cf54 <_calloc_r+0x18>
 800cf44:	4629      	mov	r1, r5
 800cf46:	f7fe f9e9 	bl	800b31c <_malloc_r>
 800cf4a:	4606      	mov	r6, r0
 800cf4c:	b928      	cbnz	r0, 800cf5a <_calloc_r+0x1e>
 800cf4e:	2600      	movs	r6, #0
 800cf50:	4630      	mov	r0, r6
 800cf52:	bd70      	pop	{r4, r5, r6, pc}
 800cf54:	220c      	movs	r2, #12
 800cf56:	6002      	str	r2, [r0, #0]
 800cf58:	e7f9      	b.n	800cf4e <_calloc_r+0x12>
 800cf5a:	462a      	mov	r2, r5
 800cf5c:	4621      	mov	r1, r4
 800cf5e:	f7fd fa78 	bl	800a452 <memset>
 800cf62:	e7f5      	b.n	800cf50 <_calloc_r+0x14>

0800cf64 <rshift>:
 800cf64:	6903      	ldr	r3, [r0, #16]
 800cf66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cf6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cf6e:	f100 0414 	add.w	r4, r0, #20
 800cf72:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cf76:	dd46      	ble.n	800d006 <rshift+0xa2>
 800cf78:	f011 011f 	ands.w	r1, r1, #31
 800cf7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cf80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cf84:	d10c      	bne.n	800cfa0 <rshift+0x3c>
 800cf86:	4629      	mov	r1, r5
 800cf88:	f100 0710 	add.w	r7, r0, #16
 800cf8c:	42b1      	cmp	r1, r6
 800cf8e:	d335      	bcc.n	800cffc <rshift+0x98>
 800cf90:	1a9b      	subs	r3, r3, r2
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	1eea      	subs	r2, r5, #3
 800cf96:	4296      	cmp	r6, r2
 800cf98:	bf38      	it	cc
 800cf9a:	2300      	movcc	r3, #0
 800cf9c:	4423      	add	r3, r4
 800cf9e:	e015      	b.n	800cfcc <rshift+0x68>
 800cfa0:	46a1      	mov	r9, r4
 800cfa2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cfa6:	f1c1 0820 	rsb	r8, r1, #32
 800cfaa:	40cf      	lsrs	r7, r1
 800cfac:	f105 0e04 	add.w	lr, r5, #4
 800cfb0:	4576      	cmp	r6, lr
 800cfb2:	46f4      	mov	ip, lr
 800cfb4:	d816      	bhi.n	800cfe4 <rshift+0x80>
 800cfb6:	1a9a      	subs	r2, r3, r2
 800cfb8:	0092      	lsls	r2, r2, #2
 800cfba:	3a04      	subs	r2, #4
 800cfbc:	3501      	adds	r5, #1
 800cfbe:	42ae      	cmp	r6, r5
 800cfc0:	bf38      	it	cc
 800cfc2:	2200      	movcc	r2, #0
 800cfc4:	18a3      	adds	r3, r4, r2
 800cfc6:	50a7      	str	r7, [r4, r2]
 800cfc8:	b107      	cbz	r7, 800cfcc <rshift+0x68>
 800cfca:	3304      	adds	r3, #4
 800cfcc:	42a3      	cmp	r3, r4
 800cfce:	eba3 0204 	sub.w	r2, r3, r4
 800cfd2:	bf08      	it	eq
 800cfd4:	2300      	moveq	r3, #0
 800cfd6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cfda:	6102      	str	r2, [r0, #16]
 800cfdc:	bf08      	it	eq
 800cfde:	6143      	streq	r3, [r0, #20]
 800cfe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cfe4:	f8dc c000 	ldr.w	ip, [ip]
 800cfe8:	fa0c fc08 	lsl.w	ip, ip, r8
 800cfec:	ea4c 0707 	orr.w	r7, ip, r7
 800cff0:	f849 7b04 	str.w	r7, [r9], #4
 800cff4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cff8:	40cf      	lsrs	r7, r1
 800cffa:	e7d9      	b.n	800cfb0 <rshift+0x4c>
 800cffc:	f851 cb04 	ldr.w	ip, [r1], #4
 800d000:	f847 cf04 	str.w	ip, [r7, #4]!
 800d004:	e7c2      	b.n	800cf8c <rshift+0x28>
 800d006:	4623      	mov	r3, r4
 800d008:	e7e0      	b.n	800cfcc <rshift+0x68>

0800d00a <__hexdig_fun>:
 800d00a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d00e:	2b09      	cmp	r3, #9
 800d010:	d802      	bhi.n	800d018 <__hexdig_fun+0xe>
 800d012:	3820      	subs	r0, #32
 800d014:	b2c0      	uxtb	r0, r0
 800d016:	4770      	bx	lr
 800d018:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d01c:	2b05      	cmp	r3, #5
 800d01e:	d801      	bhi.n	800d024 <__hexdig_fun+0x1a>
 800d020:	3847      	subs	r0, #71	@ 0x47
 800d022:	e7f7      	b.n	800d014 <__hexdig_fun+0xa>
 800d024:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d028:	2b05      	cmp	r3, #5
 800d02a:	d801      	bhi.n	800d030 <__hexdig_fun+0x26>
 800d02c:	3827      	subs	r0, #39	@ 0x27
 800d02e:	e7f1      	b.n	800d014 <__hexdig_fun+0xa>
 800d030:	2000      	movs	r0, #0
 800d032:	4770      	bx	lr

0800d034 <__gethex>:
 800d034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d038:	468a      	mov	sl, r1
 800d03a:	4690      	mov	r8, r2
 800d03c:	b085      	sub	sp, #20
 800d03e:	9302      	str	r3, [sp, #8]
 800d040:	680b      	ldr	r3, [r1, #0]
 800d042:	9001      	str	r0, [sp, #4]
 800d044:	1c9c      	adds	r4, r3, #2
 800d046:	46a1      	mov	r9, r4
 800d048:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d04c:	2830      	cmp	r0, #48	@ 0x30
 800d04e:	d0fa      	beq.n	800d046 <__gethex+0x12>
 800d050:	eba9 0303 	sub.w	r3, r9, r3
 800d054:	f1a3 0b02 	sub.w	fp, r3, #2
 800d058:	f7ff ffd7 	bl	800d00a <__hexdig_fun>
 800d05c:	4605      	mov	r5, r0
 800d05e:	2800      	cmp	r0, #0
 800d060:	d168      	bne.n	800d134 <__gethex+0x100>
 800d062:	2201      	movs	r2, #1
 800d064:	4648      	mov	r0, r9
 800d066:	499f      	ldr	r1, [pc, #636]	@ (800d2e4 <__gethex+0x2b0>)
 800d068:	f7ff ff22 	bl	800ceb0 <strncmp>
 800d06c:	4607      	mov	r7, r0
 800d06e:	2800      	cmp	r0, #0
 800d070:	d167      	bne.n	800d142 <__gethex+0x10e>
 800d072:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d076:	4626      	mov	r6, r4
 800d078:	f7ff ffc7 	bl	800d00a <__hexdig_fun>
 800d07c:	2800      	cmp	r0, #0
 800d07e:	d062      	beq.n	800d146 <__gethex+0x112>
 800d080:	4623      	mov	r3, r4
 800d082:	7818      	ldrb	r0, [r3, #0]
 800d084:	4699      	mov	r9, r3
 800d086:	2830      	cmp	r0, #48	@ 0x30
 800d088:	f103 0301 	add.w	r3, r3, #1
 800d08c:	d0f9      	beq.n	800d082 <__gethex+0x4e>
 800d08e:	f7ff ffbc 	bl	800d00a <__hexdig_fun>
 800d092:	fab0 f580 	clz	r5, r0
 800d096:	f04f 0b01 	mov.w	fp, #1
 800d09a:	096d      	lsrs	r5, r5, #5
 800d09c:	464a      	mov	r2, r9
 800d09e:	4616      	mov	r6, r2
 800d0a0:	7830      	ldrb	r0, [r6, #0]
 800d0a2:	3201      	adds	r2, #1
 800d0a4:	f7ff ffb1 	bl	800d00a <__hexdig_fun>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	d1f8      	bne.n	800d09e <__gethex+0x6a>
 800d0ac:	2201      	movs	r2, #1
 800d0ae:	4630      	mov	r0, r6
 800d0b0:	498c      	ldr	r1, [pc, #560]	@ (800d2e4 <__gethex+0x2b0>)
 800d0b2:	f7ff fefd 	bl	800ceb0 <strncmp>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d13f      	bne.n	800d13a <__gethex+0x106>
 800d0ba:	b944      	cbnz	r4, 800d0ce <__gethex+0x9a>
 800d0bc:	1c74      	adds	r4, r6, #1
 800d0be:	4622      	mov	r2, r4
 800d0c0:	4616      	mov	r6, r2
 800d0c2:	7830      	ldrb	r0, [r6, #0]
 800d0c4:	3201      	adds	r2, #1
 800d0c6:	f7ff ffa0 	bl	800d00a <__hexdig_fun>
 800d0ca:	2800      	cmp	r0, #0
 800d0cc:	d1f8      	bne.n	800d0c0 <__gethex+0x8c>
 800d0ce:	1ba4      	subs	r4, r4, r6
 800d0d0:	00a7      	lsls	r7, r4, #2
 800d0d2:	7833      	ldrb	r3, [r6, #0]
 800d0d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d0d8:	2b50      	cmp	r3, #80	@ 0x50
 800d0da:	d13e      	bne.n	800d15a <__gethex+0x126>
 800d0dc:	7873      	ldrb	r3, [r6, #1]
 800d0de:	2b2b      	cmp	r3, #43	@ 0x2b
 800d0e0:	d033      	beq.n	800d14a <__gethex+0x116>
 800d0e2:	2b2d      	cmp	r3, #45	@ 0x2d
 800d0e4:	d034      	beq.n	800d150 <__gethex+0x11c>
 800d0e6:	2400      	movs	r4, #0
 800d0e8:	1c71      	adds	r1, r6, #1
 800d0ea:	7808      	ldrb	r0, [r1, #0]
 800d0ec:	f7ff ff8d 	bl	800d00a <__hexdig_fun>
 800d0f0:	1e43      	subs	r3, r0, #1
 800d0f2:	b2db      	uxtb	r3, r3
 800d0f4:	2b18      	cmp	r3, #24
 800d0f6:	d830      	bhi.n	800d15a <__gethex+0x126>
 800d0f8:	f1a0 0210 	sub.w	r2, r0, #16
 800d0fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d100:	f7ff ff83 	bl	800d00a <__hexdig_fun>
 800d104:	f100 3cff 	add.w	ip, r0, #4294967295
 800d108:	fa5f fc8c 	uxtb.w	ip, ip
 800d10c:	f1bc 0f18 	cmp.w	ip, #24
 800d110:	f04f 030a 	mov.w	r3, #10
 800d114:	d91e      	bls.n	800d154 <__gethex+0x120>
 800d116:	b104      	cbz	r4, 800d11a <__gethex+0xe6>
 800d118:	4252      	negs	r2, r2
 800d11a:	4417      	add	r7, r2
 800d11c:	f8ca 1000 	str.w	r1, [sl]
 800d120:	b1ed      	cbz	r5, 800d15e <__gethex+0x12a>
 800d122:	f1bb 0f00 	cmp.w	fp, #0
 800d126:	bf0c      	ite	eq
 800d128:	2506      	moveq	r5, #6
 800d12a:	2500      	movne	r5, #0
 800d12c:	4628      	mov	r0, r5
 800d12e:	b005      	add	sp, #20
 800d130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d134:	2500      	movs	r5, #0
 800d136:	462c      	mov	r4, r5
 800d138:	e7b0      	b.n	800d09c <__gethex+0x68>
 800d13a:	2c00      	cmp	r4, #0
 800d13c:	d1c7      	bne.n	800d0ce <__gethex+0x9a>
 800d13e:	4627      	mov	r7, r4
 800d140:	e7c7      	b.n	800d0d2 <__gethex+0x9e>
 800d142:	464e      	mov	r6, r9
 800d144:	462f      	mov	r7, r5
 800d146:	2501      	movs	r5, #1
 800d148:	e7c3      	b.n	800d0d2 <__gethex+0x9e>
 800d14a:	2400      	movs	r4, #0
 800d14c:	1cb1      	adds	r1, r6, #2
 800d14e:	e7cc      	b.n	800d0ea <__gethex+0xb6>
 800d150:	2401      	movs	r4, #1
 800d152:	e7fb      	b.n	800d14c <__gethex+0x118>
 800d154:	fb03 0002 	mla	r0, r3, r2, r0
 800d158:	e7ce      	b.n	800d0f8 <__gethex+0xc4>
 800d15a:	4631      	mov	r1, r6
 800d15c:	e7de      	b.n	800d11c <__gethex+0xe8>
 800d15e:	4629      	mov	r1, r5
 800d160:	eba6 0309 	sub.w	r3, r6, r9
 800d164:	3b01      	subs	r3, #1
 800d166:	2b07      	cmp	r3, #7
 800d168:	dc0a      	bgt.n	800d180 <__gethex+0x14c>
 800d16a:	9801      	ldr	r0, [sp, #4]
 800d16c:	f7fe f962 	bl	800b434 <_Balloc>
 800d170:	4604      	mov	r4, r0
 800d172:	b940      	cbnz	r0, 800d186 <__gethex+0x152>
 800d174:	4602      	mov	r2, r0
 800d176:	21e4      	movs	r1, #228	@ 0xe4
 800d178:	4b5b      	ldr	r3, [pc, #364]	@ (800d2e8 <__gethex+0x2b4>)
 800d17a:	485c      	ldr	r0, [pc, #368]	@ (800d2ec <__gethex+0x2b8>)
 800d17c:	f7ff fec0 	bl	800cf00 <__assert_func>
 800d180:	3101      	adds	r1, #1
 800d182:	105b      	asrs	r3, r3, #1
 800d184:	e7ef      	b.n	800d166 <__gethex+0x132>
 800d186:	2300      	movs	r3, #0
 800d188:	f100 0a14 	add.w	sl, r0, #20
 800d18c:	4655      	mov	r5, sl
 800d18e:	469b      	mov	fp, r3
 800d190:	45b1      	cmp	r9, r6
 800d192:	d337      	bcc.n	800d204 <__gethex+0x1d0>
 800d194:	f845 bb04 	str.w	fp, [r5], #4
 800d198:	eba5 050a 	sub.w	r5, r5, sl
 800d19c:	10ad      	asrs	r5, r5, #2
 800d19e:	6125      	str	r5, [r4, #16]
 800d1a0:	4658      	mov	r0, fp
 800d1a2:	f7fe fa39 	bl	800b618 <__hi0bits>
 800d1a6:	016d      	lsls	r5, r5, #5
 800d1a8:	f8d8 6000 	ldr.w	r6, [r8]
 800d1ac:	1a2d      	subs	r5, r5, r0
 800d1ae:	42b5      	cmp	r5, r6
 800d1b0:	dd54      	ble.n	800d25c <__gethex+0x228>
 800d1b2:	1bad      	subs	r5, r5, r6
 800d1b4:	4629      	mov	r1, r5
 800d1b6:	4620      	mov	r0, r4
 800d1b8:	f7fe fdc1 	bl	800bd3e <__any_on>
 800d1bc:	4681      	mov	r9, r0
 800d1be:	b178      	cbz	r0, 800d1e0 <__gethex+0x1ac>
 800d1c0:	f04f 0901 	mov.w	r9, #1
 800d1c4:	1e6b      	subs	r3, r5, #1
 800d1c6:	1159      	asrs	r1, r3, #5
 800d1c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d1cc:	f003 021f 	and.w	r2, r3, #31
 800d1d0:	fa09 f202 	lsl.w	r2, r9, r2
 800d1d4:	420a      	tst	r2, r1
 800d1d6:	d003      	beq.n	800d1e0 <__gethex+0x1ac>
 800d1d8:	454b      	cmp	r3, r9
 800d1da:	dc36      	bgt.n	800d24a <__gethex+0x216>
 800d1dc:	f04f 0902 	mov.w	r9, #2
 800d1e0:	4629      	mov	r1, r5
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	f7ff febe 	bl	800cf64 <rshift>
 800d1e8:	442f      	add	r7, r5
 800d1ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d1ee:	42bb      	cmp	r3, r7
 800d1f0:	da42      	bge.n	800d278 <__gethex+0x244>
 800d1f2:	4621      	mov	r1, r4
 800d1f4:	9801      	ldr	r0, [sp, #4]
 800d1f6:	f7fe f95d 	bl	800b4b4 <_Bfree>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1fe:	25a3      	movs	r5, #163	@ 0xa3
 800d200:	6013      	str	r3, [r2, #0]
 800d202:	e793      	b.n	800d12c <__gethex+0xf8>
 800d204:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d208:	2a2e      	cmp	r2, #46	@ 0x2e
 800d20a:	d012      	beq.n	800d232 <__gethex+0x1fe>
 800d20c:	2b20      	cmp	r3, #32
 800d20e:	d104      	bne.n	800d21a <__gethex+0x1e6>
 800d210:	f845 bb04 	str.w	fp, [r5], #4
 800d214:	f04f 0b00 	mov.w	fp, #0
 800d218:	465b      	mov	r3, fp
 800d21a:	7830      	ldrb	r0, [r6, #0]
 800d21c:	9303      	str	r3, [sp, #12]
 800d21e:	f7ff fef4 	bl	800d00a <__hexdig_fun>
 800d222:	9b03      	ldr	r3, [sp, #12]
 800d224:	f000 000f 	and.w	r0, r0, #15
 800d228:	4098      	lsls	r0, r3
 800d22a:	ea4b 0b00 	orr.w	fp, fp, r0
 800d22e:	3304      	adds	r3, #4
 800d230:	e7ae      	b.n	800d190 <__gethex+0x15c>
 800d232:	45b1      	cmp	r9, r6
 800d234:	d8ea      	bhi.n	800d20c <__gethex+0x1d8>
 800d236:	2201      	movs	r2, #1
 800d238:	4630      	mov	r0, r6
 800d23a:	492a      	ldr	r1, [pc, #168]	@ (800d2e4 <__gethex+0x2b0>)
 800d23c:	9303      	str	r3, [sp, #12]
 800d23e:	f7ff fe37 	bl	800ceb0 <strncmp>
 800d242:	9b03      	ldr	r3, [sp, #12]
 800d244:	2800      	cmp	r0, #0
 800d246:	d1e1      	bne.n	800d20c <__gethex+0x1d8>
 800d248:	e7a2      	b.n	800d190 <__gethex+0x15c>
 800d24a:	4620      	mov	r0, r4
 800d24c:	1ea9      	subs	r1, r5, #2
 800d24e:	f7fe fd76 	bl	800bd3e <__any_on>
 800d252:	2800      	cmp	r0, #0
 800d254:	d0c2      	beq.n	800d1dc <__gethex+0x1a8>
 800d256:	f04f 0903 	mov.w	r9, #3
 800d25a:	e7c1      	b.n	800d1e0 <__gethex+0x1ac>
 800d25c:	da09      	bge.n	800d272 <__gethex+0x23e>
 800d25e:	1b75      	subs	r5, r6, r5
 800d260:	4621      	mov	r1, r4
 800d262:	462a      	mov	r2, r5
 800d264:	9801      	ldr	r0, [sp, #4]
 800d266:	f7fe fb3b 	bl	800b8e0 <__lshift>
 800d26a:	4604      	mov	r4, r0
 800d26c:	1b7f      	subs	r7, r7, r5
 800d26e:	f100 0a14 	add.w	sl, r0, #20
 800d272:	f04f 0900 	mov.w	r9, #0
 800d276:	e7b8      	b.n	800d1ea <__gethex+0x1b6>
 800d278:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d27c:	42bd      	cmp	r5, r7
 800d27e:	dd6f      	ble.n	800d360 <__gethex+0x32c>
 800d280:	1bed      	subs	r5, r5, r7
 800d282:	42ae      	cmp	r6, r5
 800d284:	dc34      	bgt.n	800d2f0 <__gethex+0x2bc>
 800d286:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d28a:	2b02      	cmp	r3, #2
 800d28c:	d022      	beq.n	800d2d4 <__gethex+0x2a0>
 800d28e:	2b03      	cmp	r3, #3
 800d290:	d024      	beq.n	800d2dc <__gethex+0x2a8>
 800d292:	2b01      	cmp	r3, #1
 800d294:	d115      	bne.n	800d2c2 <__gethex+0x28e>
 800d296:	42ae      	cmp	r6, r5
 800d298:	d113      	bne.n	800d2c2 <__gethex+0x28e>
 800d29a:	2e01      	cmp	r6, #1
 800d29c:	d10b      	bne.n	800d2b6 <__gethex+0x282>
 800d29e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d2a2:	9a02      	ldr	r2, [sp, #8]
 800d2a4:	2562      	movs	r5, #98	@ 0x62
 800d2a6:	6013      	str	r3, [r2, #0]
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	6123      	str	r3, [r4, #16]
 800d2ac:	f8ca 3000 	str.w	r3, [sl]
 800d2b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2b2:	601c      	str	r4, [r3, #0]
 800d2b4:	e73a      	b.n	800d12c <__gethex+0xf8>
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	1e71      	subs	r1, r6, #1
 800d2ba:	f7fe fd40 	bl	800bd3e <__any_on>
 800d2be:	2800      	cmp	r0, #0
 800d2c0:	d1ed      	bne.n	800d29e <__gethex+0x26a>
 800d2c2:	4621      	mov	r1, r4
 800d2c4:	9801      	ldr	r0, [sp, #4]
 800d2c6:	f7fe f8f5 	bl	800b4b4 <_Bfree>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2ce:	2550      	movs	r5, #80	@ 0x50
 800d2d0:	6013      	str	r3, [r2, #0]
 800d2d2:	e72b      	b.n	800d12c <__gethex+0xf8>
 800d2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d1f3      	bne.n	800d2c2 <__gethex+0x28e>
 800d2da:	e7e0      	b.n	800d29e <__gethex+0x26a>
 800d2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d1dd      	bne.n	800d29e <__gethex+0x26a>
 800d2e2:	e7ee      	b.n	800d2c2 <__gethex+0x28e>
 800d2e4:	0800f5b8 	.word	0x0800f5b8
 800d2e8:	0800f44b 	.word	0x0800f44b
 800d2ec:	0800f766 	.word	0x0800f766
 800d2f0:	1e6f      	subs	r7, r5, #1
 800d2f2:	f1b9 0f00 	cmp.w	r9, #0
 800d2f6:	d130      	bne.n	800d35a <__gethex+0x326>
 800d2f8:	b127      	cbz	r7, 800d304 <__gethex+0x2d0>
 800d2fa:	4639      	mov	r1, r7
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	f7fe fd1e 	bl	800bd3e <__any_on>
 800d302:	4681      	mov	r9, r0
 800d304:	2301      	movs	r3, #1
 800d306:	4629      	mov	r1, r5
 800d308:	1b76      	subs	r6, r6, r5
 800d30a:	2502      	movs	r5, #2
 800d30c:	117a      	asrs	r2, r7, #5
 800d30e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d312:	f007 071f 	and.w	r7, r7, #31
 800d316:	40bb      	lsls	r3, r7
 800d318:	4213      	tst	r3, r2
 800d31a:	4620      	mov	r0, r4
 800d31c:	bf18      	it	ne
 800d31e:	f049 0902 	orrne.w	r9, r9, #2
 800d322:	f7ff fe1f 	bl	800cf64 <rshift>
 800d326:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d32a:	f1b9 0f00 	cmp.w	r9, #0
 800d32e:	d047      	beq.n	800d3c0 <__gethex+0x38c>
 800d330:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d334:	2b02      	cmp	r3, #2
 800d336:	d015      	beq.n	800d364 <__gethex+0x330>
 800d338:	2b03      	cmp	r3, #3
 800d33a:	d017      	beq.n	800d36c <__gethex+0x338>
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d109      	bne.n	800d354 <__gethex+0x320>
 800d340:	f019 0f02 	tst.w	r9, #2
 800d344:	d006      	beq.n	800d354 <__gethex+0x320>
 800d346:	f8da 3000 	ldr.w	r3, [sl]
 800d34a:	ea49 0903 	orr.w	r9, r9, r3
 800d34e:	f019 0f01 	tst.w	r9, #1
 800d352:	d10e      	bne.n	800d372 <__gethex+0x33e>
 800d354:	f045 0510 	orr.w	r5, r5, #16
 800d358:	e032      	b.n	800d3c0 <__gethex+0x38c>
 800d35a:	f04f 0901 	mov.w	r9, #1
 800d35e:	e7d1      	b.n	800d304 <__gethex+0x2d0>
 800d360:	2501      	movs	r5, #1
 800d362:	e7e2      	b.n	800d32a <__gethex+0x2f6>
 800d364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d366:	f1c3 0301 	rsb	r3, r3, #1
 800d36a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d36c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d0f0      	beq.n	800d354 <__gethex+0x320>
 800d372:	f04f 0c00 	mov.w	ip, #0
 800d376:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d37a:	f104 0314 	add.w	r3, r4, #20
 800d37e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d382:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d386:	4618      	mov	r0, r3
 800d388:	f853 2b04 	ldr.w	r2, [r3], #4
 800d38c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d390:	d01b      	beq.n	800d3ca <__gethex+0x396>
 800d392:	3201      	adds	r2, #1
 800d394:	6002      	str	r2, [r0, #0]
 800d396:	2d02      	cmp	r5, #2
 800d398:	f104 0314 	add.w	r3, r4, #20
 800d39c:	d13c      	bne.n	800d418 <__gethex+0x3e4>
 800d39e:	f8d8 2000 	ldr.w	r2, [r8]
 800d3a2:	3a01      	subs	r2, #1
 800d3a4:	42b2      	cmp	r2, r6
 800d3a6:	d109      	bne.n	800d3bc <__gethex+0x388>
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	1171      	asrs	r1, r6, #5
 800d3ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d3b0:	f006 061f 	and.w	r6, r6, #31
 800d3b4:	fa02 f606 	lsl.w	r6, r2, r6
 800d3b8:	421e      	tst	r6, r3
 800d3ba:	d13a      	bne.n	800d432 <__gethex+0x3fe>
 800d3bc:	f045 0520 	orr.w	r5, r5, #32
 800d3c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3c2:	601c      	str	r4, [r3, #0]
 800d3c4:	9b02      	ldr	r3, [sp, #8]
 800d3c6:	601f      	str	r7, [r3, #0]
 800d3c8:	e6b0      	b.n	800d12c <__gethex+0xf8>
 800d3ca:	4299      	cmp	r1, r3
 800d3cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800d3d0:	d8d9      	bhi.n	800d386 <__gethex+0x352>
 800d3d2:	68a3      	ldr	r3, [r4, #8]
 800d3d4:	459b      	cmp	fp, r3
 800d3d6:	db17      	blt.n	800d408 <__gethex+0x3d4>
 800d3d8:	6861      	ldr	r1, [r4, #4]
 800d3da:	9801      	ldr	r0, [sp, #4]
 800d3dc:	3101      	adds	r1, #1
 800d3de:	f7fe f829 	bl	800b434 <_Balloc>
 800d3e2:	4681      	mov	r9, r0
 800d3e4:	b918      	cbnz	r0, 800d3ee <__gethex+0x3ba>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	2184      	movs	r1, #132	@ 0x84
 800d3ea:	4b19      	ldr	r3, [pc, #100]	@ (800d450 <__gethex+0x41c>)
 800d3ec:	e6c5      	b.n	800d17a <__gethex+0x146>
 800d3ee:	6922      	ldr	r2, [r4, #16]
 800d3f0:	f104 010c 	add.w	r1, r4, #12
 800d3f4:	3202      	adds	r2, #2
 800d3f6:	0092      	lsls	r2, r2, #2
 800d3f8:	300c      	adds	r0, #12
 800d3fa:	f7fd f8b8 	bl	800a56e <memcpy>
 800d3fe:	4621      	mov	r1, r4
 800d400:	9801      	ldr	r0, [sp, #4]
 800d402:	f7fe f857 	bl	800b4b4 <_Bfree>
 800d406:	464c      	mov	r4, r9
 800d408:	6923      	ldr	r3, [r4, #16]
 800d40a:	1c5a      	adds	r2, r3, #1
 800d40c:	6122      	str	r2, [r4, #16]
 800d40e:	2201      	movs	r2, #1
 800d410:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d414:	615a      	str	r2, [r3, #20]
 800d416:	e7be      	b.n	800d396 <__gethex+0x362>
 800d418:	6922      	ldr	r2, [r4, #16]
 800d41a:	455a      	cmp	r2, fp
 800d41c:	dd0b      	ble.n	800d436 <__gethex+0x402>
 800d41e:	2101      	movs	r1, #1
 800d420:	4620      	mov	r0, r4
 800d422:	f7ff fd9f 	bl	800cf64 <rshift>
 800d426:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d42a:	3701      	adds	r7, #1
 800d42c:	42bb      	cmp	r3, r7
 800d42e:	f6ff aee0 	blt.w	800d1f2 <__gethex+0x1be>
 800d432:	2501      	movs	r5, #1
 800d434:	e7c2      	b.n	800d3bc <__gethex+0x388>
 800d436:	f016 061f 	ands.w	r6, r6, #31
 800d43a:	d0fa      	beq.n	800d432 <__gethex+0x3fe>
 800d43c:	4453      	add	r3, sl
 800d43e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d442:	f7fe f8e9 	bl	800b618 <__hi0bits>
 800d446:	f1c6 0620 	rsb	r6, r6, #32
 800d44a:	42b0      	cmp	r0, r6
 800d44c:	dbe7      	blt.n	800d41e <__gethex+0x3ea>
 800d44e:	e7f0      	b.n	800d432 <__gethex+0x3fe>
 800d450:	0800f44b 	.word	0x0800f44b

0800d454 <L_shift>:
 800d454:	f1c2 0208 	rsb	r2, r2, #8
 800d458:	0092      	lsls	r2, r2, #2
 800d45a:	b570      	push	{r4, r5, r6, lr}
 800d45c:	f1c2 0620 	rsb	r6, r2, #32
 800d460:	6843      	ldr	r3, [r0, #4]
 800d462:	6804      	ldr	r4, [r0, #0]
 800d464:	fa03 f506 	lsl.w	r5, r3, r6
 800d468:	432c      	orrs	r4, r5
 800d46a:	40d3      	lsrs	r3, r2
 800d46c:	6004      	str	r4, [r0, #0]
 800d46e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d472:	4288      	cmp	r0, r1
 800d474:	d3f4      	bcc.n	800d460 <L_shift+0xc>
 800d476:	bd70      	pop	{r4, r5, r6, pc}

0800d478 <__match>:
 800d478:	b530      	push	{r4, r5, lr}
 800d47a:	6803      	ldr	r3, [r0, #0]
 800d47c:	3301      	adds	r3, #1
 800d47e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d482:	b914      	cbnz	r4, 800d48a <__match+0x12>
 800d484:	6003      	str	r3, [r0, #0]
 800d486:	2001      	movs	r0, #1
 800d488:	bd30      	pop	{r4, r5, pc}
 800d48a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d48e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d492:	2d19      	cmp	r5, #25
 800d494:	bf98      	it	ls
 800d496:	3220      	addls	r2, #32
 800d498:	42a2      	cmp	r2, r4
 800d49a:	d0f0      	beq.n	800d47e <__match+0x6>
 800d49c:	2000      	movs	r0, #0
 800d49e:	e7f3      	b.n	800d488 <__match+0x10>

0800d4a0 <__hexnan>:
 800d4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a4:	2500      	movs	r5, #0
 800d4a6:	680b      	ldr	r3, [r1, #0]
 800d4a8:	4682      	mov	sl, r0
 800d4aa:	115e      	asrs	r6, r3, #5
 800d4ac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d4b0:	f013 031f 	ands.w	r3, r3, #31
 800d4b4:	bf18      	it	ne
 800d4b6:	3604      	addne	r6, #4
 800d4b8:	1f37      	subs	r7, r6, #4
 800d4ba:	4690      	mov	r8, r2
 800d4bc:	46b9      	mov	r9, r7
 800d4be:	463c      	mov	r4, r7
 800d4c0:	46ab      	mov	fp, r5
 800d4c2:	b087      	sub	sp, #28
 800d4c4:	6801      	ldr	r1, [r0, #0]
 800d4c6:	9301      	str	r3, [sp, #4]
 800d4c8:	f846 5c04 	str.w	r5, [r6, #-4]
 800d4cc:	9502      	str	r5, [sp, #8]
 800d4ce:	784a      	ldrb	r2, [r1, #1]
 800d4d0:	1c4b      	adds	r3, r1, #1
 800d4d2:	9303      	str	r3, [sp, #12]
 800d4d4:	b342      	cbz	r2, 800d528 <__hexnan+0x88>
 800d4d6:	4610      	mov	r0, r2
 800d4d8:	9105      	str	r1, [sp, #20]
 800d4da:	9204      	str	r2, [sp, #16]
 800d4dc:	f7ff fd95 	bl	800d00a <__hexdig_fun>
 800d4e0:	2800      	cmp	r0, #0
 800d4e2:	d151      	bne.n	800d588 <__hexnan+0xe8>
 800d4e4:	9a04      	ldr	r2, [sp, #16]
 800d4e6:	9905      	ldr	r1, [sp, #20]
 800d4e8:	2a20      	cmp	r2, #32
 800d4ea:	d818      	bhi.n	800d51e <__hexnan+0x7e>
 800d4ec:	9b02      	ldr	r3, [sp, #8]
 800d4ee:	459b      	cmp	fp, r3
 800d4f0:	dd13      	ble.n	800d51a <__hexnan+0x7a>
 800d4f2:	454c      	cmp	r4, r9
 800d4f4:	d206      	bcs.n	800d504 <__hexnan+0x64>
 800d4f6:	2d07      	cmp	r5, #7
 800d4f8:	dc04      	bgt.n	800d504 <__hexnan+0x64>
 800d4fa:	462a      	mov	r2, r5
 800d4fc:	4649      	mov	r1, r9
 800d4fe:	4620      	mov	r0, r4
 800d500:	f7ff ffa8 	bl	800d454 <L_shift>
 800d504:	4544      	cmp	r4, r8
 800d506:	d952      	bls.n	800d5ae <__hexnan+0x10e>
 800d508:	2300      	movs	r3, #0
 800d50a:	f1a4 0904 	sub.w	r9, r4, #4
 800d50e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d512:	461d      	mov	r5, r3
 800d514:	464c      	mov	r4, r9
 800d516:	f8cd b008 	str.w	fp, [sp, #8]
 800d51a:	9903      	ldr	r1, [sp, #12]
 800d51c:	e7d7      	b.n	800d4ce <__hexnan+0x2e>
 800d51e:	2a29      	cmp	r2, #41	@ 0x29
 800d520:	d157      	bne.n	800d5d2 <__hexnan+0x132>
 800d522:	3102      	adds	r1, #2
 800d524:	f8ca 1000 	str.w	r1, [sl]
 800d528:	f1bb 0f00 	cmp.w	fp, #0
 800d52c:	d051      	beq.n	800d5d2 <__hexnan+0x132>
 800d52e:	454c      	cmp	r4, r9
 800d530:	d206      	bcs.n	800d540 <__hexnan+0xa0>
 800d532:	2d07      	cmp	r5, #7
 800d534:	dc04      	bgt.n	800d540 <__hexnan+0xa0>
 800d536:	462a      	mov	r2, r5
 800d538:	4649      	mov	r1, r9
 800d53a:	4620      	mov	r0, r4
 800d53c:	f7ff ff8a 	bl	800d454 <L_shift>
 800d540:	4544      	cmp	r4, r8
 800d542:	d936      	bls.n	800d5b2 <__hexnan+0x112>
 800d544:	4623      	mov	r3, r4
 800d546:	f1a8 0204 	sub.w	r2, r8, #4
 800d54a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d54e:	429f      	cmp	r7, r3
 800d550:	f842 1f04 	str.w	r1, [r2, #4]!
 800d554:	d2f9      	bcs.n	800d54a <__hexnan+0xaa>
 800d556:	1b3b      	subs	r3, r7, r4
 800d558:	f023 0303 	bic.w	r3, r3, #3
 800d55c:	3304      	adds	r3, #4
 800d55e:	3401      	adds	r4, #1
 800d560:	3e03      	subs	r6, #3
 800d562:	42b4      	cmp	r4, r6
 800d564:	bf88      	it	hi
 800d566:	2304      	movhi	r3, #4
 800d568:	2200      	movs	r2, #0
 800d56a:	4443      	add	r3, r8
 800d56c:	f843 2b04 	str.w	r2, [r3], #4
 800d570:	429f      	cmp	r7, r3
 800d572:	d2fb      	bcs.n	800d56c <__hexnan+0xcc>
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	b91b      	cbnz	r3, 800d580 <__hexnan+0xe0>
 800d578:	4547      	cmp	r7, r8
 800d57a:	d128      	bne.n	800d5ce <__hexnan+0x12e>
 800d57c:	2301      	movs	r3, #1
 800d57e:	603b      	str	r3, [r7, #0]
 800d580:	2005      	movs	r0, #5
 800d582:	b007      	add	sp, #28
 800d584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d588:	3501      	adds	r5, #1
 800d58a:	2d08      	cmp	r5, #8
 800d58c:	f10b 0b01 	add.w	fp, fp, #1
 800d590:	dd06      	ble.n	800d5a0 <__hexnan+0x100>
 800d592:	4544      	cmp	r4, r8
 800d594:	d9c1      	bls.n	800d51a <__hexnan+0x7a>
 800d596:	2300      	movs	r3, #0
 800d598:	2501      	movs	r5, #1
 800d59a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d59e:	3c04      	subs	r4, #4
 800d5a0:	6822      	ldr	r2, [r4, #0]
 800d5a2:	f000 000f 	and.w	r0, r0, #15
 800d5a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d5aa:	6020      	str	r0, [r4, #0]
 800d5ac:	e7b5      	b.n	800d51a <__hexnan+0x7a>
 800d5ae:	2508      	movs	r5, #8
 800d5b0:	e7b3      	b.n	800d51a <__hexnan+0x7a>
 800d5b2:	9b01      	ldr	r3, [sp, #4]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d0dd      	beq.n	800d574 <__hexnan+0xd4>
 800d5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d5bc:	f1c3 0320 	rsb	r3, r3, #32
 800d5c0:	40da      	lsrs	r2, r3
 800d5c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d5c6:	4013      	ands	r3, r2
 800d5c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800d5cc:	e7d2      	b.n	800d574 <__hexnan+0xd4>
 800d5ce:	3f04      	subs	r7, #4
 800d5d0:	e7d0      	b.n	800d574 <__hexnan+0xd4>
 800d5d2:	2004      	movs	r0, #4
 800d5d4:	e7d5      	b.n	800d582 <__hexnan+0xe2>

0800d5d6 <__ascii_mbtowc>:
 800d5d6:	b082      	sub	sp, #8
 800d5d8:	b901      	cbnz	r1, 800d5dc <__ascii_mbtowc+0x6>
 800d5da:	a901      	add	r1, sp, #4
 800d5dc:	b142      	cbz	r2, 800d5f0 <__ascii_mbtowc+0x1a>
 800d5de:	b14b      	cbz	r3, 800d5f4 <__ascii_mbtowc+0x1e>
 800d5e0:	7813      	ldrb	r3, [r2, #0]
 800d5e2:	600b      	str	r3, [r1, #0]
 800d5e4:	7812      	ldrb	r2, [r2, #0]
 800d5e6:	1e10      	subs	r0, r2, #0
 800d5e8:	bf18      	it	ne
 800d5ea:	2001      	movne	r0, #1
 800d5ec:	b002      	add	sp, #8
 800d5ee:	4770      	bx	lr
 800d5f0:	4610      	mov	r0, r2
 800d5f2:	e7fb      	b.n	800d5ec <__ascii_mbtowc+0x16>
 800d5f4:	f06f 0001 	mvn.w	r0, #1
 800d5f8:	e7f8      	b.n	800d5ec <__ascii_mbtowc+0x16>

0800d5fa <_realloc_r>:
 800d5fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5fe:	4680      	mov	r8, r0
 800d600:	4615      	mov	r5, r2
 800d602:	460c      	mov	r4, r1
 800d604:	b921      	cbnz	r1, 800d610 <_realloc_r+0x16>
 800d606:	4611      	mov	r1, r2
 800d608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d60c:	f7fd be86 	b.w	800b31c <_malloc_r>
 800d610:	b92a      	cbnz	r2, 800d61e <_realloc_r+0x24>
 800d612:	f7fd fe11 	bl	800b238 <_free_r>
 800d616:	2400      	movs	r4, #0
 800d618:	4620      	mov	r0, r4
 800d61a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d61e:	f000 f840 	bl	800d6a2 <_malloc_usable_size_r>
 800d622:	4285      	cmp	r5, r0
 800d624:	4606      	mov	r6, r0
 800d626:	d802      	bhi.n	800d62e <_realloc_r+0x34>
 800d628:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d62c:	d8f4      	bhi.n	800d618 <_realloc_r+0x1e>
 800d62e:	4629      	mov	r1, r5
 800d630:	4640      	mov	r0, r8
 800d632:	f7fd fe73 	bl	800b31c <_malloc_r>
 800d636:	4607      	mov	r7, r0
 800d638:	2800      	cmp	r0, #0
 800d63a:	d0ec      	beq.n	800d616 <_realloc_r+0x1c>
 800d63c:	42b5      	cmp	r5, r6
 800d63e:	462a      	mov	r2, r5
 800d640:	4621      	mov	r1, r4
 800d642:	bf28      	it	cs
 800d644:	4632      	movcs	r2, r6
 800d646:	f7fc ff92 	bl	800a56e <memcpy>
 800d64a:	4621      	mov	r1, r4
 800d64c:	4640      	mov	r0, r8
 800d64e:	f7fd fdf3 	bl	800b238 <_free_r>
 800d652:	463c      	mov	r4, r7
 800d654:	e7e0      	b.n	800d618 <_realloc_r+0x1e>

0800d656 <__ascii_wctomb>:
 800d656:	4603      	mov	r3, r0
 800d658:	4608      	mov	r0, r1
 800d65a:	b141      	cbz	r1, 800d66e <__ascii_wctomb+0x18>
 800d65c:	2aff      	cmp	r2, #255	@ 0xff
 800d65e:	d904      	bls.n	800d66a <__ascii_wctomb+0x14>
 800d660:	228a      	movs	r2, #138	@ 0x8a
 800d662:	f04f 30ff 	mov.w	r0, #4294967295
 800d666:	601a      	str	r2, [r3, #0]
 800d668:	4770      	bx	lr
 800d66a:	2001      	movs	r0, #1
 800d66c:	700a      	strb	r2, [r1, #0]
 800d66e:	4770      	bx	lr

0800d670 <fiprintf>:
 800d670:	b40e      	push	{r1, r2, r3}
 800d672:	b503      	push	{r0, r1, lr}
 800d674:	4601      	mov	r1, r0
 800d676:	ab03      	add	r3, sp, #12
 800d678:	4805      	ldr	r0, [pc, #20]	@ (800d690 <fiprintf+0x20>)
 800d67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d67e:	6800      	ldr	r0, [r0, #0]
 800d680:	9301      	str	r3, [sp, #4]
 800d682:	f000 f83d 	bl	800d700 <_vfiprintf_r>
 800d686:	b002      	add	sp, #8
 800d688:	f85d eb04 	ldr.w	lr, [sp], #4
 800d68c:	b003      	add	sp, #12
 800d68e:	4770      	bx	lr
 800d690:	20000060 	.word	0x20000060

0800d694 <abort>:
 800d694:	2006      	movs	r0, #6
 800d696:	b508      	push	{r3, lr}
 800d698:	f000 fa06 	bl	800daa8 <raise>
 800d69c:	2001      	movs	r0, #1
 800d69e:	f7f8 faee 	bl	8005c7e <_exit>

0800d6a2 <_malloc_usable_size_r>:
 800d6a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6a6:	1f18      	subs	r0, r3, #4
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	bfbc      	itt	lt
 800d6ac:	580b      	ldrlt	r3, [r1, r0]
 800d6ae:	18c0      	addlt	r0, r0, r3
 800d6b0:	4770      	bx	lr

0800d6b2 <__sfputc_r>:
 800d6b2:	6893      	ldr	r3, [r2, #8]
 800d6b4:	b410      	push	{r4}
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	6093      	str	r3, [r2, #8]
 800d6bc:	da07      	bge.n	800d6ce <__sfputc_r+0x1c>
 800d6be:	6994      	ldr	r4, [r2, #24]
 800d6c0:	42a3      	cmp	r3, r4
 800d6c2:	db01      	blt.n	800d6c8 <__sfputc_r+0x16>
 800d6c4:	290a      	cmp	r1, #10
 800d6c6:	d102      	bne.n	800d6ce <__sfputc_r+0x1c>
 800d6c8:	bc10      	pop	{r4}
 800d6ca:	f000 b931 	b.w	800d930 <__swbuf_r>
 800d6ce:	6813      	ldr	r3, [r2, #0]
 800d6d0:	1c58      	adds	r0, r3, #1
 800d6d2:	6010      	str	r0, [r2, #0]
 800d6d4:	7019      	strb	r1, [r3, #0]
 800d6d6:	4608      	mov	r0, r1
 800d6d8:	bc10      	pop	{r4}
 800d6da:	4770      	bx	lr

0800d6dc <__sfputs_r>:
 800d6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6de:	4606      	mov	r6, r0
 800d6e0:	460f      	mov	r7, r1
 800d6e2:	4614      	mov	r4, r2
 800d6e4:	18d5      	adds	r5, r2, r3
 800d6e6:	42ac      	cmp	r4, r5
 800d6e8:	d101      	bne.n	800d6ee <__sfputs_r+0x12>
 800d6ea:	2000      	movs	r0, #0
 800d6ec:	e007      	b.n	800d6fe <__sfputs_r+0x22>
 800d6ee:	463a      	mov	r2, r7
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6f6:	f7ff ffdc 	bl	800d6b2 <__sfputc_r>
 800d6fa:	1c43      	adds	r3, r0, #1
 800d6fc:	d1f3      	bne.n	800d6e6 <__sfputs_r+0xa>
 800d6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d700 <_vfiprintf_r>:
 800d700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d704:	460d      	mov	r5, r1
 800d706:	4614      	mov	r4, r2
 800d708:	4698      	mov	r8, r3
 800d70a:	4606      	mov	r6, r0
 800d70c:	b09d      	sub	sp, #116	@ 0x74
 800d70e:	b118      	cbz	r0, 800d718 <_vfiprintf_r+0x18>
 800d710:	6a03      	ldr	r3, [r0, #32]
 800d712:	b90b      	cbnz	r3, 800d718 <_vfiprintf_r+0x18>
 800d714:	f7fc fdf4 	bl	800a300 <__sinit>
 800d718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d71a:	07d9      	lsls	r1, r3, #31
 800d71c:	d405      	bmi.n	800d72a <_vfiprintf_r+0x2a>
 800d71e:	89ab      	ldrh	r3, [r5, #12]
 800d720:	059a      	lsls	r2, r3, #22
 800d722:	d402      	bmi.n	800d72a <_vfiprintf_r+0x2a>
 800d724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d726:	f7fc ff12 	bl	800a54e <__retarget_lock_acquire_recursive>
 800d72a:	89ab      	ldrh	r3, [r5, #12]
 800d72c:	071b      	lsls	r3, r3, #28
 800d72e:	d501      	bpl.n	800d734 <_vfiprintf_r+0x34>
 800d730:	692b      	ldr	r3, [r5, #16]
 800d732:	b99b      	cbnz	r3, 800d75c <_vfiprintf_r+0x5c>
 800d734:	4629      	mov	r1, r5
 800d736:	4630      	mov	r0, r6
 800d738:	f000 f938 	bl	800d9ac <__swsetup_r>
 800d73c:	b170      	cbz	r0, 800d75c <_vfiprintf_r+0x5c>
 800d73e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d740:	07dc      	lsls	r4, r3, #31
 800d742:	d504      	bpl.n	800d74e <_vfiprintf_r+0x4e>
 800d744:	f04f 30ff 	mov.w	r0, #4294967295
 800d748:	b01d      	add	sp, #116	@ 0x74
 800d74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d74e:	89ab      	ldrh	r3, [r5, #12]
 800d750:	0598      	lsls	r0, r3, #22
 800d752:	d4f7      	bmi.n	800d744 <_vfiprintf_r+0x44>
 800d754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d756:	f7fc fefb 	bl	800a550 <__retarget_lock_release_recursive>
 800d75a:	e7f3      	b.n	800d744 <_vfiprintf_r+0x44>
 800d75c:	2300      	movs	r3, #0
 800d75e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d760:	2320      	movs	r3, #32
 800d762:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d766:	2330      	movs	r3, #48	@ 0x30
 800d768:	f04f 0901 	mov.w	r9, #1
 800d76c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d770:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d91c <_vfiprintf_r+0x21c>
 800d774:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d778:	4623      	mov	r3, r4
 800d77a:	469a      	mov	sl, r3
 800d77c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d780:	b10a      	cbz	r2, 800d786 <_vfiprintf_r+0x86>
 800d782:	2a25      	cmp	r2, #37	@ 0x25
 800d784:	d1f9      	bne.n	800d77a <_vfiprintf_r+0x7a>
 800d786:	ebba 0b04 	subs.w	fp, sl, r4
 800d78a:	d00b      	beq.n	800d7a4 <_vfiprintf_r+0xa4>
 800d78c:	465b      	mov	r3, fp
 800d78e:	4622      	mov	r2, r4
 800d790:	4629      	mov	r1, r5
 800d792:	4630      	mov	r0, r6
 800d794:	f7ff ffa2 	bl	800d6dc <__sfputs_r>
 800d798:	3001      	adds	r0, #1
 800d79a:	f000 80a7 	beq.w	800d8ec <_vfiprintf_r+0x1ec>
 800d79e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7a0:	445a      	add	r2, fp
 800d7a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	f000 809f 	beq.w	800d8ec <_vfiprintf_r+0x1ec>
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	f04f 32ff 	mov.w	r2, #4294967295
 800d7b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7b8:	f10a 0a01 	add.w	sl, sl, #1
 800d7bc:	9304      	str	r3, [sp, #16]
 800d7be:	9307      	str	r3, [sp, #28]
 800d7c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7c6:	4654      	mov	r4, sl
 800d7c8:	2205      	movs	r2, #5
 800d7ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7ce:	4853      	ldr	r0, [pc, #332]	@ (800d91c <_vfiprintf_r+0x21c>)
 800d7d0:	f7fc febf 	bl	800a552 <memchr>
 800d7d4:	9a04      	ldr	r2, [sp, #16]
 800d7d6:	b9d8      	cbnz	r0, 800d810 <_vfiprintf_r+0x110>
 800d7d8:	06d1      	lsls	r1, r2, #27
 800d7da:	bf44      	itt	mi
 800d7dc:	2320      	movmi	r3, #32
 800d7de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7e2:	0713      	lsls	r3, r2, #28
 800d7e4:	bf44      	itt	mi
 800d7e6:	232b      	movmi	r3, #43	@ 0x2b
 800d7e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d7f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7f2:	d015      	beq.n	800d820 <_vfiprintf_r+0x120>
 800d7f4:	4654      	mov	r4, sl
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	f04f 0c0a 	mov.w	ip, #10
 800d7fc:	9a07      	ldr	r2, [sp, #28]
 800d7fe:	4621      	mov	r1, r4
 800d800:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d804:	3b30      	subs	r3, #48	@ 0x30
 800d806:	2b09      	cmp	r3, #9
 800d808:	d94b      	bls.n	800d8a2 <_vfiprintf_r+0x1a2>
 800d80a:	b1b0      	cbz	r0, 800d83a <_vfiprintf_r+0x13a>
 800d80c:	9207      	str	r2, [sp, #28]
 800d80e:	e014      	b.n	800d83a <_vfiprintf_r+0x13a>
 800d810:	eba0 0308 	sub.w	r3, r0, r8
 800d814:	fa09 f303 	lsl.w	r3, r9, r3
 800d818:	4313      	orrs	r3, r2
 800d81a:	46a2      	mov	sl, r4
 800d81c:	9304      	str	r3, [sp, #16]
 800d81e:	e7d2      	b.n	800d7c6 <_vfiprintf_r+0xc6>
 800d820:	9b03      	ldr	r3, [sp, #12]
 800d822:	1d19      	adds	r1, r3, #4
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	9103      	str	r1, [sp, #12]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	bfbb      	ittet	lt
 800d82c:	425b      	neglt	r3, r3
 800d82e:	f042 0202 	orrlt.w	r2, r2, #2
 800d832:	9307      	strge	r3, [sp, #28]
 800d834:	9307      	strlt	r3, [sp, #28]
 800d836:	bfb8      	it	lt
 800d838:	9204      	strlt	r2, [sp, #16]
 800d83a:	7823      	ldrb	r3, [r4, #0]
 800d83c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d83e:	d10a      	bne.n	800d856 <_vfiprintf_r+0x156>
 800d840:	7863      	ldrb	r3, [r4, #1]
 800d842:	2b2a      	cmp	r3, #42	@ 0x2a
 800d844:	d132      	bne.n	800d8ac <_vfiprintf_r+0x1ac>
 800d846:	9b03      	ldr	r3, [sp, #12]
 800d848:	3402      	adds	r4, #2
 800d84a:	1d1a      	adds	r2, r3, #4
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	9203      	str	r2, [sp, #12]
 800d850:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d854:	9305      	str	r3, [sp, #20]
 800d856:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d920 <_vfiprintf_r+0x220>
 800d85a:	2203      	movs	r2, #3
 800d85c:	4650      	mov	r0, sl
 800d85e:	7821      	ldrb	r1, [r4, #0]
 800d860:	f7fc fe77 	bl	800a552 <memchr>
 800d864:	b138      	cbz	r0, 800d876 <_vfiprintf_r+0x176>
 800d866:	2240      	movs	r2, #64	@ 0x40
 800d868:	9b04      	ldr	r3, [sp, #16]
 800d86a:	eba0 000a 	sub.w	r0, r0, sl
 800d86e:	4082      	lsls	r2, r0
 800d870:	4313      	orrs	r3, r2
 800d872:	3401      	adds	r4, #1
 800d874:	9304      	str	r3, [sp, #16]
 800d876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d87a:	2206      	movs	r2, #6
 800d87c:	4829      	ldr	r0, [pc, #164]	@ (800d924 <_vfiprintf_r+0x224>)
 800d87e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d882:	f7fc fe66 	bl	800a552 <memchr>
 800d886:	2800      	cmp	r0, #0
 800d888:	d03f      	beq.n	800d90a <_vfiprintf_r+0x20a>
 800d88a:	4b27      	ldr	r3, [pc, #156]	@ (800d928 <_vfiprintf_r+0x228>)
 800d88c:	bb1b      	cbnz	r3, 800d8d6 <_vfiprintf_r+0x1d6>
 800d88e:	9b03      	ldr	r3, [sp, #12]
 800d890:	3307      	adds	r3, #7
 800d892:	f023 0307 	bic.w	r3, r3, #7
 800d896:	3308      	adds	r3, #8
 800d898:	9303      	str	r3, [sp, #12]
 800d89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d89c:	443b      	add	r3, r7
 800d89e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8a0:	e76a      	b.n	800d778 <_vfiprintf_r+0x78>
 800d8a2:	460c      	mov	r4, r1
 800d8a4:	2001      	movs	r0, #1
 800d8a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8aa:	e7a8      	b.n	800d7fe <_vfiprintf_r+0xfe>
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	f04f 0c0a 	mov.w	ip, #10
 800d8b2:	4619      	mov	r1, r3
 800d8b4:	3401      	adds	r4, #1
 800d8b6:	9305      	str	r3, [sp, #20]
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8be:	3a30      	subs	r2, #48	@ 0x30
 800d8c0:	2a09      	cmp	r2, #9
 800d8c2:	d903      	bls.n	800d8cc <_vfiprintf_r+0x1cc>
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d0c6      	beq.n	800d856 <_vfiprintf_r+0x156>
 800d8c8:	9105      	str	r1, [sp, #20]
 800d8ca:	e7c4      	b.n	800d856 <_vfiprintf_r+0x156>
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8d4:	e7f0      	b.n	800d8b8 <_vfiprintf_r+0x1b8>
 800d8d6:	ab03      	add	r3, sp, #12
 800d8d8:	9300      	str	r3, [sp, #0]
 800d8da:	462a      	mov	r2, r5
 800d8dc:	4630      	mov	r0, r6
 800d8de:	4b13      	ldr	r3, [pc, #76]	@ (800d92c <_vfiprintf_r+0x22c>)
 800d8e0:	a904      	add	r1, sp, #16
 800d8e2:	f7fb feb3 	bl	800964c <_printf_float>
 800d8e6:	4607      	mov	r7, r0
 800d8e8:	1c78      	adds	r0, r7, #1
 800d8ea:	d1d6      	bne.n	800d89a <_vfiprintf_r+0x19a>
 800d8ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8ee:	07d9      	lsls	r1, r3, #31
 800d8f0:	d405      	bmi.n	800d8fe <_vfiprintf_r+0x1fe>
 800d8f2:	89ab      	ldrh	r3, [r5, #12]
 800d8f4:	059a      	lsls	r2, r3, #22
 800d8f6:	d402      	bmi.n	800d8fe <_vfiprintf_r+0x1fe>
 800d8f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8fa:	f7fc fe29 	bl	800a550 <__retarget_lock_release_recursive>
 800d8fe:	89ab      	ldrh	r3, [r5, #12]
 800d900:	065b      	lsls	r3, r3, #25
 800d902:	f53f af1f 	bmi.w	800d744 <_vfiprintf_r+0x44>
 800d906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d908:	e71e      	b.n	800d748 <_vfiprintf_r+0x48>
 800d90a:	ab03      	add	r3, sp, #12
 800d90c:	9300      	str	r3, [sp, #0]
 800d90e:	462a      	mov	r2, r5
 800d910:	4630      	mov	r0, r6
 800d912:	4b06      	ldr	r3, [pc, #24]	@ (800d92c <_vfiprintf_r+0x22c>)
 800d914:	a904      	add	r1, sp, #16
 800d916:	f7fc f937 	bl	8009b88 <_printf_i>
 800d91a:	e7e4      	b.n	800d8e6 <_vfiprintf_r+0x1e6>
 800d91c:	0800f711 	.word	0x0800f711
 800d920:	0800f717 	.word	0x0800f717
 800d924:	0800f71b 	.word	0x0800f71b
 800d928:	0800964d 	.word	0x0800964d
 800d92c:	0800d6dd 	.word	0x0800d6dd

0800d930 <__swbuf_r>:
 800d930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d932:	460e      	mov	r6, r1
 800d934:	4614      	mov	r4, r2
 800d936:	4605      	mov	r5, r0
 800d938:	b118      	cbz	r0, 800d942 <__swbuf_r+0x12>
 800d93a:	6a03      	ldr	r3, [r0, #32]
 800d93c:	b90b      	cbnz	r3, 800d942 <__swbuf_r+0x12>
 800d93e:	f7fc fcdf 	bl	800a300 <__sinit>
 800d942:	69a3      	ldr	r3, [r4, #24]
 800d944:	60a3      	str	r3, [r4, #8]
 800d946:	89a3      	ldrh	r3, [r4, #12]
 800d948:	071a      	lsls	r2, r3, #28
 800d94a:	d501      	bpl.n	800d950 <__swbuf_r+0x20>
 800d94c:	6923      	ldr	r3, [r4, #16]
 800d94e:	b943      	cbnz	r3, 800d962 <__swbuf_r+0x32>
 800d950:	4621      	mov	r1, r4
 800d952:	4628      	mov	r0, r5
 800d954:	f000 f82a 	bl	800d9ac <__swsetup_r>
 800d958:	b118      	cbz	r0, 800d962 <__swbuf_r+0x32>
 800d95a:	f04f 37ff 	mov.w	r7, #4294967295
 800d95e:	4638      	mov	r0, r7
 800d960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d962:	6823      	ldr	r3, [r4, #0]
 800d964:	6922      	ldr	r2, [r4, #16]
 800d966:	b2f6      	uxtb	r6, r6
 800d968:	1a98      	subs	r0, r3, r2
 800d96a:	6963      	ldr	r3, [r4, #20]
 800d96c:	4637      	mov	r7, r6
 800d96e:	4283      	cmp	r3, r0
 800d970:	dc05      	bgt.n	800d97e <__swbuf_r+0x4e>
 800d972:	4621      	mov	r1, r4
 800d974:	4628      	mov	r0, r5
 800d976:	f7ff fa59 	bl	800ce2c <_fflush_r>
 800d97a:	2800      	cmp	r0, #0
 800d97c:	d1ed      	bne.n	800d95a <__swbuf_r+0x2a>
 800d97e:	68a3      	ldr	r3, [r4, #8]
 800d980:	3b01      	subs	r3, #1
 800d982:	60a3      	str	r3, [r4, #8]
 800d984:	6823      	ldr	r3, [r4, #0]
 800d986:	1c5a      	adds	r2, r3, #1
 800d988:	6022      	str	r2, [r4, #0]
 800d98a:	701e      	strb	r6, [r3, #0]
 800d98c:	6962      	ldr	r2, [r4, #20]
 800d98e:	1c43      	adds	r3, r0, #1
 800d990:	429a      	cmp	r2, r3
 800d992:	d004      	beq.n	800d99e <__swbuf_r+0x6e>
 800d994:	89a3      	ldrh	r3, [r4, #12]
 800d996:	07db      	lsls	r3, r3, #31
 800d998:	d5e1      	bpl.n	800d95e <__swbuf_r+0x2e>
 800d99a:	2e0a      	cmp	r6, #10
 800d99c:	d1df      	bne.n	800d95e <__swbuf_r+0x2e>
 800d99e:	4621      	mov	r1, r4
 800d9a0:	4628      	mov	r0, r5
 800d9a2:	f7ff fa43 	bl	800ce2c <_fflush_r>
 800d9a6:	2800      	cmp	r0, #0
 800d9a8:	d0d9      	beq.n	800d95e <__swbuf_r+0x2e>
 800d9aa:	e7d6      	b.n	800d95a <__swbuf_r+0x2a>

0800d9ac <__swsetup_r>:
 800d9ac:	b538      	push	{r3, r4, r5, lr}
 800d9ae:	4b29      	ldr	r3, [pc, #164]	@ (800da54 <__swsetup_r+0xa8>)
 800d9b0:	4605      	mov	r5, r0
 800d9b2:	6818      	ldr	r0, [r3, #0]
 800d9b4:	460c      	mov	r4, r1
 800d9b6:	b118      	cbz	r0, 800d9c0 <__swsetup_r+0x14>
 800d9b8:	6a03      	ldr	r3, [r0, #32]
 800d9ba:	b90b      	cbnz	r3, 800d9c0 <__swsetup_r+0x14>
 800d9bc:	f7fc fca0 	bl	800a300 <__sinit>
 800d9c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9c4:	0719      	lsls	r1, r3, #28
 800d9c6:	d422      	bmi.n	800da0e <__swsetup_r+0x62>
 800d9c8:	06da      	lsls	r2, r3, #27
 800d9ca:	d407      	bmi.n	800d9dc <__swsetup_r+0x30>
 800d9cc:	2209      	movs	r2, #9
 800d9ce:	602a      	str	r2, [r5, #0]
 800d9d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d8:	81a3      	strh	r3, [r4, #12]
 800d9da:	e033      	b.n	800da44 <__swsetup_r+0x98>
 800d9dc:	0758      	lsls	r0, r3, #29
 800d9de:	d512      	bpl.n	800da06 <__swsetup_r+0x5a>
 800d9e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9e2:	b141      	cbz	r1, 800d9f6 <__swsetup_r+0x4a>
 800d9e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9e8:	4299      	cmp	r1, r3
 800d9ea:	d002      	beq.n	800d9f2 <__swsetup_r+0x46>
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	f7fd fc23 	bl	800b238 <_free_r>
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9f6:	89a3      	ldrh	r3, [r4, #12]
 800d9f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d9fc:	81a3      	strh	r3, [r4, #12]
 800d9fe:	2300      	movs	r3, #0
 800da00:	6063      	str	r3, [r4, #4]
 800da02:	6923      	ldr	r3, [r4, #16]
 800da04:	6023      	str	r3, [r4, #0]
 800da06:	89a3      	ldrh	r3, [r4, #12]
 800da08:	f043 0308 	orr.w	r3, r3, #8
 800da0c:	81a3      	strh	r3, [r4, #12]
 800da0e:	6923      	ldr	r3, [r4, #16]
 800da10:	b94b      	cbnz	r3, 800da26 <__swsetup_r+0x7a>
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da1c:	d003      	beq.n	800da26 <__swsetup_r+0x7a>
 800da1e:	4621      	mov	r1, r4
 800da20:	4628      	mov	r0, r5
 800da22:	f000 f882 	bl	800db2a <__smakebuf_r>
 800da26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da2a:	f013 0201 	ands.w	r2, r3, #1
 800da2e:	d00a      	beq.n	800da46 <__swsetup_r+0x9a>
 800da30:	2200      	movs	r2, #0
 800da32:	60a2      	str	r2, [r4, #8]
 800da34:	6962      	ldr	r2, [r4, #20]
 800da36:	4252      	negs	r2, r2
 800da38:	61a2      	str	r2, [r4, #24]
 800da3a:	6922      	ldr	r2, [r4, #16]
 800da3c:	b942      	cbnz	r2, 800da50 <__swsetup_r+0xa4>
 800da3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da42:	d1c5      	bne.n	800d9d0 <__swsetup_r+0x24>
 800da44:	bd38      	pop	{r3, r4, r5, pc}
 800da46:	0799      	lsls	r1, r3, #30
 800da48:	bf58      	it	pl
 800da4a:	6962      	ldrpl	r2, [r4, #20]
 800da4c:	60a2      	str	r2, [r4, #8]
 800da4e:	e7f4      	b.n	800da3a <__swsetup_r+0x8e>
 800da50:	2000      	movs	r0, #0
 800da52:	e7f7      	b.n	800da44 <__swsetup_r+0x98>
 800da54:	20000060 	.word	0x20000060

0800da58 <_raise_r>:
 800da58:	291f      	cmp	r1, #31
 800da5a:	b538      	push	{r3, r4, r5, lr}
 800da5c:	4605      	mov	r5, r0
 800da5e:	460c      	mov	r4, r1
 800da60:	d904      	bls.n	800da6c <_raise_r+0x14>
 800da62:	2316      	movs	r3, #22
 800da64:	6003      	str	r3, [r0, #0]
 800da66:	f04f 30ff 	mov.w	r0, #4294967295
 800da6a:	bd38      	pop	{r3, r4, r5, pc}
 800da6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800da6e:	b112      	cbz	r2, 800da76 <_raise_r+0x1e>
 800da70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da74:	b94b      	cbnz	r3, 800da8a <_raise_r+0x32>
 800da76:	4628      	mov	r0, r5
 800da78:	f000 f830 	bl	800dadc <_getpid_r>
 800da7c:	4622      	mov	r2, r4
 800da7e:	4601      	mov	r1, r0
 800da80:	4628      	mov	r0, r5
 800da82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da86:	f000 b817 	b.w	800dab8 <_kill_r>
 800da8a:	2b01      	cmp	r3, #1
 800da8c:	d00a      	beq.n	800daa4 <_raise_r+0x4c>
 800da8e:	1c59      	adds	r1, r3, #1
 800da90:	d103      	bne.n	800da9a <_raise_r+0x42>
 800da92:	2316      	movs	r3, #22
 800da94:	6003      	str	r3, [r0, #0]
 800da96:	2001      	movs	r0, #1
 800da98:	e7e7      	b.n	800da6a <_raise_r+0x12>
 800da9a:	2100      	movs	r1, #0
 800da9c:	4620      	mov	r0, r4
 800da9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800daa2:	4798      	blx	r3
 800daa4:	2000      	movs	r0, #0
 800daa6:	e7e0      	b.n	800da6a <_raise_r+0x12>

0800daa8 <raise>:
 800daa8:	4b02      	ldr	r3, [pc, #8]	@ (800dab4 <raise+0xc>)
 800daaa:	4601      	mov	r1, r0
 800daac:	6818      	ldr	r0, [r3, #0]
 800daae:	f7ff bfd3 	b.w	800da58 <_raise_r>
 800dab2:	bf00      	nop
 800dab4:	20000060 	.word	0x20000060

0800dab8 <_kill_r>:
 800dab8:	b538      	push	{r3, r4, r5, lr}
 800daba:	2300      	movs	r3, #0
 800dabc:	4d06      	ldr	r5, [pc, #24]	@ (800dad8 <_kill_r+0x20>)
 800dabe:	4604      	mov	r4, r0
 800dac0:	4608      	mov	r0, r1
 800dac2:	4611      	mov	r1, r2
 800dac4:	602b      	str	r3, [r5, #0]
 800dac6:	f7f8 f8ca 	bl	8005c5e <_kill>
 800daca:	1c43      	adds	r3, r0, #1
 800dacc:	d102      	bne.n	800dad4 <_kill_r+0x1c>
 800dace:	682b      	ldr	r3, [r5, #0]
 800dad0:	b103      	cbz	r3, 800dad4 <_kill_r+0x1c>
 800dad2:	6023      	str	r3, [r4, #0]
 800dad4:	bd38      	pop	{r3, r4, r5, pc}
 800dad6:	bf00      	nop
 800dad8:	200005e0 	.word	0x200005e0

0800dadc <_getpid_r>:
 800dadc:	f7f8 b8b8 	b.w	8005c50 <_getpid>

0800dae0 <__swhatbuf_r>:
 800dae0:	b570      	push	{r4, r5, r6, lr}
 800dae2:	460c      	mov	r4, r1
 800dae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae8:	4615      	mov	r5, r2
 800daea:	2900      	cmp	r1, #0
 800daec:	461e      	mov	r6, r3
 800daee:	b096      	sub	sp, #88	@ 0x58
 800daf0:	da0c      	bge.n	800db0c <__swhatbuf_r+0x2c>
 800daf2:	89a3      	ldrh	r3, [r4, #12]
 800daf4:	2100      	movs	r1, #0
 800daf6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dafa:	bf14      	ite	ne
 800dafc:	2340      	movne	r3, #64	@ 0x40
 800dafe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db02:	2000      	movs	r0, #0
 800db04:	6031      	str	r1, [r6, #0]
 800db06:	602b      	str	r3, [r5, #0]
 800db08:	b016      	add	sp, #88	@ 0x58
 800db0a:	bd70      	pop	{r4, r5, r6, pc}
 800db0c:	466a      	mov	r2, sp
 800db0e:	f000 f849 	bl	800dba4 <_fstat_r>
 800db12:	2800      	cmp	r0, #0
 800db14:	dbed      	blt.n	800daf2 <__swhatbuf_r+0x12>
 800db16:	9901      	ldr	r1, [sp, #4]
 800db18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db20:	4259      	negs	r1, r3
 800db22:	4159      	adcs	r1, r3
 800db24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db28:	e7eb      	b.n	800db02 <__swhatbuf_r+0x22>

0800db2a <__smakebuf_r>:
 800db2a:	898b      	ldrh	r3, [r1, #12]
 800db2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db2e:	079d      	lsls	r5, r3, #30
 800db30:	4606      	mov	r6, r0
 800db32:	460c      	mov	r4, r1
 800db34:	d507      	bpl.n	800db46 <__smakebuf_r+0x1c>
 800db36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db3a:	6023      	str	r3, [r4, #0]
 800db3c:	6123      	str	r3, [r4, #16]
 800db3e:	2301      	movs	r3, #1
 800db40:	6163      	str	r3, [r4, #20]
 800db42:	b003      	add	sp, #12
 800db44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db46:	466a      	mov	r2, sp
 800db48:	ab01      	add	r3, sp, #4
 800db4a:	f7ff ffc9 	bl	800dae0 <__swhatbuf_r>
 800db4e:	9f00      	ldr	r7, [sp, #0]
 800db50:	4605      	mov	r5, r0
 800db52:	4639      	mov	r1, r7
 800db54:	4630      	mov	r0, r6
 800db56:	f7fd fbe1 	bl	800b31c <_malloc_r>
 800db5a:	b948      	cbnz	r0, 800db70 <__smakebuf_r+0x46>
 800db5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db60:	059a      	lsls	r2, r3, #22
 800db62:	d4ee      	bmi.n	800db42 <__smakebuf_r+0x18>
 800db64:	f023 0303 	bic.w	r3, r3, #3
 800db68:	f043 0302 	orr.w	r3, r3, #2
 800db6c:	81a3      	strh	r3, [r4, #12]
 800db6e:	e7e2      	b.n	800db36 <__smakebuf_r+0xc>
 800db70:	89a3      	ldrh	r3, [r4, #12]
 800db72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800db76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db7a:	81a3      	strh	r3, [r4, #12]
 800db7c:	9b01      	ldr	r3, [sp, #4]
 800db7e:	6020      	str	r0, [r4, #0]
 800db80:	b15b      	cbz	r3, 800db9a <__smakebuf_r+0x70>
 800db82:	4630      	mov	r0, r6
 800db84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db88:	f000 f81e 	bl	800dbc8 <_isatty_r>
 800db8c:	b128      	cbz	r0, 800db9a <__smakebuf_r+0x70>
 800db8e:	89a3      	ldrh	r3, [r4, #12]
 800db90:	f023 0303 	bic.w	r3, r3, #3
 800db94:	f043 0301 	orr.w	r3, r3, #1
 800db98:	81a3      	strh	r3, [r4, #12]
 800db9a:	89a3      	ldrh	r3, [r4, #12]
 800db9c:	431d      	orrs	r5, r3
 800db9e:	81a5      	strh	r5, [r4, #12]
 800dba0:	e7cf      	b.n	800db42 <__smakebuf_r+0x18>
	...

0800dba4 <_fstat_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	2300      	movs	r3, #0
 800dba8:	4d06      	ldr	r5, [pc, #24]	@ (800dbc4 <_fstat_r+0x20>)
 800dbaa:	4604      	mov	r4, r0
 800dbac:	4608      	mov	r0, r1
 800dbae:	4611      	mov	r1, r2
 800dbb0:	602b      	str	r3, [r5, #0]
 800dbb2:	f7f8 f8b3 	bl	8005d1c <_fstat>
 800dbb6:	1c43      	adds	r3, r0, #1
 800dbb8:	d102      	bne.n	800dbc0 <_fstat_r+0x1c>
 800dbba:	682b      	ldr	r3, [r5, #0]
 800dbbc:	b103      	cbz	r3, 800dbc0 <_fstat_r+0x1c>
 800dbbe:	6023      	str	r3, [r4, #0]
 800dbc0:	bd38      	pop	{r3, r4, r5, pc}
 800dbc2:	bf00      	nop
 800dbc4:	200005e0 	.word	0x200005e0

0800dbc8 <_isatty_r>:
 800dbc8:	b538      	push	{r3, r4, r5, lr}
 800dbca:	2300      	movs	r3, #0
 800dbcc:	4d05      	ldr	r5, [pc, #20]	@ (800dbe4 <_isatty_r+0x1c>)
 800dbce:	4604      	mov	r4, r0
 800dbd0:	4608      	mov	r0, r1
 800dbd2:	602b      	str	r3, [r5, #0]
 800dbd4:	f7f8 f8b1 	bl	8005d3a <_isatty>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d102      	bne.n	800dbe2 <_isatty_r+0x1a>
 800dbdc:	682b      	ldr	r3, [r5, #0]
 800dbde:	b103      	cbz	r3, 800dbe2 <_isatty_r+0x1a>
 800dbe0:	6023      	str	r3, [r4, #0]
 800dbe2:	bd38      	pop	{r3, r4, r5, pc}
 800dbe4:	200005e0 	.word	0x200005e0

0800dbe8 <asin>:
 800dbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbea:	4604      	mov	r4, r0
 800dbec:	460d      	mov	r5, r1
 800dbee:	f000 f82b 	bl	800dc48 <__ieee754_asin>
 800dbf2:	4622      	mov	r2, r4
 800dbf4:	4606      	mov	r6, r0
 800dbf6:	460f      	mov	r7, r1
 800dbf8:	462b      	mov	r3, r5
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	4629      	mov	r1, r5
 800dbfe:	f7f2 ff05 	bl	8000a0c <__aeabi_dcmpun>
 800dc02:	b988      	cbnz	r0, 800dc28 <asin+0x40>
 800dc04:	4620      	mov	r0, r4
 800dc06:	4629      	mov	r1, r5
 800dc08:	f000 f818 	bl	800dc3c <fabs>
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	4b08      	ldr	r3, [pc, #32]	@ (800dc30 <asin+0x48>)
 800dc10:	f7f2 fef2 	bl	80009f8 <__aeabi_dcmpgt>
 800dc14:	b140      	cbz	r0, 800dc28 <asin+0x40>
 800dc16:	f7fc fc6f 	bl	800a4f8 <__errno>
 800dc1a:	2321      	movs	r3, #33	@ 0x21
 800dc1c:	6003      	str	r3, [r0, #0]
 800dc1e:	4805      	ldr	r0, [pc, #20]	@ (800dc34 <asin+0x4c>)
 800dc20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dc24:	f7ff b966 	b.w	800cef4 <nan>
 800dc28:	4630      	mov	r0, r6
 800dc2a:	4639      	mov	r1, r7
 800dc2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc2e:	bf00      	nop
 800dc30:	3ff00000 	.word	0x3ff00000
 800dc34:	0800f765 	.word	0x0800f765

0800dc38 <atan2>:
 800dc38:	f000 ba02 	b.w	800e040 <__ieee754_atan2>

0800dc3c <fabs>:
 800dc3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dc40:	4619      	mov	r1, r3
 800dc42:	4770      	bx	lr
 800dc44:	0000      	movs	r0, r0
	...

0800dc48 <__ieee754_asin>:
 800dc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4c:	4bc4      	ldr	r3, [pc, #784]	@ (800df60 <__ieee754_asin+0x318>)
 800dc4e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800dc52:	b087      	sub	sp, #28
 800dc54:	429e      	cmp	r6, r3
 800dc56:	4604      	mov	r4, r0
 800dc58:	460d      	mov	r5, r1
 800dc5a:	9101      	str	r1, [sp, #4]
 800dc5c:	d929      	bls.n	800dcb2 <__ieee754_asin+0x6a>
 800dc5e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800dc62:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800dc66:	4306      	orrs	r6, r0
 800dc68:	d114      	bne.n	800dc94 <__ieee754_asin+0x4c>
 800dc6a:	a3a3      	add	r3, pc, #652	@ (adr r3, 800def8 <__ieee754_asin+0x2b0>)
 800dc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc70:	f7f2 fc32 	bl	80004d8 <__aeabi_dmul>
 800dc74:	a3a2      	add	r3, pc, #648	@ (adr r3, 800df00 <__ieee754_asin+0x2b8>)
 800dc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7a:	4606      	mov	r6, r0
 800dc7c:	460f      	mov	r7, r1
 800dc7e:	4620      	mov	r0, r4
 800dc80:	4629      	mov	r1, r5
 800dc82:	f7f2 fc29 	bl	80004d8 <__aeabi_dmul>
 800dc86:	4602      	mov	r2, r0
 800dc88:	460b      	mov	r3, r1
 800dc8a:	4630      	mov	r0, r6
 800dc8c:	4639      	mov	r1, r7
 800dc8e:	f7f2 fa6d 	bl	800016c <__adddf3>
 800dc92:	e007      	b.n	800dca4 <__ieee754_asin+0x5c>
 800dc94:	4602      	mov	r2, r0
 800dc96:	460b      	mov	r3, r1
 800dc98:	f7f2 fa66 	bl	8000168 <__aeabi_dsub>
 800dc9c:	4602      	mov	r2, r0
 800dc9e:	460b      	mov	r3, r1
 800dca0:	f7f2 fd44 	bl	800072c <__aeabi_ddiv>
 800dca4:	4604      	mov	r4, r0
 800dca6:	460d      	mov	r5, r1
 800dca8:	4620      	mov	r0, r4
 800dcaa:	4629      	mov	r1, r5
 800dcac:	b007      	add	sp, #28
 800dcae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcb2:	4bac      	ldr	r3, [pc, #688]	@ (800df64 <__ieee754_asin+0x31c>)
 800dcb4:	429e      	cmp	r6, r3
 800dcb6:	d80e      	bhi.n	800dcd6 <__ieee754_asin+0x8e>
 800dcb8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800dcbc:	f080 80ab 	bcs.w	800de16 <__ieee754_asin+0x1ce>
 800dcc0:	a391      	add	r3, pc, #580	@ (adr r3, 800df08 <__ieee754_asin+0x2c0>)
 800dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcc6:	f7f2 fa51 	bl	800016c <__adddf3>
 800dcca:	2200      	movs	r2, #0
 800dccc:	4ba6      	ldr	r3, [pc, #664]	@ (800df68 <__ieee754_asin+0x320>)
 800dcce:	f7f2 fe93 	bl	80009f8 <__aeabi_dcmpgt>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	d1e8      	bne.n	800dca8 <__ieee754_asin+0x60>
 800dcd6:	4620      	mov	r0, r4
 800dcd8:	4629      	mov	r1, r5
 800dcda:	f7ff ffaf 	bl	800dc3c <fabs>
 800dcde:	4602      	mov	r2, r0
 800dce0:	460b      	mov	r3, r1
 800dce2:	2000      	movs	r0, #0
 800dce4:	49a0      	ldr	r1, [pc, #640]	@ (800df68 <__ieee754_asin+0x320>)
 800dce6:	f7f2 fa3f 	bl	8000168 <__aeabi_dsub>
 800dcea:	2200      	movs	r2, #0
 800dcec:	4b9f      	ldr	r3, [pc, #636]	@ (800df6c <__ieee754_asin+0x324>)
 800dcee:	f7f2 fbf3 	bl	80004d8 <__aeabi_dmul>
 800dcf2:	a387      	add	r3, pc, #540	@ (adr r3, 800df10 <__ieee754_asin+0x2c8>)
 800dcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf8:	4604      	mov	r4, r0
 800dcfa:	460d      	mov	r5, r1
 800dcfc:	f7f2 fbec 	bl	80004d8 <__aeabi_dmul>
 800dd00:	a385      	add	r3, pc, #532	@ (adr r3, 800df18 <__ieee754_asin+0x2d0>)
 800dd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd06:	f7f2 fa31 	bl	800016c <__adddf3>
 800dd0a:	4622      	mov	r2, r4
 800dd0c:	462b      	mov	r3, r5
 800dd0e:	f7f2 fbe3 	bl	80004d8 <__aeabi_dmul>
 800dd12:	a383      	add	r3, pc, #524	@ (adr r3, 800df20 <__ieee754_asin+0x2d8>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	f7f2 fa26 	bl	8000168 <__aeabi_dsub>
 800dd1c:	4622      	mov	r2, r4
 800dd1e:	462b      	mov	r3, r5
 800dd20:	f7f2 fbda 	bl	80004d8 <__aeabi_dmul>
 800dd24:	a380      	add	r3, pc, #512	@ (adr r3, 800df28 <__ieee754_asin+0x2e0>)
 800dd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2a:	f7f2 fa1f 	bl	800016c <__adddf3>
 800dd2e:	4622      	mov	r2, r4
 800dd30:	462b      	mov	r3, r5
 800dd32:	f7f2 fbd1 	bl	80004d8 <__aeabi_dmul>
 800dd36:	a37e      	add	r3, pc, #504	@ (adr r3, 800df30 <__ieee754_asin+0x2e8>)
 800dd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3c:	f7f2 fa14 	bl	8000168 <__aeabi_dsub>
 800dd40:	4622      	mov	r2, r4
 800dd42:	462b      	mov	r3, r5
 800dd44:	f7f2 fbc8 	bl	80004d8 <__aeabi_dmul>
 800dd48:	a37b      	add	r3, pc, #492	@ (adr r3, 800df38 <__ieee754_asin+0x2f0>)
 800dd4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd4e:	f7f2 fa0d 	bl	800016c <__adddf3>
 800dd52:	4622      	mov	r2, r4
 800dd54:	462b      	mov	r3, r5
 800dd56:	f7f2 fbbf 	bl	80004d8 <__aeabi_dmul>
 800dd5a:	a379      	add	r3, pc, #484	@ (adr r3, 800df40 <__ieee754_asin+0x2f8>)
 800dd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd64:	4620      	mov	r0, r4
 800dd66:	4629      	mov	r1, r5
 800dd68:	f7f2 fbb6 	bl	80004d8 <__aeabi_dmul>
 800dd6c:	a376      	add	r3, pc, #472	@ (adr r3, 800df48 <__ieee754_asin+0x300>)
 800dd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd72:	f7f2 f9f9 	bl	8000168 <__aeabi_dsub>
 800dd76:	4622      	mov	r2, r4
 800dd78:	462b      	mov	r3, r5
 800dd7a:	f7f2 fbad 	bl	80004d8 <__aeabi_dmul>
 800dd7e:	a374      	add	r3, pc, #464	@ (adr r3, 800df50 <__ieee754_asin+0x308>)
 800dd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd84:	f7f2 f9f2 	bl	800016c <__adddf3>
 800dd88:	4622      	mov	r2, r4
 800dd8a:	462b      	mov	r3, r5
 800dd8c:	f7f2 fba4 	bl	80004d8 <__aeabi_dmul>
 800dd90:	a371      	add	r3, pc, #452	@ (adr r3, 800df58 <__ieee754_asin+0x310>)
 800dd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd96:	f7f2 f9e7 	bl	8000168 <__aeabi_dsub>
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	462b      	mov	r3, r5
 800dd9e:	f7f2 fb9b 	bl	80004d8 <__aeabi_dmul>
 800dda2:	4b71      	ldr	r3, [pc, #452]	@ (800df68 <__ieee754_asin+0x320>)
 800dda4:	2200      	movs	r2, #0
 800dda6:	f7f2 f9e1 	bl	800016c <__adddf3>
 800ddaa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddae:	4620      	mov	r0, r4
 800ddb0:	4629      	mov	r1, r5
 800ddb2:	f000 fba9 	bl	800e508 <__ieee754_sqrt>
 800ddb6:	4b6e      	ldr	r3, [pc, #440]	@ (800df70 <__ieee754_asin+0x328>)
 800ddb8:	4682      	mov	sl, r0
 800ddba:	429e      	cmp	r6, r3
 800ddbc:	468b      	mov	fp, r1
 800ddbe:	f240 80d9 	bls.w	800df74 <__ieee754_asin+0x32c>
 800ddc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddca:	f7f2 fcaf 	bl	800072c <__aeabi_ddiv>
 800ddce:	4652      	mov	r2, sl
 800ddd0:	465b      	mov	r3, fp
 800ddd2:	f7f2 fb81 	bl	80004d8 <__aeabi_dmul>
 800ddd6:	4652      	mov	r2, sl
 800ddd8:	465b      	mov	r3, fp
 800ddda:	f7f2 f9c7 	bl	800016c <__adddf3>
 800ddde:	4602      	mov	r2, r0
 800dde0:	460b      	mov	r3, r1
 800dde2:	f7f2 f9c3 	bl	800016c <__adddf3>
 800dde6:	a346      	add	r3, pc, #280	@ (adr r3, 800df00 <__ieee754_asin+0x2b8>)
 800dde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddec:	f7f2 f9bc 	bl	8000168 <__aeabi_dsub>
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	460b      	mov	r3, r1
 800ddf4:	a140      	add	r1, pc, #256	@ (adr r1, 800def8 <__ieee754_asin+0x2b0>)
 800ddf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddfa:	f7f2 f9b5 	bl	8000168 <__aeabi_dsub>
 800ddfe:	9b01      	ldr	r3, [sp, #4]
 800de00:	4604      	mov	r4, r0
 800de02:	2b00      	cmp	r3, #0
 800de04:	bfdc      	itt	le
 800de06:	4602      	movle	r2, r0
 800de08:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800de0c:	460d      	mov	r5, r1
 800de0e:	bfdc      	itt	le
 800de10:	4614      	movle	r4, r2
 800de12:	461d      	movle	r5, r3
 800de14:	e748      	b.n	800dca8 <__ieee754_asin+0x60>
 800de16:	4602      	mov	r2, r0
 800de18:	460b      	mov	r3, r1
 800de1a:	f7f2 fb5d 	bl	80004d8 <__aeabi_dmul>
 800de1e:	a33c      	add	r3, pc, #240	@ (adr r3, 800df10 <__ieee754_asin+0x2c8>)
 800de20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de24:	4606      	mov	r6, r0
 800de26:	460f      	mov	r7, r1
 800de28:	f7f2 fb56 	bl	80004d8 <__aeabi_dmul>
 800de2c:	a33a      	add	r3, pc, #232	@ (adr r3, 800df18 <__ieee754_asin+0x2d0>)
 800de2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de32:	f7f2 f99b 	bl	800016c <__adddf3>
 800de36:	4632      	mov	r2, r6
 800de38:	463b      	mov	r3, r7
 800de3a:	f7f2 fb4d 	bl	80004d8 <__aeabi_dmul>
 800de3e:	a338      	add	r3, pc, #224	@ (adr r3, 800df20 <__ieee754_asin+0x2d8>)
 800de40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de44:	f7f2 f990 	bl	8000168 <__aeabi_dsub>
 800de48:	4632      	mov	r2, r6
 800de4a:	463b      	mov	r3, r7
 800de4c:	f7f2 fb44 	bl	80004d8 <__aeabi_dmul>
 800de50:	a335      	add	r3, pc, #212	@ (adr r3, 800df28 <__ieee754_asin+0x2e0>)
 800de52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de56:	f7f2 f989 	bl	800016c <__adddf3>
 800de5a:	4632      	mov	r2, r6
 800de5c:	463b      	mov	r3, r7
 800de5e:	f7f2 fb3b 	bl	80004d8 <__aeabi_dmul>
 800de62:	a333      	add	r3, pc, #204	@ (adr r3, 800df30 <__ieee754_asin+0x2e8>)
 800de64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de68:	f7f2 f97e 	bl	8000168 <__aeabi_dsub>
 800de6c:	4632      	mov	r2, r6
 800de6e:	463b      	mov	r3, r7
 800de70:	f7f2 fb32 	bl	80004d8 <__aeabi_dmul>
 800de74:	a330      	add	r3, pc, #192	@ (adr r3, 800df38 <__ieee754_asin+0x2f0>)
 800de76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7a:	f7f2 f977 	bl	800016c <__adddf3>
 800de7e:	4632      	mov	r2, r6
 800de80:	463b      	mov	r3, r7
 800de82:	f7f2 fb29 	bl	80004d8 <__aeabi_dmul>
 800de86:	a32e      	add	r3, pc, #184	@ (adr r3, 800df40 <__ieee754_asin+0x2f8>)
 800de88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8c:	4680      	mov	r8, r0
 800de8e:	4689      	mov	r9, r1
 800de90:	4630      	mov	r0, r6
 800de92:	4639      	mov	r1, r7
 800de94:	f7f2 fb20 	bl	80004d8 <__aeabi_dmul>
 800de98:	a32b      	add	r3, pc, #172	@ (adr r3, 800df48 <__ieee754_asin+0x300>)
 800de9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9e:	f7f2 f963 	bl	8000168 <__aeabi_dsub>
 800dea2:	4632      	mov	r2, r6
 800dea4:	463b      	mov	r3, r7
 800dea6:	f7f2 fb17 	bl	80004d8 <__aeabi_dmul>
 800deaa:	a329      	add	r3, pc, #164	@ (adr r3, 800df50 <__ieee754_asin+0x308>)
 800deac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb0:	f7f2 f95c 	bl	800016c <__adddf3>
 800deb4:	4632      	mov	r2, r6
 800deb6:	463b      	mov	r3, r7
 800deb8:	f7f2 fb0e 	bl	80004d8 <__aeabi_dmul>
 800debc:	a326      	add	r3, pc, #152	@ (adr r3, 800df58 <__ieee754_asin+0x310>)
 800debe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec2:	f7f2 f951 	bl	8000168 <__aeabi_dsub>
 800dec6:	4632      	mov	r2, r6
 800dec8:	463b      	mov	r3, r7
 800deca:	f7f2 fb05 	bl	80004d8 <__aeabi_dmul>
 800dece:	2200      	movs	r2, #0
 800ded0:	4b25      	ldr	r3, [pc, #148]	@ (800df68 <__ieee754_asin+0x320>)
 800ded2:	f7f2 f94b 	bl	800016c <__adddf3>
 800ded6:	4602      	mov	r2, r0
 800ded8:	460b      	mov	r3, r1
 800deda:	4640      	mov	r0, r8
 800dedc:	4649      	mov	r1, r9
 800dede:	f7f2 fc25 	bl	800072c <__aeabi_ddiv>
 800dee2:	4622      	mov	r2, r4
 800dee4:	462b      	mov	r3, r5
 800dee6:	f7f2 faf7 	bl	80004d8 <__aeabi_dmul>
 800deea:	4602      	mov	r2, r0
 800deec:	460b      	mov	r3, r1
 800deee:	4620      	mov	r0, r4
 800def0:	4629      	mov	r1, r5
 800def2:	e6cc      	b.n	800dc8e <__ieee754_asin+0x46>
 800def4:	f3af 8000 	nop.w
 800def8:	54442d18 	.word	0x54442d18
 800defc:	3ff921fb 	.word	0x3ff921fb
 800df00:	33145c07 	.word	0x33145c07
 800df04:	3c91a626 	.word	0x3c91a626
 800df08:	8800759c 	.word	0x8800759c
 800df0c:	7e37e43c 	.word	0x7e37e43c
 800df10:	0dfdf709 	.word	0x0dfdf709
 800df14:	3f023de1 	.word	0x3f023de1
 800df18:	7501b288 	.word	0x7501b288
 800df1c:	3f49efe0 	.word	0x3f49efe0
 800df20:	b5688f3b 	.word	0xb5688f3b
 800df24:	3fa48228 	.word	0x3fa48228
 800df28:	0e884455 	.word	0x0e884455
 800df2c:	3fc9c155 	.word	0x3fc9c155
 800df30:	03eb6f7d 	.word	0x03eb6f7d
 800df34:	3fd4d612 	.word	0x3fd4d612
 800df38:	55555555 	.word	0x55555555
 800df3c:	3fc55555 	.word	0x3fc55555
 800df40:	b12e9282 	.word	0xb12e9282
 800df44:	3fb3b8c5 	.word	0x3fb3b8c5
 800df48:	1b8d0159 	.word	0x1b8d0159
 800df4c:	3fe6066c 	.word	0x3fe6066c
 800df50:	9c598ac8 	.word	0x9c598ac8
 800df54:	40002ae5 	.word	0x40002ae5
 800df58:	1c8a2d4b 	.word	0x1c8a2d4b
 800df5c:	40033a27 	.word	0x40033a27
 800df60:	3fefffff 	.word	0x3fefffff
 800df64:	3fdfffff 	.word	0x3fdfffff
 800df68:	3ff00000 	.word	0x3ff00000
 800df6c:	3fe00000 	.word	0x3fe00000
 800df70:	3fef3332 	.word	0x3fef3332
 800df74:	4602      	mov	r2, r0
 800df76:	460b      	mov	r3, r1
 800df78:	f7f2 f8f8 	bl	800016c <__adddf3>
 800df7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df80:	4606      	mov	r6, r0
 800df82:	460f      	mov	r7, r1
 800df84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df88:	f7f2 fbd0 	bl	800072c <__aeabi_ddiv>
 800df8c:	4602      	mov	r2, r0
 800df8e:	460b      	mov	r3, r1
 800df90:	4630      	mov	r0, r6
 800df92:	4639      	mov	r1, r7
 800df94:	f7f2 faa0 	bl	80004d8 <__aeabi_dmul>
 800df98:	f04f 0800 	mov.w	r8, #0
 800df9c:	4606      	mov	r6, r0
 800df9e:	460f      	mov	r7, r1
 800dfa0:	4642      	mov	r2, r8
 800dfa2:	465b      	mov	r3, fp
 800dfa4:	4640      	mov	r0, r8
 800dfa6:	4659      	mov	r1, fp
 800dfa8:	f7f2 fa96 	bl	80004d8 <__aeabi_dmul>
 800dfac:	4602      	mov	r2, r0
 800dfae:	460b      	mov	r3, r1
 800dfb0:	4620      	mov	r0, r4
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	f7f2 f8d8 	bl	8000168 <__aeabi_dsub>
 800dfb8:	4642      	mov	r2, r8
 800dfba:	4604      	mov	r4, r0
 800dfbc:	460d      	mov	r5, r1
 800dfbe:	465b      	mov	r3, fp
 800dfc0:	4650      	mov	r0, sl
 800dfc2:	4659      	mov	r1, fp
 800dfc4:	f7f2 f8d2 	bl	800016c <__adddf3>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	4620      	mov	r0, r4
 800dfce:	4629      	mov	r1, r5
 800dfd0:	f7f2 fbac 	bl	800072c <__aeabi_ddiv>
 800dfd4:	4602      	mov	r2, r0
 800dfd6:	460b      	mov	r3, r1
 800dfd8:	f7f2 f8c8 	bl	800016c <__adddf3>
 800dfdc:	4602      	mov	r2, r0
 800dfde:	460b      	mov	r3, r1
 800dfe0:	a113      	add	r1, pc, #76	@ (adr r1, 800e030 <__ieee754_asin+0x3e8>)
 800dfe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfe6:	f7f2 f8bf 	bl	8000168 <__aeabi_dsub>
 800dfea:	4602      	mov	r2, r0
 800dfec:	460b      	mov	r3, r1
 800dfee:	4630      	mov	r0, r6
 800dff0:	4639      	mov	r1, r7
 800dff2:	f7f2 f8b9 	bl	8000168 <__aeabi_dsub>
 800dff6:	4642      	mov	r2, r8
 800dff8:	4604      	mov	r4, r0
 800dffa:	460d      	mov	r5, r1
 800dffc:	465b      	mov	r3, fp
 800dffe:	4640      	mov	r0, r8
 800e000:	4659      	mov	r1, fp
 800e002:	f7f2 f8b3 	bl	800016c <__adddf3>
 800e006:	4602      	mov	r2, r0
 800e008:	460b      	mov	r3, r1
 800e00a:	a10b      	add	r1, pc, #44	@ (adr r1, 800e038 <__ieee754_asin+0x3f0>)
 800e00c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e010:	f7f2 f8aa 	bl	8000168 <__aeabi_dsub>
 800e014:	4602      	mov	r2, r0
 800e016:	460b      	mov	r3, r1
 800e018:	4620      	mov	r0, r4
 800e01a:	4629      	mov	r1, r5
 800e01c:	f7f2 f8a4 	bl	8000168 <__aeabi_dsub>
 800e020:	4602      	mov	r2, r0
 800e022:	460b      	mov	r3, r1
 800e024:	a104      	add	r1, pc, #16	@ (adr r1, 800e038 <__ieee754_asin+0x3f0>)
 800e026:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e02a:	e6e6      	b.n	800ddfa <__ieee754_asin+0x1b2>
 800e02c:	f3af 8000 	nop.w
 800e030:	33145c07 	.word	0x33145c07
 800e034:	3c91a626 	.word	0x3c91a626
 800e038:	54442d18 	.word	0x54442d18
 800e03c:	3fe921fb 	.word	0x3fe921fb

0800e040 <__ieee754_atan2>:
 800e040:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e044:	4617      	mov	r7, r2
 800e046:	4690      	mov	r8, r2
 800e048:	4699      	mov	r9, r3
 800e04a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e04e:	427b      	negs	r3, r7
 800e050:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800e1d8 <__ieee754_atan2+0x198>
 800e054:	433b      	orrs	r3, r7
 800e056:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e05a:	4553      	cmp	r3, sl
 800e05c:	4604      	mov	r4, r0
 800e05e:	460d      	mov	r5, r1
 800e060:	d809      	bhi.n	800e076 <__ieee754_atan2+0x36>
 800e062:	4246      	negs	r6, r0
 800e064:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e068:	4306      	orrs	r6, r0
 800e06a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800e06e:	4556      	cmp	r6, sl
 800e070:	468e      	mov	lr, r1
 800e072:	4683      	mov	fp, r0
 800e074:	d908      	bls.n	800e088 <__ieee754_atan2+0x48>
 800e076:	4642      	mov	r2, r8
 800e078:	464b      	mov	r3, r9
 800e07a:	4620      	mov	r0, r4
 800e07c:	4629      	mov	r1, r5
 800e07e:	f7f2 f875 	bl	800016c <__adddf3>
 800e082:	4604      	mov	r4, r0
 800e084:	460d      	mov	r5, r1
 800e086:	e016      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e088:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800e08c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800e090:	433e      	orrs	r6, r7
 800e092:	d103      	bne.n	800e09c <__ieee754_atan2+0x5c>
 800e094:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e098:	f000 b8a6 	b.w	800e1e8 <atan>
 800e09c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800e0a0:	f006 0602 	and.w	r6, r6, #2
 800e0a4:	ea53 0b0b 	orrs.w	fp, r3, fp
 800e0a8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800e0ac:	d107      	bne.n	800e0be <__ieee754_atan2+0x7e>
 800e0ae:	2e02      	cmp	r6, #2
 800e0b0:	d064      	beq.n	800e17c <__ieee754_atan2+0x13c>
 800e0b2:	2e03      	cmp	r6, #3
 800e0b4:	d066      	beq.n	800e184 <__ieee754_atan2+0x144>
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	4629      	mov	r1, r5
 800e0ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0be:	4317      	orrs	r7, r2
 800e0c0:	d106      	bne.n	800e0d0 <__ieee754_atan2+0x90>
 800e0c2:	f1be 0f00 	cmp.w	lr, #0
 800e0c6:	da68      	bge.n	800e19a <__ieee754_atan2+0x15a>
 800e0c8:	a537      	add	r5, pc, #220	@ (adr r5, 800e1a8 <__ieee754_atan2+0x168>)
 800e0ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e0ce:	e7f2      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e0d0:	4552      	cmp	r2, sl
 800e0d2:	d10f      	bne.n	800e0f4 <__ieee754_atan2+0xb4>
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	f106 36ff 	add.w	r6, r6, #4294967295
 800e0da:	d107      	bne.n	800e0ec <__ieee754_atan2+0xac>
 800e0dc:	2e02      	cmp	r6, #2
 800e0de:	d855      	bhi.n	800e18c <__ieee754_atan2+0x14c>
 800e0e0:	4b3e      	ldr	r3, [pc, #248]	@ (800e1dc <__ieee754_atan2+0x19c>)
 800e0e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e0e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e0ea:	e7e4      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e0ec:	2e02      	cmp	r6, #2
 800e0ee:	d851      	bhi.n	800e194 <__ieee754_atan2+0x154>
 800e0f0:	4b3b      	ldr	r3, [pc, #236]	@ (800e1e0 <__ieee754_atan2+0x1a0>)
 800e0f2:	e7f6      	b.n	800e0e2 <__ieee754_atan2+0xa2>
 800e0f4:	4553      	cmp	r3, sl
 800e0f6:	d0e4      	beq.n	800e0c2 <__ieee754_atan2+0x82>
 800e0f8:	1a9b      	subs	r3, r3, r2
 800e0fa:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e0fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e102:	da21      	bge.n	800e148 <__ieee754_atan2+0x108>
 800e104:	f1b9 0f00 	cmp.w	r9, #0
 800e108:	da01      	bge.n	800e10e <__ieee754_atan2+0xce>
 800e10a:	323c      	adds	r2, #60	@ 0x3c
 800e10c:	db20      	blt.n	800e150 <__ieee754_atan2+0x110>
 800e10e:	4642      	mov	r2, r8
 800e110:	464b      	mov	r3, r9
 800e112:	4620      	mov	r0, r4
 800e114:	4629      	mov	r1, r5
 800e116:	f7f2 fb09 	bl	800072c <__aeabi_ddiv>
 800e11a:	f7ff fd8f 	bl	800dc3c <fabs>
 800e11e:	f000 f863 	bl	800e1e8 <atan>
 800e122:	4604      	mov	r4, r0
 800e124:	460d      	mov	r5, r1
 800e126:	2e01      	cmp	r6, #1
 800e128:	d015      	beq.n	800e156 <__ieee754_atan2+0x116>
 800e12a:	2e02      	cmp	r6, #2
 800e12c:	d017      	beq.n	800e15e <__ieee754_atan2+0x11e>
 800e12e:	2e00      	cmp	r6, #0
 800e130:	d0c1      	beq.n	800e0b6 <__ieee754_atan2+0x76>
 800e132:	a31f      	add	r3, pc, #124	@ (adr r3, 800e1b0 <__ieee754_atan2+0x170>)
 800e134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e138:	4620      	mov	r0, r4
 800e13a:	4629      	mov	r1, r5
 800e13c:	f7f2 f814 	bl	8000168 <__aeabi_dsub>
 800e140:	a31d      	add	r3, pc, #116	@ (adr r3, 800e1b8 <__ieee754_atan2+0x178>)
 800e142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e146:	e016      	b.n	800e176 <__ieee754_atan2+0x136>
 800e148:	a51d      	add	r5, pc, #116	@ (adr r5, 800e1c0 <__ieee754_atan2+0x180>)
 800e14a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e14e:	e7ea      	b.n	800e126 <__ieee754_atan2+0xe6>
 800e150:	2400      	movs	r4, #0
 800e152:	2500      	movs	r5, #0
 800e154:	e7e7      	b.n	800e126 <__ieee754_atan2+0xe6>
 800e156:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800e15a:	461d      	mov	r5, r3
 800e15c:	e7ab      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e15e:	a314      	add	r3, pc, #80	@ (adr r3, 800e1b0 <__ieee754_atan2+0x170>)
 800e160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e164:	4620      	mov	r0, r4
 800e166:	4629      	mov	r1, r5
 800e168:	f7f1 fffe 	bl	8000168 <__aeabi_dsub>
 800e16c:	4602      	mov	r2, r0
 800e16e:	460b      	mov	r3, r1
 800e170:	a111      	add	r1, pc, #68	@ (adr r1, 800e1b8 <__ieee754_atan2+0x178>)
 800e172:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e176:	f7f1 fff7 	bl	8000168 <__aeabi_dsub>
 800e17a:	e782      	b.n	800e082 <__ieee754_atan2+0x42>
 800e17c:	a50e      	add	r5, pc, #56	@ (adr r5, 800e1b8 <__ieee754_atan2+0x178>)
 800e17e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e182:	e798      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e184:	a510      	add	r5, pc, #64	@ (adr r5, 800e1c8 <__ieee754_atan2+0x188>)
 800e186:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e18a:	e794      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e18c:	a510      	add	r5, pc, #64	@ (adr r5, 800e1d0 <__ieee754_atan2+0x190>)
 800e18e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e192:	e790      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e194:	2400      	movs	r4, #0
 800e196:	2500      	movs	r5, #0
 800e198:	e78d      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e19a:	a509      	add	r5, pc, #36	@ (adr r5, 800e1c0 <__ieee754_atan2+0x180>)
 800e19c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e1a0:	e789      	b.n	800e0b6 <__ieee754_atan2+0x76>
 800e1a2:	bf00      	nop
 800e1a4:	f3af 8000 	nop.w
 800e1a8:	54442d18 	.word	0x54442d18
 800e1ac:	bff921fb 	.word	0xbff921fb
 800e1b0:	33145c07 	.word	0x33145c07
 800e1b4:	3ca1a626 	.word	0x3ca1a626
 800e1b8:	54442d18 	.word	0x54442d18
 800e1bc:	400921fb 	.word	0x400921fb
 800e1c0:	54442d18 	.word	0x54442d18
 800e1c4:	3ff921fb 	.word	0x3ff921fb
 800e1c8:	54442d18 	.word	0x54442d18
 800e1cc:	c00921fb 	.word	0xc00921fb
 800e1d0:	54442d18 	.word	0x54442d18
 800e1d4:	3fe921fb 	.word	0x3fe921fb
 800e1d8:	7ff00000 	.word	0x7ff00000
 800e1dc:	0800f7e0 	.word	0x0800f7e0
 800e1e0:	0800f7c8 	.word	0x0800f7c8
 800e1e4:	00000000 	.word	0x00000000

0800e1e8 <atan>:
 800e1e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ec:	4bbc      	ldr	r3, [pc, #752]	@ (800e4e0 <atan+0x2f8>)
 800e1ee:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800e1f2:	429e      	cmp	r6, r3
 800e1f4:	4604      	mov	r4, r0
 800e1f6:	460d      	mov	r5, r1
 800e1f8:	468b      	mov	fp, r1
 800e1fa:	d918      	bls.n	800e22e <atan+0x46>
 800e1fc:	4bb9      	ldr	r3, [pc, #740]	@ (800e4e4 <atan+0x2fc>)
 800e1fe:	429e      	cmp	r6, r3
 800e200:	d801      	bhi.n	800e206 <atan+0x1e>
 800e202:	d109      	bne.n	800e218 <atan+0x30>
 800e204:	b140      	cbz	r0, 800e218 <atan+0x30>
 800e206:	4622      	mov	r2, r4
 800e208:	462b      	mov	r3, r5
 800e20a:	4620      	mov	r0, r4
 800e20c:	4629      	mov	r1, r5
 800e20e:	f7f1 ffad 	bl	800016c <__adddf3>
 800e212:	4604      	mov	r4, r0
 800e214:	460d      	mov	r5, r1
 800e216:	e006      	b.n	800e226 <atan+0x3e>
 800e218:	f1bb 0f00 	cmp.w	fp, #0
 800e21c:	f340 8123 	ble.w	800e466 <atan+0x27e>
 800e220:	a593      	add	r5, pc, #588	@ (adr r5, 800e470 <atan+0x288>)
 800e222:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e226:	4620      	mov	r0, r4
 800e228:	4629      	mov	r1, r5
 800e22a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e22e:	4bae      	ldr	r3, [pc, #696]	@ (800e4e8 <atan+0x300>)
 800e230:	429e      	cmp	r6, r3
 800e232:	d811      	bhi.n	800e258 <atan+0x70>
 800e234:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e238:	429e      	cmp	r6, r3
 800e23a:	d80a      	bhi.n	800e252 <atan+0x6a>
 800e23c:	a38e      	add	r3, pc, #568	@ (adr r3, 800e478 <atan+0x290>)
 800e23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e242:	f7f1 ff93 	bl	800016c <__adddf3>
 800e246:	2200      	movs	r2, #0
 800e248:	4ba8      	ldr	r3, [pc, #672]	@ (800e4ec <atan+0x304>)
 800e24a:	f7f2 fbd5 	bl	80009f8 <__aeabi_dcmpgt>
 800e24e:	2800      	cmp	r0, #0
 800e250:	d1e9      	bne.n	800e226 <atan+0x3e>
 800e252:	f04f 3aff 	mov.w	sl, #4294967295
 800e256:	e027      	b.n	800e2a8 <atan+0xc0>
 800e258:	f7ff fcf0 	bl	800dc3c <fabs>
 800e25c:	4ba4      	ldr	r3, [pc, #656]	@ (800e4f0 <atan+0x308>)
 800e25e:	4604      	mov	r4, r0
 800e260:	429e      	cmp	r6, r3
 800e262:	460d      	mov	r5, r1
 800e264:	f200 80b8 	bhi.w	800e3d8 <atan+0x1f0>
 800e268:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e26c:	429e      	cmp	r6, r3
 800e26e:	f200 809c 	bhi.w	800e3aa <atan+0x1c2>
 800e272:	4602      	mov	r2, r0
 800e274:	460b      	mov	r3, r1
 800e276:	f7f1 ff79 	bl	800016c <__adddf3>
 800e27a:	2200      	movs	r2, #0
 800e27c:	4b9b      	ldr	r3, [pc, #620]	@ (800e4ec <atan+0x304>)
 800e27e:	f7f1 ff73 	bl	8000168 <__aeabi_dsub>
 800e282:	2200      	movs	r2, #0
 800e284:	4606      	mov	r6, r0
 800e286:	460f      	mov	r7, r1
 800e288:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e28c:	4620      	mov	r0, r4
 800e28e:	4629      	mov	r1, r5
 800e290:	f7f1 ff6c 	bl	800016c <__adddf3>
 800e294:	4602      	mov	r2, r0
 800e296:	460b      	mov	r3, r1
 800e298:	4630      	mov	r0, r6
 800e29a:	4639      	mov	r1, r7
 800e29c:	f7f2 fa46 	bl	800072c <__aeabi_ddiv>
 800e2a0:	f04f 0a00 	mov.w	sl, #0
 800e2a4:	4604      	mov	r4, r0
 800e2a6:	460d      	mov	r5, r1
 800e2a8:	4622      	mov	r2, r4
 800e2aa:	462b      	mov	r3, r5
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	f7f2 f912 	bl	80004d8 <__aeabi_dmul>
 800e2b4:	4602      	mov	r2, r0
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	4680      	mov	r8, r0
 800e2ba:	4689      	mov	r9, r1
 800e2bc:	f7f2 f90c 	bl	80004d8 <__aeabi_dmul>
 800e2c0:	a36f      	add	r3, pc, #444	@ (adr r3, 800e480 <atan+0x298>)
 800e2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c6:	4606      	mov	r6, r0
 800e2c8:	460f      	mov	r7, r1
 800e2ca:	f7f2 f905 	bl	80004d8 <__aeabi_dmul>
 800e2ce:	a36e      	add	r3, pc, #440	@ (adr r3, 800e488 <atan+0x2a0>)
 800e2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d4:	f7f1 ff4a 	bl	800016c <__adddf3>
 800e2d8:	4632      	mov	r2, r6
 800e2da:	463b      	mov	r3, r7
 800e2dc:	f7f2 f8fc 	bl	80004d8 <__aeabi_dmul>
 800e2e0:	a36b      	add	r3, pc, #428	@ (adr r3, 800e490 <atan+0x2a8>)
 800e2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e6:	f7f1 ff41 	bl	800016c <__adddf3>
 800e2ea:	4632      	mov	r2, r6
 800e2ec:	463b      	mov	r3, r7
 800e2ee:	f7f2 f8f3 	bl	80004d8 <__aeabi_dmul>
 800e2f2:	a369      	add	r3, pc, #420	@ (adr r3, 800e498 <atan+0x2b0>)
 800e2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f8:	f7f1 ff38 	bl	800016c <__adddf3>
 800e2fc:	4632      	mov	r2, r6
 800e2fe:	463b      	mov	r3, r7
 800e300:	f7f2 f8ea 	bl	80004d8 <__aeabi_dmul>
 800e304:	a366      	add	r3, pc, #408	@ (adr r3, 800e4a0 <atan+0x2b8>)
 800e306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e30a:	f7f1 ff2f 	bl	800016c <__adddf3>
 800e30e:	4632      	mov	r2, r6
 800e310:	463b      	mov	r3, r7
 800e312:	f7f2 f8e1 	bl	80004d8 <__aeabi_dmul>
 800e316:	a364      	add	r3, pc, #400	@ (adr r3, 800e4a8 <atan+0x2c0>)
 800e318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e31c:	f7f1 ff26 	bl	800016c <__adddf3>
 800e320:	4642      	mov	r2, r8
 800e322:	464b      	mov	r3, r9
 800e324:	f7f2 f8d8 	bl	80004d8 <__aeabi_dmul>
 800e328:	a361      	add	r3, pc, #388	@ (adr r3, 800e4b0 <atan+0x2c8>)
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	4680      	mov	r8, r0
 800e330:	4689      	mov	r9, r1
 800e332:	4630      	mov	r0, r6
 800e334:	4639      	mov	r1, r7
 800e336:	f7f2 f8cf 	bl	80004d8 <__aeabi_dmul>
 800e33a:	a35f      	add	r3, pc, #380	@ (adr r3, 800e4b8 <atan+0x2d0>)
 800e33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e340:	f7f1 ff12 	bl	8000168 <__aeabi_dsub>
 800e344:	4632      	mov	r2, r6
 800e346:	463b      	mov	r3, r7
 800e348:	f7f2 f8c6 	bl	80004d8 <__aeabi_dmul>
 800e34c:	a35c      	add	r3, pc, #368	@ (adr r3, 800e4c0 <atan+0x2d8>)
 800e34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e352:	f7f1 ff09 	bl	8000168 <__aeabi_dsub>
 800e356:	4632      	mov	r2, r6
 800e358:	463b      	mov	r3, r7
 800e35a:	f7f2 f8bd 	bl	80004d8 <__aeabi_dmul>
 800e35e:	a35a      	add	r3, pc, #360	@ (adr r3, 800e4c8 <atan+0x2e0>)
 800e360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e364:	f7f1 ff00 	bl	8000168 <__aeabi_dsub>
 800e368:	4632      	mov	r2, r6
 800e36a:	463b      	mov	r3, r7
 800e36c:	f7f2 f8b4 	bl	80004d8 <__aeabi_dmul>
 800e370:	a357      	add	r3, pc, #348	@ (adr r3, 800e4d0 <atan+0x2e8>)
 800e372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e376:	f7f1 fef7 	bl	8000168 <__aeabi_dsub>
 800e37a:	4632      	mov	r2, r6
 800e37c:	463b      	mov	r3, r7
 800e37e:	f7f2 f8ab 	bl	80004d8 <__aeabi_dmul>
 800e382:	4602      	mov	r2, r0
 800e384:	460b      	mov	r3, r1
 800e386:	4640      	mov	r0, r8
 800e388:	4649      	mov	r1, r9
 800e38a:	f7f1 feef 	bl	800016c <__adddf3>
 800e38e:	4622      	mov	r2, r4
 800e390:	462b      	mov	r3, r5
 800e392:	f7f2 f8a1 	bl	80004d8 <__aeabi_dmul>
 800e396:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e39a:	4602      	mov	r2, r0
 800e39c:	460b      	mov	r3, r1
 800e39e:	d144      	bne.n	800e42a <atan+0x242>
 800e3a0:	4620      	mov	r0, r4
 800e3a2:	4629      	mov	r1, r5
 800e3a4:	f7f1 fee0 	bl	8000168 <__aeabi_dsub>
 800e3a8:	e733      	b.n	800e212 <atan+0x2a>
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	4b4f      	ldr	r3, [pc, #316]	@ (800e4ec <atan+0x304>)
 800e3ae:	f7f1 fedb 	bl	8000168 <__aeabi_dsub>
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	4606      	mov	r6, r0
 800e3b6:	460f      	mov	r7, r1
 800e3b8:	4620      	mov	r0, r4
 800e3ba:	4629      	mov	r1, r5
 800e3bc:	4b4b      	ldr	r3, [pc, #300]	@ (800e4ec <atan+0x304>)
 800e3be:	f7f1 fed5 	bl	800016c <__adddf3>
 800e3c2:	4602      	mov	r2, r0
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	4630      	mov	r0, r6
 800e3c8:	4639      	mov	r1, r7
 800e3ca:	f7f2 f9af 	bl	800072c <__aeabi_ddiv>
 800e3ce:	f04f 0a01 	mov.w	sl, #1
 800e3d2:	4604      	mov	r4, r0
 800e3d4:	460d      	mov	r5, r1
 800e3d6:	e767      	b.n	800e2a8 <atan+0xc0>
 800e3d8:	4b46      	ldr	r3, [pc, #280]	@ (800e4f4 <atan+0x30c>)
 800e3da:	429e      	cmp	r6, r3
 800e3dc:	d21a      	bcs.n	800e414 <atan+0x22c>
 800e3de:	2200      	movs	r2, #0
 800e3e0:	4b45      	ldr	r3, [pc, #276]	@ (800e4f8 <atan+0x310>)
 800e3e2:	f7f1 fec1 	bl	8000168 <__aeabi_dsub>
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	460f      	mov	r7, r1
 800e3ec:	4620      	mov	r0, r4
 800e3ee:	4629      	mov	r1, r5
 800e3f0:	4b41      	ldr	r3, [pc, #260]	@ (800e4f8 <atan+0x310>)
 800e3f2:	f7f2 f871 	bl	80004d8 <__aeabi_dmul>
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	4b3c      	ldr	r3, [pc, #240]	@ (800e4ec <atan+0x304>)
 800e3fa:	f7f1 feb7 	bl	800016c <__adddf3>
 800e3fe:	4602      	mov	r2, r0
 800e400:	460b      	mov	r3, r1
 800e402:	4630      	mov	r0, r6
 800e404:	4639      	mov	r1, r7
 800e406:	f7f2 f991 	bl	800072c <__aeabi_ddiv>
 800e40a:	f04f 0a02 	mov.w	sl, #2
 800e40e:	4604      	mov	r4, r0
 800e410:	460d      	mov	r5, r1
 800e412:	e749      	b.n	800e2a8 <atan+0xc0>
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	2000      	movs	r0, #0
 800e41a:	4938      	ldr	r1, [pc, #224]	@ (800e4fc <atan+0x314>)
 800e41c:	f7f2 f986 	bl	800072c <__aeabi_ddiv>
 800e420:	f04f 0a03 	mov.w	sl, #3
 800e424:	4604      	mov	r4, r0
 800e426:	460d      	mov	r5, r1
 800e428:	e73e      	b.n	800e2a8 <atan+0xc0>
 800e42a:	4b35      	ldr	r3, [pc, #212]	@ (800e500 <atan+0x318>)
 800e42c:	4e35      	ldr	r6, [pc, #212]	@ (800e504 <atan+0x31c>)
 800e42e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e436:	f7f1 fe97 	bl	8000168 <__aeabi_dsub>
 800e43a:	4622      	mov	r2, r4
 800e43c:	462b      	mov	r3, r5
 800e43e:	f7f1 fe93 	bl	8000168 <__aeabi_dsub>
 800e442:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e446:	4602      	mov	r2, r0
 800e448:	460b      	mov	r3, r1
 800e44a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e44e:	f7f1 fe8b 	bl	8000168 <__aeabi_dsub>
 800e452:	f1bb 0f00 	cmp.w	fp, #0
 800e456:	4604      	mov	r4, r0
 800e458:	460d      	mov	r5, r1
 800e45a:	f6bf aee4 	bge.w	800e226 <atan+0x3e>
 800e45e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e462:	461d      	mov	r5, r3
 800e464:	e6df      	b.n	800e226 <atan+0x3e>
 800e466:	a51c      	add	r5, pc, #112	@ (adr r5, 800e4d8 <atan+0x2f0>)
 800e468:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e46c:	e6db      	b.n	800e226 <atan+0x3e>
 800e46e:	bf00      	nop
 800e470:	54442d18 	.word	0x54442d18
 800e474:	3ff921fb 	.word	0x3ff921fb
 800e478:	8800759c 	.word	0x8800759c
 800e47c:	7e37e43c 	.word	0x7e37e43c
 800e480:	e322da11 	.word	0xe322da11
 800e484:	3f90ad3a 	.word	0x3f90ad3a
 800e488:	24760deb 	.word	0x24760deb
 800e48c:	3fa97b4b 	.word	0x3fa97b4b
 800e490:	a0d03d51 	.word	0xa0d03d51
 800e494:	3fb10d66 	.word	0x3fb10d66
 800e498:	c54c206e 	.word	0xc54c206e
 800e49c:	3fb745cd 	.word	0x3fb745cd
 800e4a0:	920083ff 	.word	0x920083ff
 800e4a4:	3fc24924 	.word	0x3fc24924
 800e4a8:	5555550d 	.word	0x5555550d
 800e4ac:	3fd55555 	.word	0x3fd55555
 800e4b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800e4b4:	bfa2b444 	.word	0xbfa2b444
 800e4b8:	52defd9a 	.word	0x52defd9a
 800e4bc:	3fadde2d 	.word	0x3fadde2d
 800e4c0:	af749a6d 	.word	0xaf749a6d
 800e4c4:	3fb3b0f2 	.word	0x3fb3b0f2
 800e4c8:	fe231671 	.word	0xfe231671
 800e4cc:	3fbc71c6 	.word	0x3fbc71c6
 800e4d0:	9998ebc4 	.word	0x9998ebc4
 800e4d4:	3fc99999 	.word	0x3fc99999
 800e4d8:	54442d18 	.word	0x54442d18
 800e4dc:	bff921fb 	.word	0xbff921fb
 800e4e0:	440fffff 	.word	0x440fffff
 800e4e4:	7ff00000 	.word	0x7ff00000
 800e4e8:	3fdbffff 	.word	0x3fdbffff
 800e4ec:	3ff00000 	.word	0x3ff00000
 800e4f0:	3ff2ffff 	.word	0x3ff2ffff
 800e4f4:	40038000 	.word	0x40038000
 800e4f8:	3ff80000 	.word	0x3ff80000
 800e4fc:	bff00000 	.word	0xbff00000
 800e500:	0800f7f8 	.word	0x0800f7f8
 800e504:	0800f818 	.word	0x0800f818

0800e508 <__ieee754_sqrt>:
 800e508:	4a67      	ldr	r2, [pc, #412]	@ (800e6a8 <__ieee754_sqrt+0x1a0>)
 800e50a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e50e:	438a      	bics	r2, r1
 800e510:	4606      	mov	r6, r0
 800e512:	460f      	mov	r7, r1
 800e514:	460b      	mov	r3, r1
 800e516:	4604      	mov	r4, r0
 800e518:	d10e      	bne.n	800e538 <__ieee754_sqrt+0x30>
 800e51a:	4602      	mov	r2, r0
 800e51c:	f7f1 ffdc 	bl	80004d8 <__aeabi_dmul>
 800e520:	4602      	mov	r2, r0
 800e522:	460b      	mov	r3, r1
 800e524:	4630      	mov	r0, r6
 800e526:	4639      	mov	r1, r7
 800e528:	f7f1 fe20 	bl	800016c <__adddf3>
 800e52c:	4606      	mov	r6, r0
 800e52e:	460f      	mov	r7, r1
 800e530:	4630      	mov	r0, r6
 800e532:	4639      	mov	r1, r7
 800e534:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e538:	2900      	cmp	r1, #0
 800e53a:	dc0c      	bgt.n	800e556 <__ieee754_sqrt+0x4e>
 800e53c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800e540:	4302      	orrs	r2, r0
 800e542:	d0f5      	beq.n	800e530 <__ieee754_sqrt+0x28>
 800e544:	b189      	cbz	r1, 800e56a <__ieee754_sqrt+0x62>
 800e546:	4602      	mov	r2, r0
 800e548:	f7f1 fe0e 	bl	8000168 <__aeabi_dsub>
 800e54c:	4602      	mov	r2, r0
 800e54e:	460b      	mov	r3, r1
 800e550:	f7f2 f8ec 	bl	800072c <__aeabi_ddiv>
 800e554:	e7ea      	b.n	800e52c <__ieee754_sqrt+0x24>
 800e556:	150a      	asrs	r2, r1, #20
 800e558:	d115      	bne.n	800e586 <__ieee754_sqrt+0x7e>
 800e55a:	2100      	movs	r1, #0
 800e55c:	e009      	b.n	800e572 <__ieee754_sqrt+0x6a>
 800e55e:	0ae3      	lsrs	r3, r4, #11
 800e560:	3a15      	subs	r2, #21
 800e562:	0564      	lsls	r4, r4, #21
 800e564:	2b00      	cmp	r3, #0
 800e566:	d0fa      	beq.n	800e55e <__ieee754_sqrt+0x56>
 800e568:	e7f7      	b.n	800e55a <__ieee754_sqrt+0x52>
 800e56a:	460a      	mov	r2, r1
 800e56c:	e7fa      	b.n	800e564 <__ieee754_sqrt+0x5c>
 800e56e:	005b      	lsls	r3, r3, #1
 800e570:	3101      	adds	r1, #1
 800e572:	02d8      	lsls	r0, r3, #11
 800e574:	d5fb      	bpl.n	800e56e <__ieee754_sqrt+0x66>
 800e576:	1e48      	subs	r0, r1, #1
 800e578:	1a12      	subs	r2, r2, r0
 800e57a:	f1c1 0020 	rsb	r0, r1, #32
 800e57e:	fa24 f000 	lsr.w	r0, r4, r0
 800e582:	4303      	orrs	r3, r0
 800e584:	408c      	lsls	r4, r1
 800e586:	2600      	movs	r6, #0
 800e588:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e58c:	2116      	movs	r1, #22
 800e58e:	07d2      	lsls	r2, r2, #31
 800e590:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800e594:	4632      	mov	r2, r6
 800e596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e59a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e59e:	bf5c      	itt	pl
 800e5a0:	005b      	lslpl	r3, r3, #1
 800e5a2:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800e5a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e5aa:	bf58      	it	pl
 800e5ac:	0064      	lslpl	r4, r4, #1
 800e5ae:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800e5b2:	107f      	asrs	r7, r7, #1
 800e5b4:	0064      	lsls	r4, r4, #1
 800e5b6:	1815      	adds	r5, r2, r0
 800e5b8:	429d      	cmp	r5, r3
 800e5ba:	bfde      	ittt	le
 800e5bc:	182a      	addle	r2, r5, r0
 800e5be:	1b5b      	suble	r3, r3, r5
 800e5c0:	1836      	addle	r6, r6, r0
 800e5c2:	0fe5      	lsrs	r5, r4, #31
 800e5c4:	3901      	subs	r1, #1
 800e5c6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e5ca:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e5ce:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800e5d2:	d1f0      	bne.n	800e5b6 <__ieee754_sqrt+0xae>
 800e5d4:	460d      	mov	r5, r1
 800e5d6:	f04f 0a20 	mov.w	sl, #32
 800e5da:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800e5de:	429a      	cmp	r2, r3
 800e5e0:	eb01 0c00 	add.w	ip, r1, r0
 800e5e4:	db02      	blt.n	800e5ec <__ieee754_sqrt+0xe4>
 800e5e6:	d113      	bne.n	800e610 <__ieee754_sqrt+0x108>
 800e5e8:	45a4      	cmp	ip, r4
 800e5ea:	d811      	bhi.n	800e610 <__ieee754_sqrt+0x108>
 800e5ec:	f1bc 0f00 	cmp.w	ip, #0
 800e5f0:	eb0c 0100 	add.w	r1, ip, r0
 800e5f4:	da42      	bge.n	800e67c <__ieee754_sqrt+0x174>
 800e5f6:	2900      	cmp	r1, #0
 800e5f8:	db40      	blt.n	800e67c <__ieee754_sqrt+0x174>
 800e5fa:	f102 0e01 	add.w	lr, r2, #1
 800e5fe:	1a9b      	subs	r3, r3, r2
 800e600:	4672      	mov	r2, lr
 800e602:	45a4      	cmp	ip, r4
 800e604:	bf88      	it	hi
 800e606:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e60a:	eba4 040c 	sub.w	r4, r4, ip
 800e60e:	4405      	add	r5, r0
 800e610:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800e614:	f1ba 0a01 	subs.w	sl, sl, #1
 800e618:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800e61c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e620:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800e624:	d1db      	bne.n	800e5de <__ieee754_sqrt+0xd6>
 800e626:	431c      	orrs	r4, r3
 800e628:	d01a      	beq.n	800e660 <__ieee754_sqrt+0x158>
 800e62a:	4c20      	ldr	r4, [pc, #128]	@ (800e6ac <__ieee754_sqrt+0x1a4>)
 800e62c:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800e6b0 <__ieee754_sqrt+0x1a8>
 800e630:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e634:	e9db 2300 	ldrd	r2, r3, [fp]
 800e638:	f7f1 fd96 	bl	8000168 <__aeabi_dsub>
 800e63c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e640:	4602      	mov	r2, r0
 800e642:	460b      	mov	r3, r1
 800e644:	4640      	mov	r0, r8
 800e646:	4649      	mov	r1, r9
 800e648:	f7f2 f9c2 	bl	80009d0 <__aeabi_dcmple>
 800e64c:	b140      	cbz	r0, 800e660 <__ieee754_sqrt+0x158>
 800e64e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e652:	e9db 2300 	ldrd	r2, r3, [fp]
 800e656:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e65a:	d111      	bne.n	800e680 <__ieee754_sqrt+0x178>
 800e65c:	4655      	mov	r5, sl
 800e65e:	3601      	adds	r6, #1
 800e660:	1072      	asrs	r2, r6, #1
 800e662:	086b      	lsrs	r3, r5, #1
 800e664:	07f1      	lsls	r1, r6, #31
 800e666:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800e66a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800e66e:	bf48      	it	mi
 800e670:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800e674:	4618      	mov	r0, r3
 800e676:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800e67a:	e757      	b.n	800e52c <__ieee754_sqrt+0x24>
 800e67c:	4696      	mov	lr, r2
 800e67e:	e7be      	b.n	800e5fe <__ieee754_sqrt+0xf6>
 800e680:	f7f1 fd74 	bl	800016c <__adddf3>
 800e684:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e688:	4602      	mov	r2, r0
 800e68a:	460b      	mov	r3, r1
 800e68c:	4640      	mov	r0, r8
 800e68e:	4649      	mov	r1, r9
 800e690:	f7f2 f994 	bl	80009bc <__aeabi_dcmplt>
 800e694:	b120      	cbz	r0, 800e6a0 <__ieee754_sqrt+0x198>
 800e696:	1ca8      	adds	r0, r5, #2
 800e698:	bf08      	it	eq
 800e69a:	3601      	addeq	r6, #1
 800e69c:	3502      	adds	r5, #2
 800e69e:	e7df      	b.n	800e660 <__ieee754_sqrt+0x158>
 800e6a0:	1c6b      	adds	r3, r5, #1
 800e6a2:	f023 0501 	bic.w	r5, r3, #1
 800e6a6:	e7db      	b.n	800e660 <__ieee754_sqrt+0x158>
 800e6a8:	7ff00000 	.word	0x7ff00000
 800e6ac:	20000228 	.word	0x20000228
 800e6b0:	20000220 	.word	0x20000220

0800e6b4 <_init>:
 800e6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6b6:	bf00      	nop
 800e6b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6ba:	bc08      	pop	{r3}
 800e6bc:	469e      	mov	lr, r3
 800e6be:	4770      	bx	lr

0800e6c0 <_fini>:
 800e6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c2:	bf00      	nop
 800e6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6c6:	bc08      	pop	{r3}
 800e6c8:	469e      	mov	lr, r3
 800e6ca:	4770      	bx	lr
