#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 19 19:53:38 2024
# Process ID: 8040
# Current directory: C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.runs/synth_1
# Command line: vivado.exe -log tt_um_DigitalClockTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tt_um_DigitalClockTop.tcl
# Log file: C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.runs/synth_1/tt_um_DigitalClockTop.vds
# Journal file: C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tt_um_DigitalClockTop.tcl -notrace
Command: synth_design -top tt_um_DigitalClockTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.160 ; gain = 97.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tt_um_DigitalClockTop' [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitalClock' [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/Digital_clock.v:5]
INFO: [Synth 8-6157] synthesizing module 'slow_clock' [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/slow_clock.v:9]
INFO: [Synth 8-6155] done synthesizing module 'slow_clock' (1#1) [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/slow_clock.v:9]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_SSG' [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/bcd_ssd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_SSG' (2#1) [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/bcd_ssd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DigitalClock' (3#1) [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/Digital_clock.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tt_um_DigitalClockTop' (4#1) [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3917] design tt_um_DigitalClockTop has port uio_out[7] driven by constant 0
WARNING: [Synth 8-3917] design tt_um_DigitalClockTop has port uio_out[6] driven by constant 0
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[5]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[4]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[3]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[2]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[1]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[0]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port ena
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 463.934 ; gain = 151.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.934 ; gain = 151.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 463.934 ; gain = 151.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc]
WARNING: [Vivado 12-584] No ports matched 'uio_oe[7]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[6]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[5]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[4]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[3]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[2]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[1]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uio_oe[0]'. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/constrs_1/new/consts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tt_um_DigitalClockTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tt_um_DigitalClockTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 801.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 801.840 ; gain = 489.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 801.840 ; gain = 489.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 801.840 ; gain = 489.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1hz" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1000hz" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 801.840 ; gain = 489.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               26 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slow_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DigitalClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 6     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element uut/uut/counter2_reg was removed.  [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/slow_clock.v:35]
WARNING: [Synth 8-6014] Unused sequential element uut/uut/clk_1000hz_reg was removed.  [C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.srcs/sources_1/new/slow_clock.v:39]
INFO: [Synth 8-5545] ROM "uut/uut/clk_1hz" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design tt_um_DigitalClockTop has port uio_out[7] driven by constant 0
WARNING: [Synth 8-3917] design tt_um_DigitalClockTop has port uio_out[6] driven by constant 0
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[5]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[4]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[3]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[2]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[1]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port uio_in[0]
WARNING: [Synth 8-3331] design tt_um_DigitalClockTop has unconnected port ena
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/min_left_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/sec_left_reg[3] )
INFO: [Synth 8-3886] merging instance 'uut/hour_left_reg[3]' (FDCE) to 'uut/hour_left_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/hour_left_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uut/sec_left_reg[3]) is unused and will be removed from module tt_um_DigitalClockTop.
WARNING: [Synth 8-3332] Sequential element (uut/min_left_reg[3]) is unused and will be removed from module tt_um_DigitalClockTop.
WARNING: [Synth 8-3332] Sequential element (uut/hour_left_reg[2]) is unused and will be removed from module tt_um_DigitalClockTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 801.840 ; gain = 489.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 803.312 ; gain = 491.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 803.535 ; gain = 491.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |    12|
|6     |LUT4   |    17|
|7     |LUT5   |    10|
|8     |LUT6   |    26|
|9     |FDCE   |    38|
|10    |FDRE   |    27|
|11    |IBUF   |    12|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   179|
|2     |  uut    |DigitalClock |   150|
|3     |    uut  |slow_clock   |    52|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 824.371 ; gain = 174.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 824.371 ; gain = 512.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 31 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 824.371 ; gain = 525.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/digitalclock/Alpa_Testing/Alpa_Testing.runs/synth_1/tt_um_DigitalClockTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tt_um_DigitalClockTop_utilization_synth.rpt -pb tt_um_DigitalClockTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 824.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 19:54:08 2024...
