
ByggernGR1_Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a8  00800200  000014be  00001552  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002a8  008002a8  000015fa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015fa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000218  00000000  00000000  00001656  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000167b  00000000  00000000  0000186e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000c15  00000000  00000000  00002ee9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001093  00000000  00000000  00003afe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000044c  00000000  00000000  00004b94  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005c6  00000000  00000000  00004fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000008e6  00000000  00000000  000055a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000178  00000000  00000000  00005e8c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	7f c1       	rjmp	.+766    	; 0x314 <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fb c2       	rjmp	.+1526   	; 0x694 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	65 03       	mulsu	r22, r21
      e6:	b7 03       	fmuls	r19, r23
      e8:	b7 03       	fmuls	r19, r23
      ea:	b7 03       	fmuls	r19, r23
      ec:	b7 03       	fmuls	r19, r23
      ee:	b7 03       	fmuls	r19, r23
      f0:	b7 03       	fmuls	r19, r23
      f2:	b7 03       	fmuls	r19, r23
      f4:	65 03       	mulsu	r22, r21
      f6:	b7 03       	fmuls	r19, r23
      f8:	b7 03       	fmuls	r19, r23
      fa:	b7 03       	fmuls	r19, r23
      fc:	b7 03       	fmuls	r19, r23
      fe:	b7 03       	fmuls	r19, r23
     100:	b7 03       	fmuls	r19, r23
     102:	b7 03       	fmuls	r19, r23
     104:	67 03       	mulsu	r22, r23
     106:	b7 03       	fmuls	r19, r23
     108:	b7 03       	fmuls	r19, r23
     10a:	b7 03       	fmuls	r19, r23
     10c:	b7 03       	fmuls	r19, r23
     10e:	b7 03       	fmuls	r19, r23
     110:	b7 03       	fmuls	r19, r23
     112:	b7 03       	fmuls	r19, r23
     114:	b7 03       	fmuls	r19, r23
     116:	b7 03       	fmuls	r19, r23
     118:	b7 03       	fmuls	r19, r23
     11a:	b7 03       	fmuls	r19, r23
     11c:	b7 03       	fmuls	r19, r23
     11e:	b7 03       	fmuls	r19, r23
     120:	b7 03       	fmuls	r19, r23
     122:	b7 03       	fmuls	r19, r23
     124:	67 03       	mulsu	r22, r23
     126:	b7 03       	fmuls	r19, r23
     128:	b7 03       	fmuls	r19, r23
     12a:	b7 03       	fmuls	r19, r23
     12c:	b7 03       	fmuls	r19, r23
     12e:	b7 03       	fmuls	r19, r23
     130:	b7 03       	fmuls	r19, r23
     132:	b7 03       	fmuls	r19, r23
     134:	b7 03       	fmuls	r19, r23
     136:	b7 03       	fmuls	r19, r23
     138:	b7 03       	fmuls	r19, r23
     13a:	b7 03       	fmuls	r19, r23
     13c:	b7 03       	fmuls	r19, r23
     13e:	b7 03       	fmuls	r19, r23
     140:	b7 03       	fmuls	r19, r23
     142:	b7 03       	fmuls	r19, r23
     144:	b3 03       	fmuls	r19, r19
     146:	b7 03       	fmuls	r19, r23
     148:	b7 03       	fmuls	r19, r23
     14a:	b7 03       	fmuls	r19, r23
     14c:	b7 03       	fmuls	r19, r23
     14e:	b7 03       	fmuls	r19, r23
     150:	b7 03       	fmuls	r19, r23
     152:	b7 03       	fmuls	r19, r23
     154:	90 03       	fmuls	r17, r16
     156:	b7 03       	fmuls	r19, r23
     158:	b7 03       	fmuls	r19, r23
     15a:	b7 03       	fmuls	r19, r23
     15c:	b7 03       	fmuls	r19, r23
     15e:	b7 03       	fmuls	r19, r23
     160:	b7 03       	fmuls	r19, r23
     162:	b7 03       	fmuls	r19, r23
     164:	b7 03       	fmuls	r19, r23
     166:	b7 03       	fmuls	r19, r23
     168:	b7 03       	fmuls	r19, r23
     16a:	b7 03       	fmuls	r19, r23
     16c:	b7 03       	fmuls	r19, r23
     16e:	b7 03       	fmuls	r19, r23
     170:	b7 03       	fmuls	r19, r23
     172:	b7 03       	fmuls	r19, r23
     174:	84 03       	fmuls	r16, r20
     176:	b7 03       	fmuls	r19, r23
     178:	b7 03       	fmuls	r19, r23
     17a:	b7 03       	fmuls	r19, r23
     17c:	b7 03       	fmuls	r19, r23
     17e:	b7 03       	fmuls	r19, r23
     180:	b7 03       	fmuls	r19, r23
     182:	b7 03       	fmuls	r19, r23
     184:	a2 03       	fmuls	r18, r18

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee eb       	ldi	r30, 0xBE	; 190
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3a       	cpi	r26, 0xA8	; 168
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 ea       	ldi	r26, 0xA8	; 168
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3b       	cpi	r26, 0xB9	; 185
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f9 d0       	rcall	.+498    	; 0x3b4 <main>
     1c2:	0c 94 5d 0a 	jmp	0x14ba	; 0x14ba <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <avr/io.h>

void adc_init(){
	
	//Set bit ADPS0, ADPS1 and ADPS2 in ADCSRA to set prescaler to 128:
	ADCSRA |= (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	81 60       	ori	r24, 0x01	; 1
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS1);
     1d2:	80 81       	ld	r24, Z
     1d4:	82 60       	ori	r24, 0x02	; 2
     1d6:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS2);
     1d8:	80 81       	ld	r24, Z
     1da:	84 60       	ori	r24, 0x04	; 4
     1dc:	80 83       	st	Z, r24
	
	//NOT SURE:
	ADMUX |= (1 << REFS0);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 64       	ori	r24, 0x40	; 64
     1e6:	8c 93       	st	X, r24
	
	//Set bit ADEN in ADC Control and status register ADCSRA to enable ADC:
	ADCSRA |= (1 << ADEN);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 68       	ori	r24, 0x80	; 128
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <can_init>:
		mcp_write(MCP_TXB0D0+i, message->data[i]);
	}
	
	
	mcp_requestSend(1);
}
     1f0:	cf 93       	push	r28
     1f2:	df 93       	push	r29
     1f4:	1f 92       	push	r1
     1f6:	cd b7       	in	r28, 0x3d	; 61
     1f8:	de b7       	in	r29, 0x3e	; 62
     1fa:	57 d1       	rcall	.+686    	; 0x4aa <mcp_init>
     1fc:	8e e0       	ldi	r24, 0x0E	; 14
     1fe:	29 d1       	rcall	.+594    	; 0x452 <mcp_read>
     200:	89 83       	std	Y+1, r24	; 0x01
     202:	44 e0       	ldi	r20, 0x04	; 4
     204:	60 e0       	ldi	r22, 0x00	; 0
     206:	80 e6       	ldi	r24, 0x60	; 96
     208:	31 d1       	rcall	.+610    	; 0x46c <mcp_bitModify>
     20a:	4f ef       	ldi	r20, 0xFF	; 255
     20c:	61 e0       	ldi	r22, 0x01	; 1
     20e:	8b e2       	ldi	r24, 0x2B	; 43
     210:	2d d1       	rcall	.+602    	; 0x46c <mcp_bitModify>
     212:	40 e0       	ldi	r20, 0x00	; 0
     214:	60 ee       	ldi	r22, 0xE0	; 224
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	29 d1       	rcall	.+594    	; 0x46c <mcp_bitModify>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	1a d1       	rcall	.+564    	; 0x452 <mcp_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	80 7e       	andi	r24, 0xE0	; 224
     224:	80 34       	cpi	r24, 0x40	; 64
     226:	41 f0       	breq	.+16     	; 0x238 <can_init+0x48>
     228:	80 38       	cpi	r24, 0x80	; 128
     22a:	51 f0       	breq	.+20     	; 0x240 <can_init+0x50>
     22c:	81 11       	cpse	r24, r1
     22e:	0b c0       	rjmp	.+22     	; 0x246 <can_init+0x56>
     230:	87 e0       	ldi	r24, 0x07	; 7
     232:	92 e0       	ldi	r25, 0x02	; 2
     234:	39 d5       	rcall	.+2674   	; 0xca8 <puts>
     236:	07 c0       	rjmp	.+14     	; 0x246 <can_init+0x56>
     238:	8f e1       	ldi	r24, 0x1F	; 31
     23a:	92 e0       	ldi	r25, 0x02	; 2
     23c:	35 d5       	rcall	.+2666   	; 0xca8 <puts>
     23e:	03 c0       	rjmp	.+6      	; 0x246 <can_init+0x56>
     240:	89 e3       	ldi	r24, 0x39	; 57
     242:	92 e0       	ldi	r25, 0x02	; 2
     244:	31 d5       	rcall	.+2658   	; 0xca8 <puts>
     246:	0f 90       	pop	r0
     248:	df 91       	pop	r29
     24a:	cf 91       	pop	r28
     24c:	08 95       	ret

0000024e <can_recieve>:

can_message can_recieve(){
     24e:	9f 92       	push	r9
     250:	af 92       	push	r10
     252:	bf 92       	push	r11
     254:	cf 92       	push	r12
     256:	df 92       	push	r13
     258:	ef 92       	push	r14
     25a:	ff 92       	push	r15
     25c:	0f 93       	push	r16
     25e:	1f 93       	push	r17
     260:	cf 93       	push	r28
     262:	df 93       	push	r29
     264:	cd b7       	in	r28, 0x3d	; 61
     266:	de b7       	in	r29, 0x3e	; 62
     268:	2c 97       	sbiw	r28, 0x0c	; 12
     26a:	0f b6       	in	r0, 0x3f	; 63
     26c:	f8 94       	cli
     26e:	de bf       	out	0x3e, r29	; 62
     270:	0f be       	out	0x3f, r0	; 63
     272:	cd bf       	out	0x3d, r28	; 61
     274:	7c 01       	movw	r14, r24
	can_message message;
	
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
     276:	8c e2       	ldi	r24, 0x2C	; 44
     278:	ec d0       	rcall	.+472    	; 0x452 <mcp_read>
     27a:	8c 87       	std	Y+12, r24	; 0x0c
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
     27c:	8e e0       	ldi	r24, 0x0E	; 14
     27e:	e9 d0       	rcall	.+466    	; 0x452 <mcp_read>
     280:	8c 70       	andi	r24, 0x0C	; 12
     282:	19 f1       	breq	.+70     	; 0x2ca <can_recieve+0x7c>
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
     284:	81 e6       	ldi	r24, 0x61	; 97
     286:	e5 d0       	rcall	.+458    	; 0x452 <mcp_read>
     288:	c8 2e       	mov	r12, r24
     28a:	82 e6       	ldi	r24, 0x62	; 98
     28c:	e2 d0       	rcall	.+452    	; 0x452 <mcp_read>
     28e:	d1 2c       	mov	r13, r1
     290:	dc 2c       	mov	r13, r12
     292:	cc 24       	eor	r12, r12
     294:	c8 2a       	or	r12, r24
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
     296:	85 e6       	ldi	r24, 0x65	; 101
     298:	dc d0       	rcall	.+440    	; 0x452 <mcp_read>
     29a:	8f 70       	andi	r24, 0x0F	; 15
     29c:	98 2e       	mov	r9, r24
		for(uint8_t i = 0; i < message.length; i++){
     29e:	c1 f0       	breq	.+48     	; 0x2d0 <can_recieve+0x82>
     2a0:	8e 01       	movw	r16, r28
     2a2:	0c 5f       	subi	r16, 0xFC	; 252
     2a4:	1f 4f       	sbci	r17, 0xFF	; 255
     2a6:	0f 2e       	mov	r0, r31
     2a8:	f6 e6       	ldi	r31, 0x66	; 102
     2aa:	af 2e       	mov	r10, r31
     2ac:	f0 2d       	mov	r31, r0
     2ae:	a8 0e       	add	r10, r24
     2b0:	0f 2e       	mov	r0, r31
     2b2:	f6 e6       	ldi	r31, 0x66	; 102
     2b4:	bf 2e       	mov	r11, r31
     2b6:	f0 2d       	mov	r31, r0
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
     2b8:	8b 2d       	mov	r24, r11
     2ba:	cb d0       	rcall	.+406    	; 0x452 <mcp_read>
     2bc:	f8 01       	movw	r30, r16
     2be:	81 93       	st	Z+, r24
     2c0:	8f 01       	movw	r16, r30
     2c2:	b3 94       	inc	r11
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
		for(uint8_t i = 0; i < message.length; i++){
     2c4:	ba 10       	cpse	r11, r10
     2c6:	f8 cf       	rjmp	.-16     	; 0x2b8 <can_recieve+0x6a>
     2c8:	03 c0       	rjmp	.+6      	; 0x2d0 <can_recieve+0x82>
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
		}
	}else{
		printf("No new message\n");
     2ca:	81 e5       	ldi	r24, 0x51	; 81
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	ec d4       	rcall	.+2520   	; 0xca8 <puts>
	}
	
	//on the MCP_CANINTF register, set bit 0 to value 0. E.g. mask 0B00000001, value 0
	mcp_bitModify(MCP_CANINTF, 1, 0);
     2d0:	40 e0       	ldi	r20, 0x00	; 0
     2d2:	61 e0       	ldi	r22, 0x01	; 1
     2d4:	8c e2       	ldi	r24, 0x2C	; 44
     2d6:	ca d0       	rcall	.+404    	; 0x46c <mcp_bitModify>
	
	return message;
     2d8:	da 82       	std	Y+2, r13	; 0x02
     2da:	c9 82       	std	Y+1, r12	; 0x01
     2dc:	9b 82       	std	Y+3, r9	; 0x03
     2de:	8b e0       	ldi	r24, 0x0B	; 11
     2e0:	fe 01       	movw	r30, r28
     2e2:	31 96       	adiw	r30, 0x01	; 1
     2e4:	d7 01       	movw	r26, r14
     2e6:	01 90       	ld	r0, Z+
     2e8:	0d 92       	st	X+, r0
     2ea:	8a 95       	dec	r24
     2ec:	e1 f7       	brne	.-8      	; 0x2e6 <can_recieve+0x98>
}
     2ee:	c7 01       	movw	r24, r14
     2f0:	2c 96       	adiw	r28, 0x0c	; 12
     2f2:	0f b6       	in	r0, 0x3f	; 63
     2f4:	f8 94       	cli
     2f6:	de bf       	out	0x3e, r29	; 62
     2f8:	0f be       	out	0x3f, r0	; 63
     2fa:	cd bf       	out	0x3d, r28	; 61
     2fc:	df 91       	pop	r29
     2fe:	cf 91       	pop	r28
     300:	1f 91       	pop	r17
     302:	0f 91       	pop	r16
     304:	ff 90       	pop	r15
     306:	ef 90       	pop	r14
     308:	df 90       	pop	r13
     30a:	cf 90       	pop	r12
     30c:	bf 90       	pop	r11
     30e:	af 90       	pop	r10
     310:	9f 90       	pop	r9
     312:	08 95       	ret

00000314 <__vector_5>:
#define F_CPU 16000000
#define BAUD 9600
#define BAUDRATE F_CPU/16/BAUD-1

//Interrupt service routine for MCP
ISR(INT4_vect){
     314:	1f 92       	push	r1
     316:	0f 92       	push	r0
     318:	0f b6       	in	r0, 0x3f	; 63
     31a:	0f 92       	push	r0
     31c:	11 24       	eor	r1, r1
     31e:	0b b6       	in	r0, 0x3b	; 59
     320:	0f 92       	push	r0
     322:	2f 93       	push	r18
     324:	3f 93       	push	r19
     326:	4f 93       	push	r20
     328:	5f 93       	push	r21
     32a:	6f 93       	push	r22
     32c:	7f 93       	push	r23
     32e:	8f 93       	push	r24
     330:	9f 93       	push	r25
     332:	af 93       	push	r26
     334:	bf 93       	push	r27
     336:	ef 93       	push	r30
     338:	ff 93       	push	r31
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
     342:	2b 97       	sbiw	r28, 0x0b	; 11
     344:	de bf       	out	0x3e, r29	; 62
     346:	cd bf       	out	0x3d, r28	; 61
	printf("Interrupt occurred...");
     348:	80 e6       	ldi	r24, 0x60	; 96
     34a:	92 e0       	ldi	r25, 0x02	; 2
     34c:	9f 93       	push	r25
     34e:	8f 93       	push	r24
     350:	9a d4       	rcall	.+2356   	; 0xc86 <printf>
	volatile can_message recMessage = can_recieve();
     352:	ce 01       	movw	r24, r28
     354:	01 96       	adiw	r24, 0x01	; 1
     356:	7b df       	rcall	.-266    	; 0x24e <can_recieve>
	printf("X: %d\n Y: %d \n",(recMessage.data[0]), (recMessage.data[1]));
     358:	9d 81       	ldd	r25, Y+5	; 0x05
     35a:	8c 81       	ldd	r24, Y+4	; 0x04
     35c:	1f 92       	push	r1
     35e:	9f 93       	push	r25
     360:	1f 92       	push	r1
     362:	8f 93       	push	r24
     364:	86 e7       	ldi	r24, 0x76	; 118
     366:	92 e0       	ldi	r25, 0x02	; 2
     368:	9f 93       	push	r25
     36a:	8f 93       	push	r24
     36c:	8c d4       	rcall	.+2328   	; 0xc86 <printf>
	servo_set(utilities_joyToServo(recMessage.data[0]));
     36e:	8c 81       	ldd	r24, Y+4	; 0x04
     370:	39 d2       	rcall	.+1138   	; 0x7e4 <utilities_joyToServo>
     372:	2d d1       	rcall	.+602    	; 0x5ce <servo_set>
     374:	0f b6       	in	r0, 0x3f	; 63
     376:	f8 94       	cli
     378:	de bf       	out	0x3e, r29	; 62
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	cd bf       	out	0x3d, r28	; 61
}
     37e:	2b 96       	adiw	r28, 0x0b	; 11
     380:	0f b6       	in	r0, 0x3f	; 63
     382:	f8 94       	cli
     384:	de bf       	out	0x3e, r29	; 62
     386:	0f be       	out	0x3f, r0	; 63
     388:	cd bf       	out	0x3d, r28	; 61
     38a:	df 91       	pop	r29
     38c:	cf 91       	pop	r28
     38e:	ff 91       	pop	r31
     390:	ef 91       	pop	r30
     392:	bf 91       	pop	r27
     394:	af 91       	pop	r26
     396:	9f 91       	pop	r25
     398:	8f 91       	pop	r24
     39a:	7f 91       	pop	r23
     39c:	6f 91       	pop	r22
     39e:	5f 91       	pop	r21
     3a0:	4f 91       	pop	r20
     3a2:	3f 91       	pop	r19
     3a4:	2f 91       	pop	r18
     3a6:	0f 90       	pop	r0
     3a8:	0b be       	out	0x3b, r0	; 59
     3aa:	0f 90       	pop	r0
     3ac:	0f be       	out	0x3f, r0	; 63
     3ae:	0f 90       	pop	r0
     3b0:	1f 90       	pop	r1
     3b2:	18 95       	reti

000003b4 <main>:
 
int main(void){	
     3b4:	cf 93       	push	r28
     3b6:	df 93       	push	r29
     3b8:	cd b7       	in	r28, 0x3d	; 61
     3ba:	de b7       	in	r29, 0x3e	; 62
     3bc:	66 97       	sbiw	r28, 0x16	; 22
     3be:	0f b6       	in	r0, 0x3f	; 63
     3c0:	f8 94       	cli
     3c2:	de bf       	out	0x3e, r29	; 62
     3c4:	0f be       	out	0x3f, r0	; 63
     3c6:	cd bf       	out	0x3d, r28	; 61
	UART_init(BAUDRATE);
     3c8:	87 e6       	ldi	r24, 0x67	; 103
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	f6 d1       	rcall	.+1004   	; 0x7ba <UART_init>
	UART_parsePrint();
     3ce:	04 d2       	rcall	.+1032   	; 0x7d8 <UART_parsePrint>
	can_init();
     3d0:	0f df       	rcall	.-482    	; 0x1f0 <can_init>
	servo_init();
     3d2:	df d0       	rcall	.+446    	; 0x592 <servo_init>
	adc_init();
     3d4:	f9 de       	rcall	.-526    	; 0x1c8 <adc_init>
	motor_init();
     3d6:	7d d0       	rcall	.+250    	; 0x4d2 <motor_init>
	
	
	/*  BEGIN INITIALIZATION OF INTERRUPTS */
	//Set to falling edge
	EICRB |= (1 << ISC41);
     3d8:	ea e6       	ldi	r30, 0x6A	; 106
     3da:	f0 e0       	ldi	r31, 0x00	; 0
     3dc:	80 81       	ld	r24, Z
     3de:	82 60       	ori	r24, 0x02	; 2
     3e0:	80 83       	st	Z, r24
	//Set mask
	EIMSK |= (1 << INT4);
     3e2:	ec 9a       	sbi	0x1d, 4	; 29
	//Enable interrupts - disable with cli()
	sei();
     3e4:	78 94       	sei
	/*  END INITIALIZATION OF INTERRUPTS */
	 printf("Init Complete");
     3e6:	85 e8       	ldi	r24, 0x85	; 133
     3e8:	92 e0       	ldi	r25, 0x02	; 2
     3ea:	9f 93       	push	r25
     3ec:	8f 93       	push	r24
     3ee:	4b d4       	rcall	.+2198   	; 0xc86 <printf>
	
	//BEGIN CAN TEST:
	volatile can_message newMessage = {
     3f0:	fe 01       	movw	r30, r28
     3f2:	31 96       	adiw	r30, 0x01	; 1
     3f4:	8b e0       	ldi	r24, 0x0B	; 11
     3f6:	df 01       	movw	r26, r30
     3f8:	1d 92       	st	X+, r1
     3fa:	8a 95       	dec	r24
     3fc:	e9 f7       	brne	.-6      	; 0x3f8 <main+0x44>
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	8b 83       	std	Y+3, r24	; 0x03
     402:	8a e1       	ldi	r24, 0x1A	; 26
     404:	8c 83       	std	Y+4, r24	; 0x04
     406:	8b e0       	ldi	r24, 0x0B	; 11
     408:	de 01       	movw	r26, r28
     40a:	1c 96       	adiw	r26, 0x0c	; 12
     40c:	01 90       	ld	r0, Z+
     40e:	0d 92       	st	X+, r0
     410:	8a 95       	dec	r24
     412:	e1 f7       	brne	.-8      	; 0x40c <main+0x58>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     414:	87 ea       	ldi	r24, 0xA7	; 167
     416:	91 e6       	ldi	r25, 0x61	; 97
     418:	01 97       	sbiw	r24, 0x01	; 1
     41a:	f1 f7       	brne	.-4      	; 0x418 <main+0x64>
     41c:	00 c0       	rjmp	.+0      	; 0x41e <main+0x6a>
     41e:	00 00       	nop
	//can_send(&newMessage);
	_delay_ms(100);
	
	//END CAN TEST.
	
	motor_setDir(LEFT);
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	90 d0       	rcall	.+288    	; 0x544 <motor_setDir>
	motor_setSpeed(0);
     424:	80 e0       	ldi	r24, 0x00	; 0
     426:	9f d0       	rcall	.+318    	; 0x566 <motor_setSpeed>
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
    while(1){
		printf("\nEncoder value: %d\n", motor_getEncoder());
     42c:	03 e9       	ldi	r16, 0x93	; 147
     42e:	12 e0       	ldi	r17, 0x02	; 2
     430:	69 d0       	rcall	.+210    	; 0x504 <motor_getEncoder>
     432:	9f 93       	push	r25
     434:	8f 93       	push	r24
     436:	1f 93       	push	r17
     438:	0f 93       	push	r16
     43a:	25 d4       	rcall	.+2122   	; 0xc86 <printf>
     43c:	a7 ea       	ldi	r26, 0xA7	; 167
     43e:	b1 e6       	ldi	r27, 0x61	; 97
     440:	11 97       	sbiw	r26, 0x01	; 1
     442:	f1 f7       	brne	.-4      	; 0x440 <main+0x8c>
     444:	00 c0       	rjmp	.+0      	; 0x446 <main+0x92>
     446:	00 00       	nop
     448:	0f 90       	pop	r0
     44a:	0f 90       	pop	r0
     44c:	0f 90       	pop	r0
     44e:	0f 90       	pop	r0
     450:	ef cf       	rjmp	.-34     	; 0x430 <main+0x7c>

00000452 <mcp_read>:
     452:	cf 93       	push	r28
     454:	c8 2f       	mov	r28, r24
     456:	2f 98       	cbi	0x05, 7	; 5
     458:	83 e0       	ldi	r24, 0x03	; 3
     45a:	e5 d0       	rcall	.+458    	; 0x626 <spi_transmit>
     45c:	8c 2f       	mov	r24, r28
     45e:	e3 d0       	rcall	.+454    	; 0x626 <spi_transmit>
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	e1 d0       	rcall	.+450    	; 0x626 <spi_transmit>
     464:	2f 9a       	sbi	0x05, 7	; 5
     466:	e4 d0       	rcall	.+456    	; 0x630 <spi_read>
     468:	cf 91       	pop	r28
     46a:	08 95       	ret

0000046c <mcp_bitModify>:
     46c:	1f 93       	push	r17
     46e:	cf 93       	push	r28
     470:	df 93       	push	r29
     472:	18 2f       	mov	r17, r24
     474:	d6 2f       	mov	r29, r22
     476:	c4 2f       	mov	r28, r20
     478:	2f 98       	cbi	0x05, 7	; 5
     47a:	85 e0       	ldi	r24, 0x05	; 5
     47c:	d4 d0       	rcall	.+424    	; 0x626 <spi_transmit>
     47e:	81 2f       	mov	r24, r17
     480:	d2 d0       	rcall	.+420    	; 0x626 <spi_transmit>
     482:	8d 2f       	mov	r24, r29
     484:	d0 d0       	rcall	.+416    	; 0x626 <spi_transmit>
     486:	8c 2f       	mov	r24, r28
     488:	ce d0       	rcall	.+412    	; 0x626 <spi_transmit>
     48a:	2f 9a       	sbi	0x05, 7	; 5
     48c:	df 91       	pop	r29
     48e:	cf 91       	pop	r28
     490:	1f 91       	pop	r17
     492:	08 95       	ret

00000494 <mcp_reset>:
     494:	2f 98       	cbi	0x05, 7	; 5
     496:	80 ec       	ldi	r24, 0xC0	; 192
     498:	c6 d0       	rcall	.+396    	; 0x626 <spi_transmit>
     49a:	83 ec       	ldi	r24, 0xC3	; 195
     49c:	99 e0       	ldi	r25, 0x09	; 9
     49e:	01 97       	sbiw	r24, 0x01	; 1
     4a0:	f1 f7       	brne	.-4      	; 0x49e <mcp_reset+0xa>
     4a2:	00 c0       	rjmp	.+0      	; 0x4a4 <mcp_reset+0x10>
     4a4:	00 00       	nop
     4a6:	2f 9a       	sbi	0x05, 7	; 5
     4a8:	08 95       	ret

000004aa <mcp_init>:
     4aa:	27 9a       	sbi	0x04, 7	; 4
     4ac:	2f 9a       	sbi	0x05, 7	; 5
     4ae:	aa d0       	rcall	.+340    	; 0x604 <spi_init>
     4b0:	f1 cf       	rjmp	.-30     	; 0x494 <mcp_reset>
     4b2:	08 95       	ret

000004b4 <motor_reset>:
}


void motor_reset(){
	//Clear PINH5 bit in PORTH register to set RST signal thus resetting the motor:
	PORTH &= ~(1 << PINH6);
     4b4:	e2 e0       	ldi	r30, 0x02	; 2
     4b6:	f1 e0       	ldi	r31, 0x01	; 1
     4b8:	80 81       	ld	r24, Z
     4ba:	8f 7b       	andi	r24, 0xBF	; 191
     4bc:	80 83       	st	Z, r24
     4be:	89 e6       	ldi	r24, 0x69	; 105
     4c0:	98 e1       	ldi	r25, 0x18	; 24
     4c2:	01 97       	sbiw	r24, 0x01	; 1
     4c4:	f1 f7       	brne	.-4      	; 0x4c2 <motor_reset+0xe>
     4c6:	00 c0       	rjmp	.+0      	; 0x4c8 <motor_reset+0x14>
     4c8:	00 00       	nop
	_delay_ms(25); //Wait for motor to reset.
	//Set PINH5 bit in PORTH reg to clear RST signal.
	PORTH |= (1 << PINH6);
     4ca:	80 81       	ld	r24, Z
     4cc:	80 64       	ori	r24, 0x40	; 64
     4ce:	80 83       	st	Z, r24
     4d0:	08 95       	ret

000004d2 <motor_init>:

#include "TWI_master.h"
#include "motor.h"

void motor_init(){
	TWI_Master_Initialise();
     4d2:	b0 d0       	rcall	.+352    	; 0x634 <TWI_Master_Initialise>
	//Set DDHx bits in data direction register DDRH to set pin x on PORTH as output:
	DDRH |= (1 << DDH1);	//DIR pin
     4d4:	e1 e0       	ldi	r30, 0x01	; 1
     4d6:	f1 e0       	ldi	r31, 0x01	; 1
     4d8:	80 81       	ld	r24, Z
     4da:	82 60       	ori	r24, 0x02	; 2
     4dc:	80 83       	st	Z, r24
	DDRH |= (1 << DDH3);	//SEL pin
     4de:	80 81       	ld	r24, Z
     4e0:	88 60       	ori	r24, 0x08	; 8
     4e2:	80 83       	st	Z, r24
	DDRH |= (1 << DDH4);	//EN pin
     4e4:	80 81       	ld	r24, Z
     4e6:	80 61       	ori	r24, 0x10	; 16
     4e8:	80 83       	st	Z, r24
	DDRH |= (1 << DDH5);	//!0E pin
     4ea:	80 81       	ld	r24, Z
     4ec:	80 62       	ori	r24, 0x20	; 32
     4ee:	80 83       	st	Z, r24
	DDRH |= (1 << DDH6);	//RST pin
     4f0:	80 81       	ld	r24, Z
     4f2:	80 64       	ori	r24, 0x40	; 64
     4f4:	80 83       	st	Z, r24
	
	
	//Set PINH4 bit in PORTH register to enable motor (PINH4 = EN pin):
	PORTH |= (1 << PINH4);
     4f6:	e2 e0       	ldi	r30, 0x02	; 2
     4f8:	f1 e0       	ldi	r31, 0x01	; 1
     4fa:	80 81       	ld	r24, Z
     4fc:	80 61       	ori	r24, 0x10	; 16
     4fe:	80 83       	st	Z, r24
	
	//Reset the motor:
	motor_reset();
     500:	d9 cf       	rjmp	.-78     	; 0x4b4 <motor_reset>
     502:	08 95       	ret

00000504 <motor_getEncoder>:

int16_t motor_getEncoder(){
	int16_t encoderVal;
	
	//Set OE low to enable encoder output:
	PORTH &= ~(1 << DDH5);
     504:	e2 e0       	ldi	r30, 0x02	; 2
     506:	f1 e0       	ldi	r31, 0x01	; 1
     508:	80 81       	ld	r24, Z
     50a:	8f 7d       	andi	r24, 0xDF	; 223
     50c:	80 83       	st	Z, r24
	//Set SEL low to get high byte:
	PORTH &= ~(1 << DDH3);
     50e:	80 81       	ld	r24, Z
     510:	87 7f       	andi	r24, 0xF7	; 247
     512:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     514:	26 e0       	ldi	r18, 0x06	; 6
     516:	2a 95       	dec	r18
     518:	f1 f7       	brne	.-4      	; 0x516 <motor_getEncoder+0x12>
     51a:	00 c0       	rjmp	.+0      	; 0x51c <motor_getEncoder+0x18>
	_delay_us(20);
	encoderVal = PINK << 8; //Read high byte.
     51c:	80 91 06 01 	lds	r24, 0x0106
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	98 2f       	mov	r25, r24
     524:	88 27       	eor	r24, r24
	//Set SEL high to get low byte:
	PORTH |= (1 << DDH3);
     526:	20 81       	ld	r18, Z
     528:	28 60       	ori	r18, 0x08	; 8
     52a:	20 83       	st	Z, r18
     52c:	26 e0       	ldi	r18, 0x06	; 6
     52e:	2a 95       	dec	r18
     530:	f1 f7       	brne	.-4      	; 0x52e <motor_getEncoder+0x2a>
     532:	00 c0       	rjmp	.+0      	; 0x534 <motor_getEncoder+0x30>
	_delay_us(20);
	encoderVal += PINK; //Read low byte.
     534:	20 91 06 01 	lds	r18, 0x0106
	//Set OE high to disable encoder output:
	PORTH |= (1 << DDH5);
     538:	30 81       	ld	r19, Z
     53a:	30 62       	ori	r19, 0x20	; 32
     53c:	30 83       	st	Z, r19
	
	//Return encoder values:
	return encoderVal;
}
     53e:	82 0f       	add	r24, r18
     540:	91 1d       	adc	r25, r1
     542:	08 95       	ret

00000544 <motor_setDir>:


void motor_setDir(motorDir_t dir){
	switch(dir){
     544:	88 23       	and	r24, r24
     546:	19 f0       	breq	.+6      	; 0x54e <motor_setDir+0xa>
     548:	81 30       	cpi	r24, 0x01	; 1
     54a:	39 f0       	breq	.+14     	; 0x55a <motor_setDir+0x16>
     54c:	08 95       	ret
		case LEFT:
			//Clear DIR pin:
			PORTH &= ~(1 << PINH1);
     54e:	e2 e0       	ldi	r30, 0x02	; 2
     550:	f1 e0       	ldi	r31, 0x01	; 1
     552:	80 81       	ld	r24, Z
     554:	8d 7f       	andi	r24, 0xFD	; 253
     556:	80 83       	st	Z, r24
			break;
     558:	08 95       	ret
		case RIGHT:
			//Set DIR pin:
			PORTH |= (1 << PINH1);
     55a:	e2 e0       	ldi	r30, 0x02	; 2
     55c:	f1 e0       	ldi	r31, 0x01	; 1
     55e:	80 81       	ld	r24, Z
     560:	82 60       	ori	r24, 0x02	; 2
     562:	80 83       	st	Z, r24
     564:	08 95       	ret

00000566 <motor_setSpeed>:
			break;
	}
}


void motor_setSpeed(char speed){
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	00 d0       	rcall	.+0      	; 0x56c <motor_setSpeed+0x6>
     56c:	cd b7       	in	r28, 0x3d	; 61
     56e:	de b7       	in	r29, 0x3e	; 62
	unsigned char twiMsg [3];
	twiMsg[0] = 0x5E;
     570:	9e e5       	ldi	r25, 0x5E	; 94
     572:	99 83       	std	Y+1, r25	; 0x01
	twiMsg[1] = 0x00;
     574:	1a 82       	std	Y+2, r1	; 0x02
	twiMsg[2] = speed;
     576:	8b 83       	std	Y+3, r24	; 0x03
	
	//Wait for TWI Transciever:
	while(TWI_Transceiver_Busy());
     578:	67 d0       	rcall	.+206    	; 0x648 <TWI_Transceiver_Busy>
     57a:	81 11       	cpse	r24, r1
     57c:	fd cf       	rjmp	.-6      	; 0x578 <motor_setSpeed+0x12>
	TWI_Start_Transceiver_With_Data(twiMsg,3);
     57e:	63 e0       	ldi	r22, 0x03	; 3
     580:	ce 01       	movw	r24, r28
     582:	01 96       	adiw	r24, 0x01	; 1
     584:	65 d0       	rcall	.+202    	; 0x650 <TWI_Start_Transceiver_With_Data>
	
	
}
     586:	0f 90       	pop	r0
     588:	0f 90       	pop	r0
     58a:	0f 90       	pop	r0
     58c:	df 91       	pop	r29
     58e:	cf 91       	pop	r28
     590:	08 95       	ret

00000592 <servo_init>:

#include <avr/io.h>
#include "servo.h"
void servo_init(){
	
	DDRB |= (1 << PB5); //Set PWM pin output
     592:	25 9a       	sbi	0x04, 5	; 4
	
	TCCR1B |= (1 << CS11); //Start timer/counter with prescaler = 8
     594:	e1 e8       	ldi	r30, 0x81	; 129
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	80 81       	ld	r24, Z
     59a:	82 60       	ori	r24, 0x02	; 2
     59c:	80 83       	st	Z, r24
	
	TCCR1A |= (1 << COM1A1); //Clear OC1A on compare match
     59e:	a0 e8       	ldi	r26, 0x80	; 128
     5a0:	b0 e0       	ldi	r27, 0x00	; 0
     5a2:	8c 91       	ld	r24, X
     5a4:	80 68       	ori	r24, 0x80	; 128
     5a6:	8c 93       	st	X, r24
	
	TCCR1A |= (1 << WGM11); //for FastPWM
     5a8:	8c 91       	ld	r24, X
     5aa:	82 60       	ori	r24, 0x02	; 2
     5ac:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM12) | (1 << WGM13); //for FastPWM
     5ae:	80 81       	ld	r24, Z
     5b0:	88 61       	ori	r24, 0x18	; 24
     5b2:	80 83       	st	Z, r24
	
	ICR1 = 39999; //Set frequency to 50Hz
     5b4:	8f e3       	ldi	r24, 0x3F	; 63
     5b6:	9c e9       	ldi	r25, 0x9C	; 156
     5b8:	90 93 87 00 	sts	0x0087, r25
     5bc:	80 93 86 00 	sts	0x0086, r24
	
	OCR1A = MID_VAL; // Set servo to the middle (1.5ms)
     5c0:	88 eb       	ldi	r24, 0xB8	; 184
     5c2:	9b e0       	ldi	r25, 0x0B	; 11
     5c4:	90 93 89 00 	sts	0x0089, r25
     5c8:	80 93 88 00 	sts	0x0088, r24
     5cc:	08 95       	ret

000005ce <servo_set>:
}

void servo_set(uint16_t inVal) {
	//clamp servo positions between it's lowest and highest values
	if (inVal < LOW_VAL) {
     5ce:	80 3d       	cpi	r24, 0xD0	; 208
     5d0:	27 e0       	ldi	r18, 0x07	; 7
     5d2:	92 07       	cpc	r25, r18
     5d4:	38 f4       	brcc	.+14     	; 0x5e4 <servo_set+0x16>
		OCR1A = LOW_VAL; 
     5d6:	80 ed       	ldi	r24, 0xD0	; 208
     5d8:	97 e0       	ldi	r25, 0x07	; 7
     5da:	90 93 89 00 	sts	0x0089, r25
     5de:	80 93 88 00 	sts	0x0088, r24
     5e2:	08 95       	ret
	}
	else if(inVal > HIGH_VAL) {
     5e4:	8d 33       	cpi	r24, 0x3D	; 61
     5e6:	2f e0       	ldi	r18, 0x0F	; 15
     5e8:	92 07       	cpc	r25, r18
     5ea:	38 f0       	brcs	.+14     	; 0x5fa <servo_set+0x2c>
		OCR1A = HIGH_VAL;
     5ec:	8c e3       	ldi	r24, 0x3C	; 60
     5ee:	9f e0       	ldi	r25, 0x0F	; 15
     5f0:	90 93 89 00 	sts	0x0089, r25
     5f4:	80 93 88 00 	sts	0x0088, r24
     5f8:	08 95       	ret
	}
	else{
		OCR1A = inVal;
     5fa:	90 93 89 00 	sts	0x0089, r25
     5fe:	80 93 88 00 	sts	0x0088, r24
     602:	08 95       	ret

00000604 <spi_init>:
#include <avr/io.h>


void spi_init(){
	// set data direction on SPI pins
	DDRB |= (1 << DDB1)|(1 << DDB2);
     604:	84 b1       	in	r24, 0x04	; 4
     606:	86 60       	ori	r24, 0x06	; 6
     608:	84 b9       	out	0x04, r24	; 4
	
	// Chip select pin set high:
	DDRB |= (1 << DDB0)|(1<<DDB7);
     60a:	84 b1       	in	r24, 0x04	; 4
     60c:	81 68       	ori	r24, 0x81	; 129
     60e:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << DDB0);
     610:	28 9a       	sbi	0x05, 0	; 5
	
	// Set mode to "Master"
	SPCR |= (1 << MSTR);
     612:	8c b5       	in	r24, 0x2c	; 44
     614:	80 61       	ori	r24, 0x10	; 16
     616:	8c bd       	out	0x2c, r24	; 44
	// Set clock rate to fck/16
	SPCR |= (1 << SPR0);
     618:	8c b5       	in	r24, 0x2c	; 44
     61a:	81 60       	ori	r24, 0x01	; 1
     61c:	8c bd       	out	0x2c, r24	; 44
	// Enable SPI
	SPCR |= (1 << SPE);
     61e:	8c b5       	in	r24, 0x2c	; 44
     620:	80 64       	ori	r24, 0x40	; 64
     622:	8c bd       	out	0x2c, r24	; 44
     624:	08 95       	ret

00000626 <spi_transmit>:


void spi_transmit(char data){
	
	// Inputs data, start transmission
	SPDR = data;
     626:	8e bd       	out	0x2e, r24	; 46
	
	// Checks transmission complete flag
	while(!(SPSR & (1 << SPIF))){}
     628:	0d b4       	in	r0, 0x2d	; 45
     62a:	07 fe       	sbrs	r0, 7
     62c:	fd cf       	rjmp	.-6      	; 0x628 <spi_transmit+0x2>
	
}
     62e:	08 95       	ret

00000630 <spi_read>:

char spi_read(){
	return SPDR;
     630:	8e b5       	in	r24, 0x2e	; 46
}
     632:	08 95       	ret

00000634 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     634:	8c e0       	ldi	r24, 0x0C	; 12
     636:	80 93 b8 00 	sts	0x00B8, r24
     63a:	8f ef       	ldi	r24, 0xFF	; 255
     63c:	80 93 bb 00 	sts	0x00BB, r24
     640:	84 e0       	ldi	r24, 0x04	; 4
     642:	80 93 bc 00 	sts	0x00BC, r24
     646:	08 95       	ret

00000648 <TWI_Transceiver_Busy>:
     648:	80 91 bc 00 	lds	r24, 0x00BC
     64c:	81 70       	andi	r24, 0x01	; 1
     64e:	08 95       	ret

00000650 <TWI_Start_Transceiver_With_Data>:
     650:	ec eb       	ldi	r30, 0xBC	; 188
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	20 81       	ld	r18, Z
     656:	20 fd       	sbrc	r18, 0
     658:	fd cf       	rjmp	.-6      	; 0x654 <TWI_Start_Transceiver_With_Data+0x4>
     65a:	60 93 aa 02 	sts	0x02AA, r22
     65e:	fc 01       	movw	r30, r24
     660:	20 81       	ld	r18, Z
     662:	20 93 ab 02 	sts	0x02AB, r18
     666:	20 fd       	sbrc	r18, 0
     668:	0c c0       	rjmp	.+24     	; 0x682 <TWI_Start_Transceiver_With_Data+0x32>
     66a:	62 30       	cpi	r22, 0x02	; 2
     66c:	50 f0       	brcs	.+20     	; 0x682 <TWI_Start_Transceiver_With_Data+0x32>
     66e:	dc 01       	movw	r26, r24
     670:	11 96       	adiw	r26, 0x01	; 1
     672:	ec ea       	ldi	r30, 0xAC	; 172
     674:	f2 e0       	ldi	r31, 0x02	; 2
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	9d 91       	ld	r25, X+
     67a:	91 93       	st	Z+, r25
     67c:	8f 5f       	subi	r24, 0xFF	; 255
     67e:	86 13       	cpse	r24, r22
     680:	fb cf       	rjmp	.-10     	; 0x678 <TWI_Start_Transceiver_With_Data+0x28>
     682:	10 92 a9 02 	sts	0x02A9, r1
     686:	88 ef       	ldi	r24, 0xF8	; 248
     688:	80 93 06 02 	sts	0x0206, r24
     68c:	85 ea       	ldi	r24, 0xA5	; 165
     68e:	80 93 bc 00 	sts	0x00BC, r24
     692:	08 95       	ret

00000694 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect  Removes to comply with interrupts
ISR(TWI_vect)
{
     694:	1f 92       	push	r1
     696:	0f 92       	push	r0
     698:	0f b6       	in	r0, 0x3f	; 63
     69a:	0f 92       	push	r0
     69c:	11 24       	eor	r1, r1
     69e:	0b b6       	in	r0, 0x3b	; 59
     6a0:	0f 92       	push	r0
     6a2:	2f 93       	push	r18
     6a4:	3f 93       	push	r19
     6a6:	8f 93       	push	r24
     6a8:	9f 93       	push	r25
     6aa:	af 93       	push	r26
     6ac:	bf 93       	push	r27
     6ae:	ef 93       	push	r30
     6b0:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     6b2:	80 91 b9 00 	lds	r24, 0x00B9
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	fc 01       	movw	r30, r24
     6ba:	38 97       	sbiw	r30, 0x08	; 8
     6bc:	e1 35       	cpi	r30, 0x51	; 81
     6be:	f1 05       	cpc	r31, r1
     6c0:	08 f0       	brcs	.+2      	; 0x6c4 <__vector_39+0x30>
     6c2:	55 c0       	rjmp	.+170    	; 0x76e <__vector_39+0xda>
     6c4:	ee 58       	subi	r30, 0x8E	; 142
     6c6:	ff 4f       	sbci	r31, 0xFF	; 255
     6c8:	8e c2       	rjmp	.+1308   	; 0xbe6 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6ca:	10 92 a8 02 	sts	0x02A8, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     6ce:	e0 91 a8 02 	lds	r30, 0x02A8
     6d2:	80 91 aa 02 	lds	r24, 0x02AA
     6d6:	e8 17       	cp	r30, r24
     6d8:	70 f4       	brcc	.+28     	; 0x6f6 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	8e 0f       	add	r24, r30
     6de:	80 93 a8 02 	sts	0x02A8, r24
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	e5 55       	subi	r30, 0x55	; 85
     6e6:	fd 4f       	sbci	r31, 0xFD	; 253
     6e8:	80 81       	ld	r24, Z
     6ea:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ee:	85 e8       	ldi	r24, 0x85	; 133
     6f0:	80 93 bc 00 	sts	0x00BC, r24
     6f4:	43 c0       	rjmp	.+134    	; 0x77c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6f6:	80 91 a9 02 	lds	r24, 0x02A9
     6fa:	81 60       	ori	r24, 0x01	; 1
     6fc:	80 93 a9 02 	sts	0x02A9, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     700:	84 e9       	ldi	r24, 0x94	; 148
     702:	80 93 bc 00 	sts	0x00BC, r24
     706:	3a c0       	rjmp	.+116    	; 0x77c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     708:	e0 91 a8 02 	lds	r30, 0x02A8
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	8e 0f       	add	r24, r30
     710:	80 93 a8 02 	sts	0x02A8, r24
     714:	80 91 bb 00 	lds	r24, 0x00BB
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	e5 55       	subi	r30, 0x55	; 85
     71c:	fd 4f       	sbci	r31, 0xFD	; 253
     71e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     720:	20 91 a8 02 	lds	r18, 0x02A8
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	80 91 aa 02 	lds	r24, 0x02AA
     72a:	90 e0       	ldi	r25, 0x00	; 0
     72c:	01 97       	sbiw	r24, 0x01	; 1
     72e:	28 17       	cp	r18, r24
     730:	39 07       	cpc	r19, r25
     732:	24 f4       	brge	.+8      	; 0x73c <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     734:	85 ec       	ldi	r24, 0xC5	; 197
     736:	80 93 bc 00 	sts	0x00BC, r24
     73a:	20 c0       	rjmp	.+64     	; 0x77c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     73c:	85 e8       	ldi	r24, 0x85	; 133
     73e:	80 93 bc 00 	sts	0x00BC, r24
     742:	1c c0       	rjmp	.+56     	; 0x77c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     744:	80 91 bb 00 	lds	r24, 0x00BB
     748:	e0 91 a8 02 	lds	r30, 0x02A8
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	e5 55       	subi	r30, 0x55	; 85
     750:	fd 4f       	sbci	r31, 0xFD	; 253
     752:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     754:	80 91 a9 02 	lds	r24, 0x02A9
     758:	81 60       	ori	r24, 0x01	; 1
     75a:	80 93 a9 02 	sts	0x02A9, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     75e:	84 e9       	ldi	r24, 0x94	; 148
     760:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     764:	0b c0       	rjmp	.+22     	; 0x77c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     766:	85 ea       	ldi	r24, 0xA5	; 165
     768:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     76c:	07 c0       	rjmp	.+14     	; 0x77c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     76e:	80 91 b9 00 	lds	r24, 0x00B9
     772:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     776:	84 e0       	ldi	r24, 0x04	; 4
     778:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     77c:	ff 91       	pop	r31
     77e:	ef 91       	pop	r30
     780:	bf 91       	pop	r27
     782:	af 91       	pop	r26
     784:	9f 91       	pop	r25
     786:	8f 91       	pop	r24
     788:	3f 91       	pop	r19
     78a:	2f 91       	pop	r18
     78c:	0f 90       	pop	r0
     78e:	0b be       	out	0x3b, r0	; 59
     790:	0f 90       	pop	r0
     792:	0f be       	out	0x3f, r0	; 63
     794:	0f 90       	pop	r0
     796:	1f 90       	pop	r1
     798:	18 95       	reti

0000079a <UART_recieve>:
     79a:	e0 ec       	ldi	r30, 0xC0	; 192
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	88 23       	and	r24, r24
     7a2:	ec f7       	brge	.-6      	; 0x79e <UART_recieve+0x4>
     7a4:	80 91 c6 00 	lds	r24, 0x00C6
     7a8:	08 95       	ret

000007aa <UART_transmit>:
     7aa:	e0 ec       	ldi	r30, 0xC0	; 192
     7ac:	f0 e0       	ldi	r31, 0x00	; 0
     7ae:	90 81       	ld	r25, Z
     7b0:	95 ff       	sbrs	r25, 5
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <UART_transmit+0x4>
     7b4:	80 93 c6 00 	sts	0x00C6, r24
     7b8:	08 95       	ret

000007ba <UART_init>:
     7ba:	90 93 c5 00 	sts	0x00C5, r25
     7be:	80 93 c4 00 	sts	0x00C4, r24
     7c2:	e1 ec       	ldi	r30, 0xC1	; 193
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	80 81       	ld	r24, Z
     7c8:	88 61       	ori	r24, 0x18	; 24
     7ca:	80 83       	st	Z, r24
     7cc:	e2 ec       	ldi	r30, 0xC2	; 194
     7ce:	f0 e0       	ldi	r31, 0x00	; 0
     7d0:	80 81       	ld	r24, Z
     7d2:	86 60       	ori	r24, 0x06	; 6
     7d4:	80 83       	st	Z, r24
     7d6:	08 95       	ret

000007d8 <UART_parsePrint>:
     7d8:	6d ec       	ldi	r22, 0xCD	; 205
     7da:	73 e0       	ldi	r23, 0x03	; 3
     7dc:	85 ed       	ldi	r24, 0xD5	; 213
     7de:	93 e0       	ldi	r25, 0x03	; 3
     7e0:	08 c2       	rjmp	.+1040   	; 0xbf2 <fdevopen>
     7e2:	08 95       	ret

000007e4 <utilities_joyToServo>:

#include "servo.h"

uint16_t utilities_joyToServo(uint8_t joyVal) {
	//switch to math without integers
	double newVal = (double)joyVal;
     7e4:	68 2f       	mov	r22, r24
     7e6:	70 e0       	ldi	r23, 0x00	; 0
     7e8:	80 e0       	ldi	r24, 0x00	; 0
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	0b d1       	rcall	.+534    	; 0xa04 <__floatunsisf>
	
	//Go from 0-255 -> 0-1
	newVal /= 255;
     7ee:	20 e0       	ldi	r18, 0x00	; 0
     7f0:	30 e0       	ldi	r19, 0x00	; 0
     7f2:	4f e7       	ldi	r20, 0x7F	; 127
     7f4:	53 e4       	ldi	r21, 0x43	; 67
     7f6:	72 d0       	rcall	.+228    	; 0x8dc <__divsf3>
	
	//Go from 0-1 -> 0-(HIGH_VAL-LOW_VAL)
	newVal *= (HIGH_VAL-LOW_VAL);
     7f8:	20 e0       	ldi	r18, 0x00	; 0
     7fa:	30 e8       	ldi	r19, 0x80	; 128
     7fc:	4d ee       	ldi	r20, 0xED	; 237
     7fe:	54 e4       	ldi	r21, 0x44	; 68
     800:	8f d1       	rcall	.+798    	; 0xb20 <__mulsf3>
	
	//Go from 0-(HIGH_VAL-LOW_VAL) -> LOW_VAL-HIGH_VAL
	newVal += LOW_VAL;
     802:	20 e0       	ldi	r18, 0x00	; 0
     804:	30 e0       	ldi	r19, 0x00	; 0
     806:	4a ef       	ldi	r20, 0xFA	; 250
     808:	54 e4       	ldi	r21, 0x44	; 68
     80a:	04 d0       	rcall	.+8      	; 0x814 <__addsf3>
	
	return (uint16_t)newVal;
     80c:	cf d0       	rcall	.+414    	; 0x9ac <__fixunssfsi>
     80e:	cb 01       	movw	r24, r22
     810:	08 95       	ret

00000812 <__subsf3>:
     812:	50 58       	subi	r21, 0x80	; 128

00000814 <__addsf3>:
     814:	bb 27       	eor	r27, r27
     816:	aa 27       	eor	r26, r26
     818:	0e d0       	rcall	.+28     	; 0x836 <__addsf3x>
     81a:	48 c1       	rjmp	.+656    	; 0xaac <__fp_round>
     81c:	39 d1       	rcall	.+626    	; 0xa90 <__fp_pscA>
     81e:	30 f0       	brcs	.+12     	; 0x82c <__addsf3+0x18>
     820:	3e d1       	rcall	.+636    	; 0xa9e <__fp_pscB>
     822:	20 f0       	brcs	.+8      	; 0x82c <__addsf3+0x18>
     824:	31 f4       	brne	.+12     	; 0x832 <__addsf3+0x1e>
     826:	9f 3f       	cpi	r25, 0xFF	; 255
     828:	11 f4       	brne	.+4      	; 0x82e <__addsf3+0x1a>
     82a:	1e f4       	brtc	.+6      	; 0x832 <__addsf3+0x1e>
     82c:	2e c1       	rjmp	.+604    	; 0xa8a <__fp_nan>
     82e:	0e f4       	brtc	.+2      	; 0x832 <__addsf3+0x1e>
     830:	e0 95       	com	r30
     832:	e7 fb       	bst	r30, 7
     834:	24 c1       	rjmp	.+584    	; 0xa7e <__fp_inf>

00000836 <__addsf3x>:
     836:	e9 2f       	mov	r30, r25
     838:	4a d1       	rcall	.+660    	; 0xace <__fp_split3>
     83a:	80 f3       	brcs	.-32     	; 0x81c <__addsf3+0x8>
     83c:	ba 17       	cp	r27, r26
     83e:	62 07       	cpc	r22, r18
     840:	73 07       	cpc	r23, r19
     842:	84 07       	cpc	r24, r20
     844:	95 07       	cpc	r25, r21
     846:	18 f0       	brcs	.+6      	; 0x84e <__addsf3x+0x18>
     848:	71 f4       	brne	.+28     	; 0x866 <__addsf3x+0x30>
     84a:	9e f5       	brtc	.+102    	; 0x8b2 <__addsf3x+0x7c>
     84c:	62 c1       	rjmp	.+708    	; 0xb12 <__fp_zero>
     84e:	0e f4       	brtc	.+2      	; 0x852 <__addsf3x+0x1c>
     850:	e0 95       	com	r30
     852:	0b 2e       	mov	r0, r27
     854:	ba 2f       	mov	r27, r26
     856:	a0 2d       	mov	r26, r0
     858:	0b 01       	movw	r0, r22
     85a:	b9 01       	movw	r22, r18
     85c:	90 01       	movw	r18, r0
     85e:	0c 01       	movw	r0, r24
     860:	ca 01       	movw	r24, r20
     862:	a0 01       	movw	r20, r0
     864:	11 24       	eor	r1, r1
     866:	ff 27       	eor	r31, r31
     868:	59 1b       	sub	r21, r25
     86a:	99 f0       	breq	.+38     	; 0x892 <__addsf3x+0x5c>
     86c:	59 3f       	cpi	r21, 0xF9	; 249
     86e:	50 f4       	brcc	.+20     	; 0x884 <__addsf3x+0x4e>
     870:	50 3e       	cpi	r21, 0xE0	; 224
     872:	68 f1       	brcs	.+90     	; 0x8ce <__addsf3x+0x98>
     874:	1a 16       	cp	r1, r26
     876:	f0 40       	sbci	r31, 0x00	; 0
     878:	a2 2f       	mov	r26, r18
     87a:	23 2f       	mov	r18, r19
     87c:	34 2f       	mov	r19, r20
     87e:	44 27       	eor	r20, r20
     880:	58 5f       	subi	r21, 0xF8	; 248
     882:	f3 cf       	rjmp	.-26     	; 0x86a <__addsf3x+0x34>
     884:	46 95       	lsr	r20
     886:	37 95       	ror	r19
     888:	27 95       	ror	r18
     88a:	a7 95       	ror	r26
     88c:	f0 40       	sbci	r31, 0x00	; 0
     88e:	53 95       	inc	r21
     890:	c9 f7       	brne	.-14     	; 0x884 <__addsf3x+0x4e>
     892:	7e f4       	brtc	.+30     	; 0x8b2 <__addsf3x+0x7c>
     894:	1f 16       	cp	r1, r31
     896:	ba 0b       	sbc	r27, r26
     898:	62 0b       	sbc	r22, r18
     89a:	73 0b       	sbc	r23, r19
     89c:	84 0b       	sbc	r24, r20
     89e:	ba f0       	brmi	.+46     	; 0x8ce <__addsf3x+0x98>
     8a0:	91 50       	subi	r25, 0x01	; 1
     8a2:	a1 f0       	breq	.+40     	; 0x8cc <__addsf3x+0x96>
     8a4:	ff 0f       	add	r31, r31
     8a6:	bb 1f       	adc	r27, r27
     8a8:	66 1f       	adc	r22, r22
     8aa:	77 1f       	adc	r23, r23
     8ac:	88 1f       	adc	r24, r24
     8ae:	c2 f7       	brpl	.-16     	; 0x8a0 <__addsf3x+0x6a>
     8b0:	0e c0       	rjmp	.+28     	; 0x8ce <__addsf3x+0x98>
     8b2:	ba 0f       	add	r27, r26
     8b4:	62 1f       	adc	r22, r18
     8b6:	73 1f       	adc	r23, r19
     8b8:	84 1f       	adc	r24, r20
     8ba:	48 f4       	brcc	.+18     	; 0x8ce <__addsf3x+0x98>
     8bc:	87 95       	ror	r24
     8be:	77 95       	ror	r23
     8c0:	67 95       	ror	r22
     8c2:	b7 95       	ror	r27
     8c4:	f7 95       	ror	r31
     8c6:	9e 3f       	cpi	r25, 0xFE	; 254
     8c8:	08 f0       	brcs	.+2      	; 0x8cc <__addsf3x+0x96>
     8ca:	b3 cf       	rjmp	.-154    	; 0x832 <__addsf3+0x1e>
     8cc:	93 95       	inc	r25
     8ce:	88 0f       	add	r24, r24
     8d0:	08 f0       	brcs	.+2      	; 0x8d4 <__addsf3x+0x9e>
     8d2:	99 27       	eor	r25, r25
     8d4:	ee 0f       	add	r30, r30
     8d6:	97 95       	ror	r25
     8d8:	87 95       	ror	r24
     8da:	08 95       	ret

000008dc <__divsf3>:
     8dc:	0c d0       	rcall	.+24     	; 0x8f6 <__divsf3x>
     8de:	e6 c0       	rjmp	.+460    	; 0xaac <__fp_round>
     8e0:	de d0       	rcall	.+444    	; 0xa9e <__fp_pscB>
     8e2:	40 f0       	brcs	.+16     	; 0x8f4 <__divsf3+0x18>
     8e4:	d5 d0       	rcall	.+426    	; 0xa90 <__fp_pscA>
     8e6:	30 f0       	brcs	.+12     	; 0x8f4 <__divsf3+0x18>
     8e8:	21 f4       	brne	.+8      	; 0x8f2 <__divsf3+0x16>
     8ea:	5f 3f       	cpi	r21, 0xFF	; 255
     8ec:	19 f0       	breq	.+6      	; 0x8f4 <__divsf3+0x18>
     8ee:	c7 c0       	rjmp	.+398    	; 0xa7e <__fp_inf>
     8f0:	51 11       	cpse	r21, r1
     8f2:	10 c1       	rjmp	.+544    	; 0xb14 <__fp_szero>
     8f4:	ca c0       	rjmp	.+404    	; 0xa8a <__fp_nan>

000008f6 <__divsf3x>:
     8f6:	eb d0       	rcall	.+470    	; 0xace <__fp_split3>
     8f8:	98 f3       	brcs	.-26     	; 0x8e0 <__divsf3+0x4>

000008fa <__divsf3_pse>:
     8fa:	99 23       	and	r25, r25
     8fc:	c9 f3       	breq	.-14     	; 0x8f0 <__divsf3+0x14>
     8fe:	55 23       	and	r21, r21
     900:	b1 f3       	breq	.-20     	; 0x8ee <__divsf3+0x12>
     902:	95 1b       	sub	r25, r21
     904:	55 0b       	sbc	r21, r21
     906:	bb 27       	eor	r27, r27
     908:	aa 27       	eor	r26, r26
     90a:	62 17       	cp	r22, r18
     90c:	73 07       	cpc	r23, r19
     90e:	84 07       	cpc	r24, r20
     910:	38 f0       	brcs	.+14     	; 0x920 <__divsf3_pse+0x26>
     912:	9f 5f       	subi	r25, 0xFF	; 255
     914:	5f 4f       	sbci	r21, 0xFF	; 255
     916:	22 0f       	add	r18, r18
     918:	33 1f       	adc	r19, r19
     91a:	44 1f       	adc	r20, r20
     91c:	aa 1f       	adc	r26, r26
     91e:	a9 f3       	breq	.-22     	; 0x90a <__divsf3_pse+0x10>
     920:	33 d0       	rcall	.+102    	; 0x988 <__divsf3_pse+0x8e>
     922:	0e 2e       	mov	r0, r30
     924:	3a f0       	brmi	.+14     	; 0x934 <__divsf3_pse+0x3a>
     926:	e0 e8       	ldi	r30, 0x80	; 128
     928:	30 d0       	rcall	.+96     	; 0x98a <__divsf3_pse+0x90>
     92a:	91 50       	subi	r25, 0x01	; 1
     92c:	50 40       	sbci	r21, 0x00	; 0
     92e:	e6 95       	lsr	r30
     930:	00 1c       	adc	r0, r0
     932:	ca f7       	brpl	.-14     	; 0x926 <__divsf3_pse+0x2c>
     934:	29 d0       	rcall	.+82     	; 0x988 <__divsf3_pse+0x8e>
     936:	fe 2f       	mov	r31, r30
     938:	27 d0       	rcall	.+78     	; 0x988 <__divsf3_pse+0x8e>
     93a:	66 0f       	add	r22, r22
     93c:	77 1f       	adc	r23, r23
     93e:	88 1f       	adc	r24, r24
     940:	bb 1f       	adc	r27, r27
     942:	26 17       	cp	r18, r22
     944:	37 07       	cpc	r19, r23
     946:	48 07       	cpc	r20, r24
     948:	ab 07       	cpc	r26, r27
     94a:	b0 e8       	ldi	r27, 0x80	; 128
     94c:	09 f0       	breq	.+2      	; 0x950 <__divsf3_pse+0x56>
     94e:	bb 0b       	sbc	r27, r27
     950:	80 2d       	mov	r24, r0
     952:	bf 01       	movw	r22, r30
     954:	ff 27       	eor	r31, r31
     956:	93 58       	subi	r25, 0x83	; 131
     958:	5f 4f       	sbci	r21, 0xFF	; 255
     95a:	2a f0       	brmi	.+10     	; 0x966 <__divsf3_pse+0x6c>
     95c:	9e 3f       	cpi	r25, 0xFE	; 254
     95e:	51 05       	cpc	r21, r1
     960:	68 f0       	brcs	.+26     	; 0x97c <__divsf3_pse+0x82>
     962:	8d c0       	rjmp	.+282    	; 0xa7e <__fp_inf>
     964:	d7 c0       	rjmp	.+430    	; 0xb14 <__fp_szero>
     966:	5f 3f       	cpi	r21, 0xFF	; 255
     968:	ec f3       	brlt	.-6      	; 0x964 <__divsf3_pse+0x6a>
     96a:	98 3e       	cpi	r25, 0xE8	; 232
     96c:	dc f3       	brlt	.-10     	; 0x964 <__divsf3_pse+0x6a>
     96e:	86 95       	lsr	r24
     970:	77 95       	ror	r23
     972:	67 95       	ror	r22
     974:	b7 95       	ror	r27
     976:	f7 95       	ror	r31
     978:	9f 5f       	subi	r25, 0xFF	; 255
     97a:	c9 f7       	brne	.-14     	; 0x96e <__divsf3_pse+0x74>
     97c:	88 0f       	add	r24, r24
     97e:	91 1d       	adc	r25, r1
     980:	96 95       	lsr	r25
     982:	87 95       	ror	r24
     984:	97 f9       	bld	r25, 7
     986:	08 95       	ret
     988:	e1 e0       	ldi	r30, 0x01	; 1
     98a:	66 0f       	add	r22, r22
     98c:	77 1f       	adc	r23, r23
     98e:	88 1f       	adc	r24, r24
     990:	bb 1f       	adc	r27, r27
     992:	62 17       	cp	r22, r18
     994:	73 07       	cpc	r23, r19
     996:	84 07       	cpc	r24, r20
     998:	ba 07       	cpc	r27, r26
     99a:	20 f0       	brcs	.+8      	; 0x9a4 <__divsf3_pse+0xaa>
     99c:	62 1b       	sub	r22, r18
     99e:	73 0b       	sbc	r23, r19
     9a0:	84 0b       	sbc	r24, r20
     9a2:	ba 0b       	sbc	r27, r26
     9a4:	ee 1f       	adc	r30, r30
     9a6:	88 f7       	brcc	.-30     	; 0x98a <__divsf3_pse+0x90>
     9a8:	e0 95       	com	r30
     9aa:	08 95       	ret

000009ac <__fixunssfsi>:
     9ac:	98 d0       	rcall	.+304    	; 0xade <__fp_splitA>
     9ae:	88 f0       	brcs	.+34     	; 0x9d2 <__fixunssfsi+0x26>
     9b0:	9f 57       	subi	r25, 0x7F	; 127
     9b2:	90 f0       	brcs	.+36     	; 0x9d8 <__fixunssfsi+0x2c>
     9b4:	b9 2f       	mov	r27, r25
     9b6:	99 27       	eor	r25, r25
     9b8:	b7 51       	subi	r27, 0x17	; 23
     9ba:	a0 f0       	brcs	.+40     	; 0x9e4 <__fixunssfsi+0x38>
     9bc:	d1 f0       	breq	.+52     	; 0x9f2 <__fixunssfsi+0x46>
     9be:	66 0f       	add	r22, r22
     9c0:	77 1f       	adc	r23, r23
     9c2:	88 1f       	adc	r24, r24
     9c4:	99 1f       	adc	r25, r25
     9c6:	1a f0       	brmi	.+6      	; 0x9ce <__fixunssfsi+0x22>
     9c8:	ba 95       	dec	r27
     9ca:	c9 f7       	brne	.-14     	; 0x9be <__fixunssfsi+0x12>
     9cc:	12 c0       	rjmp	.+36     	; 0x9f2 <__fixunssfsi+0x46>
     9ce:	b1 30       	cpi	r27, 0x01	; 1
     9d0:	81 f0       	breq	.+32     	; 0x9f2 <__fixunssfsi+0x46>
     9d2:	9f d0       	rcall	.+318    	; 0xb12 <__fp_zero>
     9d4:	b1 e0       	ldi	r27, 0x01	; 1
     9d6:	08 95       	ret
     9d8:	9c c0       	rjmp	.+312    	; 0xb12 <__fp_zero>
     9da:	67 2f       	mov	r22, r23
     9dc:	78 2f       	mov	r23, r24
     9de:	88 27       	eor	r24, r24
     9e0:	b8 5f       	subi	r27, 0xF8	; 248
     9e2:	39 f0       	breq	.+14     	; 0x9f2 <__fixunssfsi+0x46>
     9e4:	b9 3f       	cpi	r27, 0xF9	; 249
     9e6:	cc f3       	brlt	.-14     	; 0x9da <__fixunssfsi+0x2e>
     9e8:	86 95       	lsr	r24
     9ea:	77 95       	ror	r23
     9ec:	67 95       	ror	r22
     9ee:	b3 95       	inc	r27
     9f0:	d9 f7       	brne	.-10     	; 0x9e8 <__fixunssfsi+0x3c>
     9f2:	3e f4       	brtc	.+14     	; 0xa02 <__fixunssfsi+0x56>
     9f4:	90 95       	com	r25
     9f6:	80 95       	com	r24
     9f8:	70 95       	com	r23
     9fa:	61 95       	neg	r22
     9fc:	7f 4f       	sbci	r23, 0xFF	; 255
     9fe:	8f 4f       	sbci	r24, 0xFF	; 255
     a00:	9f 4f       	sbci	r25, 0xFF	; 255
     a02:	08 95       	ret

00000a04 <__floatunsisf>:
     a04:	e8 94       	clt
     a06:	09 c0       	rjmp	.+18     	; 0xa1a <__floatsisf+0x12>

00000a08 <__floatsisf>:
     a08:	97 fb       	bst	r25, 7
     a0a:	3e f4       	brtc	.+14     	; 0xa1a <__floatsisf+0x12>
     a0c:	90 95       	com	r25
     a0e:	80 95       	com	r24
     a10:	70 95       	com	r23
     a12:	61 95       	neg	r22
     a14:	7f 4f       	sbci	r23, 0xFF	; 255
     a16:	8f 4f       	sbci	r24, 0xFF	; 255
     a18:	9f 4f       	sbci	r25, 0xFF	; 255
     a1a:	99 23       	and	r25, r25
     a1c:	a9 f0       	breq	.+42     	; 0xa48 <__floatsisf+0x40>
     a1e:	f9 2f       	mov	r31, r25
     a20:	96 e9       	ldi	r25, 0x96	; 150
     a22:	bb 27       	eor	r27, r27
     a24:	93 95       	inc	r25
     a26:	f6 95       	lsr	r31
     a28:	87 95       	ror	r24
     a2a:	77 95       	ror	r23
     a2c:	67 95       	ror	r22
     a2e:	b7 95       	ror	r27
     a30:	f1 11       	cpse	r31, r1
     a32:	f8 cf       	rjmp	.-16     	; 0xa24 <__floatsisf+0x1c>
     a34:	fa f4       	brpl	.+62     	; 0xa74 <__floatsisf+0x6c>
     a36:	bb 0f       	add	r27, r27
     a38:	11 f4       	brne	.+4      	; 0xa3e <__floatsisf+0x36>
     a3a:	60 ff       	sbrs	r22, 0
     a3c:	1b c0       	rjmp	.+54     	; 0xa74 <__floatsisf+0x6c>
     a3e:	6f 5f       	subi	r22, 0xFF	; 255
     a40:	7f 4f       	sbci	r23, 0xFF	; 255
     a42:	8f 4f       	sbci	r24, 0xFF	; 255
     a44:	9f 4f       	sbci	r25, 0xFF	; 255
     a46:	16 c0       	rjmp	.+44     	; 0xa74 <__floatsisf+0x6c>
     a48:	88 23       	and	r24, r24
     a4a:	11 f0       	breq	.+4      	; 0xa50 <__floatsisf+0x48>
     a4c:	96 e9       	ldi	r25, 0x96	; 150
     a4e:	11 c0       	rjmp	.+34     	; 0xa72 <__floatsisf+0x6a>
     a50:	77 23       	and	r23, r23
     a52:	21 f0       	breq	.+8      	; 0xa5c <__floatsisf+0x54>
     a54:	9e e8       	ldi	r25, 0x8E	; 142
     a56:	87 2f       	mov	r24, r23
     a58:	76 2f       	mov	r23, r22
     a5a:	05 c0       	rjmp	.+10     	; 0xa66 <__floatsisf+0x5e>
     a5c:	66 23       	and	r22, r22
     a5e:	71 f0       	breq	.+28     	; 0xa7c <__floatsisf+0x74>
     a60:	96 e8       	ldi	r25, 0x86	; 134
     a62:	86 2f       	mov	r24, r22
     a64:	70 e0       	ldi	r23, 0x00	; 0
     a66:	60 e0       	ldi	r22, 0x00	; 0
     a68:	2a f0       	brmi	.+10     	; 0xa74 <__floatsisf+0x6c>
     a6a:	9a 95       	dec	r25
     a6c:	66 0f       	add	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	88 1f       	adc	r24, r24
     a72:	da f7       	brpl	.-10     	; 0xa6a <__floatsisf+0x62>
     a74:	88 0f       	add	r24, r24
     a76:	96 95       	lsr	r25
     a78:	87 95       	ror	r24
     a7a:	97 f9       	bld	r25, 7
     a7c:	08 95       	ret

00000a7e <__fp_inf>:
     a7e:	97 f9       	bld	r25, 7
     a80:	9f 67       	ori	r25, 0x7F	; 127
     a82:	80 e8       	ldi	r24, 0x80	; 128
     a84:	70 e0       	ldi	r23, 0x00	; 0
     a86:	60 e0       	ldi	r22, 0x00	; 0
     a88:	08 95       	ret

00000a8a <__fp_nan>:
     a8a:	9f ef       	ldi	r25, 0xFF	; 255
     a8c:	80 ec       	ldi	r24, 0xC0	; 192
     a8e:	08 95       	ret

00000a90 <__fp_pscA>:
     a90:	00 24       	eor	r0, r0
     a92:	0a 94       	dec	r0
     a94:	16 16       	cp	r1, r22
     a96:	17 06       	cpc	r1, r23
     a98:	18 06       	cpc	r1, r24
     a9a:	09 06       	cpc	r0, r25
     a9c:	08 95       	ret

00000a9e <__fp_pscB>:
     a9e:	00 24       	eor	r0, r0
     aa0:	0a 94       	dec	r0
     aa2:	12 16       	cp	r1, r18
     aa4:	13 06       	cpc	r1, r19
     aa6:	14 06       	cpc	r1, r20
     aa8:	05 06       	cpc	r0, r21
     aaa:	08 95       	ret

00000aac <__fp_round>:
     aac:	09 2e       	mov	r0, r25
     aae:	03 94       	inc	r0
     ab0:	00 0c       	add	r0, r0
     ab2:	11 f4       	brne	.+4      	; 0xab8 <__fp_round+0xc>
     ab4:	88 23       	and	r24, r24
     ab6:	52 f0       	brmi	.+20     	; 0xacc <__fp_round+0x20>
     ab8:	bb 0f       	add	r27, r27
     aba:	40 f4       	brcc	.+16     	; 0xacc <__fp_round+0x20>
     abc:	bf 2b       	or	r27, r31
     abe:	11 f4       	brne	.+4      	; 0xac4 <__fp_round+0x18>
     ac0:	60 ff       	sbrs	r22, 0
     ac2:	04 c0       	rjmp	.+8      	; 0xacc <__fp_round+0x20>
     ac4:	6f 5f       	subi	r22, 0xFF	; 255
     ac6:	7f 4f       	sbci	r23, 0xFF	; 255
     ac8:	8f 4f       	sbci	r24, 0xFF	; 255
     aca:	9f 4f       	sbci	r25, 0xFF	; 255
     acc:	08 95       	ret

00000ace <__fp_split3>:
     ace:	57 fd       	sbrc	r21, 7
     ad0:	90 58       	subi	r25, 0x80	; 128
     ad2:	44 0f       	add	r20, r20
     ad4:	55 1f       	adc	r21, r21
     ad6:	59 f0       	breq	.+22     	; 0xaee <__fp_splitA+0x10>
     ad8:	5f 3f       	cpi	r21, 0xFF	; 255
     ada:	71 f0       	breq	.+28     	; 0xaf8 <__fp_splitA+0x1a>
     adc:	47 95       	ror	r20

00000ade <__fp_splitA>:
     ade:	88 0f       	add	r24, r24
     ae0:	97 fb       	bst	r25, 7
     ae2:	99 1f       	adc	r25, r25
     ae4:	61 f0       	breq	.+24     	; 0xafe <__fp_splitA+0x20>
     ae6:	9f 3f       	cpi	r25, 0xFF	; 255
     ae8:	79 f0       	breq	.+30     	; 0xb08 <__fp_splitA+0x2a>
     aea:	87 95       	ror	r24
     aec:	08 95       	ret
     aee:	12 16       	cp	r1, r18
     af0:	13 06       	cpc	r1, r19
     af2:	14 06       	cpc	r1, r20
     af4:	55 1f       	adc	r21, r21
     af6:	f2 cf       	rjmp	.-28     	; 0xadc <__fp_split3+0xe>
     af8:	46 95       	lsr	r20
     afa:	f1 df       	rcall	.-30     	; 0xade <__fp_splitA>
     afc:	08 c0       	rjmp	.+16     	; 0xb0e <__fp_splitA+0x30>
     afe:	16 16       	cp	r1, r22
     b00:	17 06       	cpc	r1, r23
     b02:	18 06       	cpc	r1, r24
     b04:	99 1f       	adc	r25, r25
     b06:	f1 cf       	rjmp	.-30     	; 0xaea <__fp_splitA+0xc>
     b08:	86 95       	lsr	r24
     b0a:	71 05       	cpc	r23, r1
     b0c:	61 05       	cpc	r22, r1
     b0e:	08 94       	sec
     b10:	08 95       	ret

00000b12 <__fp_zero>:
     b12:	e8 94       	clt

00000b14 <__fp_szero>:
     b14:	bb 27       	eor	r27, r27
     b16:	66 27       	eor	r22, r22
     b18:	77 27       	eor	r23, r23
     b1a:	cb 01       	movw	r24, r22
     b1c:	97 f9       	bld	r25, 7
     b1e:	08 95       	ret

00000b20 <__mulsf3>:
     b20:	0b d0       	rcall	.+22     	; 0xb38 <__mulsf3x>
     b22:	c4 cf       	rjmp	.-120    	; 0xaac <__fp_round>
     b24:	b5 df       	rcall	.-150    	; 0xa90 <__fp_pscA>
     b26:	28 f0       	brcs	.+10     	; 0xb32 <__mulsf3+0x12>
     b28:	ba df       	rcall	.-140    	; 0xa9e <__fp_pscB>
     b2a:	18 f0       	brcs	.+6      	; 0xb32 <__mulsf3+0x12>
     b2c:	95 23       	and	r25, r21
     b2e:	09 f0       	breq	.+2      	; 0xb32 <__mulsf3+0x12>
     b30:	a6 cf       	rjmp	.-180    	; 0xa7e <__fp_inf>
     b32:	ab cf       	rjmp	.-170    	; 0xa8a <__fp_nan>
     b34:	11 24       	eor	r1, r1
     b36:	ee cf       	rjmp	.-36     	; 0xb14 <__fp_szero>

00000b38 <__mulsf3x>:
     b38:	ca df       	rcall	.-108    	; 0xace <__fp_split3>
     b3a:	a0 f3       	brcs	.-24     	; 0xb24 <__mulsf3+0x4>

00000b3c <__mulsf3_pse>:
     b3c:	95 9f       	mul	r25, r21
     b3e:	d1 f3       	breq	.-12     	; 0xb34 <__mulsf3+0x14>
     b40:	95 0f       	add	r25, r21
     b42:	50 e0       	ldi	r21, 0x00	; 0
     b44:	55 1f       	adc	r21, r21
     b46:	62 9f       	mul	r22, r18
     b48:	f0 01       	movw	r30, r0
     b4a:	72 9f       	mul	r23, r18
     b4c:	bb 27       	eor	r27, r27
     b4e:	f0 0d       	add	r31, r0
     b50:	b1 1d       	adc	r27, r1
     b52:	63 9f       	mul	r22, r19
     b54:	aa 27       	eor	r26, r26
     b56:	f0 0d       	add	r31, r0
     b58:	b1 1d       	adc	r27, r1
     b5a:	aa 1f       	adc	r26, r26
     b5c:	64 9f       	mul	r22, r20
     b5e:	66 27       	eor	r22, r22
     b60:	b0 0d       	add	r27, r0
     b62:	a1 1d       	adc	r26, r1
     b64:	66 1f       	adc	r22, r22
     b66:	82 9f       	mul	r24, r18
     b68:	22 27       	eor	r18, r18
     b6a:	b0 0d       	add	r27, r0
     b6c:	a1 1d       	adc	r26, r1
     b6e:	62 1f       	adc	r22, r18
     b70:	73 9f       	mul	r23, r19
     b72:	b0 0d       	add	r27, r0
     b74:	a1 1d       	adc	r26, r1
     b76:	62 1f       	adc	r22, r18
     b78:	83 9f       	mul	r24, r19
     b7a:	a0 0d       	add	r26, r0
     b7c:	61 1d       	adc	r22, r1
     b7e:	22 1f       	adc	r18, r18
     b80:	74 9f       	mul	r23, r20
     b82:	33 27       	eor	r19, r19
     b84:	a0 0d       	add	r26, r0
     b86:	61 1d       	adc	r22, r1
     b88:	23 1f       	adc	r18, r19
     b8a:	84 9f       	mul	r24, r20
     b8c:	60 0d       	add	r22, r0
     b8e:	21 1d       	adc	r18, r1
     b90:	82 2f       	mov	r24, r18
     b92:	76 2f       	mov	r23, r22
     b94:	6a 2f       	mov	r22, r26
     b96:	11 24       	eor	r1, r1
     b98:	9f 57       	subi	r25, 0x7F	; 127
     b9a:	50 40       	sbci	r21, 0x00	; 0
     b9c:	8a f0       	brmi	.+34     	; 0xbc0 <__mulsf3_pse+0x84>
     b9e:	e1 f0       	breq	.+56     	; 0xbd8 <__mulsf3_pse+0x9c>
     ba0:	88 23       	and	r24, r24
     ba2:	4a f0       	brmi	.+18     	; 0xbb6 <__mulsf3_pse+0x7a>
     ba4:	ee 0f       	add	r30, r30
     ba6:	ff 1f       	adc	r31, r31
     ba8:	bb 1f       	adc	r27, r27
     baa:	66 1f       	adc	r22, r22
     bac:	77 1f       	adc	r23, r23
     bae:	88 1f       	adc	r24, r24
     bb0:	91 50       	subi	r25, 0x01	; 1
     bb2:	50 40       	sbci	r21, 0x00	; 0
     bb4:	a9 f7       	brne	.-22     	; 0xba0 <__mulsf3_pse+0x64>
     bb6:	9e 3f       	cpi	r25, 0xFE	; 254
     bb8:	51 05       	cpc	r21, r1
     bba:	70 f0       	brcs	.+28     	; 0xbd8 <__mulsf3_pse+0x9c>
     bbc:	60 cf       	rjmp	.-320    	; 0xa7e <__fp_inf>
     bbe:	aa cf       	rjmp	.-172    	; 0xb14 <__fp_szero>
     bc0:	5f 3f       	cpi	r21, 0xFF	; 255
     bc2:	ec f3       	brlt	.-6      	; 0xbbe <__mulsf3_pse+0x82>
     bc4:	98 3e       	cpi	r25, 0xE8	; 232
     bc6:	dc f3       	brlt	.-10     	; 0xbbe <__mulsf3_pse+0x82>
     bc8:	86 95       	lsr	r24
     bca:	77 95       	ror	r23
     bcc:	67 95       	ror	r22
     bce:	b7 95       	ror	r27
     bd0:	f7 95       	ror	r31
     bd2:	e7 95       	ror	r30
     bd4:	9f 5f       	subi	r25, 0xFF	; 255
     bd6:	c1 f7       	brne	.-16     	; 0xbc8 <__mulsf3_pse+0x8c>
     bd8:	fe 2b       	or	r31, r30
     bda:	88 0f       	add	r24, r24
     bdc:	91 1d       	adc	r25, r1
     bde:	96 95       	lsr	r25
     be0:	87 95       	ror	r24
     be2:	97 f9       	bld	r25, 7
     be4:	08 95       	ret

00000be6 <__tablejump2__>:
     be6:	ee 0f       	add	r30, r30
     be8:	ff 1f       	adc	r31, r31

00000bea <__tablejump__>:
     bea:	05 90       	lpm	r0, Z+
     bec:	f4 91       	lpm	r31, Z
     bee:	e0 2d       	mov	r30, r0
     bf0:	19 94       	eijmp

00000bf2 <fdevopen>:
     bf2:	0f 93       	push	r16
     bf4:	1f 93       	push	r17
     bf6:	cf 93       	push	r28
     bf8:	df 93       	push	r29
     bfa:	ec 01       	movw	r28, r24
     bfc:	8b 01       	movw	r16, r22
     bfe:	00 97       	sbiw	r24, 0x00	; 0
     c00:	31 f4       	brne	.+12     	; 0xc0e <fdevopen+0x1c>
     c02:	61 15       	cp	r22, r1
     c04:	71 05       	cpc	r23, r1
     c06:	19 f4       	brne	.+6      	; 0xc0e <fdevopen+0x1c>
     c08:	80 e0       	ldi	r24, 0x00	; 0
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	37 c0       	rjmp	.+110    	; 0xc7c <fdevopen+0x8a>
     c0e:	6e e0       	ldi	r22, 0x0E	; 14
     c10:	70 e0       	ldi	r23, 0x00	; 0
     c12:	81 e0       	ldi	r24, 0x01	; 1
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	63 d2       	rcall	.+1222   	; 0x10de <calloc>
     c18:	fc 01       	movw	r30, r24
     c1a:	00 97       	sbiw	r24, 0x00	; 0
     c1c:	a9 f3       	breq	.-22     	; 0xc08 <fdevopen+0x16>
     c1e:	80 e8       	ldi	r24, 0x80	; 128
     c20:	83 83       	std	Z+3, r24	; 0x03
     c22:	01 15       	cp	r16, r1
     c24:	11 05       	cpc	r17, r1
     c26:	71 f0       	breq	.+28     	; 0xc44 <fdevopen+0x52>
     c28:	13 87       	std	Z+11, r17	; 0x0b
     c2a:	02 87       	std	Z+10, r16	; 0x0a
     c2c:	81 e8       	ldi	r24, 0x81	; 129
     c2e:	83 83       	std	Z+3, r24	; 0x03
     c30:	80 91 af 02 	lds	r24, 0x02AF
     c34:	90 91 b0 02 	lds	r25, 0x02B0
     c38:	89 2b       	or	r24, r25
     c3a:	21 f4       	brne	.+8      	; 0xc44 <fdevopen+0x52>
     c3c:	f0 93 b0 02 	sts	0x02B0, r31
     c40:	e0 93 af 02 	sts	0x02AF, r30
     c44:	20 97       	sbiw	r28, 0x00	; 0
     c46:	c9 f0       	breq	.+50     	; 0xc7a <fdevopen+0x88>
     c48:	d1 87       	std	Z+9, r29	; 0x09
     c4a:	c0 87       	std	Z+8, r28	; 0x08
     c4c:	83 81       	ldd	r24, Z+3	; 0x03
     c4e:	82 60       	ori	r24, 0x02	; 2
     c50:	83 83       	std	Z+3, r24	; 0x03
     c52:	80 91 b1 02 	lds	r24, 0x02B1
     c56:	90 91 b2 02 	lds	r25, 0x02B2
     c5a:	89 2b       	or	r24, r25
     c5c:	71 f4       	brne	.+28     	; 0xc7a <fdevopen+0x88>
     c5e:	f0 93 b2 02 	sts	0x02B2, r31
     c62:	e0 93 b1 02 	sts	0x02B1, r30
     c66:	80 91 b3 02 	lds	r24, 0x02B3
     c6a:	90 91 b4 02 	lds	r25, 0x02B4
     c6e:	89 2b       	or	r24, r25
     c70:	21 f4       	brne	.+8      	; 0xc7a <fdevopen+0x88>
     c72:	f0 93 b4 02 	sts	0x02B4, r31
     c76:	e0 93 b3 02 	sts	0x02B3, r30
     c7a:	cf 01       	movw	r24, r30
     c7c:	df 91       	pop	r29
     c7e:	cf 91       	pop	r28
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	08 95       	ret

00000c86 <printf>:
     c86:	cf 93       	push	r28
     c88:	df 93       	push	r29
     c8a:	cd b7       	in	r28, 0x3d	; 61
     c8c:	de b7       	in	r29, 0x3e	; 62
     c8e:	fe 01       	movw	r30, r28
     c90:	36 96       	adiw	r30, 0x06	; 6
     c92:	61 91       	ld	r22, Z+
     c94:	71 91       	ld	r23, Z+
     c96:	af 01       	movw	r20, r30
     c98:	80 91 b1 02 	lds	r24, 0x02B1
     c9c:	90 91 b2 02 	lds	r25, 0x02B2
     ca0:	30 d0       	rcall	.+96     	; 0xd02 <vfprintf>
     ca2:	df 91       	pop	r29
     ca4:	cf 91       	pop	r28
     ca6:	08 95       	ret

00000ca8 <puts>:
     ca8:	0f 93       	push	r16
     caa:	1f 93       	push	r17
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
     cb0:	e0 91 b1 02 	lds	r30, 0x02B1
     cb4:	f0 91 b2 02 	lds	r31, 0x02B2
     cb8:	23 81       	ldd	r18, Z+3	; 0x03
     cba:	21 ff       	sbrs	r18, 1
     cbc:	1b c0       	rjmp	.+54     	; 0xcf4 <puts+0x4c>
     cbe:	ec 01       	movw	r28, r24
     cc0:	00 e0       	ldi	r16, 0x00	; 0
     cc2:	10 e0       	ldi	r17, 0x00	; 0
     cc4:	89 91       	ld	r24, Y+
     cc6:	60 91 b1 02 	lds	r22, 0x02B1
     cca:	70 91 b2 02 	lds	r23, 0x02B2
     cce:	db 01       	movw	r26, r22
     cd0:	18 96       	adiw	r26, 0x08	; 8
     cd2:	ed 91       	ld	r30, X+
     cd4:	fc 91       	ld	r31, X
     cd6:	19 97       	sbiw	r26, 0x09	; 9
     cd8:	88 23       	and	r24, r24
     cda:	31 f0       	breq	.+12     	; 0xce8 <puts+0x40>
     cdc:	19 95       	eicall
     cde:	89 2b       	or	r24, r25
     ce0:	89 f3       	breq	.-30     	; 0xcc4 <puts+0x1c>
     ce2:	0f ef       	ldi	r16, 0xFF	; 255
     ce4:	1f ef       	ldi	r17, 0xFF	; 255
     ce6:	ee cf       	rjmp	.-36     	; 0xcc4 <puts+0x1c>
     ce8:	8a e0       	ldi	r24, 0x0A	; 10
     cea:	19 95       	eicall
     cec:	89 2b       	or	r24, r25
     cee:	11 f4       	brne	.+4      	; 0xcf4 <puts+0x4c>
     cf0:	c8 01       	movw	r24, r16
     cf2:	02 c0       	rjmp	.+4      	; 0xcf8 <puts+0x50>
     cf4:	8f ef       	ldi	r24, 0xFF	; 255
     cf6:	9f ef       	ldi	r25, 0xFF	; 255
     cf8:	df 91       	pop	r29
     cfa:	cf 91       	pop	r28
     cfc:	1f 91       	pop	r17
     cfe:	0f 91       	pop	r16
     d00:	08 95       	ret

00000d02 <vfprintf>:
     d02:	2f 92       	push	r2
     d04:	3f 92       	push	r3
     d06:	4f 92       	push	r4
     d08:	5f 92       	push	r5
     d0a:	6f 92       	push	r6
     d0c:	7f 92       	push	r7
     d0e:	8f 92       	push	r8
     d10:	9f 92       	push	r9
     d12:	af 92       	push	r10
     d14:	bf 92       	push	r11
     d16:	cf 92       	push	r12
     d18:	df 92       	push	r13
     d1a:	ef 92       	push	r14
     d1c:	ff 92       	push	r15
     d1e:	0f 93       	push	r16
     d20:	1f 93       	push	r17
     d22:	cf 93       	push	r28
     d24:	df 93       	push	r29
     d26:	cd b7       	in	r28, 0x3d	; 61
     d28:	de b7       	in	r29, 0x3e	; 62
     d2a:	2c 97       	sbiw	r28, 0x0c	; 12
     d2c:	0f b6       	in	r0, 0x3f	; 63
     d2e:	f8 94       	cli
     d30:	de bf       	out	0x3e, r29	; 62
     d32:	0f be       	out	0x3f, r0	; 63
     d34:	cd bf       	out	0x3d, r28	; 61
     d36:	7c 01       	movw	r14, r24
     d38:	6b 01       	movw	r12, r22
     d3a:	8a 01       	movw	r16, r20
     d3c:	fc 01       	movw	r30, r24
     d3e:	17 82       	std	Z+7, r1	; 0x07
     d40:	16 82       	std	Z+6, r1	; 0x06
     d42:	83 81       	ldd	r24, Z+3	; 0x03
     d44:	81 ff       	sbrs	r24, 1
     d46:	b0 c1       	rjmp	.+864    	; 0x10a8 <vfprintf+0x3a6>
     d48:	ce 01       	movw	r24, r28
     d4a:	01 96       	adiw	r24, 0x01	; 1
     d4c:	4c 01       	movw	r8, r24
     d4e:	f7 01       	movw	r30, r14
     d50:	93 81       	ldd	r25, Z+3	; 0x03
     d52:	f6 01       	movw	r30, r12
     d54:	93 fd       	sbrc	r25, 3
     d56:	85 91       	lpm	r24, Z+
     d58:	93 ff       	sbrs	r25, 3
     d5a:	81 91       	ld	r24, Z+
     d5c:	6f 01       	movw	r12, r30
     d5e:	88 23       	and	r24, r24
     d60:	09 f4       	brne	.+2      	; 0xd64 <vfprintf+0x62>
     d62:	9e c1       	rjmp	.+828    	; 0x10a0 <vfprintf+0x39e>
     d64:	85 32       	cpi	r24, 0x25	; 37
     d66:	39 f4       	brne	.+14     	; 0xd76 <vfprintf+0x74>
     d68:	93 fd       	sbrc	r25, 3
     d6a:	85 91       	lpm	r24, Z+
     d6c:	93 ff       	sbrs	r25, 3
     d6e:	81 91       	ld	r24, Z+
     d70:	6f 01       	movw	r12, r30
     d72:	85 32       	cpi	r24, 0x25	; 37
     d74:	21 f4       	brne	.+8      	; 0xd7e <vfprintf+0x7c>
     d76:	b7 01       	movw	r22, r14
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	0f d3       	rcall	.+1566   	; 0x139a <fputc>
     d7c:	e8 cf       	rjmp	.-48     	; 0xd4e <vfprintf+0x4c>
     d7e:	51 2c       	mov	r5, r1
     d80:	31 2c       	mov	r3, r1
     d82:	20 e0       	ldi	r18, 0x00	; 0
     d84:	20 32       	cpi	r18, 0x20	; 32
     d86:	a0 f4       	brcc	.+40     	; 0xdb0 <vfprintf+0xae>
     d88:	8b 32       	cpi	r24, 0x2B	; 43
     d8a:	69 f0       	breq	.+26     	; 0xda6 <vfprintf+0xa4>
     d8c:	30 f4       	brcc	.+12     	; 0xd9a <vfprintf+0x98>
     d8e:	80 32       	cpi	r24, 0x20	; 32
     d90:	59 f0       	breq	.+22     	; 0xda8 <vfprintf+0xa6>
     d92:	83 32       	cpi	r24, 0x23	; 35
     d94:	69 f4       	brne	.+26     	; 0xdb0 <vfprintf+0xae>
     d96:	20 61       	ori	r18, 0x10	; 16
     d98:	2c c0       	rjmp	.+88     	; 0xdf2 <vfprintf+0xf0>
     d9a:	8d 32       	cpi	r24, 0x2D	; 45
     d9c:	39 f0       	breq	.+14     	; 0xdac <vfprintf+0xaa>
     d9e:	80 33       	cpi	r24, 0x30	; 48
     da0:	39 f4       	brne	.+14     	; 0xdb0 <vfprintf+0xae>
     da2:	21 60       	ori	r18, 0x01	; 1
     da4:	26 c0       	rjmp	.+76     	; 0xdf2 <vfprintf+0xf0>
     da6:	22 60       	ori	r18, 0x02	; 2
     da8:	24 60       	ori	r18, 0x04	; 4
     daa:	23 c0       	rjmp	.+70     	; 0xdf2 <vfprintf+0xf0>
     dac:	28 60       	ori	r18, 0x08	; 8
     dae:	21 c0       	rjmp	.+66     	; 0xdf2 <vfprintf+0xf0>
     db0:	27 fd       	sbrc	r18, 7
     db2:	27 c0       	rjmp	.+78     	; 0xe02 <vfprintf+0x100>
     db4:	30 ed       	ldi	r19, 0xD0	; 208
     db6:	38 0f       	add	r19, r24
     db8:	3a 30       	cpi	r19, 0x0A	; 10
     dba:	78 f4       	brcc	.+30     	; 0xdda <vfprintf+0xd8>
     dbc:	26 ff       	sbrs	r18, 6
     dbe:	06 c0       	rjmp	.+12     	; 0xdcc <vfprintf+0xca>
     dc0:	fa e0       	ldi	r31, 0x0A	; 10
     dc2:	5f 9e       	mul	r5, r31
     dc4:	30 0d       	add	r19, r0
     dc6:	11 24       	eor	r1, r1
     dc8:	53 2e       	mov	r5, r19
     dca:	13 c0       	rjmp	.+38     	; 0xdf2 <vfprintf+0xf0>
     dcc:	8a e0       	ldi	r24, 0x0A	; 10
     dce:	38 9e       	mul	r3, r24
     dd0:	30 0d       	add	r19, r0
     dd2:	11 24       	eor	r1, r1
     dd4:	33 2e       	mov	r3, r19
     dd6:	20 62       	ori	r18, 0x20	; 32
     dd8:	0c c0       	rjmp	.+24     	; 0xdf2 <vfprintf+0xf0>
     dda:	8e 32       	cpi	r24, 0x2E	; 46
     ddc:	21 f4       	brne	.+8      	; 0xde6 <vfprintf+0xe4>
     dde:	26 fd       	sbrc	r18, 6
     de0:	5f c1       	rjmp	.+702    	; 0x10a0 <vfprintf+0x39e>
     de2:	20 64       	ori	r18, 0x40	; 64
     de4:	06 c0       	rjmp	.+12     	; 0xdf2 <vfprintf+0xf0>
     de6:	8c 36       	cpi	r24, 0x6C	; 108
     de8:	11 f4       	brne	.+4      	; 0xdee <vfprintf+0xec>
     dea:	20 68       	ori	r18, 0x80	; 128
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <vfprintf+0xf0>
     dee:	88 36       	cpi	r24, 0x68	; 104
     df0:	41 f4       	brne	.+16     	; 0xe02 <vfprintf+0x100>
     df2:	f6 01       	movw	r30, r12
     df4:	93 fd       	sbrc	r25, 3
     df6:	85 91       	lpm	r24, Z+
     df8:	93 ff       	sbrs	r25, 3
     dfa:	81 91       	ld	r24, Z+
     dfc:	6f 01       	movw	r12, r30
     dfe:	81 11       	cpse	r24, r1
     e00:	c1 cf       	rjmp	.-126    	; 0xd84 <vfprintf+0x82>
     e02:	98 2f       	mov	r25, r24
     e04:	9f 7d       	andi	r25, 0xDF	; 223
     e06:	95 54       	subi	r25, 0x45	; 69
     e08:	93 30       	cpi	r25, 0x03	; 3
     e0a:	28 f4       	brcc	.+10     	; 0xe16 <vfprintf+0x114>
     e0c:	0c 5f       	subi	r16, 0xFC	; 252
     e0e:	1f 4f       	sbci	r17, 0xFF	; 255
     e10:	ff e3       	ldi	r31, 0x3F	; 63
     e12:	f9 83       	std	Y+1, r31	; 0x01
     e14:	0d c0       	rjmp	.+26     	; 0xe30 <vfprintf+0x12e>
     e16:	83 36       	cpi	r24, 0x63	; 99
     e18:	31 f0       	breq	.+12     	; 0xe26 <vfprintf+0x124>
     e1a:	83 37       	cpi	r24, 0x73	; 115
     e1c:	71 f0       	breq	.+28     	; 0xe3a <vfprintf+0x138>
     e1e:	83 35       	cpi	r24, 0x53	; 83
     e20:	09 f0       	breq	.+2      	; 0xe24 <vfprintf+0x122>
     e22:	57 c0       	rjmp	.+174    	; 0xed2 <vfprintf+0x1d0>
     e24:	21 c0       	rjmp	.+66     	; 0xe68 <vfprintf+0x166>
     e26:	f8 01       	movw	r30, r16
     e28:	80 81       	ld	r24, Z
     e2a:	89 83       	std	Y+1, r24	; 0x01
     e2c:	0e 5f       	subi	r16, 0xFE	; 254
     e2e:	1f 4f       	sbci	r17, 0xFF	; 255
     e30:	44 24       	eor	r4, r4
     e32:	43 94       	inc	r4
     e34:	51 2c       	mov	r5, r1
     e36:	54 01       	movw	r10, r8
     e38:	14 c0       	rjmp	.+40     	; 0xe62 <vfprintf+0x160>
     e3a:	38 01       	movw	r6, r16
     e3c:	f2 e0       	ldi	r31, 0x02	; 2
     e3e:	6f 0e       	add	r6, r31
     e40:	71 1c       	adc	r7, r1
     e42:	f8 01       	movw	r30, r16
     e44:	a0 80       	ld	r10, Z
     e46:	b1 80       	ldd	r11, Z+1	; 0x01
     e48:	26 ff       	sbrs	r18, 6
     e4a:	03 c0       	rjmp	.+6      	; 0xe52 <vfprintf+0x150>
     e4c:	65 2d       	mov	r22, r5
     e4e:	70 e0       	ldi	r23, 0x00	; 0
     e50:	02 c0       	rjmp	.+4      	; 0xe56 <vfprintf+0x154>
     e52:	6f ef       	ldi	r22, 0xFF	; 255
     e54:	7f ef       	ldi	r23, 0xFF	; 255
     e56:	c5 01       	movw	r24, r10
     e58:	2c 87       	std	Y+12, r18	; 0x0c
     e5a:	94 d2       	rcall	.+1320   	; 0x1384 <strnlen>
     e5c:	2c 01       	movw	r4, r24
     e5e:	83 01       	movw	r16, r6
     e60:	2c 85       	ldd	r18, Y+12	; 0x0c
     e62:	2f 77       	andi	r18, 0x7F	; 127
     e64:	22 2e       	mov	r2, r18
     e66:	16 c0       	rjmp	.+44     	; 0xe94 <vfprintf+0x192>
     e68:	38 01       	movw	r6, r16
     e6a:	f2 e0       	ldi	r31, 0x02	; 2
     e6c:	6f 0e       	add	r6, r31
     e6e:	71 1c       	adc	r7, r1
     e70:	f8 01       	movw	r30, r16
     e72:	a0 80       	ld	r10, Z
     e74:	b1 80       	ldd	r11, Z+1	; 0x01
     e76:	26 ff       	sbrs	r18, 6
     e78:	03 c0       	rjmp	.+6      	; 0xe80 <vfprintf+0x17e>
     e7a:	65 2d       	mov	r22, r5
     e7c:	70 e0       	ldi	r23, 0x00	; 0
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <vfprintf+0x182>
     e80:	6f ef       	ldi	r22, 0xFF	; 255
     e82:	7f ef       	ldi	r23, 0xFF	; 255
     e84:	c5 01       	movw	r24, r10
     e86:	2c 87       	std	Y+12, r18	; 0x0c
     e88:	6b d2       	rcall	.+1238   	; 0x1360 <strnlen_P>
     e8a:	2c 01       	movw	r4, r24
     e8c:	2c 85       	ldd	r18, Y+12	; 0x0c
     e8e:	20 68       	ori	r18, 0x80	; 128
     e90:	22 2e       	mov	r2, r18
     e92:	83 01       	movw	r16, r6
     e94:	23 fc       	sbrc	r2, 3
     e96:	19 c0       	rjmp	.+50     	; 0xeca <vfprintf+0x1c8>
     e98:	83 2d       	mov	r24, r3
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	48 16       	cp	r4, r24
     e9e:	59 06       	cpc	r5, r25
     ea0:	a0 f4       	brcc	.+40     	; 0xeca <vfprintf+0x1c8>
     ea2:	b7 01       	movw	r22, r14
     ea4:	80 e2       	ldi	r24, 0x20	; 32
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	78 d2       	rcall	.+1264   	; 0x139a <fputc>
     eaa:	3a 94       	dec	r3
     eac:	f5 cf       	rjmp	.-22     	; 0xe98 <vfprintf+0x196>
     eae:	f5 01       	movw	r30, r10
     eb0:	27 fc       	sbrc	r2, 7
     eb2:	85 91       	lpm	r24, Z+
     eb4:	27 fe       	sbrs	r2, 7
     eb6:	81 91       	ld	r24, Z+
     eb8:	5f 01       	movw	r10, r30
     eba:	b7 01       	movw	r22, r14
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	6d d2       	rcall	.+1242   	; 0x139a <fputc>
     ec0:	31 10       	cpse	r3, r1
     ec2:	3a 94       	dec	r3
     ec4:	f1 e0       	ldi	r31, 0x01	; 1
     ec6:	4f 1a       	sub	r4, r31
     ec8:	51 08       	sbc	r5, r1
     eca:	41 14       	cp	r4, r1
     ecc:	51 04       	cpc	r5, r1
     ece:	79 f7       	brne	.-34     	; 0xeae <vfprintf+0x1ac>
     ed0:	de c0       	rjmp	.+444    	; 0x108e <vfprintf+0x38c>
     ed2:	84 36       	cpi	r24, 0x64	; 100
     ed4:	11 f0       	breq	.+4      	; 0xeda <vfprintf+0x1d8>
     ed6:	89 36       	cpi	r24, 0x69	; 105
     ed8:	31 f5       	brne	.+76     	; 0xf26 <vfprintf+0x224>
     eda:	f8 01       	movw	r30, r16
     edc:	27 ff       	sbrs	r18, 7
     ede:	07 c0       	rjmp	.+14     	; 0xeee <vfprintf+0x1ec>
     ee0:	60 81       	ld	r22, Z
     ee2:	71 81       	ldd	r23, Z+1	; 0x01
     ee4:	82 81       	ldd	r24, Z+2	; 0x02
     ee6:	93 81       	ldd	r25, Z+3	; 0x03
     ee8:	0c 5f       	subi	r16, 0xFC	; 252
     eea:	1f 4f       	sbci	r17, 0xFF	; 255
     eec:	08 c0       	rjmp	.+16     	; 0xefe <vfprintf+0x1fc>
     eee:	60 81       	ld	r22, Z
     ef0:	71 81       	ldd	r23, Z+1	; 0x01
     ef2:	88 27       	eor	r24, r24
     ef4:	77 fd       	sbrc	r23, 7
     ef6:	80 95       	com	r24
     ef8:	98 2f       	mov	r25, r24
     efa:	0e 5f       	subi	r16, 0xFE	; 254
     efc:	1f 4f       	sbci	r17, 0xFF	; 255
     efe:	2f 76       	andi	r18, 0x6F	; 111
     f00:	b2 2e       	mov	r11, r18
     f02:	97 ff       	sbrs	r25, 7
     f04:	09 c0       	rjmp	.+18     	; 0xf18 <vfprintf+0x216>
     f06:	90 95       	com	r25
     f08:	80 95       	com	r24
     f0a:	70 95       	com	r23
     f0c:	61 95       	neg	r22
     f0e:	7f 4f       	sbci	r23, 0xFF	; 255
     f10:	8f 4f       	sbci	r24, 0xFF	; 255
     f12:	9f 4f       	sbci	r25, 0xFF	; 255
     f14:	20 68       	ori	r18, 0x80	; 128
     f16:	b2 2e       	mov	r11, r18
     f18:	2a e0       	ldi	r18, 0x0A	; 10
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	a4 01       	movw	r20, r8
     f1e:	6f d2       	rcall	.+1246   	; 0x13fe <__ultoa_invert>
     f20:	a8 2e       	mov	r10, r24
     f22:	a8 18       	sub	r10, r8
     f24:	43 c0       	rjmp	.+134    	; 0xfac <vfprintf+0x2aa>
     f26:	85 37       	cpi	r24, 0x75	; 117
     f28:	29 f4       	brne	.+10     	; 0xf34 <vfprintf+0x232>
     f2a:	2f 7e       	andi	r18, 0xEF	; 239
     f2c:	b2 2e       	mov	r11, r18
     f2e:	2a e0       	ldi	r18, 0x0A	; 10
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	25 c0       	rjmp	.+74     	; 0xf7e <vfprintf+0x27c>
     f34:	f2 2f       	mov	r31, r18
     f36:	f9 7f       	andi	r31, 0xF9	; 249
     f38:	bf 2e       	mov	r11, r31
     f3a:	8f 36       	cpi	r24, 0x6F	; 111
     f3c:	c1 f0       	breq	.+48     	; 0xf6e <vfprintf+0x26c>
     f3e:	18 f4       	brcc	.+6      	; 0xf46 <vfprintf+0x244>
     f40:	88 35       	cpi	r24, 0x58	; 88
     f42:	79 f0       	breq	.+30     	; 0xf62 <vfprintf+0x260>
     f44:	ad c0       	rjmp	.+346    	; 0x10a0 <vfprintf+0x39e>
     f46:	80 37       	cpi	r24, 0x70	; 112
     f48:	19 f0       	breq	.+6      	; 0xf50 <vfprintf+0x24e>
     f4a:	88 37       	cpi	r24, 0x78	; 120
     f4c:	21 f0       	breq	.+8      	; 0xf56 <vfprintf+0x254>
     f4e:	a8 c0       	rjmp	.+336    	; 0x10a0 <vfprintf+0x39e>
     f50:	2f 2f       	mov	r18, r31
     f52:	20 61       	ori	r18, 0x10	; 16
     f54:	b2 2e       	mov	r11, r18
     f56:	b4 fe       	sbrs	r11, 4
     f58:	0d c0       	rjmp	.+26     	; 0xf74 <vfprintf+0x272>
     f5a:	8b 2d       	mov	r24, r11
     f5c:	84 60       	ori	r24, 0x04	; 4
     f5e:	b8 2e       	mov	r11, r24
     f60:	09 c0       	rjmp	.+18     	; 0xf74 <vfprintf+0x272>
     f62:	24 ff       	sbrs	r18, 4
     f64:	0a c0       	rjmp	.+20     	; 0xf7a <vfprintf+0x278>
     f66:	9f 2f       	mov	r25, r31
     f68:	96 60       	ori	r25, 0x06	; 6
     f6a:	b9 2e       	mov	r11, r25
     f6c:	06 c0       	rjmp	.+12     	; 0xf7a <vfprintf+0x278>
     f6e:	28 e0       	ldi	r18, 0x08	; 8
     f70:	30 e0       	ldi	r19, 0x00	; 0
     f72:	05 c0       	rjmp	.+10     	; 0xf7e <vfprintf+0x27c>
     f74:	20 e1       	ldi	r18, 0x10	; 16
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <vfprintf+0x27c>
     f7a:	20 e1       	ldi	r18, 0x10	; 16
     f7c:	32 e0       	ldi	r19, 0x02	; 2
     f7e:	f8 01       	movw	r30, r16
     f80:	b7 fe       	sbrs	r11, 7
     f82:	07 c0       	rjmp	.+14     	; 0xf92 <vfprintf+0x290>
     f84:	60 81       	ld	r22, Z
     f86:	71 81       	ldd	r23, Z+1	; 0x01
     f88:	82 81       	ldd	r24, Z+2	; 0x02
     f8a:	93 81       	ldd	r25, Z+3	; 0x03
     f8c:	0c 5f       	subi	r16, 0xFC	; 252
     f8e:	1f 4f       	sbci	r17, 0xFF	; 255
     f90:	06 c0       	rjmp	.+12     	; 0xf9e <vfprintf+0x29c>
     f92:	60 81       	ld	r22, Z
     f94:	71 81       	ldd	r23, Z+1	; 0x01
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	0e 5f       	subi	r16, 0xFE	; 254
     f9c:	1f 4f       	sbci	r17, 0xFF	; 255
     f9e:	a4 01       	movw	r20, r8
     fa0:	2e d2       	rcall	.+1116   	; 0x13fe <__ultoa_invert>
     fa2:	a8 2e       	mov	r10, r24
     fa4:	a8 18       	sub	r10, r8
     fa6:	fb 2d       	mov	r31, r11
     fa8:	ff 77       	andi	r31, 0x7F	; 127
     faa:	bf 2e       	mov	r11, r31
     fac:	b6 fe       	sbrs	r11, 6
     fae:	0b c0       	rjmp	.+22     	; 0xfc6 <vfprintf+0x2c4>
     fb0:	2b 2d       	mov	r18, r11
     fb2:	2e 7f       	andi	r18, 0xFE	; 254
     fb4:	a5 14       	cp	r10, r5
     fb6:	50 f4       	brcc	.+20     	; 0xfcc <vfprintf+0x2ca>
     fb8:	b4 fe       	sbrs	r11, 4
     fba:	0a c0       	rjmp	.+20     	; 0xfd0 <vfprintf+0x2ce>
     fbc:	b2 fc       	sbrc	r11, 2
     fbe:	08 c0       	rjmp	.+16     	; 0xfd0 <vfprintf+0x2ce>
     fc0:	2b 2d       	mov	r18, r11
     fc2:	2e 7e       	andi	r18, 0xEE	; 238
     fc4:	05 c0       	rjmp	.+10     	; 0xfd0 <vfprintf+0x2ce>
     fc6:	7a 2c       	mov	r7, r10
     fc8:	2b 2d       	mov	r18, r11
     fca:	03 c0       	rjmp	.+6      	; 0xfd2 <vfprintf+0x2d0>
     fcc:	7a 2c       	mov	r7, r10
     fce:	01 c0       	rjmp	.+2      	; 0xfd2 <vfprintf+0x2d0>
     fd0:	75 2c       	mov	r7, r5
     fd2:	24 ff       	sbrs	r18, 4
     fd4:	0d c0       	rjmp	.+26     	; 0xff0 <vfprintf+0x2ee>
     fd6:	fe 01       	movw	r30, r28
     fd8:	ea 0d       	add	r30, r10
     fda:	f1 1d       	adc	r31, r1
     fdc:	80 81       	ld	r24, Z
     fde:	80 33       	cpi	r24, 0x30	; 48
     fe0:	11 f4       	brne	.+4      	; 0xfe6 <vfprintf+0x2e4>
     fe2:	29 7e       	andi	r18, 0xE9	; 233
     fe4:	09 c0       	rjmp	.+18     	; 0xff8 <vfprintf+0x2f6>
     fe6:	22 ff       	sbrs	r18, 2
     fe8:	06 c0       	rjmp	.+12     	; 0xff6 <vfprintf+0x2f4>
     fea:	73 94       	inc	r7
     fec:	73 94       	inc	r7
     fee:	04 c0       	rjmp	.+8      	; 0xff8 <vfprintf+0x2f6>
     ff0:	82 2f       	mov	r24, r18
     ff2:	86 78       	andi	r24, 0x86	; 134
     ff4:	09 f0       	breq	.+2      	; 0xff8 <vfprintf+0x2f6>
     ff6:	73 94       	inc	r7
     ff8:	23 fd       	sbrc	r18, 3
     ffa:	12 c0       	rjmp	.+36     	; 0x1020 <vfprintf+0x31e>
     ffc:	20 ff       	sbrs	r18, 0
     ffe:	06 c0       	rjmp	.+12     	; 0x100c <vfprintf+0x30a>
    1000:	5a 2c       	mov	r5, r10
    1002:	73 14       	cp	r7, r3
    1004:	18 f4       	brcc	.+6      	; 0x100c <vfprintf+0x30a>
    1006:	53 0c       	add	r5, r3
    1008:	57 18       	sub	r5, r7
    100a:	73 2c       	mov	r7, r3
    100c:	73 14       	cp	r7, r3
    100e:	60 f4       	brcc	.+24     	; 0x1028 <vfprintf+0x326>
    1010:	b7 01       	movw	r22, r14
    1012:	80 e2       	ldi	r24, 0x20	; 32
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	2c 87       	std	Y+12, r18	; 0x0c
    1018:	c0 d1       	rcall	.+896    	; 0x139a <fputc>
    101a:	73 94       	inc	r7
    101c:	2c 85       	ldd	r18, Y+12	; 0x0c
    101e:	f6 cf       	rjmp	.-20     	; 0x100c <vfprintf+0x30a>
    1020:	73 14       	cp	r7, r3
    1022:	10 f4       	brcc	.+4      	; 0x1028 <vfprintf+0x326>
    1024:	37 18       	sub	r3, r7
    1026:	01 c0       	rjmp	.+2      	; 0x102a <vfprintf+0x328>
    1028:	31 2c       	mov	r3, r1
    102a:	24 ff       	sbrs	r18, 4
    102c:	11 c0       	rjmp	.+34     	; 0x1050 <vfprintf+0x34e>
    102e:	b7 01       	movw	r22, r14
    1030:	80 e3       	ldi	r24, 0x30	; 48
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	2c 87       	std	Y+12, r18	; 0x0c
    1036:	b1 d1       	rcall	.+866    	; 0x139a <fputc>
    1038:	2c 85       	ldd	r18, Y+12	; 0x0c
    103a:	22 ff       	sbrs	r18, 2
    103c:	16 c0       	rjmp	.+44     	; 0x106a <vfprintf+0x368>
    103e:	21 ff       	sbrs	r18, 1
    1040:	03 c0       	rjmp	.+6      	; 0x1048 <vfprintf+0x346>
    1042:	88 e5       	ldi	r24, 0x58	; 88
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	02 c0       	rjmp	.+4      	; 0x104c <vfprintf+0x34a>
    1048:	88 e7       	ldi	r24, 0x78	; 120
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	b7 01       	movw	r22, r14
    104e:	0c c0       	rjmp	.+24     	; 0x1068 <vfprintf+0x366>
    1050:	82 2f       	mov	r24, r18
    1052:	86 78       	andi	r24, 0x86	; 134
    1054:	51 f0       	breq	.+20     	; 0x106a <vfprintf+0x368>
    1056:	21 fd       	sbrc	r18, 1
    1058:	02 c0       	rjmp	.+4      	; 0x105e <vfprintf+0x35c>
    105a:	80 e2       	ldi	r24, 0x20	; 32
    105c:	01 c0       	rjmp	.+2      	; 0x1060 <vfprintf+0x35e>
    105e:	8b e2       	ldi	r24, 0x2B	; 43
    1060:	27 fd       	sbrc	r18, 7
    1062:	8d e2       	ldi	r24, 0x2D	; 45
    1064:	b7 01       	movw	r22, r14
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	98 d1       	rcall	.+816    	; 0x139a <fputc>
    106a:	a5 14       	cp	r10, r5
    106c:	30 f4       	brcc	.+12     	; 0x107a <vfprintf+0x378>
    106e:	b7 01       	movw	r22, r14
    1070:	80 e3       	ldi	r24, 0x30	; 48
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	92 d1       	rcall	.+804    	; 0x139a <fputc>
    1076:	5a 94       	dec	r5
    1078:	f8 cf       	rjmp	.-16     	; 0x106a <vfprintf+0x368>
    107a:	aa 94       	dec	r10
    107c:	f4 01       	movw	r30, r8
    107e:	ea 0d       	add	r30, r10
    1080:	f1 1d       	adc	r31, r1
    1082:	80 81       	ld	r24, Z
    1084:	b7 01       	movw	r22, r14
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	88 d1       	rcall	.+784    	; 0x139a <fputc>
    108a:	a1 10       	cpse	r10, r1
    108c:	f6 cf       	rjmp	.-20     	; 0x107a <vfprintf+0x378>
    108e:	33 20       	and	r3, r3
    1090:	09 f4       	brne	.+2      	; 0x1094 <vfprintf+0x392>
    1092:	5d ce       	rjmp	.-838    	; 0xd4e <vfprintf+0x4c>
    1094:	b7 01       	movw	r22, r14
    1096:	80 e2       	ldi	r24, 0x20	; 32
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	7f d1       	rcall	.+766    	; 0x139a <fputc>
    109c:	3a 94       	dec	r3
    109e:	f7 cf       	rjmp	.-18     	; 0x108e <vfprintf+0x38c>
    10a0:	f7 01       	movw	r30, r14
    10a2:	86 81       	ldd	r24, Z+6	; 0x06
    10a4:	97 81       	ldd	r25, Z+7	; 0x07
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <vfprintf+0x3aa>
    10a8:	8f ef       	ldi	r24, 0xFF	; 255
    10aa:	9f ef       	ldi	r25, 0xFF	; 255
    10ac:	2c 96       	adiw	r28, 0x0c	; 12
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	0f be       	out	0x3f, r0	; 63
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	df 91       	pop	r29
    10ba:	cf 91       	pop	r28
    10bc:	1f 91       	pop	r17
    10be:	0f 91       	pop	r16
    10c0:	ff 90       	pop	r15
    10c2:	ef 90       	pop	r14
    10c4:	df 90       	pop	r13
    10c6:	cf 90       	pop	r12
    10c8:	bf 90       	pop	r11
    10ca:	af 90       	pop	r10
    10cc:	9f 90       	pop	r9
    10ce:	8f 90       	pop	r8
    10d0:	7f 90       	pop	r7
    10d2:	6f 90       	pop	r6
    10d4:	5f 90       	pop	r5
    10d6:	4f 90       	pop	r4
    10d8:	3f 90       	pop	r3
    10da:	2f 90       	pop	r2
    10dc:	08 95       	ret

000010de <calloc>:
    10de:	0f 93       	push	r16
    10e0:	1f 93       	push	r17
    10e2:	cf 93       	push	r28
    10e4:	df 93       	push	r29
    10e6:	86 9f       	mul	r24, r22
    10e8:	80 01       	movw	r16, r0
    10ea:	87 9f       	mul	r24, r23
    10ec:	10 0d       	add	r17, r0
    10ee:	96 9f       	mul	r25, r22
    10f0:	10 0d       	add	r17, r0
    10f2:	11 24       	eor	r1, r1
    10f4:	c8 01       	movw	r24, r16
    10f6:	0d d0       	rcall	.+26     	; 0x1112 <malloc>
    10f8:	ec 01       	movw	r28, r24
    10fa:	00 97       	sbiw	r24, 0x00	; 0
    10fc:	21 f0       	breq	.+8      	; 0x1106 <calloc+0x28>
    10fe:	a8 01       	movw	r20, r16
    1100:	60 e0       	ldi	r22, 0x00	; 0
    1102:	70 e0       	ldi	r23, 0x00	; 0
    1104:	38 d1       	rcall	.+624    	; 0x1376 <memset>
    1106:	ce 01       	movw	r24, r28
    1108:	df 91       	pop	r29
    110a:	cf 91       	pop	r28
    110c:	1f 91       	pop	r17
    110e:	0f 91       	pop	r16
    1110:	08 95       	ret

00001112 <malloc>:
    1112:	cf 93       	push	r28
    1114:	df 93       	push	r29
    1116:	82 30       	cpi	r24, 0x02	; 2
    1118:	91 05       	cpc	r25, r1
    111a:	10 f4       	brcc	.+4      	; 0x1120 <malloc+0xe>
    111c:	82 e0       	ldi	r24, 0x02	; 2
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	e0 91 b7 02 	lds	r30, 0x02B7
    1124:	f0 91 b8 02 	lds	r31, 0x02B8
    1128:	20 e0       	ldi	r18, 0x00	; 0
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	a0 e0       	ldi	r26, 0x00	; 0
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	30 97       	sbiw	r30, 0x00	; 0
    1132:	39 f1       	breq	.+78     	; 0x1182 <malloc+0x70>
    1134:	40 81       	ld	r20, Z
    1136:	51 81       	ldd	r21, Z+1	; 0x01
    1138:	48 17       	cp	r20, r24
    113a:	59 07       	cpc	r21, r25
    113c:	b8 f0       	brcs	.+46     	; 0x116c <malloc+0x5a>
    113e:	48 17       	cp	r20, r24
    1140:	59 07       	cpc	r21, r25
    1142:	71 f4       	brne	.+28     	; 0x1160 <malloc+0x4e>
    1144:	82 81       	ldd	r24, Z+2	; 0x02
    1146:	93 81       	ldd	r25, Z+3	; 0x03
    1148:	10 97       	sbiw	r26, 0x00	; 0
    114a:	29 f0       	breq	.+10     	; 0x1156 <malloc+0x44>
    114c:	13 96       	adiw	r26, 0x03	; 3
    114e:	9c 93       	st	X, r25
    1150:	8e 93       	st	-X, r24
    1152:	12 97       	sbiw	r26, 0x02	; 2
    1154:	2c c0       	rjmp	.+88     	; 0x11ae <malloc+0x9c>
    1156:	90 93 b8 02 	sts	0x02B8, r25
    115a:	80 93 b7 02 	sts	0x02B7, r24
    115e:	27 c0       	rjmp	.+78     	; 0x11ae <malloc+0x9c>
    1160:	21 15       	cp	r18, r1
    1162:	31 05       	cpc	r19, r1
    1164:	31 f0       	breq	.+12     	; 0x1172 <malloc+0x60>
    1166:	42 17       	cp	r20, r18
    1168:	53 07       	cpc	r21, r19
    116a:	18 f0       	brcs	.+6      	; 0x1172 <malloc+0x60>
    116c:	a9 01       	movw	r20, r18
    116e:	db 01       	movw	r26, r22
    1170:	01 c0       	rjmp	.+2      	; 0x1174 <malloc+0x62>
    1172:	ef 01       	movw	r28, r30
    1174:	9a 01       	movw	r18, r20
    1176:	bd 01       	movw	r22, r26
    1178:	df 01       	movw	r26, r30
    117a:	02 80       	ldd	r0, Z+2	; 0x02
    117c:	f3 81       	ldd	r31, Z+3	; 0x03
    117e:	e0 2d       	mov	r30, r0
    1180:	d7 cf       	rjmp	.-82     	; 0x1130 <malloc+0x1e>
    1182:	21 15       	cp	r18, r1
    1184:	31 05       	cpc	r19, r1
    1186:	f9 f0       	breq	.+62     	; 0x11c6 <malloc+0xb4>
    1188:	28 1b       	sub	r18, r24
    118a:	39 0b       	sbc	r19, r25
    118c:	24 30       	cpi	r18, 0x04	; 4
    118e:	31 05       	cpc	r19, r1
    1190:	80 f4       	brcc	.+32     	; 0x11b2 <malloc+0xa0>
    1192:	8a 81       	ldd	r24, Y+2	; 0x02
    1194:	9b 81       	ldd	r25, Y+3	; 0x03
    1196:	61 15       	cp	r22, r1
    1198:	71 05       	cpc	r23, r1
    119a:	21 f0       	breq	.+8      	; 0x11a4 <malloc+0x92>
    119c:	fb 01       	movw	r30, r22
    119e:	93 83       	std	Z+3, r25	; 0x03
    11a0:	82 83       	std	Z+2, r24	; 0x02
    11a2:	04 c0       	rjmp	.+8      	; 0x11ac <malloc+0x9a>
    11a4:	90 93 b8 02 	sts	0x02B8, r25
    11a8:	80 93 b7 02 	sts	0x02B7, r24
    11ac:	fe 01       	movw	r30, r28
    11ae:	32 96       	adiw	r30, 0x02	; 2
    11b0:	44 c0       	rjmp	.+136    	; 0x123a <malloc+0x128>
    11b2:	fe 01       	movw	r30, r28
    11b4:	e2 0f       	add	r30, r18
    11b6:	f3 1f       	adc	r31, r19
    11b8:	81 93       	st	Z+, r24
    11ba:	91 93       	st	Z+, r25
    11bc:	22 50       	subi	r18, 0x02	; 2
    11be:	31 09       	sbc	r19, r1
    11c0:	39 83       	std	Y+1, r19	; 0x01
    11c2:	28 83       	st	Y, r18
    11c4:	3a c0       	rjmp	.+116    	; 0x123a <malloc+0x128>
    11c6:	20 91 b5 02 	lds	r18, 0x02B5
    11ca:	30 91 b6 02 	lds	r19, 0x02B6
    11ce:	23 2b       	or	r18, r19
    11d0:	41 f4       	brne	.+16     	; 0x11e2 <malloc+0xd0>
    11d2:	20 91 02 02 	lds	r18, 0x0202
    11d6:	30 91 03 02 	lds	r19, 0x0203
    11da:	30 93 b6 02 	sts	0x02B6, r19
    11de:	20 93 b5 02 	sts	0x02B5, r18
    11e2:	20 91 00 02 	lds	r18, 0x0200
    11e6:	30 91 01 02 	lds	r19, 0x0201
    11ea:	21 15       	cp	r18, r1
    11ec:	31 05       	cpc	r19, r1
    11ee:	41 f4       	brne	.+16     	; 0x1200 <malloc+0xee>
    11f0:	2d b7       	in	r18, 0x3d	; 61
    11f2:	3e b7       	in	r19, 0x3e	; 62
    11f4:	40 91 04 02 	lds	r20, 0x0204
    11f8:	50 91 05 02 	lds	r21, 0x0205
    11fc:	24 1b       	sub	r18, r20
    11fe:	35 0b       	sbc	r19, r21
    1200:	e0 91 b5 02 	lds	r30, 0x02B5
    1204:	f0 91 b6 02 	lds	r31, 0x02B6
    1208:	e2 17       	cp	r30, r18
    120a:	f3 07       	cpc	r31, r19
    120c:	a0 f4       	brcc	.+40     	; 0x1236 <malloc+0x124>
    120e:	2e 1b       	sub	r18, r30
    1210:	3f 0b       	sbc	r19, r31
    1212:	28 17       	cp	r18, r24
    1214:	39 07       	cpc	r19, r25
    1216:	78 f0       	brcs	.+30     	; 0x1236 <malloc+0x124>
    1218:	ac 01       	movw	r20, r24
    121a:	4e 5f       	subi	r20, 0xFE	; 254
    121c:	5f 4f       	sbci	r21, 0xFF	; 255
    121e:	24 17       	cp	r18, r20
    1220:	35 07       	cpc	r19, r21
    1222:	48 f0       	brcs	.+18     	; 0x1236 <malloc+0x124>
    1224:	4e 0f       	add	r20, r30
    1226:	5f 1f       	adc	r21, r31
    1228:	50 93 b6 02 	sts	0x02B6, r21
    122c:	40 93 b5 02 	sts	0x02B5, r20
    1230:	81 93       	st	Z+, r24
    1232:	91 93       	st	Z+, r25
    1234:	02 c0       	rjmp	.+4      	; 0x123a <malloc+0x128>
    1236:	e0 e0       	ldi	r30, 0x00	; 0
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	cf 01       	movw	r24, r30
    123c:	df 91       	pop	r29
    123e:	cf 91       	pop	r28
    1240:	08 95       	ret

00001242 <free>:
    1242:	cf 93       	push	r28
    1244:	df 93       	push	r29
    1246:	00 97       	sbiw	r24, 0x00	; 0
    1248:	09 f4       	brne	.+2      	; 0x124c <free+0xa>
    124a:	87 c0       	rjmp	.+270    	; 0x135a <free+0x118>
    124c:	fc 01       	movw	r30, r24
    124e:	32 97       	sbiw	r30, 0x02	; 2
    1250:	13 82       	std	Z+3, r1	; 0x03
    1252:	12 82       	std	Z+2, r1	; 0x02
    1254:	c0 91 b7 02 	lds	r28, 0x02B7
    1258:	d0 91 b8 02 	lds	r29, 0x02B8
    125c:	20 97       	sbiw	r28, 0x00	; 0
    125e:	81 f4       	brne	.+32     	; 0x1280 <free+0x3e>
    1260:	20 81       	ld	r18, Z
    1262:	31 81       	ldd	r19, Z+1	; 0x01
    1264:	28 0f       	add	r18, r24
    1266:	39 1f       	adc	r19, r25
    1268:	80 91 b5 02 	lds	r24, 0x02B5
    126c:	90 91 b6 02 	lds	r25, 0x02B6
    1270:	82 17       	cp	r24, r18
    1272:	93 07       	cpc	r25, r19
    1274:	79 f5       	brne	.+94     	; 0x12d4 <free+0x92>
    1276:	f0 93 b6 02 	sts	0x02B6, r31
    127a:	e0 93 b5 02 	sts	0x02B5, r30
    127e:	6d c0       	rjmp	.+218    	; 0x135a <free+0x118>
    1280:	de 01       	movw	r26, r28
    1282:	20 e0       	ldi	r18, 0x00	; 0
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	ae 17       	cp	r26, r30
    1288:	bf 07       	cpc	r27, r31
    128a:	50 f4       	brcc	.+20     	; 0x12a0 <free+0x5e>
    128c:	12 96       	adiw	r26, 0x02	; 2
    128e:	4d 91       	ld	r20, X+
    1290:	5c 91       	ld	r21, X
    1292:	13 97       	sbiw	r26, 0x03	; 3
    1294:	9d 01       	movw	r18, r26
    1296:	41 15       	cp	r20, r1
    1298:	51 05       	cpc	r21, r1
    129a:	09 f1       	breq	.+66     	; 0x12de <free+0x9c>
    129c:	da 01       	movw	r26, r20
    129e:	f3 cf       	rjmp	.-26     	; 0x1286 <free+0x44>
    12a0:	b3 83       	std	Z+3, r27	; 0x03
    12a2:	a2 83       	std	Z+2, r26	; 0x02
    12a4:	40 81       	ld	r20, Z
    12a6:	51 81       	ldd	r21, Z+1	; 0x01
    12a8:	84 0f       	add	r24, r20
    12aa:	95 1f       	adc	r25, r21
    12ac:	8a 17       	cp	r24, r26
    12ae:	9b 07       	cpc	r25, r27
    12b0:	71 f4       	brne	.+28     	; 0x12ce <free+0x8c>
    12b2:	8d 91       	ld	r24, X+
    12b4:	9c 91       	ld	r25, X
    12b6:	11 97       	sbiw	r26, 0x01	; 1
    12b8:	84 0f       	add	r24, r20
    12ba:	95 1f       	adc	r25, r21
    12bc:	02 96       	adiw	r24, 0x02	; 2
    12be:	91 83       	std	Z+1, r25	; 0x01
    12c0:	80 83       	st	Z, r24
    12c2:	12 96       	adiw	r26, 0x02	; 2
    12c4:	8d 91       	ld	r24, X+
    12c6:	9c 91       	ld	r25, X
    12c8:	13 97       	sbiw	r26, 0x03	; 3
    12ca:	93 83       	std	Z+3, r25	; 0x03
    12cc:	82 83       	std	Z+2, r24	; 0x02
    12ce:	21 15       	cp	r18, r1
    12d0:	31 05       	cpc	r19, r1
    12d2:	29 f4       	brne	.+10     	; 0x12de <free+0x9c>
    12d4:	f0 93 b8 02 	sts	0x02B8, r31
    12d8:	e0 93 b7 02 	sts	0x02B7, r30
    12dc:	3e c0       	rjmp	.+124    	; 0x135a <free+0x118>
    12de:	d9 01       	movw	r26, r18
    12e0:	13 96       	adiw	r26, 0x03	; 3
    12e2:	fc 93       	st	X, r31
    12e4:	ee 93       	st	-X, r30
    12e6:	12 97       	sbiw	r26, 0x02	; 2
    12e8:	4d 91       	ld	r20, X+
    12ea:	5d 91       	ld	r21, X+
    12ec:	a4 0f       	add	r26, r20
    12ee:	b5 1f       	adc	r27, r21
    12f0:	ea 17       	cp	r30, r26
    12f2:	fb 07       	cpc	r31, r27
    12f4:	79 f4       	brne	.+30     	; 0x1314 <free+0xd2>
    12f6:	80 81       	ld	r24, Z
    12f8:	91 81       	ldd	r25, Z+1	; 0x01
    12fa:	84 0f       	add	r24, r20
    12fc:	95 1f       	adc	r25, r21
    12fe:	02 96       	adiw	r24, 0x02	; 2
    1300:	d9 01       	movw	r26, r18
    1302:	11 96       	adiw	r26, 0x01	; 1
    1304:	9c 93       	st	X, r25
    1306:	8e 93       	st	-X, r24
    1308:	82 81       	ldd	r24, Z+2	; 0x02
    130a:	93 81       	ldd	r25, Z+3	; 0x03
    130c:	13 96       	adiw	r26, 0x03	; 3
    130e:	9c 93       	st	X, r25
    1310:	8e 93       	st	-X, r24
    1312:	12 97       	sbiw	r26, 0x02	; 2
    1314:	e0 e0       	ldi	r30, 0x00	; 0
    1316:	f0 e0       	ldi	r31, 0x00	; 0
    1318:	8a 81       	ldd	r24, Y+2	; 0x02
    131a:	9b 81       	ldd	r25, Y+3	; 0x03
    131c:	00 97       	sbiw	r24, 0x00	; 0
    131e:	19 f0       	breq	.+6      	; 0x1326 <free+0xe4>
    1320:	fe 01       	movw	r30, r28
    1322:	ec 01       	movw	r28, r24
    1324:	f9 cf       	rjmp	.-14     	; 0x1318 <free+0xd6>
    1326:	ce 01       	movw	r24, r28
    1328:	02 96       	adiw	r24, 0x02	; 2
    132a:	28 81       	ld	r18, Y
    132c:	39 81       	ldd	r19, Y+1	; 0x01
    132e:	82 0f       	add	r24, r18
    1330:	93 1f       	adc	r25, r19
    1332:	20 91 b5 02 	lds	r18, 0x02B5
    1336:	30 91 b6 02 	lds	r19, 0x02B6
    133a:	28 17       	cp	r18, r24
    133c:	39 07       	cpc	r19, r25
    133e:	69 f4       	brne	.+26     	; 0x135a <free+0x118>
    1340:	30 97       	sbiw	r30, 0x00	; 0
    1342:	29 f4       	brne	.+10     	; 0x134e <free+0x10c>
    1344:	10 92 b8 02 	sts	0x02B8, r1
    1348:	10 92 b7 02 	sts	0x02B7, r1
    134c:	02 c0       	rjmp	.+4      	; 0x1352 <free+0x110>
    134e:	13 82       	std	Z+3, r1	; 0x03
    1350:	12 82       	std	Z+2, r1	; 0x02
    1352:	d0 93 b6 02 	sts	0x02B6, r29
    1356:	c0 93 b5 02 	sts	0x02B5, r28
    135a:	df 91       	pop	r29
    135c:	cf 91       	pop	r28
    135e:	08 95       	ret

00001360 <strnlen_P>:
    1360:	fc 01       	movw	r30, r24
    1362:	05 90       	lpm	r0, Z+
    1364:	61 50       	subi	r22, 0x01	; 1
    1366:	70 40       	sbci	r23, 0x00	; 0
    1368:	01 10       	cpse	r0, r1
    136a:	d8 f7       	brcc	.-10     	; 0x1362 <strnlen_P+0x2>
    136c:	80 95       	com	r24
    136e:	90 95       	com	r25
    1370:	8e 0f       	add	r24, r30
    1372:	9f 1f       	adc	r25, r31
    1374:	08 95       	ret

00001376 <memset>:
    1376:	dc 01       	movw	r26, r24
    1378:	01 c0       	rjmp	.+2      	; 0x137c <memset+0x6>
    137a:	6d 93       	st	X+, r22
    137c:	41 50       	subi	r20, 0x01	; 1
    137e:	50 40       	sbci	r21, 0x00	; 0
    1380:	e0 f7       	brcc	.-8      	; 0x137a <memset+0x4>
    1382:	08 95       	ret

00001384 <strnlen>:
    1384:	fc 01       	movw	r30, r24
    1386:	61 50       	subi	r22, 0x01	; 1
    1388:	70 40       	sbci	r23, 0x00	; 0
    138a:	01 90       	ld	r0, Z+
    138c:	01 10       	cpse	r0, r1
    138e:	d8 f7       	brcc	.-10     	; 0x1386 <strnlen+0x2>
    1390:	80 95       	com	r24
    1392:	90 95       	com	r25
    1394:	8e 0f       	add	r24, r30
    1396:	9f 1f       	adc	r25, r31
    1398:	08 95       	ret

0000139a <fputc>:
    139a:	0f 93       	push	r16
    139c:	1f 93       	push	r17
    139e:	cf 93       	push	r28
    13a0:	df 93       	push	r29
    13a2:	18 2f       	mov	r17, r24
    13a4:	09 2f       	mov	r16, r25
    13a6:	eb 01       	movw	r28, r22
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	81 fd       	sbrc	r24, 1
    13ac:	03 c0       	rjmp	.+6      	; 0x13b4 <fputc+0x1a>
    13ae:	8f ef       	ldi	r24, 0xFF	; 255
    13b0:	9f ef       	ldi	r25, 0xFF	; 255
    13b2:	20 c0       	rjmp	.+64     	; 0x13f4 <fputc+0x5a>
    13b4:	82 ff       	sbrs	r24, 2
    13b6:	10 c0       	rjmp	.+32     	; 0x13d8 <fputc+0x3e>
    13b8:	4e 81       	ldd	r20, Y+6	; 0x06
    13ba:	5f 81       	ldd	r21, Y+7	; 0x07
    13bc:	2c 81       	ldd	r18, Y+4	; 0x04
    13be:	3d 81       	ldd	r19, Y+5	; 0x05
    13c0:	42 17       	cp	r20, r18
    13c2:	53 07       	cpc	r21, r19
    13c4:	7c f4       	brge	.+30     	; 0x13e4 <fputc+0x4a>
    13c6:	e8 81       	ld	r30, Y
    13c8:	f9 81       	ldd	r31, Y+1	; 0x01
    13ca:	9f 01       	movw	r18, r30
    13cc:	2f 5f       	subi	r18, 0xFF	; 255
    13ce:	3f 4f       	sbci	r19, 0xFF	; 255
    13d0:	39 83       	std	Y+1, r19	; 0x01
    13d2:	28 83       	st	Y, r18
    13d4:	10 83       	st	Z, r17
    13d6:	06 c0       	rjmp	.+12     	; 0x13e4 <fputc+0x4a>
    13d8:	e8 85       	ldd	r30, Y+8	; 0x08
    13da:	f9 85       	ldd	r31, Y+9	; 0x09
    13dc:	81 2f       	mov	r24, r17
    13de:	19 95       	eicall
    13e0:	89 2b       	or	r24, r25
    13e2:	29 f7       	brne	.-54     	; 0x13ae <fputc+0x14>
    13e4:	2e 81       	ldd	r18, Y+6	; 0x06
    13e6:	3f 81       	ldd	r19, Y+7	; 0x07
    13e8:	2f 5f       	subi	r18, 0xFF	; 255
    13ea:	3f 4f       	sbci	r19, 0xFF	; 255
    13ec:	3f 83       	std	Y+7, r19	; 0x07
    13ee:	2e 83       	std	Y+6, r18	; 0x06
    13f0:	81 2f       	mov	r24, r17
    13f2:	90 2f       	mov	r25, r16
    13f4:	df 91       	pop	r29
    13f6:	cf 91       	pop	r28
    13f8:	1f 91       	pop	r17
    13fa:	0f 91       	pop	r16
    13fc:	08 95       	ret

000013fe <__ultoa_invert>:
    13fe:	fa 01       	movw	r30, r20
    1400:	aa 27       	eor	r26, r26
    1402:	28 30       	cpi	r18, 0x08	; 8
    1404:	51 f1       	breq	.+84     	; 0x145a <__ultoa_invert+0x5c>
    1406:	20 31       	cpi	r18, 0x10	; 16
    1408:	81 f1       	breq	.+96     	; 0x146a <__ultoa_invert+0x6c>
    140a:	e8 94       	clt
    140c:	6f 93       	push	r22
    140e:	6e 7f       	andi	r22, 0xFE	; 254
    1410:	6e 5f       	subi	r22, 0xFE	; 254
    1412:	7f 4f       	sbci	r23, 0xFF	; 255
    1414:	8f 4f       	sbci	r24, 0xFF	; 255
    1416:	9f 4f       	sbci	r25, 0xFF	; 255
    1418:	af 4f       	sbci	r26, 0xFF	; 255
    141a:	b1 e0       	ldi	r27, 0x01	; 1
    141c:	3e d0       	rcall	.+124    	; 0x149a <__ultoa_invert+0x9c>
    141e:	b4 e0       	ldi	r27, 0x04	; 4
    1420:	3c d0       	rcall	.+120    	; 0x149a <__ultoa_invert+0x9c>
    1422:	67 0f       	add	r22, r23
    1424:	78 1f       	adc	r23, r24
    1426:	89 1f       	adc	r24, r25
    1428:	9a 1f       	adc	r25, r26
    142a:	a1 1d       	adc	r26, r1
    142c:	68 0f       	add	r22, r24
    142e:	79 1f       	adc	r23, r25
    1430:	8a 1f       	adc	r24, r26
    1432:	91 1d       	adc	r25, r1
    1434:	a1 1d       	adc	r26, r1
    1436:	6a 0f       	add	r22, r26
    1438:	71 1d       	adc	r23, r1
    143a:	81 1d       	adc	r24, r1
    143c:	91 1d       	adc	r25, r1
    143e:	a1 1d       	adc	r26, r1
    1440:	20 d0       	rcall	.+64     	; 0x1482 <__ultoa_invert+0x84>
    1442:	09 f4       	brne	.+2      	; 0x1446 <__ultoa_invert+0x48>
    1444:	68 94       	set
    1446:	3f 91       	pop	r19
    1448:	2a e0       	ldi	r18, 0x0A	; 10
    144a:	26 9f       	mul	r18, r22
    144c:	11 24       	eor	r1, r1
    144e:	30 19       	sub	r19, r0
    1450:	30 5d       	subi	r19, 0xD0	; 208
    1452:	31 93       	st	Z+, r19
    1454:	de f6       	brtc	.-74     	; 0x140c <__ultoa_invert+0xe>
    1456:	cf 01       	movw	r24, r30
    1458:	08 95       	ret
    145a:	46 2f       	mov	r20, r22
    145c:	47 70       	andi	r20, 0x07	; 7
    145e:	40 5d       	subi	r20, 0xD0	; 208
    1460:	41 93       	st	Z+, r20
    1462:	b3 e0       	ldi	r27, 0x03	; 3
    1464:	0f d0       	rcall	.+30     	; 0x1484 <__ultoa_invert+0x86>
    1466:	c9 f7       	brne	.-14     	; 0x145a <__ultoa_invert+0x5c>
    1468:	f6 cf       	rjmp	.-20     	; 0x1456 <__ultoa_invert+0x58>
    146a:	46 2f       	mov	r20, r22
    146c:	4f 70       	andi	r20, 0x0F	; 15
    146e:	40 5d       	subi	r20, 0xD0	; 208
    1470:	4a 33       	cpi	r20, 0x3A	; 58
    1472:	18 f0       	brcs	.+6      	; 0x147a <__ultoa_invert+0x7c>
    1474:	49 5d       	subi	r20, 0xD9	; 217
    1476:	31 fd       	sbrc	r19, 1
    1478:	40 52       	subi	r20, 0x20	; 32
    147a:	41 93       	st	Z+, r20
    147c:	02 d0       	rcall	.+4      	; 0x1482 <__ultoa_invert+0x84>
    147e:	a9 f7       	brne	.-22     	; 0x146a <__ultoa_invert+0x6c>
    1480:	ea cf       	rjmp	.-44     	; 0x1456 <__ultoa_invert+0x58>
    1482:	b4 e0       	ldi	r27, 0x04	; 4
    1484:	a6 95       	lsr	r26
    1486:	97 95       	ror	r25
    1488:	87 95       	ror	r24
    148a:	77 95       	ror	r23
    148c:	67 95       	ror	r22
    148e:	ba 95       	dec	r27
    1490:	c9 f7       	brne	.-14     	; 0x1484 <__ultoa_invert+0x86>
    1492:	00 97       	sbiw	r24, 0x00	; 0
    1494:	61 05       	cpc	r22, r1
    1496:	71 05       	cpc	r23, r1
    1498:	08 95       	ret
    149a:	9b 01       	movw	r18, r22
    149c:	ac 01       	movw	r20, r24
    149e:	0a 2e       	mov	r0, r26
    14a0:	06 94       	lsr	r0
    14a2:	57 95       	ror	r21
    14a4:	47 95       	ror	r20
    14a6:	37 95       	ror	r19
    14a8:	27 95       	ror	r18
    14aa:	ba 95       	dec	r27
    14ac:	c9 f7       	brne	.-14     	; 0x14a0 <__ultoa_invert+0xa2>
    14ae:	62 0f       	add	r22, r18
    14b0:	73 1f       	adc	r23, r19
    14b2:	84 1f       	adc	r24, r20
    14b4:	95 1f       	adc	r25, r21
    14b6:	a0 1d       	adc	r26, r0
    14b8:	08 95       	ret

000014ba <_exit>:
    14ba:	f8 94       	cli

000014bc <__stop_program>:
    14bc:	ff cf       	rjmp	.-2      	; 0x14bc <__stop_program>
