{
  "name": "ostd::arch::irq::chip::IrqChip",
  "constructors": [],
  "access_self_as_arg": {
    "read": [
      "ostd::arch::irq::chip::IrqChip::map_gsi_pin_to",
      "ostd::arch::irq::chip::IrqChip::disable_gsi",
      "ostd::arch::irq::chip::IrqChip::map_isa_pin_to",
      "ostd::arch::irq::chip::IrqChip::count_io_apics"
    ],
    "write": [],
    "other": []
  },
  "access_self_as_locals": {
    "read": [
      "ostd::<arch::irq::chip::MappedIrqLine as core::ops::Drop>::drop",
      "ostd::arch::irq::chip::init",
      "ostd::arch::timer::hpet::Hpet::new",
      "ostd::arch::timer::pit::enable_interrupt"
    ],
    "write": [],
    "other": [
      "ostd::arch::irq::chip::init"
    ]
  },
  "access_field": [
    {
      "read": [
        "ostd::arch::irq::chip::IrqChip::map_gsi_pin_to",
        "ostd::arch::irq::chip::IrqChip::disable_gsi",
        "ostd::arch::irq::chip::IrqChip::count_io_apics"
      ],
      "write": [],
      "other": []
    },
    {
      "read": [
        "ostd::arch::irq::chip::IrqChip::map_isa_pin_to"
      ],
      "write": [],
      "other": []
    }
  ],
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:30:1: 30:19",
  "src": "pub struct IrqChip",
  "kind": "Struct",
  "doc_adt": " An IRQ chip.\n\n This abstracts the hardware IRQ chips (or IRQ controllers), allowing the bus or device drivers\n to enable [`IrqLine`]s (via, e.g., [`map_gsi_pin_to`]) regardless of the specifics of the IRQ chip.\n\n In the x86 architecture, the underlying hardware is typically either 8259 Programmable\n Interrupt Controller (PIC) or I/O Advanced Programmable Interrupt Controller (I/O APIC).\n\n [`map_gsi_pin_to`]: Self::map_gsi_pin_to\n",
  "variant_fields": {
    "VariantIdx(None)-FieldIdx(Some(0))": {
      "name": "io_apics",
      "doc": ""
    },
    "VariantIdx(None)-FieldIdx(Some(1))": {
      "name": "overrides",
      "doc": ""
    }
  }
}