C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/SYS_VERILOG/counter_clr_en.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/SYS_VERILOG/counter_clr_en.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_clr_en

Top level modules:
	counter_clr_en

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/SYS_VERILOG/serial_multiplier.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/SYS_VERILOG/serial_multiplier.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module serial_multiplier

Top level modules:
	serial_multiplier

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/TB/tb_serial_multiplier.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab6/TB/tb_serial_multiplier.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
