This ARMv4-compatible CPU core is written in synthesiable verilog.It could run uCLinux in MODELSIM. It has high Dhrystone benchmark value: 1.16 DMIPS/MHz.

It could be utilized in your FPGA design as one submodule, if you master the interface of this .v file. This IP core is very compact. It is one .v file and has only less 1800 lines.