/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:22 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_RX_FINE_DDC_H__
#define __ADI_APOLLO_BF_RX_FINE_DDC_H__

/*============= D E F I N E S ==============*/
#define RX_FINE_DDC0_RX_SLICE_0_RX_DIGITAL0         0x603A0000
#define RX_FINE_DDC1_RX_SLICE_0_RX_DIGITAL0         0x603A1000
#define RX_FINE_DDC0_RX_SLICE_1_RX_DIGITAL0         0x605A0000
#define RX_FINE_DDC1_RX_SLICE_1_RX_DIGITAL0         0x605A1000
#define RX_FINE_DDC0_RX_SLICE_0_RX_DIGITAL1         0x60BA0000
#define RX_FINE_DDC1_RX_SLICE_0_RX_DIGITAL1         0x60BA1000
#define RX_FINE_DDC0_RX_SLICE_1_RX_DIGITAL1         0x60DA0000
#define RX_FINE_DDC1_RX_SLICE_1_RX_DIGITAL1         0x60DA1000

#define REG_FINE_DEC_CTRL_ADDR(inst)                ((inst) + 0x00000000)
#define BF_FINE_DDC_DEC_SEL_INFO(inst)              ((inst) + 0x00000000), 0x00000400
#define BF_LINK_NUM_RX_FINE_DDC_INFO(inst)          ((inst) + 0x00000000), 0x00000106

#define REG_FINE_FILT_DEL_CTRL_ADDR(inst)           ((inst) + 0x00000001)
#define BF_HB1_DEL_RX_FINE_DDC_INFO(inst)           ((inst) + 0x00000001), 0x00000100
#define BF_HB2_DEL_RX_FINE_DDC_INFO(inst)           ((inst) + 0x00000001), 0x00000101
#define BF_HB3_DEL_INFO(inst)                       ((inst) + 0x00000001), 0x00000102
#define BF_HB4_DEL_INFO(inst)                       ((inst) + 0x00000001), 0x00000103
#define BF_HB5_DEL_INFO(inst)                       ((inst) + 0x00000001), 0x00000104
#define BF_HB6_DEL_INFO(inst)                       ((inst) + 0x00000001), 0x00000105

#ifdef USE_PRIVATE_BF
#define REG_FINE_BASE_OFFSET_RX_FINE_DDC_ADDR(inst) ((inst) + 0x00000002)
#define BF_DDC_BASE_OFFSET_RX_FINE_DDC_INFO(inst)   ((inst) + 0x00000002), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_CLK_OFFSET_WR_EN_ADDR(inst)        ((inst) + 0x00000003)
#define BF_CLK_OFFSET_WR_EN_RX_FINE_DDC_INFO(inst)  ((inst) + 0x00000003), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_FINE_CLK_DEBUG_ADDR(inst)               ((inst) + 0x00000004)
#define BF_FDDC_CLK_EN_INFO(inst)                   ((inst) + 0x00000004), 0x00000800

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_FILT_OUT_OFFSET_ADDR(inst)       ((inst) + 0x00000007)
#define BF_FINE_I_FILT_OUT_OFFSET_INFO(inst)        ((inst) + 0x00000007), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_FILT_OUT_OFFSET_ADDR(inst)       ((inst) + 0x00000008)
#define BF_FINE_Q_FILT_OUT_OFFSET_INFO(inst)        ((inst) + 0x00000008), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_FILT_IN_OFFSET_ADDR(inst)        ((inst) + 0x00000009)
#define BF_FINE_I_FILT_IN_OFFSET_INFO(inst)         ((inst) + 0x00000009), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_FILT_IN_OFFSET_ADDR(inst)        ((inst) + 0x0000000A)
#define BF_FINE_Q_FILT_IN_OFFSET_INFO(inst)         ((inst) + 0x0000000A), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB1_OFFSET_ADDR(inst)            ((inst) + 0x0000000B)
#define BF_FINE_I_HB1_OFFSET_INFO(inst)             ((inst) + 0x0000000B), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB1_OFFSET_ADDR(inst)            ((inst) + 0x0000000C)
#define BF_FINE_Q_HB1_OFFSET_INFO(inst)             ((inst) + 0x0000000C), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB2_OFFSET_ADDR(inst)            ((inst) + 0x0000000D)
#define BF_FINE_I_HB2_OFFSET_INFO(inst)             ((inst) + 0x0000000D), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB2_OFFSET_ADDR(inst)            ((inst) + 0x0000000E)
#define BF_FINE_Q_HB2_OFFSET_INFO(inst)             ((inst) + 0x0000000E), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB3_OFFSET_ADDR(inst)            ((inst) + 0x0000000F)
#define BF_FINE_I_HB3_OFFSET_INFO(inst)             ((inst) + 0x0000000F), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB3_OFFSET_ADDR(inst)            ((inst) + 0x00000010)
#define BF_FINE_Q_HB3_OFFSET_INFO(inst)             ((inst) + 0x00000010), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB4_OFFSET_ADDR(inst)            ((inst) + 0x00000011)
#define BF_FINE_I_HB4_OFFSET_INFO(inst)             ((inst) + 0x00000011), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB4_OFFSET_ADDR(inst)            ((inst) + 0x00000012)
#define BF_FINE_Q_HB4_OFFSET_INFO(inst)             ((inst) + 0x00000012), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB5_OFFSET_ADDR(inst)            ((inst) + 0x00000013)
#define BF_FINE_I_HB5_OFFSET_INFO(inst)             ((inst) + 0x00000013), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB5_OFFSET_ADDR(inst)            ((inst) + 0x00000014)
#define BF_FINE_Q_HB5_OFFSET_INFO(inst)             ((inst) + 0x00000014), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_I_HB6_OFFSET_ADDR(inst)            ((inst) + 0x00000015)
#define BF_FINE_I_HB6_OFFSET_INFO(inst)             ((inst) + 0x00000015), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_FINE_Q_HB6_OFFSET_ADDR(inst)            ((inst) + 0x00000016)
#define BF_FINE_Q_HB6_OFFSET_INFO(inst)             ((inst) + 0x00000016), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_FILTER_GAIN_EN_RX_FINE_DDC_ADDR(inst)   ((inst) + 0x00000017)
#define BF_HB1_GAIN_EN_RX_FINE_DDC_INFO(inst)       ((inst) + 0x00000017), 0x00000100

#define REG_GPIO_EN_RX_FINE_DDC_ADDR(inst)          ((inst) + 0x00000018)
#define BF_GPIO_DEC_SEL_RX_FINE_DDC_INFO(inst)      ((inst) + 0x00000018), 0x00000100

#endif /* __ADI_APOLLO_BF_RX_FINE_DDC_H__ */
/*! @} */
