
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5336
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.477 ; gain = 408.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'Inst_clock' of component 'clk_wiz_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ila_0' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/ila_0_stub.vhdl:5' bound to instance 'Inst_ila_0' of component 'ila_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/ila_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'averager' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/averager.vhd:27' bound to instance 'Inst_averager' of component 'averager' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:155]
INFO: [Synth 8-638] synthesizing module 'averager' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/averager.vhd:44]
	Parameter nbit bound to: 12 - type: integer 
	Parameter pow bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'i_data_adc' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/i_data_adc.vhd:4' bound to instance 'Inst_i_data_adc' of component 'i_data_adc' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/averager.vhd:108]
INFO: [Synth 8-638] synthesizing module 'i_data_adc' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/i_data_adc.vhd:14]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'inst_xadc' of component 'xadc_wiz_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/i_data_adc.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/.Xil/Vivado-9736-jackers/realtime/xadc_wiz_0_stub.vhdl:28]
INFO: [Synth 8-256] done synthesizing module 'i_data_adc' (0#1) [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/i_data_adc.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'averager' (0#1) [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/averager.vhd:44]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/UART_TX_CTRL.vhd:43' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:264]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/UART_TX_CTRL.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/UART_TX_CTRL.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Inst_averager'. This will prevent further optimization [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:155]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Inst_UART_TX_CTRL'. This will prevent further optimization [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/sources_1/new/top.vhd:264]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.512 ; gain = 503.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.512 ; gain = 503.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1322.512 ; gain = 503.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1322.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Inst_ila_0'
Finished Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Inst_ila_0'
Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Inst_clock'
Finished Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Inst_clock'
Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'Inst_averager/Inst_i_data_adc/inst_xadc'
Finished Parsing XDC File [c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'Inst_averager/Inst_i_data_adc/inst_xadc'
Parsing XDC File [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1429.266 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_averager/Inst_i_data_adc/inst_xadc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_reg |                              000 |                              000
                 ld_init |                              001 |                              001
                    send |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
                wait_out |                              101 |                              110
               ld_vector |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
|2     |clk_wiz_0     |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz_0_bbox  |     1|
|2     |ila_0_bbox      |     1|
|3     |xadc_wiz_0_bbox |     1|
|4     |CARRY4          |    23|
|5     |LUT1            |    13|
|6     |LUT2            |    23|
|7     |LUT3            |    25|
|8     |LUT4            |    26|
|9     |LUT5            |     6|
|10    |LUT6            |    17|
|11    |MUXF7           |     1|
|12    |FDRE            |   163|
|13    |FDSE            |     1|
|14    |IBUF            |     4|
|15    |OBUF            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1429.266 ; gain = 503.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1429.266 ; gain = 610.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1429.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5296688f
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/giaky/Desktop/FPGA Project/1Dscan/1Dscan.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 10:15:23 2023...
