Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  6 11:24:20 2022
| Host         : DESKTOP-O2N4PB0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.501        0.000                      0                   60        0.173        0.000                      0                   60        3.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         15.719        0.000                      0                   40        0.320        0.000                      0                   40        9.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                              7.501        0.000                      0                   20        0.173        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.766ns (21.002%)  route 2.881ns (78.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.794     1.237    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    17.058    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
                         clock pessimism              0.506    17.564    
                         clock uncertainty           -0.084    17.480    
    SLICE_X10Y18         FDRE (Setup_fdre_C_R)       -0.524    16.956    design_1_i/Servo_interface_0/inst/count/count_reg[16]
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.766ns (21.002%)  route 2.881ns (78.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.794     1.237    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    17.058    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[17]/C
                         clock pessimism              0.506    17.564    
                         clock uncertainty           -0.084    17.480    
    SLICE_X10Y18         FDRE (Setup_fdre_C_R)       -0.524    16.956    design_1_i/Servo_interface_0/inst/count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.766ns (21.002%)  route 2.881ns (78.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.794     1.237    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    17.058    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[18]/C
                         clock pessimism              0.506    17.564    
                         clock uncertainty           -0.084    17.480    
    SLICE_X10Y18         FDRE (Setup_fdre_C_R)       -0.524    16.956    design_1_i/Servo_interface_0/inst/count/count_reg[18]
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.766ns (21.002%)  route 2.881ns (78.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.794     1.237    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.441    17.058    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[19]/C
                         clock pessimism              0.506    17.564    
                         clock uncertainty           -0.084    17.480    
    SLICE_X10Y18         FDRE (Setup_fdre_C_R)       -0.524    16.956    design_1_i/Servo_interface_0/inst/count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         16.956    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.766ns (21.037%)  route 2.875ns (78.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.788     1.231    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.446    17.063    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
                         clock pessimism              0.506    17.569    
                         clock uncertainty           -0.084    17.485    
    SLICE_X10Y14         FDRE (Setup_fdre_C_R)       -0.524    16.961    design_1_i/Servo_interface_0/inst/count/count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.766ns (21.037%)  route 2.875ns (78.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.788     1.231    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.446    17.063    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[1]/C
                         clock pessimism              0.506    17.569    
                         clock uncertainty           -0.084    17.485    
    SLICE_X10Y14         FDRE (Setup_fdre_C_R)       -0.524    16.961    design_1_i/Servo_interface_0/inst/count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.766ns (21.037%)  route 2.875ns (78.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.788     1.231    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.446    17.063    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[2]/C
                         clock pessimism              0.506    17.569    
                         clock uncertainty           -0.084    17.485    
    SLICE_X10Y14         FDRE (Setup_fdre_C_R)       -0.524    16.961    design_1_i/Servo_interface_0/inst/count/count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.766ns (21.037%)  route 2.875ns (78.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.788     1.231    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.446    17.063    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/C
                         clock pessimism              0.506    17.569    
                         clock uncertainty           -0.084    17.485    
    SLICE_X10Y14         FDRE (Setup_fdre_C_R)       -0.524    16.961    design_1_i/Servo_interface_0/inst/count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.870ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.766ns (21.883%)  route 2.734ns (78.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.647     1.090    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.445    17.062    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
                         clock pessimism              0.506    17.568    
                         clock uncertainty           -0.084    17.484    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    16.960    design_1_i/Servo_interface_0/inst/count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 15.870    

Slack (MET) :             15.870ns  (required time - arrival time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.766ns (21.883%)  route 2.734ns (78.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.410ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.560    -2.410    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.892 r  design_1_i/Servo_interface_0/inst/count/count_reg[14]/Q
                         net (fo=4, routed)           1.454    -0.438    design_1_i/Servo_interface_0/inst/count/out[14]
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.124    -0.314 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_5/O
                         net (fo=1, routed)           0.633     0.320    design_1_i/Servo_interface_0/inst/count/count[0]_i_5_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     0.444 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_1/O
                         net (fo=20, routed)          0.647     1.090    design_1_i/Servo_interface_0/inst/count/count[0]_i_1_n_0
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.445    17.062    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[5]/C
                         clock pessimism              0.506    17.568    
                         clock uncertainty           -0.084    17.484    
    SLICE_X10Y15         FDRE (Setup_fdre_C_R)       -0.524    16.960    design_1_i/Servo_interface_0/inst/count/count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 15.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.846    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.682 f  design_1_i/Servo_interface_0/inst/count/count_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.506    design_1_i/Servo_interface_0/inst/count/out[0]
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045    -0.461 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.461    design_1_i/Servo_interface_0/inst/count/count[0]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.391 r  design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.391    design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2_n_7
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.831    -1.273    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/Servo_interface_0/inst/count/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561    -0.847    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  design_1_i/Servo_interface_0/inst/count/count_reg[11]/Q
                         net (fo=4, routed)           0.185    -0.498    design_1_i/Servo_interface_0/inst/count/out[11]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.389 r  design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.389    design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1_n_4
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -1.275    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
                         clock pessimism              0.428    -0.847    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/Servo_interface_0/inst/count/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.273ns (58.087%)  route 0.197ns (41.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.846    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/Q
                         net (fo=4, routed)           0.197    -0.485    design_1_i/Servo_interface_0/inst/count/out[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.376 r  design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.376    design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2_n_4
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.831    -1.273    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[3]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/Servo_interface_0/inst/count/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.303%)  route 0.191ns (40.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.846    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/Q
                         net (fo=4, routed)           0.191    -0.490    design_1_i/Servo_interface_0/inst/count/out[4]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.375 r  design_1_i/Servo_interface_0/inst/count/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.375    design_1_i/Servo_interface_0/inst/count/count_reg[4]_i_1_n_7
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.830    -1.274    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
                         clock pessimism              0.428    -0.846    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/Servo_interface_0/inst/count/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (59.020%)  route 0.194ns (40.980%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561    -0.847    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/Q
                         net (fo=4, routed)           0.194    -0.489    design_1_i/Servo_interface_0/inst/count/out[8]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.374 r  design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.374    design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1_n_7
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -1.275    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/C
                         clock pessimism              0.428    -0.847    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/Servo_interface_0/inst/count/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (59.020%)  route 0.194ns (40.980%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.559    -0.849    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/Q
                         net (fo=4, routed)           0.194    -0.491    design_1_i/Servo_interface_0/inst/count/out[16]
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.376 r  design_1_i/Servo_interface_0/inst/count/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.376    design_1_i/Servo_interface_0/inst/count/count_reg[16]_i_1_n_7
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.827    -1.277    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
                         clock pessimism              0.428    -0.849    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.134    -0.715    design_1_i/Servo_interface_0/inst/count/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.846    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.682 f  design_1_i/Servo_interface_0/inst/count/count_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.506    design_1_i/Servo_interface_0/inst/count/out[0]
    SLICE_X10Y14         LUT1 (Prop_lut1_I0_O)        0.045    -0.461 r  design_1_i/Servo_interface_0/inst/count/count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.461    design_1_i/Servo_interface_0/inst/count/count[0]_i_6_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.356 r  design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.356    design_1_i/Servo_interface_0/inst/count/count_reg[0]_i_2_n_6
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.831    -1.273    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y14         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[1]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/Servo_interface_0/inst/count/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.279ns (55.531%)  route 0.223ns (44.469%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560    -0.848    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/Servo_interface_0/inst/count/count_reg[12]/Q
                         net (fo=4, routed)           0.223    -0.460    design_1_i/Servo_interface_0/inst/count/out[12]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.345 r  design_1_i/Servo_interface_0/inst/count/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.345    design_1_i/Servo_interface_0/inst/count/count_reg[12]_i_1_n_7
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.828    -1.276    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y17         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
                         clock pessimism              0.428    -0.848    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.134    -0.714    design_1_i/Servo_interface_0/inst/count/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.314ns (62.121%)  route 0.191ns (37.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562    -0.846    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  design_1_i/Servo_interface_0/inst/count/count_reg[4]/Q
                         net (fo=4, routed)           0.191    -0.490    design_1_i/Servo_interface_0/inst/count/out[4]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.340 r  design_1_i/Servo_interface_0/inst/count/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.340    design_1_i/Servo_interface_0/inst/count/count_reg[4]_i_1_n_6
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.830    -1.274    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y15         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[5]/C
                         clock pessimism              0.428    -0.846    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/Servo_interface_0/inst/count/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/Servo_interface_0/inst/count/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Servo_interface_0/inst/count/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.314ns (61.845%)  route 0.194ns (38.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.561    -0.847    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  design_1_i/Servo_interface_0/inst/count/count_reg[8]/Q
                         net (fo=4, routed)           0.194    -0.489    design_1_i/Servo_interface_0/inst/count/out[8]
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.339 r  design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.339    design_1_i/Servo_interface_0/inst/count/count_reg[8]_i_1_n_6
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829    -1.275    design_1_i/Servo_interface_0/inst/count/clk
    SLICE_X10Y16         FDRE                                         r  design_1_i/Servo_interface_0/inst/count/count_reg[9]/C
                         clock pessimism              0.428    -0.847    
    SLICE_X10Y16         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/Servo_interface_0/inst/count/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.374    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y18     design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y17     design_1_i/Servo_interface_0/inst/count/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14     design_1_i/Servo_interface_0/inst/count/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y16     design_1_i/Servo_interface_0/inst/count/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y18     design_1_i/Servo_interface_0/inst/count/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y18     design_1_i/Servo_interface_0/inst/count/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y18     design_1_i/Servo_interface_0/inst/count/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y18     design_1_i/Servo_interface_0/inst/count/count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 1.692ns (76.160%)  route 0.530ns (23.840%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.558 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.558    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_6
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.493    12.881    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/C
                         clock pessimism              0.151    13.032    
                         clock uncertainty           -0.035    12.997    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)        0.062    13.059    design_1_i/sevenseg_0/inst/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.806ns (77.323%)  route 0.530ns (22.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 12.974 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.672 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.672    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.586    12.974    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/C
                         clock pessimism              0.180    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.062    13.181    design_1_i/sevenseg_0/inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.671ns (75.932%)  route 0.530ns (24.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.537 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.537    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.493    12.881    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                         clock pessimism              0.151    13.032    
                         clock uncertainty           -0.035    12.997    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)        0.062    13.059    design_1_i/sevenseg_0/inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.785ns (77.118%)  route 0.530ns (22.882%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 12.974 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.651 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.651    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.586    12.974    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/C
                         clock pessimism              0.180    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.062    13.181    design_1_i/sevenseg_0/inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.597ns (75.095%)  route 0.530ns (24.905%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.463 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.463    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.493    12.881    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/C
                         clock pessimism              0.151    13.032    
                         clock uncertainty           -0.035    12.997    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)        0.062    13.059    design_1_i/sevenseg_0/inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.711ns (76.362%)  route 0.530ns (23.638%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 12.974 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.577 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.577    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_5
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.586    12.974    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/C
                         clock pessimism              0.180    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.062    13.181    design_1_i/sevenseg_0/inst/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.581ns (74.906%)  route 0.530ns (25.094%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.447 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.447    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.493    12.881    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/C
                         clock pessimism              0.151    13.032    
                         clock uncertainty           -0.035    12.997    
    SLICE_X45Y23         FDCE (Setup_fdce_C_D)        0.062    13.059    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.695ns (76.192%)  route 0.530ns (23.808%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 12.974 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.224 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.224    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.338 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.561 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.561    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.586    12.974    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/C
                         clock pessimism              0.180    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X45Y24         FDCE (Setup_fdce_C_D)        0.062    13.181    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.181    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.578ns (74.870%)  route 0.530ns (25.130%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.444 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.444    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_6
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.523    12.911    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/C
                         clock pessimism              0.211    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X45Y22         FDCE (Setup_fdce_C_D)        0.062    13.149    design_1_i/sevenseg_0/inst/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.557ns (74.617%)  route 0.530ns (25.383%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 12.911 - 10.000 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.878     3.336    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.456     3.792 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.530     4.322    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[1]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.996 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.996    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.110 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.110    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.423 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.423    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.523    12.911    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/C
                         clock pessimism              0.211    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X45Y22         FDCE (Setup_fdce_C_D)        0.062    13.149    design_1_i/sevenseg_0/inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.756     0.982    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.141     1.123 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.232    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[15]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.392 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.446 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.446    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_7
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.985     1.399    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/C
                         clock pessimism             -0.232     1.167    
    SLICE_X45Y24         FDCE (Hold_fdce_C_D)         0.105     1.272    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.756     0.982    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.141     1.123 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.232    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[15]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.392 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.457 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.457    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_5
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.985     1.399    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/C
                         clock pessimism             -0.232     1.167    
    SLICE_X45Y24         FDCE (Hold_fdce_C_D)         0.105     1.272    design_1_i/sevenseg_0/inst/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.769     0.996    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y21         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.137 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.245    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[7]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.405 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.459 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.459    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.956     1.370    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y22         FDCE (Hold_fdce_C_D)         0.105     1.256    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.756     0.982    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.141     1.123 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.232    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[15]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.392 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.482 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.482    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_6
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.985     1.399    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/C
                         clock pessimism             -0.232     1.167    
    SLICE_X45Y24         FDCE (Hold_fdce_C_D)         0.105     1.272    design_1_i/sevenseg_0/inst/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.756     0.982    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.141     1.123 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.232    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[15]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.392 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.482 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.482    design_1_i/sevenseg_0/inst/refresh_counter_reg[16]_i_1_n_4
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.985     1.399    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y24         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/C
                         clock pessimism             -0.232     1.167    
    SLICE_X45Y24         FDCE (Hold_fdce_C_D)         0.105     1.272    design_1_i/sevenseg_0/inst/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.769     0.996    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y21         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.137 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.245    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[7]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.405 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.470 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.470    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.956     1.370    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y22         FDCE (Hold_fdce_C_D)         0.105     1.256    design_1_i/sevenseg_0/inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.769     0.996    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y21         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.137 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.245    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[7]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.405 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.495 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.495    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.956     1.370    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y22         FDCE (Hold_fdce_C_D)         0.105     1.256    design_1_i/sevenseg_0/inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.769     0.996    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y21         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDCE (Prop_fdce_C_Q)         0.141     1.137 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.245    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[7]
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.405 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.405    design_1_i/sevenseg_0/inst/refresh_counter_reg[4]_i_1_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.495 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.495    design_1_i/sevenseg_0/inst/refresh_counter_reg[8]_i_1_n_6
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.956     1.370    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y22         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/C
                         clock pessimism             -0.219     1.151    
    SLICE_X45Y22         FDCE (Hold_fdce_C_D)         0.105     1.256    design_1_i/sevenseg_0/inst/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.756     0.982    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.141     1.123 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.232    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[15]
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.340 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.340    design_1_i/sevenseg_0/inst/refresh_counter_reg[12]_i_1_n_4
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.873     1.287    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y23         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
                         clock pessimism             -0.305     0.982    
    SLICE_X45Y23         FDCE (Hold_fdce_C_D)         0.105     1.087    design_1_i/sevenseg_0/inst/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          0.911     1.137    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.141     1.278 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.387    design_1_i/sevenseg_0/inst/refresh_counter_reg_n_0_[3]
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.495 r  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.495    design_1_i/sevenseg_0/inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in1_0
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in1_0_IBUF_inst/O
                         net (fo=21, routed)          1.026     1.440    design_1_i/sevenseg_0/inst/clock_100Mhz
    SLICE_X45Y20         FDCE                                         r  design_1_i/sevenseg_0/inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.303     1.137    
    SLICE_X45Y20         FDCE (Hold_fdce_C_D)         0.105     1.242    design_1_i/sevenseg_0/inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y20  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y20  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22  design_1_i/sevenseg_0/inst/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y20  design_1_i/sevenseg_0/inst/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23  design_1_i/sevenseg_0/inst/refresh_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y24  design_1_i/sevenseg_0/inst/refresh_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y20  design_1_i/sevenseg_0/inst/refresh_counter_reg[1]/C



