// Seed: 434092091
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6
    , id_8
);
  localparam id_9 = -1'b0;
  wire id_10;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply1 _id_4,
    input wire id_5,
    input wor id_6
);
  logic id_8;
  ;
  logic [id_4 : -1] id_9 = 1 == 1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_6
  );
  always begin : LABEL_0
    $clog2(32);
    ;
  end
  assign id_2 = id_8;
  wire id_10;
endmodule
