// Seed: 3491508854
module module_0 (
    output wand id_0,
    input id_1,
    input logic id_2
);
  always @(posedge id_2) begin
    id_0[1] <= 1;
  end
  integer id_3 = id_1;
  logic   id_4;
  logic   id_5;
  logic   id_6;
  logic   id_7;
  logic   id_8;
  assign id_6 = id_8;
endmodule
