
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g0_4
 (5 5)  (251 533)  (251 533)  routing T_5_33.span4_horz_r_4 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (6 8)  (360 536)  (360 536)  routing T_7_33.span12_vert_17 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (8 9)  (362 537)  (362 537)  routing T_7_33.span12_vert_17 <X> T_7_33.lc_trk_g1_1
 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (11 0)  (429 528)  (429 528)  routing T_8_33.span4_vert_1 <X> T_8_33.span4_horz_l_12
 (12 0)  (430 528)  (430 528)  routing T_8_33.span4_vert_1 <X> T_8_33.span4_horz_l_12
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 1)  (401 529)  (401 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (6 2)  (414 531)  (414 531)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (416 531)  (416 531)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g0_3
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (1 9)  (571 537)  (571 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 2)  (834 531)  (834 531)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (836 530)  (836 530)  routing T_16_33.span12_vert_19 <X> T_16_33.lc_trk_g0_3
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 1)  (963 529)  (963 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (14 1)  (964 529)  (964 529)  routing T_18_33.span4_vert_1 <X> T_18_33.span4_horz_r_0
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 2)  (999 531)  (999 531)  routing T_19_33.span4_vert_43 <X> T_19_33.lc_trk_g0_3
 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_43 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1002 531)  (1002 531)  routing T_19_33.span4_vert_43 <X> T_19_33.lc_trk_g0_3
 (8 3)  (1002 530)  (1002 530)  routing T_19_33.span4_vert_43 <X> T_19_33.lc_trk_g0_3
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_horz_r_8 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_vert_23 <X> T_27_33.lc_trk_g1_7
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span4_vert_23 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g0_2
 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span4_vert_18 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g1_4 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1526 541)  (1526 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (5 13)  (1527 541)  (1527 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (6 13)  (1528 541)  (1528 541)  routing T_29_33.span4_vert_28 <X> T_29_33.lc_trk_g1_4
 (7 13)  (1529 541)  (1529 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span12_vert_9 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_1 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (5 8)  (1635 536)  (1635 536)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g1_1
 (6 8)  (1636 536)  (1636 536)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g1_1
 (7 8)  (1637 536)  (1637 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_33 lc_trk_g1_1
 (8 8)  (1638 536)  (1638 536)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g1_1
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_19_32

 (6 10)  (988 522)  (988 522)  routing T_19_32.sp4_v_b_3 <X> T_19_32.sp4_v_t_43
 (5 11)  (987 523)  (987 523)  routing T_19_32.sp4_v_b_3 <X> T_19_32.sp4_v_t_43


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_24_31

 (2 8)  (1254 504)  (1254 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 12)  (1257 508)  (1257 508)  routing T_24_31.sp4_v_b_3 <X> T_24_31.sp4_h_r_9
 (4 13)  (1256 509)  (1256 509)  routing T_24_31.sp4_v_b_3 <X> T_24_31.sp4_h_r_9
 (6 13)  (1258 509)  (1258 509)  routing T_24_31.sp4_v_b_3 <X> T_24_31.sp4_h_r_9


LogicTile_26_31

 (2 12)  (1350 508)  (1350 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_27_31

 (6 13)  (1408 509)  (1408 509)  routing T_27_31.sp4_h_l_44 <X> T_27_31.sp4_h_r_9


LogicTile_28_31

 (5 0)  (1461 496)  (1461 496)  routing T_28_31.sp4_h_l_44 <X> T_28_31.sp4_h_r_0
 (4 1)  (1460 497)  (1460 497)  routing T_28_31.sp4_h_l_44 <X> T_28_31.sp4_h_r_0


LogicTile_29_31

 (10 7)  (1520 503)  (1520 503)  routing T_29_31.sp4_h_l_46 <X> T_29_31.sp4_v_t_41


LogicTile_31_31

 (5 15)  (1623 511)  (1623 511)  routing T_31_31.sp4_h_l_44 <X> T_31_31.sp4_v_t_44


LogicTile_32_31

 (6 1)  (1678 497)  (1678 497)  routing T_32_31.sp4_h_l_37 <X> T_32_31.sp4_h_r_0


IO_Tile_33_31

 (4 0)  (1730 496)  (1730 496)  routing T_33_31.span4_horz_0 <X> T_33_31.lc_trk_g0_0
 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (6 1)  (1732 497)  (1732 497)  routing T_33_31.span4_horz_0 <X> T_33_31.lc_trk_g0_0
 (7 1)  (1733 497)  (1733 497)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_30

 (6 13)  (444 493)  (444 493)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_9


LogicTile_10_30

 (2 12)  (494 492)  (494 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_30

 (8 5)  (554 485)  (554 485)  routing T_11_30.sp4_v_t_36 <X> T_11_30.sp4_v_b_4
 (10 5)  (556 485)  (556 485)  routing T_11_30.sp4_v_t_36 <X> T_11_30.sp4_v_b_4


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_13_30

 (11 4)  (665 484)  (665 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_l_46 <X> T_13_30.sp4_v_b_5
 (11 8)  (665 488)  (665 488)  routing T_13_30.sp4_h_r_3 <X> T_13_30.sp4_v_b_8
 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (5 13)  (659 493)  (659 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9


LogicTile_14_30

 (19 15)  (727 495)  (727 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_30

 (3 6)  (819 486)  (819 486)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_v_t_23


LogicTile_19_30

 (12 4)  (994 484)  (994 484)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_h_r_5
 (11 5)  (993 485)  (993 485)  routing T_19_30.sp4_v_b_5 <X> T_19_30.sp4_h_r_5


LogicTile_20_30

 (9 3)  (1045 483)  (1045 483)  routing T_20_30.sp4_v_b_1 <X> T_20_30.sp4_v_t_36


LogicTile_21_30

 (5 8)  (1095 488)  (1095 488)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6
 (6 9)  (1096 489)  (1096 489)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6


LogicTile_23_30

 (11 5)  (1209 485)  (1209 485)  routing T_23_30.sp4_h_l_40 <X> T_23_30.sp4_h_r_5


LogicTile_24_30

 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (19 3)  (1271 483)  (1271 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


RAM_Tile_25_30

 (12 0)  (1318 480)  (1318 480)  routing T_25_30.sp4_v_b_2 <X> T_25_30.sp4_h_r_2
 (11 1)  (1317 481)  (1317 481)  routing T_25_30.sp4_v_b_2 <X> T_25_30.sp4_h_r_2
 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0


LogicTile_27_30

 (10 15)  (1412 495)  (1412 495)  routing T_27_30.sp4_h_l_40 <X> T_27_30.sp4_v_t_47


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0


LogicTile_29_30

 (10 11)  (1520 491)  (1520 491)  routing T_29_30.sp4_h_l_39 <X> T_29_30.sp4_v_t_42


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_7_29

 (3 14)  (345 478)  (345 478)  routing T_7_29.sp12_v_b_1 <X> T_7_29.sp12_v_t_22


RAM_Tile_8_29

 (8 3)  (404 467)  (404 467)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_t_36
 (9 3)  (405 467)  (405 467)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_t_36
 (4 6)  (400 470)  (400 470)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38
 (5 7)  (401 471)  (401 471)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38


LogicTile_12_29

 (10 2)  (610 466)  (610 466)  routing T_12_29.sp4_v_b_8 <X> T_12_29.sp4_h_l_36
 (5 6)  (605 470)  (605 470)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_l_38


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_18_29

 (9 3)  (937 467)  (937 467)  routing T_18_29.sp4_v_b_1 <X> T_18_29.sp4_v_t_36


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_32_29

 (6 12)  (1678 476)  (1678 476)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_9


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_19_28

 (6 6)  (988 454)  (988 454)  routing T_19_28.sp4_v_b_0 <X> T_19_28.sp4_v_t_38
 (5 7)  (987 455)  (987 455)  routing T_19_28.sp4_v_b_0 <X> T_19_28.sp4_v_t_38


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 434)  (12 434)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (6 2)  (11 434)  (11 434)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (7 2)  (10 434)  (10 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (9 435)  (9 435)  routing T_0_27.span4_horz_27 <X> T_0_27.lc_trk_g0_3
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g1_7 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_3 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (5 14)  (12 446)  (12 446)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g1_7
 (7 14)  (10 446)  (10 446)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 446)  (9 446)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g1_7
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (8 15)  (9 447)  (9 447)  routing T_0_27.span12_horz_7 <X> T_0_27.lc_trk_g1_7


LogicTile_2_27

 (5 6)  (77 438)  (77 438)  routing T_2_27.sp4_v_b_3 <X> T_2_27.sp4_h_l_38


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_9_27

 (3 3)  (441 435)  (441 435)  routing T_9_27.sp12_v_b_0 <X> T_9_27.sp12_h_l_23


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_2_26

 (19 3)  (91 419)  (91 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_6_26

 (19 8)  (307 424)  (307 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_11_26

 (8 9)  (554 425)  (554 425)  routing T_11_26.sp4_v_t_41 <X> T_11_26.sp4_v_b_7
 (10 9)  (556 425)  (556 425)  routing T_11_26.sp4_v_t_41 <X> T_11_26.sp4_v_b_7


LogicTile_13_26

 (6 0)  (660 416)  (660 416)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (5 1)  (659 417)  (659 417)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_0
 (9 1)  (663 417)  (663 417)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_1
 (10 1)  (664 417)  (664 417)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_1
 (13 8)  (667 424)  (667 424)  routing T_13_26.sp4_v_t_45 <X> T_13_26.sp4_v_b_8
 (5 12)  (659 428)  (659 428)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_h_r_9
 (10 12)  (664 428)  (664 428)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_h_r_10


LogicTile_14_26

 (19 2)  (727 418)  (727 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_26

 (17 5)  (833 421)  (833 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 422)  (839 422)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g1_7
 (24 6)  (840 422)  (840 422)  routing T_16_26.sp4_v_b_23 <X> T_16_26.lc_trk_g1_7
 (14 10)  (830 426)  (830 426)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (21 10)  (837 426)  (837 426)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g2_7
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 426)  (839 426)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g2_7
 (24 10)  (840 426)  (840 426)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g2_7
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (15 11)  (831 427)  (831 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (16 11)  (832 427)  (832 427)  routing T_16_26.sp4_h_r_44 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 427)  (837 427)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g2_7
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 430)  (846 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 430)  (851 430)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.input_2_7
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (40 14)  (856 430)  (856 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (42 14)  (858 430)  (858 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (52 14)  (868 430)  (868 430)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (843 431)  (843 431)  routing T_16_26.lc_trk_g1_0 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 431)  (848 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 431)  (849 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.input_2_7
 (35 15)  (851 431)  (851 431)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.input_2_7
 (40 15)  (856 431)  (856 431)  LC_7 Logic Functioning bit
 (41 15)  (857 431)  (857 431)  LC_7 Logic Functioning bit
 (42 15)  (858 431)  (858 431)  LC_7 Logic Functioning bit
 (43 15)  (859 431)  (859 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (14 4)  (888 420)  (888 420)  routing T_17_26.sp4_v_b_0 <X> T_17_26.lc_trk_g1_0
 (11 5)  (885 421)  (885 421)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_5
 (13 5)  (887 421)  (887 421)  routing T_17_26.sp4_h_l_44 <X> T_17_26.sp4_h_r_5
 (16 5)  (890 421)  (890 421)  routing T_17_26.sp4_v_b_0 <X> T_17_26.lc_trk_g1_0
 (17 5)  (891 421)  (891 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g1_0 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 424)  (905 424)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 424)  (907 424)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (40 8)  (914 424)  (914 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (42 8)  (916 424)  (916 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (46 8)  (920 424)  (920 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (878 425)  (878 425)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_h_r_6
 (6 9)  (880 425)  (880 425)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_h_r_6
 (36 9)  (910 425)  (910 425)  LC_4 Logic Functioning bit
 (38 9)  (912 425)  (912 425)  LC_4 Logic Functioning bit
 (40 9)  (914 425)  (914 425)  LC_4 Logic Functioning bit
 (41 9)  (915 425)  (915 425)  LC_4 Logic Functioning bit
 (42 9)  (916 425)  (916 425)  LC_4 Logic Functioning bit
 (43 9)  (917 425)  (917 425)  LC_4 Logic Functioning bit
 (16 10)  (890 426)  (890 426)  routing T_17_26.sp4_v_t_16 <X> T_17_26.lc_trk_g2_5
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 426)  (892 426)  routing T_17_26.sp4_v_t_16 <X> T_17_26.lc_trk_g2_5


LogicTile_18_26

 (26 0)  (954 416)  (954 416)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 416)  (956 416)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 416)  (962 416)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (39 0)  (967 416)  (967 416)  LC_0 Logic Functioning bit
 (42 0)  (970 416)  (970 416)  LC_0 Logic Functioning bit
 (26 1)  (954 417)  (954 417)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 417)  (955 417)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 417)  (956 417)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 417)  (960 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 417)  (962 417)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_0
 (35 1)  (963 417)  (963 417)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_0
 (38 1)  (966 417)  (966 417)  LC_0 Logic Functioning bit
 (42 1)  (970 417)  (970 417)  LC_0 Logic Functioning bit
 (43 1)  (971 417)  (971 417)  LC_0 Logic Functioning bit
 (47 1)  (975 417)  (975 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 4)  (942 420)  (942 420)  routing T_18_26.sp4_h_l_5 <X> T_18_26.lc_trk_g1_0
 (21 4)  (949 420)  (949 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (22 4)  (950 420)  (950 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 420)  (951 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (24 4)  (952 420)  (952 420)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (26 4)  (954 420)  (954 420)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 420)  (962 420)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 420)  (966 420)  LC_2 Logic Functioning bit
 (39 4)  (967 420)  (967 420)  LC_2 Logic Functioning bit
 (42 4)  (970 420)  (970 420)  LC_2 Logic Functioning bit
 (43 4)  (971 420)  (971 420)  LC_2 Logic Functioning bit
 (14 5)  (942 421)  (942 421)  routing T_18_26.sp4_h_l_5 <X> T_18_26.lc_trk_g1_0
 (15 5)  (943 421)  (943 421)  routing T_18_26.sp4_h_l_5 <X> T_18_26.lc_trk_g1_0
 (16 5)  (944 421)  (944 421)  routing T_18_26.sp4_h_l_5 <X> T_18_26.lc_trk_g1_0
 (17 5)  (945 421)  (945 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (949 421)  (949 421)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g1_3
 (26 5)  (954 421)  (954 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 421)  (955 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 421)  (956 421)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 421)  (957 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 421)  (960 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (962 421)  (962 421)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_2
 (35 5)  (963 421)  (963 421)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_2
 (38 5)  (966 421)  (966 421)  LC_2 Logic Functioning bit
 (43 5)  (971 421)  (971 421)  LC_2 Logic Functioning bit
 (51 5)  (979 421)  (979 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (945 424)  (945 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 12)  (954 428)  (954 428)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 428)  (962 428)  routing T_18_26.lc_trk_g1_0 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 428)  (966 428)  LC_6 Logic Functioning bit
 (42 12)  (970 428)  (970 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (26 13)  (954 429)  (954 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 429)  (955 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 429)  (962 429)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_6
 (35 13)  (963 429)  (963 429)  routing T_18_26.lc_trk_g1_3 <X> T_18_26.input_2_6
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (42 13)  (970 429)  (970 429)  LC_6 Logic Functioning bit
 (46 13)  (974 429)  (974 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (950 430)  (950 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 431)  (949 431)  routing T_18_26.sp4_r_v_b_47 <X> T_18_26.lc_trk_g3_7


LogicTile_19_26

 (11 6)  (993 422)  (993 422)  routing T_19_26.sp4_h_l_37 <X> T_19_26.sp4_v_t_40


LogicTile_20_26

 (10 3)  (1046 419)  (1046 419)  routing T_20_26.sp4_h_l_45 <X> T_20_26.sp4_v_t_36


LogicTile_21_26

 (6 10)  (1096 426)  (1096 426)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_v_t_43


RAM_Tile_25_26

 (11 2)  (1317 418)  (1317 418)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_39
 (12 3)  (1318 419)  (1318 419)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_39


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 5)  (183 405)  (183 405)  routing T_4_25.sp12_h_l_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (4 4)  (550 404)  (550 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (6 4)  (552 404)  (552 404)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3
 (5 5)  (551 405)  (551 405)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_v_b_3


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0
 (4 6)  (604 406)  (604 406)  routing T_12_25.sp4_h_r_3 <X> T_12_25.sp4_v_t_38
 (5 7)  (605 407)  (605 407)  routing T_12_25.sp4_h_r_3 <X> T_12_25.sp4_v_t_38
 (11 10)  (611 410)  (611 410)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_v_t_45
 (12 11)  (612 411)  (612 411)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_v_t_45


LogicTile_13_25

 (22 5)  (676 405)  (676 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (679 405)  (679 405)  routing T_13_25.sp4_r_v_b_26 <X> T_13_25.lc_trk_g1_2
 (15 6)  (669 406)  (669 406)  routing T_13_25.sp4_v_b_21 <X> T_13_25.lc_trk_g1_5
 (16 6)  (670 406)  (670 406)  routing T_13_25.sp4_v_b_21 <X> T_13_25.lc_trk_g1_5
 (17 6)  (671 406)  (671 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp12_v_b_11 <X> T_13_25.lc_trk_g3_3
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 414)  (684 414)  routing T_13_25.lc_trk_g1_5 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 414)  (687 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 414)  (688 414)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 414)  (694 414)  LC_7 Logic Functioning bit
 (42 14)  (696 414)  (696 414)  LC_7 Logic Functioning bit
 (26 15)  (680 415)  (680 415)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 415)  (681 415)  routing T_13_25.lc_trk_g1_2 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 415)  (683 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 415)  (685 415)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (40 15)  (694 415)  (694 415)  LC_7 Logic Functioning bit
 (41 15)  (695 415)  (695 415)  LC_7 Logic Functioning bit
 (42 15)  (696 415)  (696 415)  LC_7 Logic Functioning bit
 (43 15)  (697 415)  (697 415)  LC_7 Logic Functioning bit
 (46 15)  (700 415)  (700 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (2 0)  (818 400)  (818 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (10 9)  (826 409)  (826 409)  routing T_16_25.sp4_h_r_2 <X> T_16_25.sp4_v_b_7


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (16 3)  (944 403)  (944 403)  routing T_18_25.sp12_h_r_12 <X> T_18_25.lc_trk_g0_4
 (17 3)  (945 403)  (945 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 4)  (954 404)  (954 404)  routing T_18_25.lc_trk_g0_4 <X> T_18_25.wire_logic_cluster/lc_2/in_0
 (31 4)  (959 404)  (959 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 404)  (960 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 404)  (961 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 404)  (962 404)  routing T_18_25.lc_trk_g3_4 <X> T_18_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 404)  (964 404)  LC_2 Logic Functioning bit
 (37 4)  (965 404)  (965 404)  LC_2 Logic Functioning bit
 (38 4)  (966 404)  (966 404)  LC_2 Logic Functioning bit
 (39 4)  (967 404)  (967 404)  LC_2 Logic Functioning bit
 (41 4)  (969 404)  (969 404)  LC_2 Logic Functioning bit
 (43 4)  (971 404)  (971 404)  LC_2 Logic Functioning bit
 (29 5)  (957 405)  (957 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 405)  (964 405)  LC_2 Logic Functioning bit
 (37 5)  (965 405)  (965 405)  LC_2 Logic Functioning bit
 (38 5)  (966 405)  (966 405)  LC_2 Logic Functioning bit
 (39 5)  (967 405)  (967 405)  LC_2 Logic Functioning bit
 (40 5)  (968 405)  (968 405)  LC_2 Logic Functioning bit
 (42 5)  (970 405)  (970 405)  LC_2 Logic Functioning bit
 (53 5)  (981 405)  (981 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 15)  (945 415)  (945 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_25

 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_47


LogicTile_20_25

 (11 3)  (1047 403)  (1047 403)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_39
 (13 3)  (1049 403)  (1049 403)  routing T_20_25.sp4_h_r_6 <X> T_20_25.sp4_h_l_39


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (5 10)  (1257 410)  (1257 410)  routing T_24_25.sp4_h_r_3 <X> T_24_25.sp4_h_l_43
 (4 11)  (1256 411)  (1256 411)  routing T_24_25.sp4_h_r_3 <X> T_24_25.sp4_h_l_43


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (22 4)  (1478 404)  (1478 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1479 404)  (1479 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (24 4)  (1480 404)  (1480 404)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (21 5)  (1477 405)  (1477 405)  routing T_28_25.sp4_h_r_3 <X> T_28_25.lc_trk_g1_3
 (6 7)  (1462 407)  (1462 407)  routing T_28_25.sp4_h_r_3 <X> T_28_25.sp4_h_l_38
 (26 10)  (1482 410)  (1482 410)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (1483 410)  (1483 410)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 410)  (1485 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 410)  (1488 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 410)  (1489 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 410)  (1490 410)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (48 10)  (1504 410)  (1504 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1483 411)  (1483 411)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 411)  (1484 411)  routing T_28_25.lc_trk_g3_4 <X> T_28_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 411)  (1485 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 411)  (1486 411)  routing T_28_25.lc_trk_g1_3 <X> T_28_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (1487 411)  (1487 411)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 411)  (1492 411)  LC_5 Logic Functioning bit
 (38 11)  (1494 411)  (1494 411)  LC_5 Logic Functioning bit
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3
 (16 15)  (1472 415)  (1472 415)  routing T_28_25.sp12_v_b_12 <X> T_28_25.lc_trk_g3_4
 (17 15)  (1473 415)  (1473 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25

 (3 15)  (1621 415)  (1621 415)  routing T_31_25.sp12_h_l_22 <X> T_31_25.sp12_v_t_22


LogicTile_32_25

 (5 6)  (1677 406)  (1677 406)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (4 7)  (1676 407)  (1676 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38
 (6 7)  (1678 407)  (1678 407)  routing T_32_25.sp4_v_t_44 <X> T_32_25.sp4_h_l_38


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (12 4)  (666 388)  (666 388)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_h_r_5
 (11 5)  (665 389)  (665 389)  routing T_13_24.sp4_v_b_5 <X> T_13_24.sp4_h_r_5
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp12_v_b_11 <X> T_16_24.lc_trk_g3_3
 (37 12)  (853 396)  (853 396)  LC_6 Logic Functioning bit
 (39 12)  (855 396)  (855 396)  LC_6 Logic Functioning bit
 (40 12)  (856 396)  (856 396)  LC_6 Logic Functioning bit
 (42 12)  (858 396)  (858 396)  LC_6 Logic Functioning bit
 (52 12)  (868 396)  (868 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 397)  (843 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 397)  (844 397)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 397)  (852 397)  LC_6 Logic Functioning bit
 (38 13)  (854 397)  (854 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (43 13)  (859 397)  (859 397)  LC_6 Logic Functioning bit
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (12 7)  (886 391)  (886 391)  routing T_17_24.sp4_h_l_40 <X> T_17_24.sp4_v_t_40
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 398)  (881 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 8)  (935 392)  (935 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 398)  (935 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 398)  (989 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_20_24

 (7 8)  (1043 392)  (1043 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_8


LogicTile_7_23

 (2 0)  (344 368)  (344 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


RAM_Tile_8_23

 (2 0)  (398 368)  (398 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_23

 (13 4)  (505 372)  (505 372)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_5
 (12 5)  (504 373)  (504 373)  routing T_10_23.sp4_h_l_40 <X> T_10_23.sp4_v_b_5
 (13 8)  (505 376)  (505 376)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_8
 (12 9)  (504 377)  (504 377)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_8


LogicTile_11_23

 (2 0)  (548 368)  (548 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 12)  (550 380)  (550 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (6 12)  (552 380)  (552 380)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (11 12)  (557 380)  (557 380)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11
 (13 12)  (559 380)  (559 380)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11
 (5 13)  (551 381)  (551 381)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_9
 (12 13)  (558 381)  (558 381)  routing T_11_23.sp4_h_l_40 <X> T_11_23.sp4_v_b_11


LogicTile_12_23

 (8 12)  (608 380)  (608 380)  routing T_12_23.sp4_v_b_4 <X> T_12_23.sp4_h_r_10
 (9 12)  (609 380)  (609 380)  routing T_12_23.sp4_v_b_4 <X> T_12_23.sp4_h_r_10
 (10 12)  (610 380)  (610 380)  routing T_12_23.sp4_v_b_4 <X> T_12_23.sp4_h_r_10


LogicTile_14_23

 (11 4)  (719 372)  (719 372)  routing T_14_23.sp4_v_t_39 <X> T_14_23.sp4_v_b_5
 (12 5)  (720 373)  (720 373)  routing T_14_23.sp4_v_t_39 <X> T_14_23.sp4_v_b_5
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (11 12)  (719 380)  (719 380)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11
 (13 12)  (721 380)  (721 380)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (12 13)  (720 381)  (720 381)  routing T_14_23.sp4_h_l_40 <X> T_14_23.sp4_v_b_11


LogicTile_16_23

 (8 15)  (824 383)  (824 383)  routing T_16_23.sp4_h_l_47 <X> T_16_23.sp4_v_t_47


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_19_23

 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8


LogicTile_20_23

 (19 15)  (1055 383)  (1055 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


RAM_Tile_8_22

 (3 5)  (399 357)  (399 357)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (9 9)  (555 361)  (555 361)  routing T_11_22.sp4_v_t_42 <X> T_11_22.sp4_v_b_7


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (616 354)  (616 354)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g0_5
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 354)  (618 354)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g0_5
 (18 3)  (618 355)  (618 355)  routing T_12_22.sp4_v_b_13 <X> T_12_22.lc_trk_g0_5
 (0 4)  (600 356)  (600 356)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (602 356)  (602 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (600 357)  (600 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 5)  (601 357)  (601 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (39 8)  (639 360)  (639 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (47 8)  (647 360)  (647 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (651 360)  (651 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (44 9)  (644 361)  (644 361)  LC_4 Logic Functioning bit
 (21 12)  (621 364)  (621 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 364)  (623 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (24 12)  (624 364)  (624 364)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (21 13)  (621 365)  (621 365)  routing T_12_22.sp4_h_r_43 <X> T_12_22.lc_trk_g3_3
 (0 14)  (600 366)  (600 366)  routing T_12_22.glb_netwk_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_22

 (4 0)  (658 352)  (658 352)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_v_b_0
 (5 0)  (659 352)  (659 352)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_h_r_0
 (9 0)  (663 352)  (663 352)  routing T_13_22.sp4_v_t_36 <X> T_13_22.sp4_h_r_1
 (6 4)  (660 356)  (660 356)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_v_b_3
 (5 5)  (659 357)  (659 357)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_v_b_3
 (12 8)  (666 360)  (666 360)  routing T_13_22.sp4_v_t_45 <X> T_13_22.sp4_h_r_8
 (12 9)  (666 361)  (666 361)  routing T_13_22.sp4_h_r_8 <X> T_13_22.sp4_v_b_8
 (4 11)  (658 363)  (658 363)  routing T_13_22.sp4_v_b_1 <X> T_13_22.sp4_h_l_43
 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_v_t_36 <X> T_13_22.sp4_v_b_9
 (6 12)  (660 364)  (660 364)  routing T_13_22.sp4_v_t_36 <X> T_13_22.sp4_v_b_9
 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (2 4)  (710 356)  (710 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_22

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 9)  (770 361)  (770 361)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_7
 (9 9)  (771 361)  (771 361)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_7
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_v_b_42 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_v_b_42 <X> T_15_22.lc_trk_g2_2
 (14 12)  (776 364)  (776 364)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g3_0
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 364)  (803 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (15 13)  (777 365)  (777 365)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g3_0
 (16 13)  (778 365)  (778 365)  routing T_15_22.sp4_h_l_21 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (784 365)  (784 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 365)  (787 365)  routing T_15_22.sp4_r_v_b_42 <X> T_15_22.lc_trk_g3_2
 (26 13)  (788 365)  (788 365)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g3_2 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit


LogicTile_16_22

 (26 4)  (842 356)  (842 356)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_2
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (48 4)  (864 356)  (864 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (830 357)  (830 357)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g1_0
 (16 5)  (832 357)  (832 357)  routing T_16_22.sp12_h_r_16 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 357)  (849 357)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 10)  (830 362)  (830 362)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (15 10)  (831 362)  (831 362)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g2_5
 (16 10)  (832 362)  (832 362)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.sp4_h_l_24 <X> T_16_22.lc_trk_g2_5
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_r_36 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 14)  (837 366)  (837 366)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7
 (21 15)  (837 367)  (837 367)  routing T_16_22.sp12_v_b_7 <X> T_16_22.lc_trk_g3_7


LogicTile_17_22

 (6 2)  (880 354)  (880 354)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_t_37
 (13 8)  (887 360)  (887 360)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_b_8
 (8 9)  (882 361)  (882 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (9 9)  (883 361)  (883 361)  routing T_17_22.sp4_h_l_42 <X> T_17_22.sp4_v_b_7
 (12 9)  (886 361)  (886 361)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_b_8


LogicTile_19_22

 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_t_44


LogicTile_22_22

 (2 12)  (1146 364)  (1146 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_22

 (12 15)  (1318 367)  (1318 367)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_t_46


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


RAM_Tile_8_21

 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0


LogicTile_9_21

 (21 4)  (459 340)  (459 340)  routing T_9_21.sp4_v_b_11 <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (461 340)  (461 340)  routing T_9_21.sp4_v_b_11 <X> T_9_21.lc_trk_g1_3
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_v_b_11 <X> T_9_21.lc_trk_g1_3
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (40 12)  (478 348)  (478 348)  LC_6 Logic Functioning bit
 (42 12)  (480 348)  (480 348)  LC_6 Logic Functioning bit
 (52 12)  (490 348)  (490 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (464 349)  (464 349)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit


LogicTile_10_21

 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp12_h_r_12 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (45 10)  (537 346)  (537 346)  LC_5 Logic Functioning bit
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (44 11)  (536 347)  (536 347)  LC_5 Logic Functioning bit
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_4 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_21

 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (44 3)  (590 339)  (590 339)  LC_1 Logic Functioning bit
 (5 4)  (551 340)  (551 340)  routing T_11_21.sp4_v_t_38 <X> T_11_21.sp4_h_r_3
 (21 12)  (567 348)  (567 348)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_v_t_22 <X> T_11_21.lc_trk_g3_3
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_21

 (21 0)  (621 336)  (621 336)  routing T_12_21.sp4_v_b_3 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_v_b_3 <X> T_12_21.lc_trk_g0_3
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 340)  (628 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 340)  (635 340)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (40 4)  (640 340)  (640 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 341)  (631 341)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 341)  (632 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 341)  (633 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (35 5)  (635 341)  (635 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (42 5)  (642 341)  (642 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 342)  (628 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 342)  (630 342)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 342)  (633 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 342)  (634 342)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 342)  (638 342)  LC_3 Logic Functioning bit
 (39 6)  (639 342)  (639 342)  LC_3 Logic Functioning bit
 (40 6)  (640 342)  (640 342)  LC_3 Logic Functioning bit
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (42 6)  (642 342)  (642 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (50 6)  (650 342)  (650 342)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (651 342)  (651 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (626 343)  (626 343)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (21 8)  (621 344)  (621 344)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 344)  (624 344)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (21 9)  (621 345)  (621 345)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp12_v_b_19 <X> T_12_21.lc_trk_g3_3
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp12_v_b_8 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (618 349)  (618 349)  routing T_12_21.sp4_r_v_b_41 <X> T_12_21.lc_trk_g3_1
 (21 13)  (621 349)  (621 349)  routing T_12_21.sp12_v_b_19 <X> T_12_21.lc_trk_g3_3
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_13_21

 (6 0)  (660 336)  (660 336)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_v_b_0
 (16 2)  (670 338)  (670 338)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (15 3)  (669 339)  (669 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (16 3)  (670 339)  (670 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (672 339)  (672 339)  routing T_13_21.sp4_v_b_13 <X> T_13_21.lc_trk_g0_5
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 342)  (689 342)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.input_2_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (22 7)  (676 343)  (676 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 343)  (677 343)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g1_6
 (24 7)  (678 343)  (678 343)  routing T_13_21.sp4_v_b_22 <X> T_13_21.lc_trk_g1_6
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g1_6 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (51 7)  (705 343)  (705 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 348)  (677 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (24 12)  (678 348)  (678 348)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3
 (21 13)  (675 349)  (675 349)  routing T_13_21.sp4_h_r_27 <X> T_13_21.lc_trk_g3_3


LogicTile_14_21

 (2 4)  (710 340)  (710 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 5)  (772 341)  (772 341)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_b_4
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_v_b_7 <X> T_15_21.lc_trk_g1_7
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g1_6
 (25 7)  (787 343)  (787 343)  routing T_15_21.top_op_6 <X> T_15_21.lc_trk_g1_6
 (5 8)  (767 344)  (767 344)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_h_r_6
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (4 9)  (766 345)  (766 345)  routing T_15_21.sp4_h_l_38 <X> T_15_21.sp4_h_r_6
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (21 10)  (783 346)  (783 346)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (9 11)  (771 347)  (771 347)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_v_t_42
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (4 4)  (820 340)  (820 340)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_3
 (6 4)  (822 340)  (822 340)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_v_b_3
 (21 4)  (837 340)  (837 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_h_r_19 <X> T_16_21.lc_trk_g1_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 342)  (856 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 343)  (843 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (48 7)  (864 343)  (864 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_t_22 <X> T_16_21.sp12_h_r_1
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_19_21

 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_8
 (11 15)  (993 351)  (993 351)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_h_l_46
 (13 15)  (995 351)  (995 351)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_h_l_46


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (19 6)  (1055 342)  (1055 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_21

 (6 8)  (1096 344)  (1096 344)  routing T_21_21.sp4_h_r_1 <X> T_21_21.sp4_v_b_6


LogicTile_22_21

 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 13)  (1163 349)  (1163 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_21

 (5 5)  (1203 341)  (1203 341)  routing T_23_21.sp4_h_r_3 <X> T_23_21.sp4_v_b_3


LogicTile_24_21

 (19 15)  (1271 351)  (1271 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_28_21

 (3 15)  (1459 351)  (1459 351)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_v_t_22


LogicTile_29_21

 (8 1)  (1518 337)  (1518 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (9 1)  (1519 337)  (1519 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (10 1)  (1520 337)  (1520 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_10_20

 (21 0)  (513 320)  (513 320)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g0_3
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (43 0)  (535 320)  (535 320)  LC_0 Logic Functioning bit
 (21 1)  (513 321)  (513 321)  routing T_10_20.bnr_op_3 <X> T_10_20.lc_trk_g0_3
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (40 1)  (532 321)  (532 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 4)  (497 324)  (497 324)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (4 5)  (496 325)  (496 325)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (6 5)  (498 325)  (498 325)  routing T_10_20.sp4_v_b_9 <X> T_10_20.sp4_h_r_3
 (21 6)  (513 326)  (513 326)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (52 6)  (544 326)  (544 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (507 327)  (507 327)  routing T_10_20.bot_op_4 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (43 7)  (535 327)  (535 327)  LC_3 Logic Functioning bit
 (48 7)  (540 327)  (540 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 10)  (513 330)  (513 330)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 330)  (516 330)  routing T_10_20.rgt_op_7 <X> T_10_20.lc_trk_g2_7
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (517 332)  (517 332)  routing T_10_20.rgt_op_2 <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (15 13)  (507 333)  (507 333)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.rgt_op_2 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (15 0)  (561 320)  (561 320)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (15 1)  (561 321)  (561 321)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (564 321)  (564 321)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g0_1
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 322)  (560 322)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g0_4
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 322)  (570 322)  routing T_11_20.bot_op_7 <X> T_11_20.lc_trk_g0_7
 (25 2)  (571 322)  (571 322)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g0_6
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_1
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (45 2)  (591 322)  (591 322)  LC_1 Logic Functioning bit
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g0_6
 (27 3)  (573 323)  (573 323)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.input_2_1
 (37 3)  (583 323)  (583 323)  LC_1 Logic Functioning bit
 (39 3)  (585 323)  (585 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (44 3)  (590 323)  (590 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.bot_op_3 <X> T_11_20.lc_trk_g1_3
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (44 5)  (590 325)  (590 325)  LC_2 Logic Functioning bit
 (53 5)  (599 325)  (599 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 7)  (561 327)  (561 327)  routing T_11_20.bot_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (46 8)  (592 328)  (592 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_4
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (53 9)  (599 329)  (599 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_v_t_33 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (44 13)  (590 333)  (590 333)  LC_6 Logic Functioning bit
 (48 13)  (594 333)  (594 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_4 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 334)  (560 334)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g3_4
 (15 14)  (561 334)  (561 334)  routing T_11_20.tnl_op_5 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (14 15)  (560 335)  (560 335)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (564 335)  (564 335)  routing T_11_20.tnl_op_5 <X> T_11_20.lc_trk_g3_5
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (44 15)  (590 335)  (590 335)  LC_7 Logic Functioning bit
 (48 15)  (594 335)  (594 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_20

 (8 1)  (608 321)  (608 321)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_v_b_1
 (14 2)  (614 322)  (614 322)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (17 2)  (617 322)  (617 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (15 3)  (615 323)  (615 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (16 3)  (616 323)  (616 323)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 323)  (627 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 323)  (628 323)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (40 3)  (640 323)  (640 323)  LC_1 Logic Functioning bit
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 324)  (624 324)  routing T_12_20.bot_op_3 <X> T_12_20.lc_trk_g1_3
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (42 4)  (642 324)  (642 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (50 4)  (650 324)  (650 324)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (25 6)  (625 326)  (625 326)  routing T_12_20.sp4_h_r_14 <X> T_12_20.lc_trk_g1_6
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 327)  (623 327)  routing T_12_20.sp4_h_r_14 <X> T_12_20.lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.sp4_h_r_14 <X> T_12_20.lc_trk_g1_6
 (1 8)  (601 328)  (601 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (615 328)  (615 328)  routing T_12_20.sp4_h_r_33 <X> T_12_20.lc_trk_g2_1
 (16 8)  (616 328)  (616 328)  routing T_12_20.sp4_h_r_33 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.sp4_h_r_33 <X> T_12_20.lc_trk_g2_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g0_5 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (43 8)  (643 328)  (643 328)  LC_4 Logic Functioning bit
 (53 8)  (653 328)  (653 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (1 9)  (601 329)  (601 329)  routing T_12_20.glb_netwk_4 <X> T_12_20.glb2local_1
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (21 10)  (621 330)  (621 330)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (21 11)  (621 331)  (621 331)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 332)  (623 332)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp4_h_r_27 <X> T_12_20.lc_trk_g3_3
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_13_20

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 322)  (668 322)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_h_l_1 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (680 323)  (680 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (25 4)  (679 324)  (679 324)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g1_2
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (46 4)  (700 324)  (700 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (707 324)  (707 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.bnr_op_2 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g1_6 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (11 6)  (665 326)  (665 326)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_t_40
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g1_5
 (25 6)  (679 326)  (679 326)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (9 7)  (663 327)  (663 327)  routing T_13_20.sp4_v_b_8 <X> T_13_20.sp4_v_t_41
 (10 7)  (664 327)  (664 327)  routing T_13_20.sp4_v_b_8 <X> T_13_20.sp4_v_t_41
 (18 7)  (672 327)  (672 327)  routing T_13_20.sp4_v_b_13 <X> T_13_20.lc_trk_g1_5
 (22 7)  (676 327)  (676 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (677 327)  (677 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (25 7)  (679 327)  (679 327)  routing T_13_20.sp4_v_t_3 <X> T_13_20.lc_trk_g1_6
 (6 8)  (660 328)  (660 328)  routing T_13_20.sp4_v_t_38 <X> T_13_20.sp4_v_b_6
 (14 8)  (668 328)  (668 328)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (25 8)  (679 328)  (679 328)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g2_2
 (5 9)  (659 329)  (659 329)  routing T_13_20.sp4_v_t_38 <X> T_13_20.sp4_v_b_6
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_v_t_21 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (675 330)  (675 330)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (47 10)  (701 330)  (701 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (681 331)  (681 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 331)  (684 331)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 331)  (687 331)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_5
 (34 11)  (688 331)  (688 331)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (14 13)  (668 333)  (668 333)  routing T_13_20.sp4_r_v_b_40 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_v_t_32 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_r_v_b_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 335)  (682 335)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g0_3
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 320)  (735 320)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g0_7
 (25 2)  (733 322)  (733 322)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g0_6
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (50 2)  (758 322)  (758 322)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (722 323)  (722 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_v_t_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.bnr_op_6 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (16 4)  (724 324)  (724 324)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g1_1
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 325)  (726 325)  routing T_14_20.sp4_v_b_9 <X> T_14_20.lc_trk_g1_1
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (14 6)  (722 326)  (722 326)  routing T_14_20.sp4_v_b_4 <X> T_14_20.lc_trk_g1_4
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.bot_op_7 <X> T_14_20.lc_trk_g1_7
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_v_b_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 327)  (745 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (47 7)  (755 327)  (755 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (723 328)  (723 328)  routing T_14_20.sp4_v_t_28 <X> T_14_20.lc_trk_g2_1
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_v_t_28 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (733 328)  (733 328)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g2_2
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g2_2
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (21 12)  (729 332)  (729 332)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (50 12)  (758 332)  (758 332)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (37 13)  (745 333)  (745 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (14 14)  (722 334)  (722 334)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g3_4
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (4 15)  (712 335)  (712 335)  routing T_14_20.sp4_v_b_4 <X> T_14_20.sp4_h_l_44
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3


LogicTile_15_20

 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 322)  (771 322)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_l_36
 (14 3)  (776 323)  (776 323)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g0_4
 (15 3)  (777 323)  (777 323)  routing T_15_20.top_op_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (25 4)  (787 324)  (787 324)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g1_2
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 324)  (797 324)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.input_2_2
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (48 4)  (810 324)  (810 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (813 324)  (813 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (47 5)  (809 325)  (809 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (795 329)  (795 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_4
 (35 9)  (797 329)  (797 329)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_4
 (14 10)  (776 330)  (776 330)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (21 10)  (783 330)  (783 330)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (776 331)  (776 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_r_44 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (783 331)  (783 331)  routing T_15_20.bnl_op_7 <X> T_15_20.lc_trk_g2_7
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (21 12)  (783 332)  (783 332)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (787 332)  (787 332)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (16 13)  (778 333)  (778 333)  routing T_15_20.sp12_v_b_8 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (783 333)  (783 333)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (13 15)  (775 335)  (775 335)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_l_46


LogicTile_16_20

 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0
 (4 12)  (820 332)  (820 332)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_v_b_9
 (5 13)  (821 333)  (821 333)  routing T_16_20.sp4_h_l_44 <X> T_16_20.sp4_v_b_9


LogicTile_18_20

 (19 6)  (947 326)  (947 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_21_20

 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_1


LogicTile_22_20

 (19 2)  (1163 322)  (1163 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 13)  (1163 333)  (1163 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_20

 (5 5)  (1203 325)  (1203 325)  routing T_23_20.sp4_h_r_3 <X> T_23_20.sp4_v_b_3


LogicTile_24_20

 (3 15)  (1255 335)  (1255 335)  routing T_24_20.sp12_h_l_22 <X> T_24_20.sp12_v_t_22
 (19 15)  (1271 335)  (1271 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_20

 (19 8)  (1583 328)  (1583 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (5 8)  (347 312)  (347 312)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6
 (4 9)  (346 313)  (346 313)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6
 (6 9)  (348 313)  (348 313)  routing T_7_19.sp4_v_b_0 <X> T_7_19.sp4_h_r_6


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (517 304)  (517 304)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g0_2
 (18 1)  (510 305)  (510 305)  routing T_10_19.sp4_r_v_b_34 <X> T_10_19.lc_trk_g0_1
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (21 3)  (513 307)  (513 307)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_v_t_40 <X> T_10_19.sp4_v_b_5
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (47 4)  (539 308)  (539 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (542 308)  (542 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (48 5)  (540 309)  (540 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (14 7)  (506 311)  (506 311)  routing T_10_19.sp4_r_v_b_28 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (518 311)  (518 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (34 7)  (526 311)  (526 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.input_2_3
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (21 8)  (513 312)  (513 312)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.rgt_op_3 <X> T_10_19.lc_trk_g2_3
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (50 8)  (542 312)  (542 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 313)  (516 313)  routing T_10_19.tnr_op_2 <X> T_10_19.lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (21 10)  (513 314)  (513 314)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (52 11)  (544 315)  (544 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (495 316)  (495 316)  routing T_10_19.sp12_v_t_22 <X> T_10_19.sp12_h_r_1
 (15 12)  (507 316)  (507 316)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.rgt_op_1 <X> T_10_19.lc_trk_g3_1
 (14 14)  (506 318)  (506 318)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g3_4
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.tnr_op_7 <X> T_10_19.lc_trk_g3_7
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (40 14)  (532 318)  (532 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (11 1)  (557 305)  (557 305)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_h_r_2
 (13 1)  (559 305)  (559 305)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_h_r_2
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (570 305)  (570 305)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g0_2
 (25 1)  (571 305)  (571 305)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (40 1)  (586 305)  (586 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g0_7
 (25 2)  (571 306)  (571 306)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g0_6
 (27 2)  (573 306)  (573 306)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (15 3)  (561 307)  (561 307)  routing T_11_19.bot_op_4 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (567 307)  (567 307)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g0_7
 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (15 4)  (561 308)  (561 308)  routing T_11_19.top_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 308)  (581 308)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_2
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (18 5)  (564 309)  (564 309)  routing T_11_19.top_op_1 <X> T_11_19.lc_trk_g1_1
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.top_op_2 <X> T_11_19.lc_trk_g1_2
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.input_2_2
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (14 6)  (560 310)  (560 310)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g1_4
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g1_7
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (561 311)  (561 311)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (567 311)  (567 311)  routing T_11_19.top_op_7 <X> T_11_19.lc_trk_g1_7
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (21 8)  (567 312)  (567 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.rgt_op_3 <X> T_11_19.lc_trk_g2_3
 (25 8)  (571 312)  (571 312)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g2_2
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 312)  (586 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g2_2
 (25 9)  (571 313)  (571 313)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g2_2
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g2_7
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (21 11)  (567 315)  (567 315)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g2_7
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_5
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g3_1
 (25 12)  (571 316)  (571 316)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g3_2
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (50 12)  (596 316)  (596 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_v_t_23 <X> T_11_19.lc_trk_g3_2
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (21 15)  (567 319)  (567 319)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g3_7
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (15 0)  (615 304)  (615 304)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (48 0)  (648 304)  (648 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (653 304)  (653 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (618 305)  (618 305)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g0_1
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (51 1)  (651 305)  (651 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g0_7
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (648 306)  (648 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp12_h_r_11 <X> T_12_19.lc_trk_g1_3
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (14 7)  (614 311)  (614 311)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (618 311)  (618 311)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g1_5
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (21 8)  (621 312)  (621 312)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g2_3
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (46 11)  (646 315)  (646 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (21 14)  (621 318)  (621 318)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.rgt_op_7 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (15 1)  (669 305)  (669 305)  routing T_13_19.bot_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g0_5
 (25 2)  (679 306)  (679 306)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g0_6
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (53 3)  (707 307)  (707 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g1_2
 (25 5)  (679 309)  (679 309)  routing T_13_19.top_op_2 <X> T_13_19.lc_trk_g1_2
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 311)  (672 311)  routing T_13_19.bnr_op_5 <X> T_13_19.lc_trk_g1_5
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (14 8)  (668 312)  (668 312)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_v_t_28 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_v_t_28 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.tnr_op_3 <X> T_13_19.lc_trk_g2_3
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (40 8)  (694 312)  (694 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (706 312)  (706 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (10 9)  (664 313)  (664 313)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_b_7
 (15 9)  (669 313)  (669 313)  routing T_13_19.rgt_op_0 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (48 9)  (702 313)  (702 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (706 313)  (706 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (665 314)  (665 314)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (13 10)  (667 314)  (667 314)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (21 10)  (675 314)  (675 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.rgt_op_7 <X> T_13_19.lc_trk_g2_7
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.input_2_5
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (48 10)  (702 314)  (702 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (706 314)  (706 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (666 315)  (666 315)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_45
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_h_l_17 <X> T_13_19.lc_trk_g2_4
 (15 11)  (669 315)  (669 315)  routing T_13_19.sp4_h_l_17 <X> T_13_19.lc_trk_g2_4
 (16 11)  (670 315)  (670 315)  routing T_13_19.sp4_h_l_17 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 315)  (679 315)  routing T_13_19.sp4_r_v_b_38 <X> T_13_19.lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (48 11)  (702 315)  (702 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (706 315)  (706 315)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 316)  (689 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.tnr_op_2 <X> T_13_19.lc_trk_g3_2
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.tnr_op_7 <X> T_13_19.lc_trk_g3_7
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 319)  (678 319)  routing T_13_19.tnr_op_6 <X> T_13_19.lc_trk_g3_6
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_7/in_3


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp4_v_b_1 <X> T_14_19.lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.bot_op_3 <X> T_14_19.lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (14 1)  (722 305)  (722 305)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.bnr_op_4 <X> T_14_19.lc_trk_g0_4
 (15 2)  (723 306)  (723 306)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (761 306)  (761 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (722 307)  (722 307)  routing T_14_19.bnr_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (726 307)  (726 307)  routing T_14_19.top_op_5 <X> T_14_19.lc_trk_g0_5
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (716 308)  (716 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (10 4)  (718 308)  (718 308)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_r_4
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_5
 (15 4)  (723 308)  (723 308)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g1_1
 (25 4)  (733 308)  (733 308)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g1_2
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (15 5)  (723 309)  (723 309)  routing T_14_19.bot_op_0 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 309)  (733 309)  routing T_14_19.bnr_op_2 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (51 5)  (759 309)  (759 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (53 6)  (761 310)  (761 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (716 311)  (716 311)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_v_t_41
 (10 7)  (718 311)  (718 311)  routing T_14_19.sp4_v_b_1 <X> T_14_19.sp4_v_t_41
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 311)  (729 311)  routing T_14_19.sp4_r_v_b_31 <X> T_14_19.lc_trk_g1_7
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (48 7)  (756 311)  (756 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 311)  (759 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (729 312)  (729 312)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 312)  (731 312)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g2_3
 (25 8)  (733 312)  (733 312)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g2_2
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (40 8)  (748 312)  (748 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (9 9)  (717 313)  (717 313)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_v_b_7
 (10 9)  (718 313)  (718 313)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_v_b_7
 (21 9)  (729 313)  (729 313)  routing T_14_19.sp4_v_t_22 <X> T_14_19.lc_trk_g2_3
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (15 10)  (723 314)  (723 314)  routing T_14_19.rgt_op_5 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.rgt_op_5 <X> T_14_19.lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (733 314)  (733 314)  routing T_14_19.rgt_op_6 <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_r_v_b_36 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (729 315)  (729 315)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.rgt_op_6 <X> T_14_19.lc_trk_g2_6
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.tnr_op_2 <X> T_14_19.lc_trk_g3_2
 (31 13)  (739 317)  (739 317)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g3_5
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (46 14)  (754 318)  (754 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (760 318)  (760 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_v_b_36 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (48 15)  (756 319)  (756 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_19

 (12 0)  (774 304)  (774 304)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (15 0)  (777 304)  (777 304)  routing T_15_19.bot_op_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 304)  (786 304)  routing T_15_19.lft_op_3 <X> T_15_19.lc_trk_g0_3
 (25 0)  (787 304)  (787 304)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (11 1)  (773 305)  (773 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (13 1)  (775 305)  (775 305)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_r_2
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.lft_op_2 <X> T_15_19.lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g0_4
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 306)  (786 306)  routing T_15_19.bot_op_7 <X> T_15_19.lc_trk_g0_7
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 306)  (813 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.bot_op_6 <X> T_15_19.lc_trk_g0_6
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (15 4)  (777 308)  (777 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.bot_op_3 <X> T_15_19.lc_trk_g1_3
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (18 5)  (780 309)  (780 309)  routing T_15_19.sp4_h_l_4 <X> T_15_19.lc_trk_g1_1
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.top_op_2 <X> T_15_19.lc_trk_g1_2
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (10 6)  (772 310)  (772 310)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_h_l_41
 (15 6)  (777 310)  (777 310)  routing T_15_19.bot_op_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 310)  (786 310)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g1_7
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (21 8)  (783 312)  (783 312)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (787 312)  (787 312)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g2_2
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (802 312)  (802 312)  LC_4 Logic Functioning bit
 (21 9)  (783 313)  (783 313)  routing T_15_19.bnl_op_3 <X> T_15_19.lc_trk_g2_3
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 313)  (796 313)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_4
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_v_t_18 <X> T_15_19.lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (46 10)  (808 314)  (808 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (47 11)  (809 315)  (809 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (810 315)  (810 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (776 316)  (776 316)  routing T_15_19.bnl_op_0 <X> T_15_19.lc_trk_g3_0
 (21 12)  (783 316)  (783 316)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 316)  (798 316)  LC_6 Logic Functioning bit
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 317)  (776 317)  routing T_15_19.bnl_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_v_b_42 <X> T_15_19.lc_trk_g3_2
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (48 13)  (810 317)  (810 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7


LogicTile_16_19

 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (47 0)  (863 304)  (863 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 307)  (839 307)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.sp4_v_b_22 <X> T_16_19.lc_trk_g0_6
 (3 5)  (819 309)  (819 309)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_h_r_0
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23
 (21 6)  (837 310)  (837 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.sp4_h_l_2 <X> T_16_19.lc_trk_g1_7
 (4 8)  (820 312)  (820 312)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_v_b_6
 (14 8)  (830 312)  (830 312)  routing T_16_19.sp4_v_b_24 <X> T_16_19.lc_trk_g2_0
 (21 8)  (837 312)  (837 312)  routing T_16_19.bnl_op_3 <X> T_16_19.lc_trk_g2_3
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_4
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (48 8)  (864 312)  (864 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (3 9)  (819 313)  (819 313)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_v_b_1
 (5 9)  (821 313)  (821 313)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_v_b_6
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp4_v_b_24 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (837 313)  (837 313)  routing T_16_19.bnl_op_3 <X> T_16_19.lc_trk_g2_3
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_4
 (34 9)  (850 313)  (850 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g2_6
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_v_t_14 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_v_t_14 <X> T_16_19.lc_trk_g3_3
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.input_2_6
 (15 13)  (831 317)  (831 317)  routing T_16_19.sp4_v_t_29 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_v_t_29 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (14 15)  (830 319)  (830 319)  routing T_16_19.tnl_op_4 <X> T_16_19.lc_trk_g3_4
 (15 15)  (831 319)  (831 319)  routing T_16_19.tnl_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 319)  (834 319)  routing T_16_19.sp4_r_v_b_45 <X> T_16_19.lc_trk_g3_5
 (27 15)  (843 319)  (843 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (0 0)  (982 304)  (982 304)  Negative Clock bit

 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1005 305)  (1005 305)  routing T_19_19.sp12_h_l_17 <X> T_19_19.lc_trk_g0_2
 (25 1)  (1007 305)  (1007 305)  routing T_19_19.sp12_h_l_17 <X> T_19_19.lc_trk_g0_2
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_1 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.wire_logic_cluster/lc_3/out <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (9 5)  (991 309)  (991 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (10 5)  (992 309)  (992 309)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_v_b_4
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 310)  (1017 310)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (45 6)  (1027 310)  (1027 310)  LC_3 Logic Functioning bit
 (47 6)  (1029 310)  (1029 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (1009 311)  (1009 311)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 311)  (1010 311)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 311)  (1012 311)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1015 311)  (1015 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_3
 (34 7)  (1016 311)  (1016 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_3
 (35 7)  (1017 311)  (1017 311)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.input_2_3
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (39 7)  (1021 311)  (1021 311)  LC_3 Logic Functioning bit
 (3 9)  (985 313)  (985 313)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_v_b_1
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (14 13)  (996 317)  (996 317)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_v_t_21 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (0 14)  (982 318)  (982 318)  routing T_19_19.glb_netwk_4 <X> T_19_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 318)  (983 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g3_6


LogicTile_20_19

 (3 1)  (1039 305)  (1039 305)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_b_0


LogicTile_23_19

 (11 8)  (1209 312)  (1209 312)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_b_8


LogicTile_24_19

 (3 1)  (1255 305)  (1255 305)  routing T_24_19.sp12_h_l_23 <X> T_24_19.sp12_v_b_0
 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_19

 (3 7)  (1459 311)  (1459 311)  routing T_28_19.sp12_h_l_23 <X> T_28_19.sp12_v_t_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 291)  (4 291)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_b_1
 (14 3)  (3 291)  (3 291)  routing T_0_18.span4_horz_7 <X> T_0_18.span4_vert_b_1
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0
 (9 10)  (189 298)  (189 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42
 (10 10)  (190 298)  (190 298)  routing T_4_18.sp4_h_r_4 <X> T_4_18.sp4_h_l_42


LogicTile_7_18

 (19 0)  (361 288)  (361 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (8 6)  (404 294)  (404 294)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_41
 (10 6)  (406 294)  (406 294)  routing T_8_18.sp4_h_r_8 <X> T_8_18.sp4_h_l_41


LogicTile_10_18

 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (41 0)  (533 288)  (533 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (47 1)  (539 289)  (539 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (14 3)  (506 291)  (506 291)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g0_4
 (15 3)  (507 291)  (507 291)  routing T_10_18.top_op_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (15 5)  (507 293)  (507 293)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g1_7
 (21 7)  (513 295)  (513 295)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g1_7
 (1 8)  (493 296)  (493 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (493 297)  (493 297)  routing T_10_18.glb_netwk_4 <X> T_10_18.glb2local_1
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.sp4_v_b_46 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (4 1)  (550 289)  (550 289)  routing T_11_18.sp4_v_t_42 <X> T_11_18.sp4_h_r_0
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (44 9)  (590 297)  (590 297)  LC_4 Logic Functioning bit
 (46 9)  (592 297)  (592 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (14 15)  (560 303)  (560 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_18

 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (46 1)  (646 289)  (646 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 292)  (600 292)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_t_12 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_v_t_12 <X> T_12_18.lc_trk_g2_1
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_r_v_b_34 <X> T_12_18.lc_trk_g2_2
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 302)  (621 302)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.rgt_op_7 <X> T_12_18.lc_trk_g3_7


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (25 0)  (679 288)  (679 288)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g0_2
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.sp4_h_r_14 <X> T_13_18.lc_trk_g0_6
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (6 4)  (660 292)  (660 292)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_v_b_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (46 6)  (700 294)  (700 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (707 294)  (707 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (662 295)  (662 295)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_v_t_41
 (9 7)  (663 295)  (663 295)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_v_t_41
 (10 7)  (664 295)  (664 295)  routing T_13_18.sp4_h_r_10 <X> T_13_18.sp4_v_t_41
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (11 8)  (665 296)  (665 296)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_v_b_8
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.tnr_op_3 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_4
 (12 9)  (666 297)  (666 297)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_v_b_8
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_24 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_4
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 298)  (678 298)  routing T_13_18.tnr_op_7 <X> T_13_18.lc_trk_g2_7
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 298)  (705 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (53 11)  (707 299)  (707 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (15 12)  (669 300)  (669 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.tnr_op_3 <X> T_13_18.lc_trk_g3_3
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_h_r_25 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (15 14)  (669 302)  (669 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.tnr_op_7 <X> T_13_18.lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.input_2_7
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (53 15)  (707 303)  (707 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.lft_op_3 <X> T_14_18.lc_trk_g0_3
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_0
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (48 2)  (756 290)  (756 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (53 4)  (761 292)  (761 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (723 293)  (723 293)  routing T_14_18.bot_op_0 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (729 293)  (729 293)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (729 294)  (729 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 294)  (732 294)  routing T_14_18.lft_op_7 <X> T_14_18.lc_trk_g1_7
 (25 6)  (733 294)  (733 294)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_r_v_b_28 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.lft_op_6 <X> T_14_18.lc_trk_g1_6
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (53 7)  (761 295)  (761 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (723 296)  (723 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 297)  (741 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (14 10)  (722 298)  (722 298)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (15 10)  (723 298)  (723 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (21 10)  (729 298)  (729 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (25 10)  (733 298)  (733 298)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g2_6
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (15 11)  (723 299)  (723 299)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.rgt_op_6 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_5
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (51 13)  (759 301)  (759 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (723 302)  (723 302)  routing T_14_18.tnr_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (729 302)  (729 302)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (44 0)  (806 288)  (806 288)  LC_0 Logic Functioning bit
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (50 1)  (812 289)  (812 289)  Carry_In_Mux bit 

 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (772 290)  (772 290)  routing T_15_18.sp4_v_b_8 <X> T_15_18.sp4_h_l_36
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (44 2)  (806 290)  (806 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (10 3)  (772 291)  (772 291)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_t_36
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (47 3)  (809 291)  (809 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (815 291)  (815 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (44 4)  (806 292)  (806 292)  LC_2 Logic Functioning bit
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 294)  (787 294)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g1_6
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (44 6)  (806 294)  (806 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (47 7)  (809 295)  (809 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 295)  (810 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (813 295)  (813 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (44 8)  (806 296)  (806 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (21 9)  (783 297)  (783 297)  routing T_15_18.tnl_op_3 <X> T_15_18.lc_trk_g2_3
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (15 10)  (777 298)  (777 298)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (44 10)  (806 298)  (806 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (18 11)  (780 299)  (780 299)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g2_5
 (21 11)  (783 299)  (783 299)  routing T_15_18.tnl_op_7 <X> T_15_18.lc_trk_g2_7
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (44 12)  (806 300)  (806 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_v_t_22 <X> T_15_18.lc_trk_g3_3
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (14 14)  (776 302)  (776 302)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g3_4
 (15 14)  (777 302)  (777 302)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 302)  (789 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 302)  (792 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (10 15)  (772 303)  (772 303)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_t_47
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (15 0)  (831 288)  (831 288)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.lft_op_1 <X> T_16_18.lc_trk_g0_1
 (3 1)  (819 289)  (819 289)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_v_b_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 290)  (822 290)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_v_t_37
 (5 3)  (821 291)  (821 291)  routing T_16_18.sp4_v_b_9 <X> T_16_18.sp4_v_t_37
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.top_op_6 <X> T_16_18.lc_trk_g0_6
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (827 292)  (827 292)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (13 4)  (829 292)  (829 292)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_l_46 <X> T_16_18.sp4_v_b_5
 (18 5)  (834 293)  (834 293)  routing T_16_18.sp4_v_b_9 <X> T_16_18.lc_trk_g1_1
 (11 6)  (827 294)  (827 294)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_t_40
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (6 8)  (822 296)  (822 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g2_1
 (25 8)  (841 296)  (841 296)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (5 9)  (821 297)  (821 297)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_v_b_33 <X> T_16_18.lc_trk_g2_1
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 297)  (839 297)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.sp4_v_t_23 <X> T_16_18.lc_trk_g2_2
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_6
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (51 12)  (867 300)  (867 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_6
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_18

 (21 0)  (895 288)  (895 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (21 1)  (895 289)  (895 289)  routing T_17_18.sp4_h_r_19 <X> T_17_18.lc_trk_g0_3
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 293)  (874 293)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_b_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 299)  (895 299)  routing T_17_18.sp4_r_v_b_39 <X> T_17_18.lc_trk_g2_7
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (21 13)  (895 301)  (895 301)  routing T_17_18.sp4_r_v_b_43 <X> T_17_18.lc_trk_g3_3
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (48 13)  (922 301)  (922 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 302)  (874 302)  routing T_17_18.glb_netwk_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 293)  (928 293)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp12_v_b_11 <X> T_18_18.lc_trk_g2_3
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g3_3
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g3_3
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 302)  (956 302)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_r_v_b_45 <X> T_18_18.lc_trk_g3_5
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 303)  (956 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (40 15)  (968 303)  (968 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit
 (51 15)  (979 303)  (979 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_18

 (4 6)  (986 294)  (986 294)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_t_38
 (5 7)  (987 295)  (987 295)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_t_38


LogicTile_20_18

 (19 2)  (1055 290)  (1055 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 10)  (1041 298)  (1041 298)  routing T_20_18.sp4_v_t_43 <X> T_20_18.sp4_h_l_43
 (6 11)  (1042 299)  (1042 299)  routing T_20_18.sp4_v_t_43 <X> T_20_18.sp4_h_l_43
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_18

 (10 13)  (1100 301)  (1100 301)  routing T_21_18.sp4_h_r_5 <X> T_21_18.sp4_v_b_10


LogicTile_22_18

 (2 0)  (1146 288)  (1146 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_26_18

 (3 0)  (1351 288)  (1351 288)  routing T_26_18.sp12_v_t_23 <X> T_26_18.sp12_v_b_0


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (5 4)  (12 276)  (12 276)  routing T_0_17.span4_vert_b_5 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (9 277)  (9 277)  routing T_0_17.span4_vert_b_5 <X> T_0_17.lc_trk_g0_5
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_7_17

 (3 14)  (345 286)  (345 286)  routing T_7_17.sp12_h_r_1 <X> T_7_17.sp12_v_t_22
 (3 15)  (345 287)  (345 287)  routing T_7_17.sp12_h_r_1 <X> T_7_17.sp12_v_t_22


RAM_Tile_8_17

 (3 0)  (399 272)  (399 272)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0
 (3 1)  (399 273)  (399 273)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_b_0


LogicTile_9_17

 (11 14)  (449 286)  (449 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (13 14)  (451 286)  (451 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (12 15)  (450 287)  (450 287)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46


LogicTile_10_17

 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 272)  (519 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (46 0)  (538 272)  (538 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (40 1)  (532 273)  (532 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (44 1)  (536 273)  (536 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 276)  (513 276)  routing T_10_17.sp12_h_r_3 <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.sp12_h_r_3 <X> T_10_17.lc_trk_g1_3
 (0 5)  (492 277)  (492 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (21 5)  (513 277)  (513 277)  routing T_10_17.sp12_h_r_3 <X> T_10_17.lc_trk_g1_3
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 277)  (515 277)  routing T_10_17.sp12_h_r_10 <X> T_10_17.lc_trk_g1_2
 (14 12)  (506 284)  (506 284)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g3_0
 (15 13)  (507 285)  (507 285)  routing T_10_17.rgt_op_0 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (45 0)  (591 272)  (591 272)  LC_0 Logic Functioning bit
 (47 0)  (593 272)  (593 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g0_3
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.input_2_0
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (40 1)  (586 273)  (586 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (44 1)  (590 273)  (590 273)  LC_0 Logic Functioning bit
 (46 1)  (592 273)  (592 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (25 2)  (571 274)  (571 274)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g0_6
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g0_6
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g1_5
 (8 7)  (554 279)  (554 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (9 7)  (555 279)  (555 279)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_41
 (18 7)  (564 279)  (564 279)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g1_5
 (15 8)  (561 280)  (561 280)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (567 280)  (567 280)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.input_2_4
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (47 8)  (593 280)  (593 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 281)  (564 281)  routing T_11_17.tnl_op_1 <X> T_11_17.lc_trk_g2_1
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (9 15)  (555 287)  (555 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (10 15)  (556 287)  (556 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47


LogicTile_12_17

 (10 0)  (610 272)  (610 272)  routing T_12_17.sp4_v_t_45 <X> T_12_17.sp4_h_r_1
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (47 0)  (647 272)  (647 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (40 1)  (640 273)  (640 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (44 1)  (644 273)  (644 273)  LC_0 Logic Functioning bit
 (46 1)  (646 273)  (646 273)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 276)  (614 276)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 6)  (604 278)  (604 278)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (6 6)  (606 278)  (606 278)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (5 7)  (605 279)  (605 279)  routing T_12_17.sp4_h_r_9 <X> T_12_17.sp4_v_t_38
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (621 279)  (621 279)  routing T_12_17.sp4_r_v_b_31 <X> T_12_17.lc_trk_g1_7
 (21 12)  (621 284)  (621 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g3_3
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (4 0)  (658 272)  (658 272)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_v_b_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_0
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (51 0)  (705 272)  (705 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp12_h_r_16 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (679 274)  (679 274)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.sp4_v_t_3 <X> T_13_17.lc_trk_g0_6
 (14 4)  (668 276)  (668 276)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (669 277)  (669 277)  routing T_13_17.lft_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g1_5
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (15 8)  (669 280)  (669 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 280)  (705 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (668 281)  (668 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_v_t_32 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.tnr_op_7 <X> T_13_17.lc_trk_g2_7
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_r_v_b_38 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (1 12)  (655 284)  (655 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (669 284)  (669 284)  routing T_13_17.tnr_op_1 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (1 13)  (655 285)  (655 285)  routing T_13_17.glb_netwk_4 <X> T_13_17.glb2local_3
 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_h_r_24 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (15 14)  (669 286)  (669 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g3_5
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_0
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (18 1)  (726 273)  (726 273)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g0_1
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (21 2)  (729 274)  (729 274)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g0_7
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp12_h_l_3 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp12_h_l_4 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (34 3)  (742 275)  (742 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_1
 (14 4)  (722 276)  (722 276)  routing T_14_17.sp4_h_r_8 <X> T_14_17.lc_trk_g1_0
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 277)  (723 277)  routing T_14_17.sp4_h_r_8 <X> T_14_17.lc_trk_g1_0
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp4_h_r_8 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (729 277)  (729 277)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (15 6)  (723 278)  (723 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.lft_op_5 <X> T_14_17.lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (47 6)  (755 278)  (755 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (720 280)  (720 280)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_h_r_8
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g2_3
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_h_r_27 <X> T_14_17.lc_trk_g2_3
 (14 10)  (722 282)  (722 282)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g2_4
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (15 11)  (723 283)  (723 283)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (741 283)  (741 283)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.input_2_5
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.tnr_op_3 <X> T_14_17.lc_trk_g3_3
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (726 285)  (726 285)  routing T_14_17.sp4_r_v_b_41 <X> T_14_17.lc_trk_g3_1
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp12_v_b_18 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp12_v_b_18 <X> T_14_17.lc_trk_g3_2
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_l_24 <X> T_14_17.lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.tnl_op_7 <X> T_14_17.lc_trk_g3_7
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 287)  (729 287)  routing T_14_17.tnl_op_7 <X> T_14_17.lc_trk_g3_7
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 287)  (731 287)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g3_6
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g0_3
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp12_h_r_16 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (780 273)  (780 273)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g0_3
 (21 2)  (783 274)  (783 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_r_v_b_30 <X> T_15_17.lc_trk_g0_6
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (795 275)  (795 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (812 276)  (812 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 277)  (783 277)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g1_3
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (43 5)  (805 277)  (805 277)  LC_2 Logic Functioning bit
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (1 7)  (763 279)  (763 279)  routing T_15_17.glb_netwk_4 <X> T_15_17.glb2local_0
 (6 7)  (768 279)  (768 279)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_38
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (6 8)  (768 280)  (768 280)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_b_6
 (10 8)  (772 280)  (772 280)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_h_r_7
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g2_3
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (21 9)  (783 281)  (783 281)  routing T_15_17.tnl_op_3 <X> T_15_17.lc_trk_g2_3
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g2_7
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (14 11)  (776 283)  (776 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 285)  (787 285)  routing T_15_17.sp4_r_v_b_42 <X> T_15_17.lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.tnl_op_6 <X> T_15_17.lc_trk_g3_6
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (53 15)  (815 287)  (815 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_17

 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp12_h_r_11 <X> T_16_17.lc_trk_g0_3
 (3 2)  (819 274)  (819 274)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (14 2)  (830 274)  (830 274)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (19 2)  (835 274)  (835 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_h_l_23
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_v_t_37
 (15 3)  (831 275)  (831 275)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (25 3)  (841 275)  (841 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_v_b_19 <X> T_16_17.lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.sp4_v_b_19 <X> T_16_17.lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 276)  (856 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (51 4)  (867 276)  (867 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (51 5)  (867 277)  (867 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (5 6)  (821 278)  (821 278)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (14 6)  (830 278)  (830 278)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (4 7)  (820 279)  (820 279)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (6 7)  (822 279)  (822 279)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_h_l_38
 (15 7)  (831 279)  (831 279)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_4
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (8 9)  (824 281)  (824 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (9 9)  (825 281)  (825 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (10 9)  (826 281)  (826 281)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_b_7
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 281)  (849 281)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_4
 (35 9)  (851 281)  (851 281)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (14 12)  (830 284)  (830 284)  routing T_16_17.bnl_op_0 <X> T_16_17.lc_trk_g3_0
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (14 13)  (830 285)  (830 285)  routing T_16_17.bnl_op_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_r_v_b_42 <X> T_16_17.lc_trk_g3_2
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (48 14)  (864 286)  (864 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit
 (46 15)  (862 287)  (862 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_17

 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (14 6)  (888 278)  (888 278)  routing T_17_17.lft_op_4 <X> T_17_17.lc_trk_g1_4
 (25 6)  (899 278)  (899 278)  routing T_17_17.lft_op_6 <X> T_17_17.lc_trk_g1_6
 (15 7)  (889 279)  (889 279)  routing T_17_17.lft_op_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.lft_op_6 <X> T_17_17.lc_trk_g1_6
 (25 10)  (899 282)  (899 282)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g2_6
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (52 12)  (926 284)  (926 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (44 13)  (918 285)  (918 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (0 0)  (928 272)  (928 272)  Negative Clock bit

 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (13 2)  (941 274)  (941 274)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_v_t_39
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_1 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (12 3)  (940 275)  (940 275)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_v_t_39
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 276)  (942 276)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 276)  (955 276)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (0 5)  (928 277)  (928 277)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_h_r_8 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.sp4_h_r_2 <X> T_18_17.lc_trk_g1_2
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (51 5)  (979 277)  (979 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (48 8)  (976 280)  (976 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (40 9)  (968 281)  (968 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp12_v_b_20 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp12_v_b_20 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 285)  (953 285)  routing T_18_17.sp4_r_v_b_42 <X> T_18_17.lc_trk_g3_2
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_17

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 272)  (1005 272)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (21 1)  (1003 273)  (1003 273)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g0_3
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 274)  (1003 274)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g0_7
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 274)  (1005 274)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.sp4_h_l_2 <X> T_19_17.lc_trk_g0_7
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_7 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1008 276)  (1008 276)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (0 5)  (982 277)  (982 277)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (27 5)  (1009 277)  (1009 277)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 277)  (1011 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (48 5)  (1030 277)  (1030 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (997 278)  (997 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (16 6)  (998 278)  (998 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (18 7)  (1000 279)  (1000 279)  routing T_19_17.sp4_h_r_21 <X> T_19_17.lc_trk_g1_5
 (11 8)  (993 280)  (993 280)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_b_8
 (11 12)  (993 284)  (993 284)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_11
 (12 13)  (994 285)  (994 285)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_11
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_17

 (0 0)  (1036 272)  (1036 272)  Negative Clock bit

 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_1 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (1050 279)  (1050 279)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (1057 279)  (1057 279)  routing T_20_17.sp4_r_v_b_31 <X> T_20_17.lc_trk_g1_7
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (51 14)  (1087 286)  (1087 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (11 0)  (1101 272)  (1101 272)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_v_b_2
 (13 0)  (1103 272)  (1103 272)  routing T_21_17.sp4_v_t_43 <X> T_21_17.sp4_v_b_2
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_5
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_v_b_10


LogicTile_22_17

 (2 0)  (1146 272)  (1146 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 1)  (1156 273)  (1156 273)  routing T_22_17.sp4_h_r_2 <X> T_22_17.sp4_v_b_2
 (11 3)  (1155 275)  (1155 275)  routing T_22_17.sp4_h_r_2 <X> T_22_17.sp4_h_l_39
 (12 10)  (1156 282)  (1156 282)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_v_t_39 <X> T_22_17.sp4_h_l_45


LogicTile_23_17

 (5 6)  (1203 278)  (1203 278)  routing T_23_17.sp4_v_t_38 <X> T_23_17.sp4_h_l_38
 (6 7)  (1204 279)  (1204 279)  routing T_23_17.sp4_v_t_38 <X> T_23_17.sp4_h_l_38


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (12 1)  (1360 273)  (1360 273)  routing T_26_17.sp4_h_r_2 <X> T_26_17.sp4_v_b_2
 (11 3)  (1359 275)  (1359 275)  routing T_26_17.sp4_h_r_2 <X> T_26_17.sp4_h_l_39


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_v_t_36 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23
 (12 2)  (1576 274)  (1576 274)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39
 (11 3)  (1575 275)  (1575 275)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39
 (13 3)  (1577 275)  (1577 275)  routing T_30_17.sp4_v_t_45 <X> T_30_17.sp4_h_l_39


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (6 2)  (11 258)  (11 258)  routing T_0_16.span4_horz_3 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span4_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 14)  (75 270)  (75 270)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_t_22
 (3 15)  (75 271)  (75 271)  routing T_2_16.sp12_h_r_1 <X> T_2_16.sp12_v_t_22


LogicTile_4_16

 (5 6)  (185 262)  (185 262)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_h_l_38
 (4 7)  (184 263)  (184 263)  routing T_4_16.sp4_h_r_0 <X> T_4_16.sp4_h_l_38


RAM_Tile_8_16

 (4 3)  (400 259)  (400 259)  routing T_8_16.sp4_h_r_4 <X> T_8_16.sp4_h_l_37
 (6 3)  (402 259)  (402 259)  routing T_8_16.sp4_h_r_4 <X> T_8_16.sp4_h_l_37
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_10_16

 (6 0)  (498 256)  (498 256)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_v_b_0
 (5 1)  (497 257)  (497 257)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_v_b_0


LogicTile_11_16

 (6 4)  (552 260)  (552 260)  routing T_11_16.sp4_h_r_10 <X> T_11_16.sp4_v_b_3


LogicTile_12_16

 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (27 1)  (627 257)  (627 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (9 6)  (609 262)  (609 262)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_41
 (10 6)  (610 262)  (610 262)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_41
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (15 8)  (615 264)  (615 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (16 8)  (616 264)  (616 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (18 9)  (618 265)  (618 265)  routing T_12_16.sp4_h_r_41 <X> T_12_16.lc_trk_g2_1
 (15 10)  (615 266)  (615 266)  routing T_12_16.tnr_op_5 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 266)  (633 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (46 11)  (646 267)  (646 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_13_16

 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 258)  (672 258)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (18 3)  (672 259)  (672 259)  routing T_13_16.sp4_v_b_13 <X> T_13_16.lc_trk_g0_5
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (44 3)  (698 259)  (698 259)  LC_1 Logic Functioning bit
 (47 3)  (701 259)  (701 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (675 260)  (675 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (8 6)  (662 262)  (662 262)  routing T_13_16.sp4_h_r_4 <X> T_13_16.sp4_h_l_41
 (15 6)  (669 262)  (669 262)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (19 6)  (673 262)  (673 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 7)  (668 263)  (668 263)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g1_4
 (15 7)  (669 263)  (669 263)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g1_4
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (672 263)  (672 263)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g1_5
 (13 10)  (667 266)  (667 266)  routing T_13_16.sp4_h_r_8 <X> T_13_16.sp4_v_t_45
 (21 10)  (675 266)  (675 266)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (666 267)  (666 267)  routing T_13_16.sp4_h_r_8 <X> T_13_16.sp4_v_t_45
 (10 12)  (664 268)  (664 268)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_r_10
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (4 13)  (658 269)  (658 269)  routing T_13_16.sp4_v_t_41 <X> T_13_16.sp4_h_r_9
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 270)  (681 270)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 270)  (688 270)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 270)  (689 270)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_7
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (48 14)  (702 270)  (702 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (8 15)  (662 271)  (662 271)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_47
 (9 15)  (663 271)  (663 271)  routing T_13_16.sp4_h_r_10 <X> T_13_16.sp4_v_t_47
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 271)  (686 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 271)  (688 271)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.input_2_7
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit
 (44 15)  (698 271)  (698 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (15 0)  (723 256)  (723 256)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.bot_op_3 <X> T_14_16.lc_trk_g0_3
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_0
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (15 1)  (723 257)  (723 257)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.bot_op_7 <X> T_14_16.lc_trk_g0_7
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (15 3)  (723 259)  (723 259)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g1_2
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (51 5)  (759 261)  (759 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_15_16

 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (52 0)  (814 256)  (814 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (47 1)  (809 257)  (809 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (810 257)  (810 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 257)  (815 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_r_v_b_29 <X> T_15_16.lc_trk_g0_5
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (21 5)  (783 261)  (783 261)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 266)  (785 266)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g2_7
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp12_v_b_12 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_11
 (12 13)  (774 269)  (774 269)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_11
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (9 0)  (825 256)  (825 256)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_1
 (10 0)  (826 256)  (826 256)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_h_r_1
 (14 0)  (830 256)  (830 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (21 0)  (837 256)  (837 256)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 256)  (839 256)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g0_3
 (15 1)  (831 257)  (831 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp12_h_r_16 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (831 262)  (831 262)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (16 6)  (832 262)  (832 262)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (834 263)  (834 263)  routing T_16_16.sp4_h_r_5 <X> T_16_16.lc_trk_g1_5
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (15 10)  (831 266)  (831 266)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g2_5
 (16 10)  (832 266)  (832 266)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g2_5
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g2_7
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (50 10)  (866 266)  (866 266)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_t_42
 (9 11)  (825 267)  (825 267)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_t_42
 (10 11)  (826 267)  (826 267)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_v_t_42
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_h_r_45 <X> T_16_16.lc_trk_g2_5
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g2_7
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp4_r_v_b_43 <X> T_16_16.lc_trk_g3_3
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 269)  (849 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_6
 (34 13)  (850 269)  (850 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_6
 (35 13)  (851 269)  (851 269)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_6
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g3_7
 (24 14)  (840 270)  (840 270)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g3_7
 (25 14)  (841 270)  (841 270)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g3_6
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp12_v_t_3 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp4_h_r_31 <X> T_16_16.lc_trk_g3_7
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.bnl_op_6 <X> T_16_16.lc_trk_g3_6
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (52 15)  (868 271)  (868 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_16

 (11 0)  (885 256)  (885 256)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_v_b_2
 (13 0)  (887 256)  (887 256)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_v_b_2
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_v_b_2
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 258)  (892 258)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp12_h_r_12 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (892 259)  (892 259)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g0_5
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (874 261)  (874 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (9 6)  (883 262)  (883 262)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_l_41
 (15 6)  (889 262)  (889 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.input_2_3
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (47 6)  (921 262)  (921 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (21 8)  (895 264)  (895 264)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 264)  (909 264)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.input_2_4
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (52 8)  (926 264)  (926 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (895 265)  (895 265)  routing T_17_16.bnl_op_3 <X> T_17_16.lc_trk_g2_3
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (8 11)  (882 267)  (882 267)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_42
 (10 11)  (884 267)  (884 267)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_v_t_42
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (4 12)  (878 268)  (878 268)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_9
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp12_v_b_11 <X> T_17_16.lc_trk_g3_3
 (5 13)  (879 269)  (879 269)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_v_b_9
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 262)  (959 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (14 7)  (942 263)  (942 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp12_h_l_3 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (48 7)  (976 263)  (976 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (932 264)  (932 264)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_6
 (8 10)  (936 266)  (936 266)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_42
 (9 10)  (937 266)  (937 266)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_42
 (10 10)  (938 266)  (938 266)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_42
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g3_3
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp12_v_b_19 <X> T_18_16.lc_trk_g3_3
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 271)  (946 271)  routing T_18_16.sp4_r_v_b_45 <X> T_18_16.lc_trk_g3_5


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 258)  (1003 258)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g0_7
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g0_7
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_1 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp12_h_l_4 <X> T_19_16.lc_trk_g0_7
 (22 3)  (1004 259)  (1004 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 259)  (1005 259)  routing T_19_16.sp4_v_b_22 <X> T_19_16.lc_trk_g0_6
 (24 3)  (1006 259)  (1006 259)  routing T_19_16.sp4_v_b_22 <X> T_19_16.lc_trk_g0_6
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (0 5)  (982 261)  (982 261)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.sp4_h_r_3 <X> T_19_16.lc_trk_g1_3
 (15 6)  (997 262)  (997 262)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g1_5
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_v_b_21 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (11 8)  (993 264)  (993 264)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_b_8
 (15 8)  (997 264)  (997 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1008 264)  (1008 264)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 264)  (1013 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 264)  (1015 264)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 265)  (1012 265)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (37 9)  (1019 265)  (1019 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (39 9)  (1021 265)  (1021 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (47 9)  (1029 265)  (1029 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (997 266)  (997 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (16 10)  (998 266)  (998 266)  routing T_19_16.sp4_v_t_32 <X> T_19_16.lc_trk_g2_5
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1008 266)  (1008 266)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (51 10)  (1033 266)  (1033 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (990 267)  (990 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (9 11)  (991 267)  (991 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (10 11)  (992 267)  (992 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (21 11)  (1003 267)  (1003 267)  routing T_19_16.sp4_r_v_b_39 <X> T_19_16.lc_trk_g2_7
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g0_6 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (48 15)  (1030 271)  (1030 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_16

 (0 0)  (1036 256)  (1036 256)  Negative Clock bit

 (16 1)  (1052 257)  (1052 257)  routing T_20_16.sp12_h_r_8 <X> T_20_16.lc_trk_g0_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_1 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 261)  (1036 261)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 266)  (1069 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 266)  (1072 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (41 10)  (1077 266)  (1077 266)  LC_5 Logic Functioning bit
 (43 10)  (1079 266)  (1079 266)  LC_5 Logic Functioning bit
 (45 10)  (1081 266)  (1081 266)  LC_5 Logic Functioning bit
 (51 10)  (1087 266)  (1087 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1062 267)  (1062 267)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 267)  (1063 267)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 267)  (1064 267)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 267)  (1067 267)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 267)  (1072 267)  LC_5 Logic Functioning bit
 (38 11)  (1074 267)  (1074 267)  LC_5 Logic Functioning bit
 (40 11)  (1076 267)  (1076 267)  LC_5 Logic Functioning bit
 (42 11)  (1078 267)  (1078 267)  LC_5 Logic Functioning bit
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 269)  (1061 269)  routing T_20_16.sp4_r_v_b_42 <X> T_20_16.lc_trk_g3_2
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 270)  (1048 270)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_46
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (11 15)  (1047 271)  (1047 271)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_46


LogicTile_21_16

 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp12_h_r_11 <X> T_21_16.lc_trk_g1_3
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (8 5)  (1098 261)  (1098 261)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_v_b_4
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_v_b_4
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (37 12)  (1127 268)  (1127 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (48 12)  (1138 268)  (1138 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g3_2
 (24 13)  (1114 269)  (1114 269)  routing T_21_16.sp4_v_b_42 <X> T_21_16.lc_trk_g3_2
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_16

 (3 9)  (1147 265)  (1147 265)  routing T_22_16.sp12_h_l_22 <X> T_22_16.sp12_v_b_1


LogicTile_23_16

 (5 6)  (1203 262)  (1203 262)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38
 (6 7)  (1204 263)  (1204 263)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_10_15

 (12 0)  (504 240)  (504 240)  routing T_10_15.sp4_v_b_2 <X> T_10_15.sp4_h_r_2
 (11 1)  (503 241)  (503 241)  routing T_10_15.sp4_v_b_2 <X> T_10_15.sp4_h_r_2


LogicTile_12_15

 (13 5)  (613 245)  (613 245)  routing T_12_15.sp4_v_t_37 <X> T_12_15.sp4_h_r_5
 (10 8)  (610 248)  (610 248)  routing T_12_15.sp4_v_t_39 <X> T_12_15.sp4_h_r_7


LogicTile_13_15

 (10 0)  (664 240)  (664 240)  routing T_13_15.sp4_v_t_45 <X> T_13_15.sp4_h_r_1
 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (14 1)  (668 241)  (668 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_r_1 <X> T_13_15.lc_trk_g1_1
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.input_2_5
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (9 12)  (663 252)  (663 252)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_h_r_10
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp12_v_b_18 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp12_v_b_18 <X> T_13_15.lc_trk_g3_2


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (13 1)  (721 241)  (721 241)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_h_r_2
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (45 1)  (753 241)  (753 241)  LC_0 Logic Functioning bit
 (50 1)  (758 241)  (758 241)  Carry_In_Mux bit 

 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_1 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (12 4)  (720 244)  (720 244)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_h_r_5
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (13 5)  (721 245)  (721 245)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_h_r_5
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (45 7)  (753 247)  (753 247)  LC_3 Logic Functioning bit
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (45 9)  (753 249)  (753 249)  LC_4 Logic Functioning bit
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (45 11)  (753 251)  (753 251)  LC_5 Logic Functioning bit
 (4 12)  (712 252)  (712 252)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_v_b_9
 (12 12)  (720 252)  (720 252)  routing T_14_15.sp4_v_t_46 <X> T_14_15.sp4_h_r_11
 (14 12)  (722 252)  (722 252)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g3_0
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g3_5
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (14 0)  (776 240)  (776 240)  routing T_15_15.sp4_v_b_0 <X> T_15_15.lc_trk_g0_0
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp4_v_b_0 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (14 5)  (776 245)  (776 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 247)  (785 247)  routing T_15_15.sp4_v_b_22 <X> T_15_15.lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.sp4_v_b_22 <X> T_15_15.lc_trk_g1_6
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_r_v_b_39 <X> T_15_15.lc_trk_g2_7
 (15 12)  (777 252)  (777 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit


LogicTile_16_15

 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (9 1)  (825 241)  (825 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (10 1)  (826 241)  (826 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (15 2)  (831 242)  (831 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.lc_trk_g0_5
 (16 2)  (832 242)  (832 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 242)  (851 242)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (18 3)  (834 243)  (834 243)  routing T_16_15.sp4_h_r_5 <X> T_16_15.lc_trk_g0_5
 (21 3)  (837 243)  (837 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.lc_trk_g0_7
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 243)  (851 243)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.input_2_1
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (15 4)  (831 244)  (831 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 244)  (834 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (25 4)  (841 244)  (841 244)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (11 5)  (827 245)  (827 245)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_h_r_5
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (25 5)  (841 245)  (841 245)  routing T_16_15.sp4_h_l_7 <X> T_16_15.lc_trk_g1_2
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (850 245)  (850 245)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.input_2_2
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (46 6)  (862 246)  (862 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (824 248)  (824 248)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_h_r_7
 (14 9)  (830 249)  (830 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (14 10)  (830 250)  (830 250)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (15 11)  (831 251)  (831 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (21 14)  (837 254)  (837 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7
 (15 15)  (831 255)  (831 255)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 255)  (837 255)  routing T_16_15.sp4_h_l_34 <X> T_16_15.lc_trk_g3_7


LogicTile_17_15

 (9 0)  (883 240)  (883 240)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_1
 (10 0)  (884 240)  (884 240)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_h_r_1
 (15 0)  (889 240)  (889 240)  routing T_17_15.lft_op_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 240)  (892 240)  routing T_17_15.lft_op_1 <X> T_17_15.lc_trk_g0_1
 (14 3)  (888 243)  (888 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (15 3)  (889 243)  (889 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (16 3)  (890 243)  (890 243)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g0_4
 (17 3)  (891 243)  (891 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (9 4)  (883 244)  (883 244)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_h_r_4
 (10 4)  (884 244)  (884 244)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_h_r_4
 (14 4)  (888 244)  (888 244)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (15 4)  (889 244)  (889 244)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (16 4)  (890 244)  (890 244)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 244)  (895 244)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 244)  (909 244)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (40 4)  (914 244)  (914 244)  LC_2 Logic Functioning bit
 (42 4)  (916 244)  (916 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (14 5)  (888 245)  (888 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (15 5)  (889 245)  (889 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (16 5)  (890 245)  (890 245)  routing T_17_15.sp4_h_l_5 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g1_1
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (897 245)  (897 245)  routing T_17_15.sp12_h_r_10 <X> T_17_15.lc_trk_g1_2
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (21 6)  (895 246)  (895 246)  routing T_17_15.sp4_v_b_15 <X> T_17_15.lc_trk_g1_7
 (22 6)  (896 246)  (896 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 246)  (897 246)  routing T_17_15.sp4_v_b_15 <X> T_17_15.lc_trk_g1_7
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 246)  (904 246)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 246)  (908 246)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (41 6)  (915 246)  (915 246)  LC_3 Logic Functioning bit
 (43 6)  (917 246)  (917 246)  LC_3 Logic Functioning bit
 (48 6)  (922 246)  (922 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (895 247)  (895 247)  routing T_17_15.sp4_v_b_15 <X> T_17_15.lc_trk_g1_7
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 248)  (908 248)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (882 249)  (882 249)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_b_7
 (9 9)  (883 249)  (883 249)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_b_7
 (10 9)  (884 249)  (884 249)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_b_7
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 249)  (904 249)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (1 10)  (875 250)  (875 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (6 10)  (880 250)  (880 250)  routing T_17_15.sp4_h_l_36 <X> T_17_15.sp4_v_t_43
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (1 11)  (875 251)  (875 251)  routing T_17_15.glb_netwk_4 <X> T_17_15.glb2local_2
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (53 12)  (927 252)  (927 252)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (8 13)  (882 253)  (882 253)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_b_10
 (9 13)  (883 253)  (883 253)  routing T_17_15.sp4_h_l_47 <X> T_17_15.sp4_v_b_10
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 253)  (897 253)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (52 13)  (926 253)  (926 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (53 13)  (927 253)  (927 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 254)  (905 254)  routing T_17_15.lc_trk_g0_4 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (38 14)  (912 254)  (912 254)  LC_7 Logic Functioning bit
 (41 14)  (915 254)  (915 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 255)  (901 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (41 15)  (915 255)  (915 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (13 0)  (941 240)  (941 240)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_b_2
 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (12 1)  (940 241)  (940 241)  routing T_18_15.sp4_h_l_39 <X> T_18_15.sp4_v_b_2
 (18 1)  (946 241)  (946 241)  routing T_18_15.sp4_r_v_b_34 <X> T_18_15.lc_trk_g0_1
 (19 2)  (947 242)  (947 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (25 4)  (953 244)  (953 244)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_v_b_2 <X> T_18_15.lc_trk_g1_2
 (21 6)  (949 246)  (949 246)  routing T_18_15.lft_op_7 <X> T_18_15.lc_trk_g1_7
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 246)  (952 246)  routing T_18_15.lft_op_7 <X> T_18_15.lc_trk_g1_7
 (13 12)  (941 252)  (941 252)  routing T_18_15.sp4_h_l_46 <X> T_18_15.sp4_v_b_11
 (15 12)  (943 252)  (943 252)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (16 12)  (944 252)  (944 252)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (12 13)  (940 253)  (940 253)  routing T_18_15.sp4_h_l_46 <X> T_18_15.sp4_v_b_11
 (18 13)  (946 253)  (946 253)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 255)  (962 255)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.input_2_7
 (35 15)  (963 255)  (963 255)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.input_2_7
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 241)  (1005 241)  routing T_19_15.sp4_h_r_2 <X> T_19_15.lc_trk_g0_2
 (24 1)  (1006 241)  (1006 241)  routing T_19_15.sp4_h_r_2 <X> T_19_15.lc_trk_g0_2
 (25 1)  (1007 241)  (1007 241)  routing T_19_15.sp4_h_r_2 <X> T_19_15.lc_trk_g0_2
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (997 242)  (997 242)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g0_5
 (16 2)  (998 242)  (998 242)  routing T_19_15.sp4_v_b_21 <X> T_19_15.lc_trk_g0_5
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (993 244)  (993 244)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5
 (13 4)  (995 244)  (995 244)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (12 5)  (994 245)  (994 245)  routing T_19_15.sp4_h_l_46 <X> T_19_15.sp4_v_b_5
 (19 5)  (1001 245)  (1001 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 246)  (1009 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (41 6)  (1023 246)  (1023 246)  LC_3 Logic Functioning bit
 (43 6)  (1025 246)  (1025 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (47 6)  (1029 246)  (1029 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 247)  (1013 247)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (39 8)  (1021 248)  (1021 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 249)  (1014 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1015 249)  (1015 249)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_4
 (34 9)  (1016 249)  (1016 249)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_4
 (35 9)  (1017 249)  (1017 249)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.input_2_4
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (38 9)  (1020 249)  (1020 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (48 9)  (1030 249)  (1030 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (990 250)  (990 250)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_h_l_42
 (9 10)  (991 250)  (991 250)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_h_l_42
 (11 10)  (993 250)  (993 250)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_v_t_45
 (13 10)  (995 250)  (995 250)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_v_t_45
 (27 10)  (1009 250)  (1009 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 250)  (1018 250)  LC_5 Logic Functioning bit
 (37 10)  (1019 250)  (1019 250)  LC_5 Logic Functioning bit
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (39 10)  (1021 250)  (1021 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (12 11)  (994 251)  (994 251)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_v_t_45
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 251)  (1012 251)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 251)  (1013 251)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 251)  (1019 251)  LC_5 Logic Functioning bit
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (53 11)  (1035 251)  (1035 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (21 12)  (1003 252)  (1003 252)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (14 13)  (996 253)  (996 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_v_t_21 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_v_t_22 <X> T_19_15.lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 254)  (1003 254)  routing T_19_15.sp4_h_r_39 <X> T_19_15.lc_trk_g3_7
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 254)  (1005 254)  routing T_19_15.sp4_h_r_39 <X> T_19_15.lc_trk_g3_7
 (24 14)  (1006 254)  (1006 254)  routing T_19_15.sp4_h_r_39 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (0 0)  (1036 240)  (1036 240)  Negative Clock bit

 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 242)  (1044 242)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_l_36
 (9 2)  (1045 242)  (1045 242)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_l_36
 (10 2)  (1046 242)  (1046 242)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_l_36
 (12 2)  (1048 242)  (1048 242)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_39
 (21 2)  (1057 242)  (1057 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.sp4_h_l_2 <X> T_20_15.lc_trk_g0_7
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 243)  (1047 243)  routing T_20_15.sp4_v_t_39 <X> T_20_15.sp4_h_l_39
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_r_v_b_34 <X> T_20_15.lc_trk_g2_2
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 253)  (1068 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1069 253)  (1069 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_6
 (35 13)  (1071 253)  (1071 253)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_6
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (38 13)  (1074 253)  (1074 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (48 13)  (1084 253)  (1084 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1062 254)  (1062 254)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 254)  (1064 254)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (45 14)  (1081 254)  (1081 254)  LC_7 Logic Functioning bit
 (51 14)  (1087 254)  (1087 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (16 15)  (1052 255)  (1052 255)  routing T_20_15.sp12_v_b_12 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (1063 255)  (1063 255)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 255)  (1064 255)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 255)  (1066 255)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 255)  (1067 255)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 255)  (1072 255)  LC_7 Logic Functioning bit
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (38 15)  (1074 255)  (1074 255)  LC_7 Logic Functioning bit
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit
 (40 15)  (1076 255)  (1076 255)  LC_7 Logic Functioning bit
 (42 15)  (1078 255)  (1078 255)  LC_7 Logic Functioning bit


LogicTile_21_15

 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_1
 (8 11)  (1098 251)  (1098 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (9 11)  (1099 251)  (1099 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42
 (10 11)  (1100 251)  (1100 251)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_42


LogicTile_22_15

 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_15

 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (13 3)  (1211 243)  (1211 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_10_14

 (19 2)  (511 226)  (511 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_14

 (10 0)  (664 224)  (664 224)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_h_r_1


LogicTile_15_14

 (10 0)  (772 224)  (772 224)  routing T_15_14.sp4_v_t_45 <X> T_15_14.sp4_h_r_1
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_25 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_25 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (777 233)  (777 233)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g2_0
 (16 9)  (778 233)  (778 233)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (780 233)  (780 233)  routing T_15_14.sp4_h_r_25 <X> T_15_14.lc_trk_g2_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g3_1
 (18 13)  (780 237)  (780 237)  routing T_15_14.bnl_op_1 <X> T_15_14.lc_trk_g3_1
 (25 14)  (787 238)  (787 238)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 239)  (785 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g3_6


LogicTile_16_14

 (12 0)  (828 224)  (828 224)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_2
 (14 0)  (830 224)  (830 224)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g0_0
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 224)  (840 224)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (25 0)  (841 224)  (841 224)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g0_2
 (11 1)  (827 225)  (827 225)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_2
 (14 1)  (830 225)  (830 225)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (837 225)  (837 225)  routing T_16_14.top_op_3 <X> T_16_14.lc_trk_g0_3
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.lft_op_2 <X> T_16_14.lc_trk_g0_2
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp4_h_l_9 <X> T_16_14.lc_trk_g0_4
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (51 2)  (867 226)  (867 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (830 227)  (830 227)  routing T_16_14.sp4_h_l_9 <X> T_16_14.lc_trk_g0_4
 (15 3)  (831 227)  (831 227)  routing T_16_14.sp4_h_l_9 <X> T_16_14.lc_trk_g0_4
 (16 3)  (832 227)  (832 227)  routing T_16_14.sp4_h_l_9 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 227)  (839 227)  routing T_16_14.sp4_h_r_6 <X> T_16_14.lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.sp4_h_r_6 <X> T_16_14.lc_trk_g0_6
 (25 3)  (841 227)  (841 227)  routing T_16_14.sp4_h_r_6 <X> T_16_14.lc_trk_g0_6
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 227)  (848 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 227)  (850 227)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.input_2_1
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (821 228)  (821 228)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_r_3
 (14 4)  (830 228)  (830 228)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g1_0
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (14 5)  (830 229)  (830 229)  routing T_16_14.bnr_op_0 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g1_2
 (25 5)  (841 229)  (841 229)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g1_2
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.sp4_h_l_15 <X> T_16_14.lc_trk_g2_2
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 236)  (851 236)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_6
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (47 12)  (863 236)  (863 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 237)  (851 237)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_6
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 15)  (827 239)  (827 239)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_h_l_46


LogicTile_17_14

 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.top_op_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.top_op_2 <X> T_17_14.lc_trk_g0_2
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g0_4
 (15 3)  (889 227)  (889 227)  routing T_17_14.top_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 228)  (889 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (16 4)  (890 228)  (890 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.sp4_h_r_9 <X> T_17_14.lc_trk_g1_1
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (5 5)  (879 229)  (879 229)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_b_3
 (15 5)  (889 229)  (889 229)  routing T_17_14.bot_op_0 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (895 229)  (895 229)  routing T_17_14.sp4_r_v_b_27 <X> T_17_14.lc_trk_g1_3
 (21 10)  (895 234)  (895 234)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (21 11)  (895 235)  (895 235)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g2_7
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 236)  (911 236)  LC_6 Logic Functioning bit
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (4 13)  (878 237)  (878 237)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_9
 (6 13)  (880 237)  (880 237)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_9
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (926 238)  (926 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (52 0)  (980 224)  (980 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (25 1)  (953 225)  (953 225)  routing T_18_14.sp12_h_r_2 <X> T_18_14.lc_trk_g0_2
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 225)  (958 225)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 225)  (961 225)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_0
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (11 3)  (939 227)  (939 227)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (13 3)  (941 227)  (941 227)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_h_l_39
 (21 3)  (949 227)  (949 227)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 228)  (949 228)  routing T_18_14.sp4_v_b_11 <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 228)  (951 228)  routing T_18_14.sp4_v_b_11 <X> T_18_14.lc_trk_g1_3
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (21 5)  (949 229)  (949 229)  routing T_18_14.sp4_v_b_11 <X> T_18_14.lc_trk_g1_3
 (14 8)  (942 232)  (942 232)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g2_0
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g2_3
 (14 9)  (942 233)  (942 233)  routing T_18_14.bnl_op_0 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (949 233)  (949 233)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g2_3
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (25 9)  (953 233)  (953 233)  routing T_18_14.sp4_h_l_15 <X> T_18_14.lc_trk_g2_2
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 234)  (963 234)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_5
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (43 10)  (971 234)  (971 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (954 235)  (954 235)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 235)  (961 235)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_5
 (34 11)  (962 235)  (962 235)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.input_2_5
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (11 12)  (939 236)  (939 236)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_v_b_11
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_h_r_27 <X> T_18_14.lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp4_h_r_27 <X> T_18_14.lc_trk_g3_3
 (12 13)  (940 237)  (940 237)  routing T_18_14.sp4_v_t_45 <X> T_18_14.sp4_v_b_11
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp4_h_r_27 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 238)  (942 238)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (15 15)  (943 239)  (943 239)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 239)  (951 239)  routing T_18_14.sp4_v_b_46 <X> T_18_14.lc_trk_g3_6
 (24 15)  (952 239)  (952 239)  routing T_18_14.sp4_v_b_46 <X> T_18_14.lc_trk_g3_6


LogicTile_19_14

 (5 14)  (987 238)  (987 238)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_44
 (6 15)  (988 239)  (988 239)  routing T_19_14.sp4_v_t_44 <X> T_19_14.sp4_h_l_44


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (38 6)  (1074 230)  (1074 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (27 7)  (1063 231)  (1063 231)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (41 7)  (1077 231)  (1077 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (47 7)  (1083 231)  (1083 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 10)  (1041 234)  (1041 234)  routing T_20_14.sp4_v_t_43 <X> T_20_14.sp4_h_l_43
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_v_t_43 <X> T_20_14.sp4_h_l_43
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (1051 236)  (1051 236)  routing T_20_14.sp4_h_r_41 <X> T_20_14.lc_trk_g3_1
 (16 12)  (1052 236)  (1052 236)  routing T_20_14.sp4_h_r_41 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1054 236)  (1054 236)  routing T_20_14.sp4_h_r_41 <X> T_20_14.lc_trk_g3_1
 (14 13)  (1050 237)  (1050 237)  routing T_20_14.sp4_r_v_b_40 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1054 237)  (1054 237)  routing T_20_14.sp4_h_r_41 <X> T_20_14.lc_trk_g3_1
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 238)  (1048 238)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_l_46
 (11 15)  (1047 239)  (1047 239)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_l_46


LogicTile_21_14

 (8 6)  (1098 230)  (1098 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41
 (9 6)  (1099 230)  (1099 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41
 (10 6)  (1100 230)  (1100 230)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_l_41


LogicTile_26_14

 (14 0)  (1362 224)  (1362 224)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (3 1)  (1351 225)  (1351 225)  routing T_26_14.sp12_h_l_23 <X> T_26_14.sp12_v_b_0
 (14 1)  (1362 225)  (1362 225)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (15 1)  (1363 225)  (1363 225)  routing T_26_14.sp12_h_r_0 <X> T_26_14.lc_trk_g0_0
 (17 1)  (1365 225)  (1365 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (1348 226)  (1348 226)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 226)  (1349 226)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 226)  (1350 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 227)  (1348 227)  routing T_26_14.glb_netwk_7 <X> T_26_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1349 228)  (1349 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 229)  (1348 229)  routing T_26_14.glb_netwk_3 <X> T_26_14.wire_logic_cluster/lc_7/cen
 (29 10)  (1377 234)  (1377 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1379 234)  (1379 234)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1380 234)  (1380 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1381 234)  (1381 234)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1382 234)  (1382 234)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 234)  (1384 234)  LC_5 Logic Functioning bit
 (38 10)  (1386 234)  (1386 234)  LC_5 Logic Functioning bit
 (41 10)  (1389 234)  (1389 234)  LC_5 Logic Functioning bit
 (43 10)  (1391 234)  (1391 234)  LC_5 Logic Functioning bit
 (45 10)  (1393 234)  (1393 234)  LC_5 Logic Functioning bit
 (48 10)  (1396 234)  (1396 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1375 235)  (1375 235)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1376 235)  (1376 235)  routing T_26_14.lc_trk_g3_0 <X> T_26_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 235)  (1377 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1379 235)  (1379 235)  routing T_26_14.lc_trk_g3_7 <X> T_26_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (1385 235)  (1385 235)  LC_5 Logic Functioning bit
 (39 11)  (1387 235)  (1387 235)  LC_5 Logic Functioning bit
 (41 11)  (1389 235)  (1389 235)  LC_5 Logic Functioning bit
 (43 11)  (1391 235)  (1391 235)  LC_5 Logic Functioning bit
 (16 13)  (1364 237)  (1364 237)  routing T_26_14.sp12_v_b_8 <X> T_26_14.lc_trk_g3_0
 (17 13)  (1365 237)  (1365 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (1348 238)  (1348 238)  routing T_26_14.glb_netwk_4 <X> T_26_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 238)  (1349 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1369 238)  (1369 238)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7
 (22 14)  (1370 238)  (1370 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1371 238)  (1371 238)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7
 (21 15)  (1369 239)  (1369 239)  routing T_26_14.sp4_v_t_26 <X> T_26_14.lc_trk_g3_7


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_13_13

 (5 8)  (659 216)  (659 216)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_h_r_6


LogicTile_14_13

 (14 1)  (722 209)  (722 209)  routing T_14_13.sp12_h_r_16 <X> T_14_13.lc_trk_g0_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp12_h_r_16 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (19 4)  (727 212)  (727 212)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (16 8)  (724 216)  (724 216)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g2_1
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g2_7
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g2_7
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_r_v_b_38 <X> T_14_13.lc_trk_g2_6
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp12_v_t_12 <X> T_14_13.lc_trk_g3_7


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (25 2)  (787 210)  (787 210)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g0_6
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 211)  (786 211)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g0_6
 (12 4)  (774 212)  (774 212)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_r_5
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp12_v_b_23 <X> T_15_13.lc_trk_g2_7
 (21 11)  (783 219)  (783 219)  routing T_15_13.sp12_v_b_23 <X> T_15_13.lc_trk_g2_7
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp4_h_r_30 <X> T_15_13.lc_trk_g2_6


LogicTile_16_13

 (14 0)  (830 208)  (830 208)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g0_0
 (15 1)  (831 209)  (831 209)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g0_0
 (17 1)  (833 209)  (833 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (9 8)  (825 216)  (825 216)  routing T_16_13.sp4_v_t_42 <X> T_16_13.sp4_h_r_7
 (21 10)  (837 218)  (837 218)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g2_7
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 218)  (849 218)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (52 10)  (868 218)  (868 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (842 219)  (842 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (15 12)  (831 220)  (831 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (21 12)  (837 220)  (837 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 208)  (907 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 208)  (908 208)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 208)  (914 208)  LC_0 Logic Functioning bit
 (42 0)  (916 208)  (916 208)  LC_0 Logic Functioning bit
 (52 0)  (926 208)  (926 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g3_2 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (46 1)  (920 209)  (920 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (4 2)  (878 210)  (878 210)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_v_t_37
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (916 210)  (916 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (50 2)  (924 210)  (924 210)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (879 211)  (879 211)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_v_t_37
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (14 4)  (888 212)  (888 212)  routing T_17_13.wire_logic_cluster/lc_0/out <X> T_17_13.lc_trk_g1_0
 (17 5)  (891 213)  (891 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 10)  (889 218)  (889 218)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (16 10)  (890 218)  (890 218)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (892 219)  (892 219)  routing T_17_13.sp4_h_l_16 <X> T_17_13.lc_trk_g2_5
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (899 220)  (899 220)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_r_v_b_43 <X> T_17_13.lc_trk_g3_3
 (22 13)  (896 221)  (896 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (897 221)  (897 221)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (25 13)  (899 221)  (899 221)  routing T_17_13.sp4_v_t_23 <X> T_17_13.lc_trk_g3_2
 (21 14)  (895 222)  (895 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g3_7
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 222)  (902 222)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 222)  (908 222)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (40 14)  (914 222)  (914 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (42 14)  (916 222)  (916 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (15 15)  (889 223)  (889 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (16 15)  (890 223)  (890 223)  routing T_17_13.sp4_v_t_33 <X> T_17_13.lc_trk_g3_4
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 223)  (906 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (908 223)  (908 223)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.input_2_7
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (40 15)  (914 223)  (914 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (14 0)  (942 208)  (942 208)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g0_0
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (15 1)  (943 209)  (943 209)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (949 209)  (949 209)  routing T_18_13.sp4_r_v_b_32 <X> T_18_13.lc_trk_g0_3
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_r_10 <X> T_18_13.lc_trk_g0_2
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.bot_op_7 <X> T_18_13.lc_trk_g0_7
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 214)  (963 214)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.input_2_3
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (51 6)  (979 214)  (979 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (946 215)  (946 215)  routing T_18_13.sp4_r_v_b_29 <X> T_18_13.lc_trk_g1_5
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g3_0 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (961 215)  (961 215)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.input_2_3
 (41 7)  (969 215)  (969 215)  LC_3 Logic Functioning bit
 (25 8)  (953 216)  (953 216)  routing T_18_13.sp4_v_b_26 <X> T_18_13.lc_trk_g2_2
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_b_26 <X> T_18_13.lc_trk_g2_2
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 218)  (951 218)  routing T_18_13.sp4_h_r_31 <X> T_18_13.lc_trk_g2_7
 (24 10)  (952 218)  (952 218)  routing T_18_13.sp4_h_r_31 <X> T_18_13.lc_trk_g2_7
 (21 11)  (949 219)  (949 219)  routing T_18_13.sp4_h_r_31 <X> T_18_13.lc_trk_g2_7
 (10 12)  (938 220)  (938 220)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_r_10
 (21 12)  (949 220)  (949 220)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 220)  (959 220)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (41 12)  (969 220)  (969 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (942 221)  (942 221)  routing T_18_13.sp4_r_v_b_40 <X> T_18_13.lc_trk_g3_0
 (17 13)  (945 221)  (945 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (949 221)  (949 221)  routing T_18_13.sp4_v_t_22 <X> T_18_13.lc_trk_g3_3
 (27 13)  (955 221)  (955 221)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 221)  (960 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 222)  (940 222)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (11 15)  (939 223)  (939 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46
 (13 15)  (941 223)  (941 223)  routing T_18_13.sp4_v_t_40 <X> T_18_13.sp4_h_l_46


LogicTile_19_13

 (5 6)  (987 214)  (987 214)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_l_38
 (6 7)  (988 215)  (988 215)  routing T_19_13.sp4_v_t_38 <X> T_19_13.sp4_h_l_38
 (10 15)  (992 223)  (992 223)  routing T_19_13.sp4_h_l_40 <X> T_19_13.sp4_v_t_47


LogicTile_20_13

 (8 9)  (1044 217)  (1044 217)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_v_b_7
 (9 9)  (1045 217)  (1045 217)  routing T_20_13.sp4_h_l_42 <X> T_20_13.sp4_v_b_7


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (5 0)  (497 192)  (497 192)  routing T_10_12.sp4_v_t_37 <X> T_10_12.sp4_h_r_0


LogicTile_11_12

 (11 12)  (557 204)  (557 204)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_v_b_11
 (13 12)  (559 204)  (559 204)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_v_b_11


LogicTile_12_12

 (3 0)  (603 192)  (603 192)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_v_b_0
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 192)  (623 192)  routing T_12_12.sp12_h_l_16 <X> T_12_12.lc_trk_g0_3
 (3 1)  (603 193)  (603 193)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_v_b_0
 (21 1)  (621 193)  (621 193)  routing T_12_12.sp12_h_l_16 <X> T_12_12.lc_trk_g0_3
 (3 8)  (603 200)  (603 200)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_v_b_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 200)  (640 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (47 8)  (647 200)  (647 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (14 13)  (614 205)  (614 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (15 13)  (615 205)  (615 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_h_r_24 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_13_12

 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (47 2)  (701 194)  (701 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g3_7 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (14 7)  (668 199)  (668 199)  routing T_13_12.sp4_r_v_b_28 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (15 12)  (669 204)  (669 204)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g3_1
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 14)  (676 206)  (676 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (677 206)  (677 206)  routing T_13_12.sp12_v_b_23 <X> T_13_12.lc_trk_g3_7
 (21 15)  (675 207)  (675 207)  routing T_13_12.sp12_v_b_23 <X> T_13_12.lc_trk_g3_7


LogicTile_14_12

 (3 7)  (711 199)  (711 199)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_v_t_23


LogicTile_15_12

 (3 2)  (765 194)  (765 194)  routing T_15_12.sp12_v_t_23 <X> T_15_12.sp12_h_l_23
 (3 4)  (765 196)  (765 196)  routing T_15_12.sp12_v_t_23 <X> T_15_12.sp12_h_r_0
 (4 6)  (766 198)  (766 198)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_t_38
 (6 6)  (768 198)  (768 198)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_t_38
 (5 7)  (767 199)  (767 199)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_v_t_38


LogicTile_16_12

 (2 8)  (818 200)  (818 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_12

 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (14 6)  (888 198)  (888 198)  routing T_17_12.sp12_h_l_3 <X> T_17_12.lc_trk_g1_4
 (8 7)  (882 199)  (882 199)  routing T_17_12.sp4_v_b_1 <X> T_17_12.sp4_v_t_41
 (10 7)  (884 199)  (884 199)  routing T_17_12.sp4_v_b_1 <X> T_17_12.sp4_v_t_41
 (14 7)  (888 199)  (888 199)  routing T_17_12.sp12_h_l_3 <X> T_17_12.lc_trk_g1_4
 (15 7)  (889 199)  (889 199)  routing T_17_12.sp12_h_l_3 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 200)  (897 200)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g2_3
 (24 8)  (898 200)  (898 200)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g2_3
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 202)  (909 202)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_5
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (38 10)  (912 202)  (912 202)  LC_5 Logic Functioning bit
 (43 10)  (917 202)  (917 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (52 10)  (926 202)  (926 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (908 203)  (908 203)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_5
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_v_t_14 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_12

 (21 2)  (949 194)  (949 194)  routing T_18_12.sp12_h_l_4 <X> T_18_12.lc_trk_g0_7
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.sp12_h_l_4 <X> T_18_12.lc_trk_g0_7
 (21 3)  (949 195)  (949 195)  routing T_18_12.sp12_h_l_4 <X> T_18_12.lc_trk_g0_7
 (6 4)  (934 196)  (934 196)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_v_b_3
 (5 5)  (933 197)  (933 197)  routing T_18_12.sp4_v_t_37 <X> T_18_12.sp4_v_b_3
 (4 6)  (932 198)  (932 198)  routing T_18_12.sp4_v_b_3 <X> T_18_12.sp4_v_t_38
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp12_h_l_18 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (946 199)  (946 199)  routing T_18_12.sp12_h_l_18 <X> T_18_12.lc_trk_g1_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 202)  (951 202)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g2_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g3_7
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 206)  (959 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 206)  (962 206)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 206)  (963 206)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_7
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (38 14)  (966 206)  (966 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g3_7
 (26 15)  (954 207)  (954 207)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 207)  (959 207)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 207)  (960 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (961 207)  (961 207)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_7
 (35 15)  (963 207)  (963 207)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_7
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (8 10)  (1044 202)  (1044 202)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_h_l_42
 (9 10)  (1045 202)  (1045 202)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_h_l_42
 (10 10)  (1046 202)  (1046 202)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_h_l_42


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_11

 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_11

 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_41


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37


LogicTile_16_11

 (4 9)  (820 185)  (820 185)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_r_6


LogicTile_17_11

 (3 4)  (877 180)  (877 180)  routing T_17_11.sp12_v_t_23 <X> T_17_11.sp12_h_r_0


LogicTile_18_11

 (13 0)  (941 176)  (941 176)  routing T_18_11.sp4_v_t_39 <X> T_18_11.sp4_v_b_2
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 12)  (959 188)  (959 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 188)  (961 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 188)  (962 188)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (31 13)  (959 189)  (959 189)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 189)  (964 189)  LC_6 Logic Functioning bit
 (37 13)  (965 189)  (965 189)  LC_6 Logic Functioning bit
 (38 13)  (966 189)  (966 189)  LC_6 Logic Functioning bit
 (39 13)  (967 189)  (967 189)  LC_6 Logic Functioning bit
 (44 13)  (972 189)  (972 189)  LC_6 Logic Functioning bit
 (46 13)  (974 189)  (974 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp4_h_r_30 <X> T_18_11.lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.sp4_h_r_30 <X> T_18_11.lc_trk_g3_6
 (25 15)  (953 191)  (953 191)  routing T_18_11.sp4_h_r_30 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (37 0)  (1019 176)  (1019 176)  LC_0 Logic Functioning bit
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (39 0)  (1021 176)  (1021 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (46 0)  (1028 176)  (1028 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (1013 177)  (1013 177)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (44 1)  (1026 177)  (1026 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 178)  (1004 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1003 179)  (1003 179)  routing T_19_11.sp4_r_v_b_31 <X> T_19_11.lc_trk_g0_7
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_11

 (8 9)  (1098 185)  (1098 185)  routing T_21_11.sp4_h_l_36 <X> T_21_11.sp4_v_b_7
 (9 9)  (1099 185)  (1099 185)  routing T_21_11.sp4_h_l_36 <X> T_21_11.sp4_v_b_7
 (10 9)  (1100 185)  (1100 185)  routing T_21_11.sp4_h_l_36 <X> T_21_11.sp4_v_b_7


LogicTile_22_11

 (11 12)  (1155 188)  (1155 188)  routing T_22_11.sp4_h_l_40 <X> T_22_11.sp4_v_b_11
 (13 12)  (1157 188)  (1157 188)  routing T_22_11.sp4_h_l_40 <X> T_22_11.sp4_v_b_11
 (12 13)  (1156 189)  (1156 189)  routing T_22_11.sp4_h_l_40 <X> T_22_11.sp4_v_b_11


LogicTile_27_11

 (2 12)  (1404 188)  (1404 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_11

 (8 8)  (1572 184)  (1572 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7
 (10 8)  (1574 184)  (1574 184)  routing T_30_11.sp4_h_l_46 <X> T_30_11.sp4_h_r_7


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 179)  (1739 179)  routing T_33_11.span4_horz_31 <X> T_33_11.span4_vert_b_1
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (931 164)  (931 164)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_r_0
 (21 6)  (949 166)  (949 166)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (22 6)  (950 166)  (950 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 166)  (951 166)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (31 6)  (959 166)  (959 166)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 166)  (962 166)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (45 6)  (973 166)  (973 166)  LC_3 Logic Functioning bit
 (51 6)  (979 166)  (979 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (949 167)  (949 167)  routing T_18_10.sp4_v_b_15 <X> T_18_10.lc_trk_g1_7
 (31 7)  (959 167)  (959 167)  routing T_18_10.lc_trk_g1_7 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 167)  (964 167)  LC_3 Logic Functioning bit
 (37 7)  (965 167)  (965 167)  LC_3 Logic Functioning bit
 (38 7)  (966 167)  (966 167)  LC_3 Logic Functioning bit
 (39 7)  (967 167)  (967 167)  LC_3 Logic Functioning bit
 (44 7)  (972 167)  (972 167)  LC_3 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_30_10

 (3 1)  (1567 161)  (1567 161)  routing T_30_10.sp12_h_l_23 <X> T_30_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 167)  (1734 167)  routing T_33_10.span4_vert_b_7 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 8)  (715 152)  (715 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (8 11)  (882 155)  (882 155)  routing T_17_9.sp4_v_b_4 <X> T_17_9.sp4_v_t_42
 (10 11)  (884 155)  (884 155)  routing T_17_9.sp4_v_b_4 <X> T_17_9.sp4_v_t_42
 (3 12)  (877 156)  (877 156)  routing T_17_9.sp12_v_t_22 <X> T_17_9.sp12_h_r_1
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1355 157)  (1355 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1355 158)  (1355 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (3 9)  (1513 153)  (1513 153)  routing T_29_9.sp12_h_l_22 <X> T_29_9.sp12_v_b_1


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (9 9)  (555 137)  (555 137)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_v_b_7
 (10 9)  (556 137)  (556 137)  routing T_11_8.sp4_v_t_46 <X> T_11_8.sp4_v_b_7


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 8)  (765 136)  (765 136)  routing T_15_8.sp12_v_t_22 <X> T_15_8.sp12_v_b_1


LogicTile_16_8

 (36 14)  (852 142)  (852 142)  LC_7 Logic Functioning bit
 (37 14)  (853 142)  (853 142)  LC_7 Logic Functioning bit
 (38 14)  (854 142)  (854 142)  LC_7 Logic Functioning bit
 (39 14)  (855 142)  (855 142)  LC_7 Logic Functioning bit
 (40 14)  (856 142)  (856 142)  LC_7 Logic Functioning bit
 (41 14)  (857 142)  (857 142)  LC_7 Logic Functioning bit
 (42 14)  (858 142)  (858 142)  LC_7 Logic Functioning bit
 (43 14)  (859 142)  (859 142)  LC_7 Logic Functioning bit
 (36 15)  (852 143)  (852 143)  LC_7 Logic Functioning bit
 (37 15)  (853 143)  (853 143)  LC_7 Logic Functioning bit
 (38 15)  (854 143)  (854 143)  LC_7 Logic Functioning bit
 (39 15)  (855 143)  (855 143)  LC_7 Logic Functioning bit
 (40 15)  (856 143)  (856 143)  LC_7 Logic Functioning bit
 (41 15)  (857 143)  (857 143)  LC_7 Logic Functioning bit
 (42 15)  (858 143)  (858 143)  LC_7 Logic Functioning bit
 (43 15)  (859 143)  (859 143)  LC_7 Logic Functioning bit
 (46 15)  (862 143)  (862 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_8

 (9 3)  (883 131)  (883 131)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_36
 (10 3)  (884 131)  (884 131)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_36
 (3 4)  (877 132)  (877 132)  routing T_17_8.sp12_v_t_23 <X> T_17_8.sp12_h_r_0


LogicTile_18_8

 (7 13)  (935 141)  (935 141)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8

 (4 4)  (986 132)  (986 132)  routing T_19_8.sp4_h_l_38 <X> T_19_8.sp4_v_b_3
 (5 5)  (987 133)  (987 133)  routing T_19_8.sp4_h_l_38 <X> T_19_8.sp4_v_b_3


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 12)  (1404 140)  (1404 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (8 8)  (1572 136)  (1572 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7
 (10 8)  (1574 136)  (1574 136)  routing T_30_8.sp4_h_l_46 <X> T_30_8.sp4_h_r_7


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 131)  (1739 131)  routing T_33_8.span4_horz_31 <X> T_33_8.span4_vert_b_1
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (8 13)  (188 125)  (188 125)  routing T_4_7.sp4_h_r_10 <X> T_4_7.sp4_v_b_10


LogicTile_6_7

 (31 2)  (319 114)  (319 114)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 114)  (320 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (328 114)  (328 114)  LC_1 Logic Functioning bit
 (41 2)  (329 114)  (329 114)  LC_1 Logic Functioning bit
 (42 2)  (330 114)  (330 114)  LC_1 Logic Functioning bit
 (43 2)  (331 114)  (331 114)  LC_1 Logic Functioning bit
 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (40 3)  (328 115)  (328 115)  LC_1 Logic Functioning bit
 (41 3)  (329 115)  (329 115)  LC_1 Logic Functioning bit
 (42 3)  (330 115)  (330 115)  LC_1 Logic Functioning bit
 (43 3)  (331 115)  (331 115)  LC_1 Logic Functioning bit
 (47 3)  (335 115)  (335 115)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_16_7

 (19 9)  (835 121)  (835 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 12)  (819 124)  (819 124)  routing T_16_7.sp12_v_t_22 <X> T_16_7.sp12_h_r_1


LogicTile_18_7

 (0 2)  (928 114)  (928 114)  routing T_18_7.glb_netwk_6 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (1 2)  (929 114)  (929 114)  routing T_18_7.glb_netwk_6 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (2 2)  (930 114)  (930 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 114)  (943 114)  routing T_18_7.sp12_h_r_5 <X> T_18_7.lc_trk_g0_5
 (17 2)  (945 114)  (945 114)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (946 114)  (946 114)  routing T_18_7.sp12_h_r_5 <X> T_18_7.lc_trk_g0_5
 (18 3)  (946 115)  (946 115)  routing T_18_7.sp12_h_r_5 <X> T_18_7.lc_trk_g0_5
 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0
 (31 4)  (959 116)  (959 116)  routing T_18_7.lc_trk_g0_5 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 116)  (960 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 116)  (964 116)  LC_2 Logic Functioning bit
 (37 4)  (965 116)  (965 116)  LC_2 Logic Functioning bit
 (38 4)  (966 116)  (966 116)  LC_2 Logic Functioning bit
 (39 4)  (967 116)  (967 116)  LC_2 Logic Functioning bit
 (45 4)  (973 116)  (973 116)  LC_2 Logic Functioning bit
 (52 4)  (980 116)  (980 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (964 117)  (964 117)  LC_2 Logic Functioning bit
 (37 5)  (965 117)  (965 117)  LC_2 Logic Functioning bit
 (38 5)  (966 117)  (966 117)  LC_2 Logic Functioning bit
 (39 5)  (967 117)  (967 117)  LC_2 Logic Functioning bit
 (44 5)  (972 117)  (972 117)  LC_2 Logic Functioning bit
 (3 12)  (931 124)  (931 124)  routing T_18_7.sp12_v_t_22 <X> T_18_7.sp12_h_r_1
 (0 14)  (928 126)  (928 126)  routing T_18_7.glb_netwk_4 <X> T_18_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 126)  (929 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_7

 (3 4)  (1039 116)  (1039 116)  routing T_20_7.sp12_v_t_23 <X> T_20_7.sp12_h_r_0


LogicTile_21_7

 (9 9)  (1099 121)  (1099 121)  routing T_21_7.sp4_v_t_42 <X> T_21_7.sp4_v_b_7


LogicTile_22_7

 (13 12)  (1157 124)  (1157 124)  routing T_22_7.sp4_v_t_46 <X> T_22_7.sp4_v_b_11


LogicTile_24_7

 (3 4)  (1255 116)  (1255 116)  routing T_24_7.sp12_v_t_23 <X> T_24_7.sp12_h_r_0


LogicTile_26_7

 (2 8)  (1350 120)  (1350 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (1367 127)  (1367 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_7

 (19 3)  (1529 115)  (1529 115)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (4 4)  (1514 116)  (1514 116)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3
 (6 4)  (1516 116)  (1516 116)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3
 (5 5)  (1515 117)  (1515 117)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_v_b_3
 (5 8)  (1515 120)  (1515 120)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6
 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_h_l_38 <X> T_29_7.sp4_h_r_6
 (2 14)  (1512 126)  (1512 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_7

 (19 2)  (1583 114)  (1583 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_32_7

 (9 0)  (1681 112)  (1681 112)  routing T_32_7.sp4_h_l_47 <X> T_32_7.sp4_h_r_1
 (10 0)  (1682 112)  (1682 112)  routing T_32_7.sp4_h_l_47 <X> T_32_7.sp4_h_r_1
 (3 1)  (1675 113)  (1675 113)  routing T_32_7.sp12_h_l_23 <X> T_32_7.sp12_v_b_0


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_1 <X> T_33_7.span4_vert_b_0
 (14 1)  (1740 113)  (1740 113)  routing T_33_7.span4_horz_1 <X> T_33_7.span4_vert_b_0
 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 124)  (1738 124)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_t_15


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_v_t_23


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_6

 (3 8)  (819 104)  (819 104)  routing T_16_6.sp12_v_t_22 <X> T_16_6.sp12_v_b_1


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (4 5)  (1730 101)  (1730 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_vert_b_5 <X> T_33_6.lc_trk_g0_5
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


RAM_Tile_8_5

 (3 0)  (399 80)  (399 80)  routing T_8_5.sp12_v_t_23 <X> T_8_5.sp12_v_b_0


LogicTile_10_5

 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_13_5

 (3 4)  (657 84)  (657 84)  routing T_13_5.sp12_v_t_23 <X> T_13_5.sp12_h_r_0


LogicTile_14_5

 (2 12)  (710 92)  (710 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23
 (10 7)  (884 87)  (884 87)  routing T_17_5.sp4_h_l_46 <X> T_17_5.sp4_v_t_41
 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1


LogicTile_18_5

 (3 4)  (931 84)  (931 84)  routing T_18_5.sp12_v_t_23 <X> T_18_5.sp12_h_r_0


RAM_Tile_25_5

 (3 5)  (1309 85)  (1309 85)  routing T_25_5.sp12_h_l_23 <X> T_25_5.sp12_h_r_0


LogicTile_26_5

 (2 8)  (1350 88)  (1350 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_5

 (4 4)  (1514 84)  (1514 84)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_v_b_3
 (6 4)  (1516 84)  (1516 84)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_v_b_3
 (5 5)  (1515 85)  (1515 85)  routing T_29_5.sp4_h_l_44 <X> T_29_5.sp4_v_b_3
 (3 13)  (1513 93)  (1513 93)  routing T_29_5.sp12_h_l_22 <X> T_29_5.sp12_h_r_1


LogicTile_31_5

 (2 4)  (1620 84)  (1620 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 83)  (1739 83)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g1_6
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (4 15)  (1730 95)  (1730 95)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g1_6
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span12_horz_6 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_11_4

 (9 9)  (555 73)  (555 73)  routing T_11_4.sp4_v_t_42 <X> T_11_4.sp4_v_b_7


LogicTile_16_4

 (6 0)  (822 64)  (822 64)  routing T_16_4.sp4_v_t_44 <X> T_16_4.sp4_v_b_0
 (5 1)  (821 65)  (821 65)  routing T_16_4.sp4_v_t_44 <X> T_16_4.sp4_v_b_0
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23


LogicTile_17_4

 (13 6)  (887 70)  (887 70)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_40


LogicTile_18_4

 (3 12)  (931 76)  (931 76)  routing T_18_4.sp12_v_t_22 <X> T_18_4.sp12_h_r_1


LogicTile_19_4

 (6 8)  (988 72)  (988 72)  routing T_19_4.sp4_v_t_38 <X> T_19_4.sp4_v_b_6
 (5 9)  (987 73)  (987 73)  routing T_19_4.sp4_v_t_38 <X> T_19_4.sp4_v_b_6


LogicTile_21_4

 (19 14)  (1109 78)  (1109 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_22_4

 (3 8)  (1147 72)  (1147 72)  routing T_22_4.sp12_v_t_22 <X> T_22_4.sp12_v_b_1


LogicTile_24_4

 (11 8)  (1263 72)  (1263 72)  routing T_24_4.sp4_h_l_39 <X> T_24_4.sp4_v_b_8
 (13 8)  (1265 72)  (1265 72)  routing T_24_4.sp4_h_l_39 <X> T_24_4.sp4_v_b_8
 (12 9)  (1264 73)  (1264 73)  routing T_24_4.sp4_h_l_39 <X> T_24_4.sp4_v_b_8


LogicTile_29_4

 (13 9)  (1523 73)  (1523 73)  routing T_29_4.sp4_v_t_38 <X> T_29_4.sp4_h_r_8


LogicTile_30_4

 (10 8)  (1574 72)  (1574 72)  routing T_30_4.sp4_v_t_39 <X> T_30_4.sp4_h_r_7


LogicTile_32_4

 (19 2)  (1691 66)  (1691 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (6 12)  (1732 76)  (1732 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_4_3

 (8 1)  (188 49)  (188 49)  routing T_4_3.sp4_v_t_47 <X> T_4_3.sp4_v_b_1
 (10 1)  (190 49)  (190 49)  routing T_4_3.sp4_v_t_47 <X> T_4_3.sp4_v_b_1


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_21_3

 (9 9)  (1099 57)  (1099 57)  routing T_21_3.sp4_v_t_42 <X> T_21_3.sp4_v_b_7


LogicTile_22_3

 (9 9)  (1153 57)  (1153 57)  routing T_22_3.sp4_v_t_46 <X> T_22_3.sp4_v_b_7
 (10 9)  (1154 57)  (1154 57)  routing T_22_3.sp4_v_t_46 <X> T_22_3.sp4_v_b_7


LogicTile_29_3

 (13 9)  (1523 57)  (1523 57)  routing T_29_3.sp4_v_t_38 <X> T_29_3.sp4_h_r_8


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (6 4)  (1732 52)  (1732 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 52)  (1734 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_15_2

 (19 7)  (781 39)  (781 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_26_2

 (3 4)  (1351 36)  (1351 36)  routing T_26_2.sp12_v_t_23 <X> T_26_2.sp12_h_r_0


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 44)  (1731 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (7 12)  (1733 44)  (1733 44)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 44)  (1734 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span12_horz_12 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


RAM_Tile_25_1

 (2 6)  (1308 22)  (1308 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_l_6


LogicTile_28_1

 (4 0)  (1460 16)  (1460 16)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0
 (6 0)  (1462 16)  (1462 16)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0
 (5 1)  (1461 17)  (1461 17)  routing T_28_1.sp4_h_l_43 <X> T_28_1.sp4_v_b_0


LogicTile_29_1

 (13 9)  (1523 25)  (1523 25)  routing T_29_1.sp4_v_t_38 <X> T_29_1.sp4_h_r_8


LogicTile_32_1

 (10 8)  (1682 24)  (1682 24)  routing T_32_1.sp4_v_t_39 <X> T_32_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (6 12)  (1732 28)  (1732 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 28)  (1734 28)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (8 13)  (1734 29)  (1734 29)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (5 0)  (197 15)  (197 15)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (6 0)  (198 15)  (198 15)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (7 0)  (199 15)  (199 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (8 1)  (200 14)  (200 14)  routing T_4_0.span4_vert_25 <X> T_4_0.lc_trk_g0_1
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (6 1)  (414 14)  (414 14)  routing T_8_0.span12_vert_8 <X> T_8_0.lc_trk_g0_0
 (7 1)  (415 14)  (415 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (562 4)  (562 4)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (4 11)  (562 5)  (562 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (5 11)  (563 5)  (563 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (6 11)  (564 5)  (564 5)  routing T_11_0.span4_vert_42 <X> T_11_0.lc_trk_g1_2
 (7 11)  (565 5)  (565 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g1_2 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_7 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (6 14)  (618 0)  (618 0)  routing T_12_0.span12_vert_23 <X> T_12_0.lc_trk_g1_7
 (7 14)  (619 0)  (619 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (4 15)  (616 1)  (616 1)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g1_6
 (6 15)  (618 1)  (618 1)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_22 lc_trk_g1_6
 (8 15)  (620 1)  (620 1)  routing T_12_0.span12_vert_23 <X> T_12_0.lc_trk_g1_7


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (13 3)  (797 13)  (797 13)  routing T_15_0.span4_vert_31 <X> T_15_0.span4_horz_r_1
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (4 14)  (778 0)  (778 0)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g1_6
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit
 (5 15)  (779 1)  (779 1)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g1_6
 (7 15)  (781 1)  (781 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (6 3)  (834 13)  (834 13)  routing T_16_0.span12_vert_10 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (12 6)  (850 8)  (850 8)  routing T_16_0.span4_vert_37 <X> T_16_0.span4_horz_l_14
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (12 4)  (908 11)  (908 11)  routing T_17_0.lc_trk_g1_1 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (5 8)  (891 7)  (891 7)  routing T_17_0.span4_horz_r_9 <X> T_17_0.lc_trk_g1_1
 (7 8)  (893 7)  (893 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (894 7)  (894 7)  routing T_17_0.span4_horz_r_9 <X> T_17_0.lc_trk_g1_1


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1017 2)  (1017 2)  routing T_19_0.span4_vert_43 <X> T_19_0.span4_horz_r_3


IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_horz_r_7 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1056 9)  (1056 9)  routing T_20_0.span4_horz_r_7 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (1125 13)  (1125 13)  routing T_21_0.span4_vert_31 <X> T_21_0.span4_horz_r_1
 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (1179 13)  (1179 13)  routing T_22_0.span4_vert_31 <X> T_22_0.span4_horz_r_1
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (4 14)  (1160 0)  (1160 0)  routing T_22_0.span12_vert_6 <X> T_22_0.lc_trk_g1_6
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit
 (4 15)  (1160 1)  (1160 1)  routing T_22_0.span12_vert_6 <X> T_22_0.lc_trk_g1_6
 (5 15)  (1161 1)  (1161 1)  routing T_22_0.span12_vert_6 <X> T_22_0.lc_trk_g1_6
 (7 15)  (1163 1)  (1163 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (5 4)  (1269 11)  (1269 11)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g0_5
 (7 4)  (1271 11)  (1271 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1272 11)  (1272 11)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g0_5
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_5 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1269 3)  (1269 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (1272 3)  (1272 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (8 13)  (1272 2)  (1272 2)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_5 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g1_5 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1323 3)  (1323 3)  routing T_25_0.span4_horz_r_13 <X> T_25_0.lc_trk_g1_5
 (7 12)  (1325 3)  (1325 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1326 3)  (1326 3)  routing T_25_0.span4_horz_r_13 <X> T_25_0.lc_trk_g1_5


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (4 0)  (1472 15)  (1472 15)  routing T_28_0.span4_vert_0 <X> T_28_0.lc_trk_g0_0
 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (6 1)  (1474 14)  (1474 14)  routing T_28_0.span4_vert_0 <X> T_28_0.lc_trk_g0_0
 (7 1)  (1475 14)  (1475 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


