<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1756540</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Sun Dec  3 04:44:28 2017</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2016.4 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>8dd88a88723f4be2bff3cff0f7b19799</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>28</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>48fd524467d6501097bd2592607c6b2f</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211142045_1777515821_210626051_443</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku040</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffva1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-4610M CPU @ 3.00GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3619.921 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 14.04.5 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addcfgmem=1</TD>
   <TD>addmoduletoblockdesign=2</TD>
   <TD>addsources=3</TD>
   <TD>autoconnectboardcomp=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>autoconnecttarget=9</TD>
   <TD>closeproject=5</TD>
   <TD>createblockdesign=6</TD>
   <TD>createtophdl=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizersbblock=110</TD>
   <TD>disconnectrsbpin=6</TD>
   <TD>editcopy=3</TD>
   <TD>editdelete=43</TD>
</TR><TR ALIGN='LEFT'>   <TD>editpaste=4</TD>
   <TD>editredo=5</TD>
   <TD>editundo=14</TD>
   <TD>generateoutputforbdfile=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchprogramfpga=39</TD>
   <TD>managecompositetargets=79</TD>
   <TD>newhardwaredashboard=1</TD>
   <TD>newproject=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>openblockdesign=170</TD>
   <TD>openhardwaremanager=46</TD>
   <TD>openproject=1</TD>
   <TD>openrecenttarget=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>programdevice=37</TD>
   <TD>projectsettingscmdhandler=7</TD>
   <TD>refreshdevice=6</TD>
   <TD>regeneratersblayout=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>resetlayout=1</TD>
   <TD>runbitgen=40</TD>
   <TD>runimplementation=10</TD>
   <TD>runsynthesis=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>runtrigger=2</TD>
   <TD>runtriggerimmediate=5</TD>
   <TD>saveprojectas=1</TD>
   <TD>setsourceenabled=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>showview=10</TD>
   <TD>simulationrelaunch=20</TD>
   <TD>simulationrestart=14</TD>
   <TD>simulationrun=117</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrunall=4</TD>
   <TD>simulationrunfortime=157</TD>
   <TD>validatersbdesign=15</TD>
   <TD>viewinsttempl=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtasksimulation=1</TD>
   <TD>waveformsaveconfiguration=1</TD>
   <TD>zoomin=19</TD>
   <TD>zoomout=15</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=25</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=70</TD>
   <TD>export_simulation_ies=70</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=70</TD>
   <TD>export_simulation_questa=70</TD>
   <TD>export_simulation_riviera=70</TD>
   <TD>export_simulation_vcs=70</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=70</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=178</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=11</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=2</TD>
    <TD>carry8=258</TD>
    <TD>diffinbuf=1</TD>
    <TD>dsp_a_b_data=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_alu=4</TD>
    <TD>dsp_c_data=4</TD>
    <TD>dsp_m_data=4</TD>
    <TD>dsp_multiplier=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output=4</TD>
    <TD>dsp_preadd=4</TD>
    <TD>dsp_preadd_data=4</TD>
    <TD>fdre=6556</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=20</TD>
    <TD>gnd=662</TD>
    <TD>ibufctrl=3</TD>
    <TD>inbuf=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=94</TD>
    <TD>lut2=602</TD>
    <TD>lut3=1612</TD>
    <TD>lut4=1242</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=731</TD>
    <TD>lut6=2181</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=514</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=1</TD>
    <TD>obuf=1</TD>
    <TD>ramb36e2=4</TD>
    <TD>srl16e=87</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=32</TD>
    <TD>vcc=147</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce=2</TD>
    <TD>carry8=258</TD>
    <TD>dsp48e2=4</TD>
    <TD>fdre=6556</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=20</TD>
    <TD>gnd=662</TD>
    <TD>ibuf=2</TD>
    <TD>ibufds=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=94</TD>
    <TD>lut2=602</TD>
    <TD>lut3=1612</TD>
    <TD>lut4=1242</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=731</TD>
    <TD>lut6=2181</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=514</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=1</TD>
    <TD>obuf=1</TD>
    <TD>ramb36e2=4</TD>
    <TD>srl16e=87</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=32</TD>
    <TD>vcc=147</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=0</TD>
    <TD>bram_ports_total=8</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=6463</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=119</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=4</TD>
    <TD>da_board_cnt=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
    <TD>numblks=16</TD>
    <TD>numhdlrefblks=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhierblks=2</TD>
    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=1</TD>
    <TD>numpkgbdblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numreposblks=14</TD>
    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uartlite/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baudrate=9600</TD>
    <TD>c_data_bits=8</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_odd_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_aclk_freq_hz=100000000</TD>
    <TD>c_s_axi_addr_width=4</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_use_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=15</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uartlite</TD>
    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_3_5/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=11</TD>
    <TD>c_addrb_width=11</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=2</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     5.208953 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=0</TD>
    <TD>c_has_enb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=1</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=[user-defined]</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=1</TD>
    <TD>c_mem_type=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=2048</TD>
    <TD>c_read_depth_b=2048</TD>
    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
    <TD>c_use_byte_wea=0</TD>
    <TD>c_use_byte_web=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=1</TD>
    <TD>c_web_width=1</TD>
    <TD>c_write_depth_a=2048</TD>
    <TD>c_write_depth_b=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2016.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_3_5/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addra_width=11</TD>
    <TD>c_addrb_width=11</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_slave_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_common_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_18k_bram=0</TD>
    <TD>c_count_36k_bram=2</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_default_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_elaboration_dir=./</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_safety_ckt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_en_sleep_pin=0</TD>
    <TD>c_enable_32bit_address=0</TD>
    <TD>c_est_power_summary=Estimated Power for IP     _     5.208953 mW</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=kintexu</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_has_ena=1</TD>
    <TD>c_has_enb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_injecterr=0</TD>
    <TD>c_has_mem_output_regs_a=1</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_has_regceb=0</TD>
    <TD>c_has_rsta=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rstb=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
    <TD>c_init_file=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_inita_val=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_interface_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_mem_type=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_depth_a=2048</TD>
    <TD>c_read_depth_b=2048</TD>
    <TD>c_read_width_a=32</TD>
    <TD>c_read_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_a=0</TD>
    <TD>c_rstram_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_use_bram_block=0</TD>
    <TD>c_use_byte_wea=0</TD>
    <TD>c_use_byte_web=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_default_data=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_softecc=0</TD>
    <TD>c_use_uram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=1</TD>
    <TD>c_web_width=1</TD>
    <TD>c_write_depth_a=2048</TD>
    <TD>c_write_depth_b=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_mode_a=WRITE_FIRST</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
    <TD>c_write_width_a=32</TD>
    <TD>c_write_width_b=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipproduct=Vivado 2016.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=8.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_3_3_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=8.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=design_1_clk_wiz_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=1</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=1</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=12</TD>
    <TD>c_mult_usage=2</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=1</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=1</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=3</TD>
    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=8</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=1</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=29</TD>
    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=1</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=1</TD>
    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=9</TD>
    <TD>c_mult_usage=2</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=0</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=0</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=0</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=1</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=7</TD>
    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=0</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=0</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=7</TD>
    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>floating_point_v7_1_3/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_a_fraction_width=24</TD>
    <TD>c_a_tdata_width=32</TD>
    <TD>c_a_tuser_width=1</TD>
    <TD>c_a_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_accum_input_msb=32</TD>
    <TD>c_accum_lsb=-31</TD>
    <TD>c_accum_msb=32</TD>
    <TD>c_b_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_b_tdata_width=32</TD>
    <TD>c_b_tuser_width=1</TD>
    <TD>c_b_width=32</TD>
    <TD>c_bram_usage=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_c_fraction_width=24</TD>
    <TD>c_c_tdata_width=32</TD>
    <TD>c_c_tuser_width=1</TD>
    <TD>c_c_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_compare_operation=8</TD>
    <TD>c_fixed_data_unsigned=0</TD>
    <TD>c_has_a_tlast=0</TD>
    <TD>c_has_a_tuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_absolute=0</TD>
    <TD>c_has_accum_input_overflow=0</TD>
    <TD>c_has_accum_overflow=0</TD>
    <TD>c_has_accumulator_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_accumulator_s=0</TD>
    <TD>c_has_aclken=0</TD>
    <TD>c_has_add=0</TD>
    <TD>c_has_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_b=0</TD>
    <TD>c_has_b_tlast=0</TD>
    <TD>c_has_b_tuser=0</TD>
    <TD>c_has_c=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_c_tlast=0</TD>
    <TD>c_has_c_tuser=0</TD>
    <TD>c_has_compare=0</TD>
    <TD>c_has_divide=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_divide_by_zero=0</TD>
    <TD>c_has_exponential=0</TD>
    <TD>c_has_fix_to_flt=0</TD>
    <TD>c_has_flt_to_fix=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_flt_to_flt=0</TD>
    <TD>c_has_fma=0</TD>
    <TD>c_has_fms=0</TD>
    <TD>c_has_invalid_op=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_logarithm=0</TD>
    <TD>c_has_multiply=0</TD>
    <TD>c_has_operation=0</TD>
    <TD>c_has_operation_tlast=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_operation_tuser=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_recip=0</TD>
    <TD>c_has_recip_sqrt=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_result_tlast=0</TD>
    <TD>c_has_result_tuser=0</TD>
    <TD>c_has_sqrt=1</TD>
    <TD>c_has_subtract=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_underflow=0</TD>
    <TD>c_latency=29</TD>
    <TD>c_mult_usage=0</TD>
    <TD>c_operation_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_operation_tuser_width=1</TD>
    <TD>c_optimization=1</TD>
    <TD>c_rate=1</TD>
    <TD>c_result_fraction_width=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_result_tdata_width=32</TD>
    <TD>c_result_tuser_width=1</TD>
    <TD>c_result_width=32</TD>
    <TD>c_throttle_scheme=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tlast_resolution=0</TD>
    <TD>c_xdevicefamily=kintexu</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=floating_point</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2016.4</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>aval-155=1</TD>
    <TD>cfgbvs-1=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>timing-18=2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vid=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.009212</TD>
    <TD>clocks=0.022133</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Medium</TD>
    <TD>confidence_level_overall=Medium</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.479238</TD>
    <TD>die=xcku040-ffva1156-2-e</TD>
    <TD>dsp=0.000132</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=0.173579</TD>
    <TD>effective_thetaja=1.4</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
    <TD>i/o=0.002973</TD>
</TR><TR ALIGN='LEFT'>    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=25.9 (C)</TD>
    <TD>logic=0.012840</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtyavcc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_static_current=0.000000</TD>
    <TD>mgtyavcc_total_current=0.000000</TD>
    <TD>mgtyavcc_voltage=1.000000</TD>
    <TD>mgtyavtt_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_static_current=0.000000</TD>
    <TD>mgtyavtt_total_current=0.000000</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
    <TD>mgtyvccaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_static_current=0.000000</TD>
    <TD>mgtyvccaux_total_current=0.000000</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
    <TD>mmcm=0.113962</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=0.652817</TD>
    <TD>output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_load=5.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffva1156</TD>
    <TD>pct_clock_constrained=9.210000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_inputs_defined=33</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>signals=0.012327</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>temp_grade=extended</TD>
    <TD>thetajb=2.5 (C/W)</TD>
    <TD>thetasa=2.4 (C/W)</TD>
    <TD>toggle_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.4</TD>
    <TD>user_junc_temp=25.9 (C)</TD>
    <TD>user_thetajb=2.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=2.4 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.013800</TD>
    <TD>vccadc_total_current=0.013800</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.063188</TD>
    <TD>vccaux_io_dynamic_current=0.001249</TD>
    <TD>vccaux_io_static_current=0.064920</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_total_current=0.066170</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.095832</TD>
    <TD>vccaux_total_current=0.159020</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.000313</TD>
    <TD>vccbram_static_current=0.010604</TD>
    <TD>vccbram_total_current=0.010918</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=0.950000</TD>
    <TD>vccint_dynamic_current=0.059548</TD>
    <TD>vccint_io_dynamic_current=0.000741</TD>
    <TD>vccint_io_static_current=0.015448</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_total_current=0.016189</TD>
    <TD>vccint_io_voltage=0.950000</TD>
    <TD>vccint_static_current=0.147602</TD>
    <TD>vccint_total_current=0.207150</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=0.950000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000011</TD>
    <TD>vcco18_static_current=0.000040</TD>
    <TD>vcco18_total_current=0.000051</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
    <TD>vcco33_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>version=2016.4</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>slvs_400_18=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=2</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=257</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=6443</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=3</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=58</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=610</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=1591</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=1244</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=733</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=2138</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>mmcme3_adv_used=1</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=1</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=87</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=32</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>actual_expansions=3287605</TD>
    <TD>bogomips=5985</TD>
    <TD>bram18=0</TD>
    <TD>bram36=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg=0</TD>
    <TD>bufr=0</TD>
    <TD>congestion_level=0</TD>
    <TD>ctrls=113</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=4</TD>
    <TD>effort=2</TD>
    <TD>estimated_expansions=52257920</TD>
    <TD>ff=6463</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=2</TD>
    <TD>high_fanout_nets=5</TD>
    <TD>iob=5</TD>
    <TD>lut=6078</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=14536</TD>
    <TD>nets=19813</TD>
    <TD>pins=87425</TD>
    <TD>pll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_runtime=0.000000</TD>
    <TD>router_timing_driven=1</TD>
    <TD>threads=4</TD>
    <TD>timing_constraints_exist=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xcku040-ffva1156-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=design_1_wrapper</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:02:18s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1039.223MB</TD>
    <TD>memory_peak=2115.926MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=default::behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
