
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../../common/hdl/flash/flash_spi.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:134.4-201.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../common/hdl/flash/flash_spi.v
Parsing Verilog input from `../../common/hdl/flash/flash_spi.v' to AST representation.
Generating RTLIL representation for module `\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:211.4-681.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:215.4-581.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \flash_spi
Used module:             \spi
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \SCK_PERIOD_MULTIPLIER = 2

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:134.4-201.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\flash_spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700
Generating RTLIL representation for module `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:211.4-681.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

17.2.17. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             \spi
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \SCK_PERIOD_MULTIPLIER = 2
Found cached RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

17.2.20. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 2
Generating RTLIL representation for module `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo'.

17.2.23. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo
Used module:             $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

17.2.24. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc
Used module:         $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp
Used module:             $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo
Used module:             $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\flash_spi'.
Removing unused module `\spi'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 16 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
Cleaned up 2 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:532$3790 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 83 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:532$3790 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:476$3751 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:460$3744 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:99$3711 in module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:367$2299 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:266$2271 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:246$2269 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:188$2257 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:165$2252 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:132$2247 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:108$2238 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:95$2228 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:79$2226 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2077 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2066 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2063 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2060 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2057 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2054 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2039 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2028 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2025 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2022 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2019 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2016 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/demo/app.v:215$1581 in module app.
Marked 80 switch rules as full_case in process $proc$../hdl/demo/app.v:215$1581 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:154$1572 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:90$1564 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:108$3688 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$3684 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:70$3680 in module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Marked 84 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:211$3457 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:153$3417 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:134$3400 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:134$3400 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:102$3393 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1238 in module prescaler.
Marked 80 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:388$2889 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:350$2819 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:312$2794 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:243$4218 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:174$4146 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:87$4134 in module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:232$4117 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:184$4096 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:114$4086 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:96$4061 in module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:61$12 in module phy_tx.
Removed a total of 4 dead cases.

17.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 230 assignments to connections.

17.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2087'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2083'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2076'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2072'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2065'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2062'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2059'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2056'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2053'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2051'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2049'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2045'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2038'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2034'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2027'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2024'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2021'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2018'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2015'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2013'.
  Set init value: \Q = 1'0

17.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
Found async reset \rstn_i in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3744'.
Found async reset \rstn in `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3711'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$2238'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$2226'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2063'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2057'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2025'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2019'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:154$1572'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:90$1564'.
Found async reset \rstn in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3684'.
Found async reset \rstn_i in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3680'.
Found async reset \rstn_i in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
Found async reset \app_rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
Found async reset \rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
Found async reset \rstn_i in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
Found async reset \app_rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$4117'.
Found async reset \rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
Found async reset \rstn_i in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.

17.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~502 debug messages>

17.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
     1/158: $11\state_d[2:0]
     2/158: $3\in_toggle_reset[15:0]
     3/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3735[15:0]$4021
     4/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3734[15:0]$4020
     5/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3736[3:0]$4022
     6/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3739[3:0]$4025
     7/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3738[15:0]$4024
     8/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3737[15:0]$4023
     9/158: $3\out_toggle_reset[15:0]
    10/158: $3\dev_state_dd[1:0]
    11/158: $2\dev_state_dd[1:0]
    12/158: $2\addr_dd[6:0]
    13/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3739[3:0]$4017
    14/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3738[15:0]$4016
    15/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3737[15:0]$4015
    16/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3736[3:0]$4014
    17/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3735[15:0]$4013
    18/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3734[15:0]$4012
    19/158: $2\out_toggle_reset[15:0]
    20/158: $2\in_toggle_reset[15:0]
    21/158: $10\state_d[2:0]
    22/158: $5\in_valid[0:0]
    23/158: $5\in_data[7:0]
    24/158: $4\in_valid[0:0]
    25/158: $4\in_data[7:0]
    26/158: $3\in_valid[0:0]
    27/158: $3\in_data[7:0]
    28/158: $4\byte_cnt_d[6:0]
    29/158: $9\state_d[2:0]
    30/158: $8\state_d[2:0]
    31/158: $7\state_d[2:0]
    32/158: $2\in_valid[0:0]
    33/158: $2\in_data[7:0]
    34/158: $3\byte_cnt_d[6:0]
    35/158: $6\state_d[2:0]
    36/158: $5\state_d[2:0]
    37/158: $4\state_d[2:0]
    38/158: $3\state_d[2:0]
    39/158: $65\req_d[3:0]
    40/158: $64\req_d[3:0]
    41/158: $63\req_d[3:0]
    42/158: $62\req_d[3:0]
    43/158: $7\max_length_d[6:0]
    44/158: $61\req_d[3:0]
    45/158: $60\req_d[3:0]
    46/158: $59\req_d[3:0]
    47/158: $6\max_length_d[6:0]
    48/158: $58\req_d[3:0]
    49/158: $57\req_d[3:0]
    50/158: $56\req_d[3:0]
    51/158: $55\req_d[3:0]
    52/158: $5\max_length_d[6:0]
    53/158: $54\req_d[3:0]
    54/158: $53\req_d[3:0]
    55/158: $52\req_d[3:0]
    56/158: $4\max_length_d[6:0]
    57/158: $51\req_d[3:0]
    58/158: $50\req_d[3:0]
    59/158: $49\req_d[3:0]
    60/158: $48\req_d[3:0]
    61/158: $47\req_d[3:0]
    62/158: $46\req_d[3:0]
    63/158: $45\req_d[3:0]
    64/158: $44\req_d[3:0]
    65/158: $43\req_d[3:0]
    66/158: $42\req_d[3:0]
    67/158: $41\req_d[3:0]
    68/158: $40\req_d[3:0]
    69/158: $39\req_d[3:0]
    70/158: $38\req_d[3:0]
    71/158: $37\req_d[3:0]
    72/158: $36\req_d[3:0]
    73/158: $35\req_d[3:0]
    74/158: $34\req_d[3:0]
    75/158: $33\req_d[3:0]
    76/158: $32\req_d[3:0]
    77/158: $31\req_d[3:0]
    78/158: $30\req_d[3:0]
    79/158: $29\req_d[3:0]
    80/158: $28\req_d[3:0]
    81/158: $27\req_d[3:0]
    82/158: $26\req_d[3:0]
    83/158: $6\dev_state_d[1:0]
    84/158: $25\req_d[3:0]
    85/158: $5\dev_state_d[1:0]
    86/158: $24\req_d[3:0]
    87/158: $5\addr_d[6:0]
    88/158: $23\req_d[3:0]
    89/158: $22\req_d[3:0]
    90/158: $21\req_d[3:0]
    91/158: $20\req_d[3:0]
    92/158: $5\string_index_d[7:0]
    93/158: $19\req_d[3:0]
    94/158: $18\req_d[3:0]
    95/158: $17\req_d[3:0]
    96/158: $16\req_d[3:0]
    97/158: $4\dev_state_d[1:0]
    98/158: $4\string_index_d[7:0]
    99/158: $4\addr_d[6:0]
   100/158: $15\req_d[3:0]
   101/158: $14\req_d[3:0]
   102/158: $13\req_d[3:0]
   103/158: $12\req_d[3:0]
   104/158: $11\req_d[3:0]
   105/158: $10\req_d[3:0]
   106/158: $9\req_d[3:0]
   107/158: $8\req_d[3:0]
   108/158: $7\req_d[3:0]
   109/158: $6\req_d[3:0]
   110/158: $5\req_d[3:0]
   111/158: $4\req_d[3:0]
   112/158: $3\req_d[3:0]
   113/158: $3\rec_d[1:0]
   114/158: $3\class_d[0:0]
   115/158: $3\in_dir_d[0:0]
   116/158: $3\in_endp_d[0:0]
   117/158: $3\dev_state_d[1:0]
   118/158: $3\string_index_d[7:0]
   119/158: $3\max_length_d[6:0]
   120/158: $3\endp_d[3:0]
   121/158: $3\addr_d[6:0]
   122/158: $2\in_endp_d[0:0]
   123/158: $2\dev_state_d[1:0]
   124/158: $2\string_index_d[7:0]
   125/158: $2\req_d[3:0]
   126/158: $2\rec_d[1:0]
   127/158: $2\class_d[0:0]
   128/158: $2\in_dir_d[0:0]
   129/158: $2\max_length_d[6:0]
   130/158: $2\endp_d[3:0]
   131/158: $2\addr_d[6:0]
   132/158: $2\byte_cnt_d[6:0]
   133/158: $2\state_d[2:0]
   134/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3739[3:0]$3802
   135/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3738[15:0]$3801
   136/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3737[15:0]$3800
   137/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3736[3:0]$3799
   138/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3735[15:0]$3798
   139/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3734[15:0]$3797
   140/158: $1\out_toggle_reset[15:0]
   141/158: $1\in_toggle_reset[15:0]
   142/158: $1\in_valid[0:0]
   143/158: $1\in_zlp[0:0]
   144/158: $1\in_data[7:0]
   145/158: $1\in_endp_d[0:0]
   146/158: $1\addr_dd[6:0]
   147/158: $1\dev_state_dd[1:0]
   148/158: $1\dev_state_d[1:0]
   149/158: $1\string_index_d[7:0]
   150/158: $1\req_d[3:0]
   151/158: $1\rec_d[1:0]
   152/158: $1\class_d[0:0]
   153/158: $1\in_dir_d[0:0]
   154/158: $1\max_length_d[6:0]
   155/158: $1\byte_cnt_d[6:0]
   156/158: $1\endp_d[3:0]
   157/158: $1\addr_d[6:0]
   158/158: $1\state_d[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[6:0]
    10/13: $0\byte_cnt_q[6:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3744'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3711'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$2238'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$2228'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$2226'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2087'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2083'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2077'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2076'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2072'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2066'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2065'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2063'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2062'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2060'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2059'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2057'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2056'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2054'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2053'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2052'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2051'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2050'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2049'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2045'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2039'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2038'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2034'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2028'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2027'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2025'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2024'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2022'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2021'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2019'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2018'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2016'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2015'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2014'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2013'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2012'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:215$1581'.
     1/293: $43\state_d[3:0]
     2/293: $28\byte_cnt_d[23:0]
     3/293: $11\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1839
     4/293: $10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835
     5/293: $9\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1831
     6/293: $8\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1827
     7/293: $7\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1823
     8/293: $6\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1819
     9/293: $5\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1815
    10/293: $4\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1811
    11/293: $9\wait_cnt_d[7:0]
    12/293: $27\byte_cnt_d[23:0]
    13/293: $42\state_d[3:0]
    14/293: $5\crc32_d[31:0]
    15/293: $3\crc32$func$../hdl/demo/app.v:568$1558.i[3:0]$1808
    16/293: $3\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1805
    17/293: $3\crc32$func$../hdl/demo/app.v:568$1558.crc[31:0]$1807
    18/293: $3\crc32$func$../hdl/demo/app.v:568$1558.data[7:0]$1806
    19/293: $41\state_d[3:0]
    20/293: $26\byte_cnt_d[23:0]
    21/293: $25\byte_cnt_d[23:0]
    22/293: $40\state_d[3:0]
    23/293: $24\byte_cnt_d[23:0]
    24/293: $39\state_d[3:0]
    25/293: $2\flash_out_valid[0:0]
    26/293: $7\out_ready[0:0]
    27/293: $2\crc32$func$../hdl/demo/app.v:568$1558.i[3:0]$1799
    28/293: $2\crc32$func$../hdl/demo/app.v:568$1558.crc[31:0]$1798
    29/293: $2\crc32$func$../hdl/demo/app.v:568$1558.data[7:0]$1797
    30/293: $2\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1796
    31/293: $4\crc32_d[31:0]
    32/293: $8\wait_cnt_d[7:0]
    33/293: $1\byte_cnt_d[23:0] [23:16]
    34/293: $23\byte_cnt_d[23:0]
    35/293: $7\wait_cnt_d[7:0]
    36/293: $22\byte_cnt_d[23:0]
    37/293: $37\state_d[3:0]
    38/293: $36\state_d[3:0]
    39/293: $4\in_valid[0:0]
    40/293: $2\flash_in_ready[0:0]
    41/293: $6\wait_cnt_d[7:0]
    42/293: $21\byte_cnt_d[23:0]
    43/293: $1\byte_cnt_d[23:0] [15:8]
    44/293: $35\state_d[3:0]
    45/293: $7\ram_clke[0:0]
    46/293: $7\mem_valid_d[0:0]
    47/293: $20\byte_cnt_d[23:0]
    48/293: $5\wait_cnt_d[7:0]
    49/293: $6\ram_clke[0:0]
    50/293: $16\mem_addr_d[23:0]
    51/293: $6\mem_valid_d[0:0]
    52/293: $19\byte_cnt_d[23:0]
    53/293: $34\state_d[3:0]
    54/293: $15\mem_addr_d[23:0]
    55/293: $5\mem_valid_d[0:0]
    56/293: $5\ram_clke[0:0]
    57/293: $1\mem_addr_d[23:0] [7:0]
    58/293: $33\state_d[3:0]
    59/293: $4\rom_clke[0:0]
    60/293: $4\mem_valid_d[0:0]
    61/293: $18\byte_cnt_d[23:0]
    62/293: $4\wait_cnt_d[7:0]
    63/293: $3\rom_clke[0:0]
    64/293: $13\mem_addr_d[23:0]
    65/293: $3\mem_valid_d[0:0]
    66/293: $17\byte_cnt_d[23:0]
    67/293: $32\state_d[3:0]
    68/293: $12\mem_addr_d[23:0]
    69/293: $2\mem_valid_d[0:0]
    70/293: $2\rom_clke[0:0]
    71/293: $1\lfsr_d[23:0] [23:16]
    72/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [6]
    73/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [5]
    74/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [4]
    75/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [3]
    76/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [2]
    77/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [1]
    78/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [0]
    79/293: $3\rev8$func$../hdl/demo/app.v:485$1549.i[3:0]$1771
    80/293: $3\rev8$func$../hdl/demo/app.v:485$1549.data[7:0]$1770
    81/293: $9\in_data[7:0]
    82/293: $8\in_data[7:0]
    83/293: $2\rev8$func$../hdl/demo/app.v:485$1549.i[3:0]$1767
    84/293: $2\rev8$func$../hdl/demo/app.v:485$1549.data[7:0]$1766
    85/293: $2\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1765
    86/293: $31\state_d[3:0]
    87/293: $1\lfsr_d[23:0] [15:8]
    88/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [6]
    89/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [5]
    90/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [4]
    91/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [3]
    92/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [2]
    93/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [1]
    94/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [0]
    95/293: $3\rev8$func$../hdl/demo/app.v:473$1548.i[3:0]$1761
    96/293: $3\rev8$func$../hdl/demo/app.v:473$1548.data[7:0]$1760
    97/293: $7\in_data[7:0]
    98/293: $6\in_data[7:0]
    99/293: $2\rev8$func$../hdl/demo/app.v:473$1548.i[3:0]$1757
   100/293: $2\rev8$func$../hdl/demo/app.v:473$1548.data[7:0]$1756
   101/293: $2\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1755
   102/293: $30\state_d[3:0]
   103/293: $1\byte_cnt_d[23:0] [7:0]
   104/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [6]
   105/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [5]
   106/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [4]
   107/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [3]
   108/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [2]
   109/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [1]
   110/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [0]
   111/293: $3\rev8$func$../hdl/demo/app.v:461$1547.i[3:0]$1751
   112/293: $3\rev8$func$../hdl/demo/app.v:461$1547.data[7:0]$1750
   113/293: $5\in_data[7:0]
   114/293: $4\in_data[7:0]
   115/293: $2\rev8$func$../hdl/demo/app.v:461$1547.i[3:0]$1747
   116/293: $2\rev8$func$../hdl/demo/app.v:461$1547.data[7:0]$1746
   117/293: $2\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1745
   118/293: $29\state_d[3:0]
   119/293: $1\mem_addr_d[23:0] [23:16]
   120/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [6]
   121/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [5]
   122/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [4]
   123/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [3]
   124/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [2]
   125/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [1]
   126/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [0]
   127/293: $3\rev8$func$../hdl/demo/app.v:449$1546.i[3:0]$1741
   128/293: $3\rev8$func$../hdl/demo/app.v:449$1546.data[7:0]$1740
   129/293: $3\in_data[7:0]
   130/293: $2\in_data[7:0]
   131/293: $2\rev8$func$../hdl/demo/app.v:449$1546.i[3:0]$1737
   132/293: $2\rev8$func$../hdl/demo/app.v:449$1546.data[7:0]$1736
   133/293: $2\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1735
   134/293: $28\state_d[3:0]
   135/293: $17\mem_addr_d[23:0]
   136/293: $16\byte_cnt_d[23:0]
   137/293: $10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729
   138/293: $9\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1725
   139/293: $8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721
   140/293: $7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717
   141/293: $6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713
   142/293: $5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709
   143/293: $4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705
   144/293: $3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701
   145/293: $3\wait_cnt_d[7:0]
   146/293: $15\byte_cnt_d[23:0]
   147/293: $26\state_d[3:0]
   148/293: $3\crc32_d[31:0]
   149/293: $2\crc32$func$../hdl/demo/app.v:431$1545.i[3:0]$1698
   150/293: $2\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1695
   151/293: $2\crc32$func$../hdl/demo/app.v:431$1545.crc[31:0]$1697
   152/293: $2\crc32$func$../hdl/demo/app.v:431$1545.data[7:0]$1696
   153/293: $3\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1749 [7]
   154/293: $14\byte_cnt_d[23:0]
   155/293: $10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688
   156/293: $9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684
   157/293: $8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680
   158/293: $7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676
   159/293: $6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672
   160/293: $5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668
   161/293: $4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664
   162/293: $3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660
   163/293: $2\wait_cnt_d[7:0]
   164/293: $13\byte_cnt_d[23:0]
   165/293: $24\state_d[3:0]
   166/293: $8\lfsr_d[23:0]
   167/293: $2\crc32_d[31:0]
   168/293: $2\crc32$func$../hdl/demo/app.v:419$1544.i[3:0]$1657
   169/293: $2\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1654
   170/293: $2\crc32$func$../hdl/demo/app.v:419$1544.crc[31:0]$1656
   171/293: $2\crc32$func$../hdl/demo/app.v:419$1544.data[7:0]$1655
   172/293: $38\state_d[3:0]
   173/293: $12\byte_cnt_d[23:16]
   174/293: $23\state_d[3:0]
   175/293: $9\mem_addr_d[23:0] [15:0]
   176/293: $22\state_d[3:0]
   177/293: $11\mem_addr_d[23:0]
   178/293: $21\state_d[3:0]
   179/293: $11\byte_cnt_d[23:16]
   180/293: $20\state_d[3:0]
   181/293: $10\byte_cnt_d[23:16]
   182/293: $19\state_d[3:0]
   183/293: $9\byte_cnt_d[23:16]
   184/293: $18\state_d[3:0]
   185/293: $7\lfsr_d[23:16]
   186/293: $10\mem_addr_d[23:16]
   187/293: $17\state_d[3:0]
   188/293: $7\byte_cnt_d[23:16]
   189/293: $16\state_d[3:0]
   190/293: $6\byte_cnt_d[23:16]
   191/293: $15\state_d[3:0]
   192/293: $6\out_ready[0:0]
   193/293: $2\flash_in_en[0:0]
   194/293: $2\flash_out_en[0:0]
   195/293: $8\byte_cnt_d[23:16]
   196/293: $6\lfsr_d[23:16]
   197/293: $1\mem_addr_d[23:0] [15:8]
   198/293: $14\state_d[3:0]
   199/293: $8\mem_addr_d[15:8]
   200/293: $13\state_d[3:0]
   201/293: $5\byte_cnt_d[15:8]
   202/293: $12\state_d[3:0]
   203/293: $4\byte_cnt_d[15:8]
   204/293: $11\state_d[3:0]
   205/293: $5\out_ready[0:0]
   206/293: $7\mem_addr_d[15:8]
   207/293: $4\lfsr_d[15:8]
   208/293: $1\lfsr_d[23:0] [7:0]
   209/293: $9\mem_addr_d[23:0] [23:16]
   210/293: $3\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1739 [7]
   211/293: $3\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1769 [7]
   212/293: $10\state_d[3:0]
   213/293: $3\wait_d[7:0]
   214/293: $9\state_d[3:0]
   215/293: $6\mem_addr_d[7:0]
   216/293: $8\state_d[3:0]
   217/293: $3\byte_cnt_d[7:0]
   218/293: $7\state_d[3:0]
   219/293: $2\byte_cnt_d[7:0]
   220/293: $6\state_d[3:0]
   221/293: $4\out_ready[0:0]
   222/293: $3\flash_clear_status[0:0]
   223/293: $5\mem_addr_d[7:0]
   224/293: $2\wait_d[7:0]
   225/293: $2\lfsr_d[7:0]
   226/293: $25\state_d[3:0]
   227/293: $3\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1759 [7]
   228/293: $27\state_d[3:0]
   229/293: $3\lfsr_d[7:0]
   230/293: $5\state_d[3:0]
   231/293: $2\flash_clear_status[0:0]
   232/293: $4\mem_addr_d[23:0]
   233/293: $4\ram_we[0:0]
   234/293: $4\ram_clke[0:0]
   235/293: $3\out_ready[0:0]
   236/293: $4\state_d[3:0]
   237/293: $3\ram_we[0:0]
   238/293: $3\ram_clke[0:0]
   239/293: $3\mem_addr_d[23:0]
   240/293: $3\in_valid[0:0]
   241/293: $2\ram_we[0:0]
   242/293: $2\ram_clke[0:0]
   243/293: $2\mem_addr_d[23:0]
   244/293: $2\out_ready[0:0]
   245/293: $2\in_valid[0:0]
   246/293: $3\state_d[3:0]
   247/293: $2\state_d[3:0]
   248/293: $1\state_d[3:0]
   249/293: $1\crc32$func$../hdl/demo/app.v:568$1558.i[3:0]$1629
   250/293: $1\crc32$func$../hdl/demo/app.v:568$1558.crc[31:0]$1628
   251/293: $1\crc32$func$../hdl/demo/app.v:568$1558.data[7:0]$1627
   252/293: $1\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1626
   253/293: $1\rev8$func$../hdl/demo/app.v:485$1549.i[3:0]$1625
   254/293: $1\rev8$func$../hdl/demo/app.v:485$1549.data[7:0]$1624
   255/293: $1\rev8$func$../hdl/demo/app.v:485$1549.$result[7:0]$1623
   256/293: $1\rev8$func$../hdl/demo/app.v:473$1548.i[3:0]$1622
   257/293: $1\rev8$func$../hdl/demo/app.v:473$1548.data[7:0]$1621
   258/293: $1\rev8$func$../hdl/demo/app.v:473$1548.$result[7:0]$1620
   259/293: $1\rev8$func$../hdl/demo/app.v:461$1547.i[3:0]$1619
   260/293: $1\rev8$func$../hdl/demo/app.v:461$1547.data[7:0]$1618
   261/293: $1\rev8$func$../hdl/demo/app.v:461$1547.$result[7:0]$1617
   262/293: $1\rev8$func$../hdl/demo/app.v:449$1546.i[3:0]$1616
   263/293: $1\rev8$func$../hdl/demo/app.v:449$1546.data[7:0]$1615
   264/293: $1\rev8$func$../hdl/demo/app.v:449$1546.$result[7:0]$1614
   265/293: $1\crc32$func$../hdl/demo/app.v:431$1545.i[3:0]$1613
   266/293: $1\crc32$func$../hdl/demo/app.v:431$1545.crc[31:0]$1612
   267/293: $1\crc32$func$../hdl/demo/app.v:431$1545.data[7:0]$1611
   268/293: $1\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1610
   269/293: $1\crc32$func$../hdl/demo/app.v:419$1544.i[3:0]$1609
   270/293: $1\crc32$func$../hdl/demo/app.v:419$1544.crc[31:0]$1608
   271/293: $1\crc32$func$../hdl/demo/app.v:419$1544.data[7:0]$1607
   272/293: $1\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1606
   273/293: $1\end_block_addr[7:0]
   274/293: $1\start_block_addr[7:0]
   275/293: $1\flash_clear_status[0:0]
   276/293: $1\flash_out_valid[0:0]
   277/293: $1\flash_in_ready[0:0]
   278/293: $1\flash_in_en[0:0]
   279/293: $1\flash_out_en[0:0]
   280/293: $1\ram_we[0:0]
   281/293: $1\ram_clke[0:0]
   282/293: $1\rom_clke[0:0]
   283/293: $14\mem_addr_d[23:0]
   284/293: $1\mem_valid_d[0:0]
   285/293: $1\wait_d[7:0]
   286/293: $5\lfsr_d[15:8]
   287/293: $1\crc32_d[31:0]
   288/293: $1\cmd_d[7:0]
   289/293: $1\out_ready[0:0]
   290/293: $1\wait_cnt_d[7:0]
   291/293: $1\in_valid[0:0]
   292/293: $1\in_data[7:0]
   293/293: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:154$1572'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:90$1564'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
     1/3: $1\sie2i_out_nak[0:0]
     2/3: $1\sie2i_in_valid[0:0]
     3/3: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3684'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3680'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3674'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3670'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3645'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3638'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
     1/221: $1\page_addr_d[11:0] [11:4]
     2/221: $1\page_addr_d[11:0] [3:0]
     3/221: $53\byte_cnt_d[7:0]
     4/221: $52\byte_cnt_d[7:0]
     5/221: $9\spi_wr_valid[0:0]
     6/221: $13\spi_wr_data[7:0]
     7/221: $10\spi_en[0:0]
     8/221: $38\state_d[4:0]
     9/221: $40\state_d[4:0]
    10/221: $39\state_d[4:0]
    11/221: $37\state_d[4:0]
    12/221: $17\page_addr_d[11:0]
    13/221: $16\page_addr_d[11:0]
    14/221: $34\state_d[4:0]
    15/221: $15\page_addr_d[11:0]
    16/221: $33\state_d[4:0]
    17/221: $14\page_addr_d[11:0]
    18/221: $32\state_d[4:0]
    19/221: $13\page_addr_d[11:0]
    20/221: $31\state_d[4:0]
    21/221: $51\byte_cnt_d[7:0]
    22/221: $36\state_d[4:0]
    23/221: $30\state_d[4:0]
    24/221: $10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619
    25/221: $9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615
    26/221: $8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611
    27/221: $7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607
    28/221: $6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603
    29/221: $5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599
    30/221: $4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595
    31/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591
    32/221: $49\byte_cnt_d[7:0]
    33/221: $29\state_d[4:0]
    34/221: $7\crc16_d[15:0]
    35/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.i[3:0]$3588
    36/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3585
    37/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.crc[15:0]$3587
    38/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.data[7:0]$3586
    39/221: $35\state_d[4:0]
    40/221: $28\state_d[4:0]
    41/221: $6\crc16_d[15:0]
    42/221: $11\wait_cnt_d[15:0]
    43/221: $12\spi_wr_data[7:0]
    44/221: $10\wait_cnt_d[15:0]
    45/221: $47\byte_cnt_d[7:0]
    46/221: $5\crc16_d[15:0]
    47/221: $27\state_d[4:0]
    48/221: $46\byte_cnt_d[7:0]
    49/221: $50\byte_cnt_d[7:0]
    50/221: $45\byte_cnt_d[7:0]
    51/221: $44\byte_cnt_d[7:0]
    52/221: $43\byte_cnt_d[7:0]
    53/221: $42\byte_cnt_d[7:0]
    54/221: $41\byte_cnt_d[7:0]
    55/221: $40\byte_cnt_d[7:0]
    56/221: $8\spi_wr_valid[0:0]
    57/221: $11\spi_wr_data[7:0]
    58/221: $9\spi_en[0:0]
    59/221: $4\spi_rd_ready[0:0]
    60/221: $8\wait_cnt_d[15:0]
    61/221: $26\state_d[4:0]
    62/221: $48\byte_cnt_d[7:0]
    63/221: $11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569
    64/221: $10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565
    65/221: $9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561
    66/221: $8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557
    67/221: $7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553
    68/221: $6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549
    69/221: $5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545
    70/221: $4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541
    71/221: $24\state_d[4:0]
    72/221: $3\last_byte_d[7:0]
    73/221: $39\byte_cnt_d[7:0]
    74/221: $4\crc16_d[15:0]
    75/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.i[3:0]$3538
    76/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3535
    77/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.crc[15:0]$3537
    78/221: $3\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.data[7:0]$3536
    79/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.i[3:0]$3533
    80/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.crc[15:0]$3532
    81/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.data[7:0]$3531
    82/221: $2\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3530
    83/221: $2\last_byte_d[7:0]
    84/221: $38\byte_cnt_d[7:0]
    85/221: $3\crc16_d[15:0]
    86/221: $23\state_d[4:0]
    87/221: $2\out_ready[0:0]
    88/221: $7\spi_wr_valid[0:0]
    89/221: $10\spi_wr_data[7:0]
    90/221: $8\spi_en[0:0]
    91/221: $7\wait_cnt_d[15:0]
    92/221: $9\wait_cnt_d[15:0]
    93/221: $22\state_d[4:0]
    94/221: $9\spi_wr_data[7:0]
    95/221: $36\byte_cnt_d[7:0]
    96/221: $2\crc16_d[15:0]
    97/221: $21\state_d[4:0]
    98/221: $35\byte_cnt_d[7:0]
    99/221: $25\state_d[4:0]
   100/221: $33\byte_cnt_d[7:0]
   101/221: $6\spi_wr_valid[0:0]
   102/221: $8\spi_wr_data[7:0]
   103/221: $7\spi_en[0:0]
   104/221: $20\state_d[4:0]
   105/221: $37\byte_cnt_d[7:0]
   106/221: $34\byte_cnt_d[7:0]
   107/221: $18\state_d[4:0]
   108/221: $11\page_addr_d[11:0]
   109/221: $17\state_d[4:0]
   110/221: $32\byte_cnt_d[7:0]
   111/221: $10\page_addr_d[11:0]
   112/221: $31\byte_cnt_d[7:0]
   113/221: $16\state_d[4:0]
   114/221: $9\page_addr_d[11:0]
   115/221: $30\byte_cnt_d[7:0]
   116/221: $15\state_d[4:0]
   117/221: $19\state_d[4:0]
   118/221: $8\page_addr_d[3:0]
   119/221: $14\state_d[4:0]
   120/221: $7\spi_wr_data[7:0]
   121/221: $7\page_addr_d[3:0]
   122/221: $28\byte_cnt_d[7:0]
   123/221: $13\state_d[4:0]
   124/221: $27\byte_cnt_d[7:0]
   125/221: $6\wait_cnt_d[15:0]
   126/221: $26\byte_cnt_d[7:0]
   127/221: $25\byte_cnt_d[7:0]
   128/221: $24\byte_cnt_d[7:0]
   129/221: $23\byte_cnt_d[7:0]
   130/221: $22\byte_cnt_d[7:0]
   131/221: $21\byte_cnt_d[7:0]
   132/221: $5\spi_wr_valid[0:0]
   133/221: $6\spi_wr_data[7:0]
   134/221: $6\spi_en[0:0]
   135/221: $3\spi_rd_ready[0:0]
   136/221: $5\wait_cnt_d[15:0]
   137/221: $12\state_d[4:0]
   138/221: $12\page_addr_d[11:0]
   139/221: $19\byte_cnt_d[7:0]
   140/221: $18\byte_cnt_d[7:0]
   141/221: $17\byte_cnt_d[7:0]
   142/221: $16\byte_cnt_d[7:0]
   143/221: $4\spi_wr_valid[0:0]
   144/221: $5\spi_wr_data[7:0]
   145/221: $5\spi_en[0:0]
   146/221: $4\wait_cnt_d[15:0]
   147/221: $11\state_d[4:0]
   148/221: $29\byte_cnt_d[7:0]
   149/221: $14\byte_cnt_d[7:0]
   150/221: $3\spi_wr_valid[0:0]
   151/221: $4\spi_wr_data[7:0]
   152/221: $4\spi_en[0:0]
   153/221: $10\state_d[4:0]
   154/221: $20\byte_cnt_d[7:0]
   155/221: $6\in_en_d[0:0]
   156/221: $6\page_addr_d[11:0]
   157/221: $5\in_en_d[0:0]
   158/221: $5\page_addr_d[11:0]
   159/221: $13\byte_cnt_d[7:0]
   160/221: $4\in_en_d[0:0]
   161/221: $4\page_addr_d[11:0]
   162/221: $12\byte_cnt_d[7:0]
   163/221: $2\spi_rd_ready[0:0]
   164/221: $2\in_valid[0:0]
   165/221: $2\in_data[7:0]
   166/221: $3\spi_en[0:0]
   167/221: $9\state_d[4:0]
   168/221: $15\byte_cnt_d[7:0]
   169/221: $8\state_d[4:0]
   170/221: $3\spi_wr_data[7:0]
   171/221: $3\page_addr_d[3:0]
   172/221: $10\byte_cnt_d[7:0]
   173/221: $7\state_d[4:0]
   174/221: $9\byte_cnt_d[7:0]
   175/221: $7\in_en_d[0:0]
   176/221: $11\byte_cnt_d[7:0]
   177/221: $6\state_d[4:0]
   178/221: $7\byte_cnt_d[7:0]
   179/221: $5\state_d[4:0]
   180/221: $6\byte_cnt_d[7:0]
   181/221: $4\state_d[4:0]
   182/221: $2\page_addr_d[11:0] [11:4]
   183/221: $2\page_addr_d[11:0] [3:0]
   184/221: $5\byte_cnt_d[7:0]
   185/221: $4\byte_cnt_d[7:0]
   186/221: $3\byte_cnt_d[7:0]
   187/221: $2\byte_cnt_d[7:0]
   188/221: $2\spi_wr_valid[0:0]
   189/221: $2\spi_wr_data[7:0]
   190/221: $2\spi_en[0:0]
   191/221: $2\wait_cnt_d[15:0]
   192/221: $3\wait_cnt_d[15:0]
   193/221: $3\state_d[4:0]
   194/221: $3\in_en_d[0:0]
   195/221: $3\out_en_d[0:0]
   196/221: $2\in_en_d[0:0]
   197/221: $2\out_en_d[0:0]
   198/221: $2\state_d[4:0]
   199/221: $1\wait_cnt_d[15:0]
   200/221: $1\byte_cnt_d[7:0]
   201/221: $1\in_en_d[0:0]
   202/221: $1\out_en_d[0:0]
   203/221: $1\state_d[4:0]
   204/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.i[3:0]$3475
   205/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.crc[15:0]$3474
   206/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.data[7:0]$3473
   207/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3472
   208/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.i[3:0]$3471
   209/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.crc[15:0]$3470
   210/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.data[7:0]$3469
   211/221: $1\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3468
   212/221: $1\out_ready[0:0]
   213/221: $1\spi_rd_ready[0:0]
   214/221: $1\spi_wr_valid[0:0]
   215/221: $1\spi_wr_data[7:0]
   216/221: $1\spi_en[0:0]
   217/221: $8\byte_cnt_d[7:0]
   218/221: $1\last_byte_d[7:0]
   219/221: $1\in_valid[0:0]
   220/221: $1\in_data[7:0]
   221/221: $1\crc16_d[15:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
     1/8: $0\in_en_q[0:0]
     2/8: $0\out_en_q[0:0]
     3/8: $0\last_byte_q[7:0]
     4/8: $0\crc16_q[15:0]
     5/8: $0\wait_cnt_q[15:0]
     6/8: $0\page_addr_q[11:0]
     7/8: $0\byte_cnt_q[7:0]
     8/8: $0\state_q[4:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
     1/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [7]
     2/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [6]
     3/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [5]
     4/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [4]
     5/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [3]
     6/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [2]
     7/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [1]
     8/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$3017 [0]
     9/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [7]
    10/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [4]
    11/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [3]
    12/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [2]
    13/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [1]
    14/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3376
    18/342: $8\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3372
    19/342: $7\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3368
    20/342: $6\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3364
    21/342: $5\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3360
    22/342: $4\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3356
    23/342: $3\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3352
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:610$2776[15:0]$3338
    28/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:610$2775[15:0]$3337
    29/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:610$2777[3:0]$3339
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3285
    59/342: $8\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3281
    60/342: $7\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3277
    61/342: $6\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3273
    62/342: $5\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3269
    63/342: $4\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3265
    64/342: $3\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3261
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$3246
    68/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$3245
    69/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$3247
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$3243
    72/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$3242
    73/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$3241
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:533$2766[15:0]$3223
    79/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765[15:0]$3222
    80/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767[3:0]$3224
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$3213
    83/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$3212
    84/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$3211
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767[3:0]$3210
    89/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:533$2766[15:0]$3209
    90/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765[15:0]$3208
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3205
    94/342: $10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201
    95/342: $9\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3197
    96/342: $8\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3193
    97/342: $7\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3189
    98/342: $6\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3185
    99/342: $5\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3181
   100/342: $4\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3177
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$3174
   103/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$3173
   104/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$3172
   105/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767[3:0]$3171
   106/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:533$2766[15:0]$3170
   107/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765[15:0]$3169
   108/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2764.i[31:0]$3168
   109/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2764.crc[15:0]$3167
   110/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2764.data[7:0]$3166
   111/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3165
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3158
   119/342: $8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154
   120/342: $7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150
   121/342: $6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146
   122/342: $5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142
   123/342: $4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138
   124/342: $3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123
   156/342: $13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119
   157/342: $12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115
   158/342: $11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111
   159/342: $10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107
   160/342: $9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103
   161/342: $8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099
   162/342: $7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095
   163/342: $6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091
   164/342: $5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087
   165/342: $4\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3083
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.i[31:0]$3080
   175/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$3078 [3]
   176/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$3078 [2]
   177/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$3078 [1]
   178/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$3078 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.data[4:0]$3079
   181/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2761.i[31:0]$3077
   182/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3075
   183/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2761.data[10:0]$3076
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [5]
   186/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$3078 [4]
   187/342: $10\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3289
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$3055
   193/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$3054
   194/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$3056
   195/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$3047
   196/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$3046
   197/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$3045
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$3029
   206/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$3028
   207/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$3027
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$3026
   211/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$3025
   212/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$3024
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.i[31:0]$3019
   221/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2780.data[7:0]$3018
   222/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$3014 [6]
   223/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.i[31:0]$3016
   224/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2779.data[7:0]$3015
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2778.i[31:0]$3013
   227/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2778.crc[15:0]$3012
   228/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2778.data[7:0]$3011
   229/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3010
   230/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:610$2777[3:0]$3009
   231/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:610$2776[15:0]$3008
   232/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:610$2775[15:0]$3007
   233/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:601$2774[3:0]$3006
   234/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:601$2773[15:0]$3005
   235/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:601$2772[15:0]$3004
   236/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2771.i[31:0]$3003
   237/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2771.crc[15:0]$3002
   238/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2771.data[7:0]$3001
   239/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$3000
   240/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$2999
   241/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$2998
   242/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$2997
   243/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767[3:0]$2996
   244/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:533$2766[15:0]$2995
   245/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765[15:0]$2994
   246/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2764.i[31:0]$2993
   247/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2764.crc[15:0]$2992
   248/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2764.data[7:0]$2991
   249/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$2990
   250/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2763.i[31:0]$2989
   251/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2763.crc[15:0]$2988
   252/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2763.data[7:0]$2987
   253/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$2986
   254/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2762.i[31:0]$2985
   255/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2762.data[4:0]$2984
   256/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$2983
   257/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2761.i[31:0]$2982
   258/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2761.data[10:0]$2981
   259/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$2980
   260/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$2979
   261/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$2978
   262/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$2977
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162
   274/342: $10\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$3380
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2780.i[31:0]$2976
   284/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2780.data[7:0]$2975
   285/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2780.$result[7:0]$2974
   286/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2779.i[31:0]$2973
   287/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2779.data[7:0]$2972
   288/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2779.$result[7:0]$2971
   289/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2778.i[31:0]$2970
   290/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2778.crc[15:0]$2969
   291/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2778.data[7:0]$2968
   292/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2778.$result[15:0]$2967
   293/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:610$2777[3:0]$2966
   294/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:610$2776[15:0]$2965
   295/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:610$2775[15:0]$2964
   296/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:601$2774[3:0]$2963
   297/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:601$2773[15:0]$2962
   298/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:601$2772[15:0]$2961
   299/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2771.i[31:0]$2960
   300/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2771.crc[15:0]$2959
   301/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2771.data[7:0]$2958
   302/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2771.$result[15:0]$2957
   303/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770[3:0]$2956
   304/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:545$2769[15:0]$2955
   305/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768[15:0]$2954
   306/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767[3:0]$2953
   307/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:533$2766[15:0]$2952
   308/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765[15:0]$2951
   309/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2764.i[31:0]$2950
   310/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2764.crc[15:0]$2949
   311/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2764.data[7:0]$2948
   312/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$2947
   313/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2763.i[31:0]$2946
   314/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2763.crc[15:0]$2945
   315/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2763.data[7:0]$2944
   316/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$2943
   317/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2762.i[31:0]$2942
   318/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2762.data[4:0]$2941
   319/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2762.$result[4:0]$2940
   320/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2761.i[31:0]$2939
   321/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2761.data[10:0]$2938
   322/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$2937
   323/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760[3:0]$2936
   324/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:461$2759[15:0]$2935
   325/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758[15:0]$2934
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
     1/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [1]
     2/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [0]
     3/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [7:0]
     4/5: $0\genblk1.u_lte12mhz_async_data.app_in_first_q[0:0]
     5/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [15:8]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
     1/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [1]
     2/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [0]
     3/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [0]
     4/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [0]
     5/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$4125[71:0]$4179
     6/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$4124[71:0]$4178
     7/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$4126[31:0]$4180
     8/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$4129[31:0]$4183
     9/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$4128[71:0]$4182
    10/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$4127[71:0]$4181
    11/34: $2$lookahead\in_fifo_q$4145[71:0]$4176
    12/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$4129[31:0]$4175
    13/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$4128[71:0]$4174
    14/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$4127[71:0]$4173
    15/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$4126[31:0]$4172
    16/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$4125[71:0]$4171
    17/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$4124[71:0]$4170
    18/34: $1$lookahead\in_fifo_q$4145[71:0]$4161
    19/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$4129[31:0]$4160
    20/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$4128[71:0]$4159
    21/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$4127[71:0]$4158
    22/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$4126[31:0]$4157
    23/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$4125[71:0]$4156
    24/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$4124[71:0]$4155
    25/34: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
    26/34: $0\genblk1.u_lte12mhz_async_data.app_in_ready_q[0:0]
    27/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_qq[1:0]
    28/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [1]
    29/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qqq[0:0]
    30/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qq[0:0]
    31/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [1]
    32/34: $3$lookahead\in_fifo_q$4145[71:0]$4184
    33/34: $0\in_last_qq[3:0]
    34/34: $0\in_last_q[3:0]
Creating decoders for process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$4117'.
     1/1: $0\genblk1.u_lte12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
     1/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [1]
     2/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [0]
     3/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [7:0]
     4/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qq[0:0]
     5/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [15:8]
     6/7: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
     7/7: $0\out_first_q[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
     1/11: $2$lookahead\out_fifo_q$4060[71:0]$4074
     2/11: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$4053[71:0]$4072
     3/11: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$4052[71:0]$4071
     4/11: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$4054[31:0]$4073
     5/11: $1$lookahead\out_fifo_q$4060[71:0]$4070
     6/11: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$4054[31:0]$4069
     7/11: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$4053[71:0]$4068
     8/11: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$4052[71:0]$4067
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

17.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_data' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_zlp' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_valid' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\out_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3734' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3735' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3736' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3737' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3738' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3739' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$2228'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\flash_out_en' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\flash_in_en' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\flash_in_ready' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\flash_out_valid' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\flash_clear_status' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\start_block_addr' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\end_block_addr' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:419$1544.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:419$1544.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:419$1544.crc' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:419$1544.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:431$1545.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:431$1545.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:431$1545.crc' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:431$1545.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:449$1546.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:449$1546.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:449$1546.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:461$1547.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:461$1547.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:461$1547.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:473$1548.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:473$1548.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:473$1548.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:485$1549.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:485$1549.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:485$1549.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:568$1558.$result' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:568$1558.data' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:568$1558.crc' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:568$1558.i' from process `\app.$proc$../hdl/demo/app.v:215$1581'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_in_data' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_in_valid' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\sie2i_out_nak' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
No latch inferred for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\u_mux.j' from process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_en_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_en_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\spi_en' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\spi_wr_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\spi_wr_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\spi_rd_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_addr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_rdaddr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:461$2758' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:461$2759' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:461$2760' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2761.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2761.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2761.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2762.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2762.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2762.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2763.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2763.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2763.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2763.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2764.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2764.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2764.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2764.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:533$2765' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:533$2766' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:533$2767' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:545$2768' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:545$2769' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:545$2770' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2771.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2771.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2771.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2771.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:601$2772' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:601$2773' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:601$2774' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:610$2775' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:610$2776' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:610$2777' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2778.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2778.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2778.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2778.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2779.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2779.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2779.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2780.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2780.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2780.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_d' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_dd' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
No latch inferred for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_nak_d' from process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.

17.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23224' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23225' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23226' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23227' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23228' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23229' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23230' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23231' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23232' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23233' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23234' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23235' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
  created $adff cell `$procdff$23236' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3744'.
  created $adff cell `$procdff$23237' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3711'.
  created $adff cell `$procdff$23238' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23239' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23240' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23241' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23242' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23243' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
  created $adff cell `$procdff$23244' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
  created $adff cell `$procdff$23245' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
  created $adff cell `$procdff$23246' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
  created $adff cell `$procdff$23247' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
  created $adff cell `$procdff$23248' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
  created $adff cell `$procdff$23249' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
  created $adff cell `$procdff$23250' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
  created $adff cell `$procdff$23251' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
  created $adff cell `$procdff$23252' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
  created $adff cell `$procdff$23253' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
  created $adff cell `$procdff$23254' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
  created $adff cell `$procdff$23255' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$2238'.
  created $adff cell `$procdff$23256' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$2226'.
  created $adff cell `$procdff$23257' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$2226'.
  created $adff cell `$procdff$23258' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084'.
  created $adff cell `$procdff$23259' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2077'.
  created $dff cell `$procdff$23260' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073'.
  created $adff cell `$procdff$23261' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2066'.
  created $dff cell `$procdff$23262' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2063'.
  created $adff cell `$procdff$23263' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2060'.
  created $dff cell `$procdff$23264' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2057'.
  created $adff cell `$procdff$23265' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2054'.
  created $dff cell `$procdff$23266' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2052'.
  created $dff cell `$procdff$23267' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2050'.
  created $dff cell `$procdff$23268' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046'.
  created $adff cell `$procdff$23269' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2039'.
  created $dff cell `$procdff$23270' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035'.
  created $adff cell `$procdff$23271' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2028'.
  created $dff cell `$procdff$23272' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2025'.
  created $adff cell `$procdff$23273' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2022'.
  created $dff cell `$procdff$23274' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2019'.
  created $adff cell `$procdff$23275' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2016'.
  created $dff cell `$procdff$23276' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2014'.
  created $dff cell `$procdff$23277' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2012'.
  created $dff cell `$procdff$23278' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23279' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23280' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23281' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23282' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23283' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23284' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23285' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23286' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23287' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23288' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:154$1572'.
  created $adff cell `$procdff$23289' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:90$1564'.
  created $adff cell `$procdff$23290' with positive edge clock and negative level reset.
Creating register for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\clk_cnt_q' using process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3684'.
  created $adff cell `$procdff$23291' with positive edge clock and negative level reset.
Creating register for signal `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.\rstn_sq' using process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3680'.
  created $adff cell `$procdff$23292' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3674'.
  created $dff cell `$procdff$23293' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3670'.
  created $dff cell `$procdff$23294' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3645'.
  created $dff cell `$procdff$23295' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3638'.
  created $dff cell `$procdff$23296' with positive edge clock.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23297' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23298' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23299' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23300' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23301' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23302' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_en_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23303' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_en_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
  created $adff cell `$procdff$23304' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23305' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23306' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23307' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23308' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23309' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
  created $adff cell `$procdff$23310' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
  created $adff cell `$procdff$23311' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23312' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23313' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23314' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23315' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23316' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23317' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23318' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23319' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23320' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23321' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $adff cell `$procdff$23322' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
  created $dff cell `$procdff$23325' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
  created $adff cell `$procdff$23326' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
  created $adff cell `$procdff$23327' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
  created $adff cell `$procdff$23328' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
  created $adff cell `$procdff$23329' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
  created $adff cell `$procdff$23330' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_data_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
  created $adff cell `$procdff$23331' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
  created $adff cell `$procdff$23332' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
  created $adff cell `$procdff$23333' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_last_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23334' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_last_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23335' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_fifo_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23336' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23337' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23338' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qqq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23339' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23340' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qqq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23341' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23342' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23343' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_ready_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23344' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$4124' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23345' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$4125' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23346' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$4126' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23347' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$4127' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23348' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$4128' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23349' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$4129' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23350' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$lookahead\in_fifo_q$4145' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
  created $adff cell `$procdff$23351' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_first_q' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
  created $adff cell `$procdff$23352' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.\in_first_qq' using process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
  created $adff cell `$procdff$23353' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_consumed_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$4117'.
  created $adff cell `$procdff$23354' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_first_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
  created $adff cell `$procdff$23355' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_data_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
  created $adff cell `$procdff$23356' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
  created $adff cell `$procdff$23357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
  created $adff cell `$procdff$23358' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
  created $adff cell `$procdff$23359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_fifo_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_last_qq' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23362' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.\out_nak_q' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23363' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$4052' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23364' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$4053' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23365' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$4054' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23366' with positive edge clock and negative level reset.
Creating register for signal `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$lookahead\out_fifo_q$4060' using process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
  created $adff cell `$procdff$23367' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$23368' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$23369' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$23370' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$23371' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$23372' with positive edge clock and negative level reset.

17.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

17.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 83 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3790'.
Found and cleaned up 6 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3751'.
Found and cleaned up 3 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3744'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3744'.
Removing empty process `$paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3711'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$2299'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$2271'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$2269'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$2257'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$2252'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$2247'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$2238'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$2238'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$2228'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$2228'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$2226'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2087'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$2084'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2083'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2077'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$2077'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2076'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$2073'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2072'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2066'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$2066'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2065'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$2063'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2062'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2060'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$2060'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2059'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$2057'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2056'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2054'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$2054'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2053'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2052'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$2052'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2051'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$2050'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2049'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$2046'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2045'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2039'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$2039'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2038'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$2035'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2034'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2028'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$2028'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2027'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$2025'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2024'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2022'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$2022'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2021'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$2019'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2018'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2016'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$2016'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2015'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2014'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$2014'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$2013'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$2012'.
Found and cleaned up 80 empty switches in `\app.$proc$../hdl/demo/app.v:215$1581'.
Removing empty process `app.$proc$../hdl/demo/app.v:215$1581'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:154$1572'.
Removing empty process `app.$proc$../hdl/demo/app.v:154$1572'.
Removing empty process `app.$proc$../hdl/demo/app.v:90$1564'.
Found and cleaned up 1 empty switch in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3688'.
Found and cleaned up 1 empty switch in `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3684'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3684'.
Removing empty process `$paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3680'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3674'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3674'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3670'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3670'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3645'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3645'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3638'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3638'.
Found and cleaned up 84 empty switches in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:211$3457'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:153$3417'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$3400'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$3393'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2889'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2819'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2794'.
Found and cleaned up 4 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$4218'.
Found and cleaned up 12 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$4146'.
Found and cleaned up 5 empty switches in `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
Removing empty process `$paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$4134'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$4117'.
Found and cleaned up 9 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$4096'.
Found and cleaned up 5 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$4086'.
Found and cleaned up 2 empty switches in `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
Removing empty process `$paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$4061'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Cleaned up 502 empty switches.

17.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
<suppressed ~142 debug messages>
Optimizing module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~127 debug messages>
Optimizing module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
<suppressed ~136 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
<suppressed ~25 debug messages>
Optimizing module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
<suppressed ~19 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

17.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Deleting now unused module $paramod$2d1e6c19f153262f5107b0dc428674599f8d470c\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$da2f35abbe1ace225bc706394ceb207f0d848f21\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$f0e24ed6b150779b7b7842e71b7747058963c01b\in_fifo.
Deleting now unused module $paramod$774dab0a10d50309fda777e25a28854adf9718e3\out_fifo.
Deleting now unused module phy_tx.
<suppressed ~18 debug messages>

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~120 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1483 unused cells and 5962 unused wires.
<suppressed ~1526 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~7257 debug messages>
Removed a total of 2419 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$8808: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$8940: \u_app.mem_valid_q -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.$procmux$12460.
    dead port 2/2 on $mux $flatten\u_app.$procmux$12462.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9706.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9708.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9720.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9776.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9778.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10072.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9794.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10587.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9808.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10074.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16598.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10704.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11306.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9935.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9948.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9961.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9974.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16626.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$17095.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$17098.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$17101.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$17101.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$17101.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$17105.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17179.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17181.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17183.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17190.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17192.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17194.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17201.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17203.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17205.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17211.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17213.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17219.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17221.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10726.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17227.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17229.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17235.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17237.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17242.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17247.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17252.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17257.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17262.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17271.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17273.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17275.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17277.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17286.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17288.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17290.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17292.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17300.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17302.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17304.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17312.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17314.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17316.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17324.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17326.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17328.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17335.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17337.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17344.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17346.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17353.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17355.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17362.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17364.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17371.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17373.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11329.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17379.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17385.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17391.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17397.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17403.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17409.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17416.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17423.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17430.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11346.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11368.
    dead port 2/2 on $mux $flatten\u_app.$procmux$12513.
    dead port 2/2 on $mux $flatten\u_app.$procmux$12515.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11389.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11409.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11424.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11455.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11283.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22809.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10057.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11234.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10610.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11476.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16657.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10748.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11478.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16686.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16688.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12705.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12712.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16717.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16719.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12719.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11258.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10684.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4248.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4336.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12733.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4344.
    dead port 1/2 on $mux $flatten\u_app.$procmux$11536.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4393.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12739.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4400.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4408.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4449.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4474.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4494.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4509.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12773.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12775.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12777.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4526.
    dead port 1/2 on $mux $flatten\u_app.$procmux$11561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4553.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4565.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4574.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4583.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4592.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4623.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4642.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4658.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4671.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4684.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4704.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4706.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4710.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4749.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4753.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4770.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4772.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4776.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4794.
    dead port 1/2 on $mux $flatten\u_app.$procmux$11586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4800.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4819.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4825.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11590.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4842.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4846.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12914.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4866.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4880.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4903.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4907.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4923.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4970.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4997.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5027.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5049.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5085.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5091.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5109.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5113.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5132.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5156.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5160.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5180.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13135.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5182.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5209.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13152.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13152.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13152.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13152.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5241.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13158.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13171.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13171.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13171.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13171.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13171.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5261.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5265.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5281.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5287.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5306.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13190.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13190.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13190.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13190.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5328.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5330.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5355.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5380.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16803.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5382.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5408.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5410.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5443.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11779.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11798.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5464.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5485.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5511.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5536.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5560.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5599.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5650.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5678.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5707.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5709.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5713.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13316.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13316.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13316.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13316.
    dead port 2/2 on $mux $flatten\u_app.$procmux$12635.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5760.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5766.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5789.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5813.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5835.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5860.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5866.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5891.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5911.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5913.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5917.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5969.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5971.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5975.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6025.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6054.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6084.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6086.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6090.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8380.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8382.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6117.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6213.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6276.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6309.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13515.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13515.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13515.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13515.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6335.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6414.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6451.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13538.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13540.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6735.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6745.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6785.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6795.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6825.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6835.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6855.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13759.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13761.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13908.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13923.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10856.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13938.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13953.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13968.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13983.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10632.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13998.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10221.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14013.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14028.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8465.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14042.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14042.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14042.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8467.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10858.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8473.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14047.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8475.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14064.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14064.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14064.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8481.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14068.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8483.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14086.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8489.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8491.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10634.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10876.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14104.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8530.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8532.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8534.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14122.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8541.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8543.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8545.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14140.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10878.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9484.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14156.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14173.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14175.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14177.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9486.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8553.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14194.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10235.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14211.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8559.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8561.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14245.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8566.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14262.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10896.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14279.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14279.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14279.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8571.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14283.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14301.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8576.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14303.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10898.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14326.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14328.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14330.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14332.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14354.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9497.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14356.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14358.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8581.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14380.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14382.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14384.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11260.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14406.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14408.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14410.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14431.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14433.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8606.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14454.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14456.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14477.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14479.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9541.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14499.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8611.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14519.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14539.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14557.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10917.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14579.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14579.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14579.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14579.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14579.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10249.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10263.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14585.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14607.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14607.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14607.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14607.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14607.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10919.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10326.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10938.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14613.
    dead port 1/2 on $mux $flatten\u_app.$procmux$10329.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10331.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14638.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8635.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8638.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8640.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14663.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8647.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8649.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8656.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8658.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14688.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10347.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8665.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8667.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10657.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10659.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14713.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17583.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14734.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17595.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14757.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14757.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14757.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14757.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8679.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17683.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17752.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14785.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14785.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14785.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$14785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17763.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17819.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17840.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17903.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17921.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17957.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17975.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18011.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18047.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18092.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18122.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18134.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18158.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18182.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18185.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18198.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10958.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18428.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18508.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18548.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18551.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$14975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18750.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18835.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18838.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15023.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8724.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18985.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$18988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19139.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19153.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19207.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15070.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8742.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15093.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15095.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15097.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19324.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19376.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19407.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19435.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19489.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19519.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19572.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19597.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19647.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19672.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19716.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19804.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19867.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19886.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19924.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19981.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$19998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20003.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15235.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8782.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15261.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8789.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20225.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20257.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20321.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20451.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8810.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20578.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$20595.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$20595.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$20595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20624.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20655.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20852.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15361.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15361.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15361.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15361.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20856.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20876.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20929.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20933.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20959.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20962.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$20985.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21087.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21159.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21177.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21255.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15463.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15487.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21271.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21319.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21740.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21749.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15542.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15544.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21759.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15571.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15573.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15575.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21769.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15601.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21788.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21799.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21818.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21839.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21850.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21853.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15684.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21904.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15734.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21933.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$21936.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8867.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15784.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10479.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15809.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15834.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8876.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15859.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8878.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15884.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15886.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15913.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15913.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15913.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15913.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$15913.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8886.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8894.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10497.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15919.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8902.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8910.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7361.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7427.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7447.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$15979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7533.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7553.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7590.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7607.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7678.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7698.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7755.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7806.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7848.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7862.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7876.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7887.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7920.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16126.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16126.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16126.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16126.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7931.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8012.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8024.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8036.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16160.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16163.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16166.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16166.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16166.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8087.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8095.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8103.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8112.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16201.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16201.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8169.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8189.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8212.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9085.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16233.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16236.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16236.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9087.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16240.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9096.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16268.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16268.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8302.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9132.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16272.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16300.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16300.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$16300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22858.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22866.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22890.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22902.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22941.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22950.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22976.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23001.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23037.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23047.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23067.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23087.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23098.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23120.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23131.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23134.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16423.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23142.
    dead port 2/2 on $mux $flatten\u_app.$procmux$11232.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23150.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9277.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9279.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23158.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23166.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10682.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23174.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9329.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$16571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23194.
Removed 1705 multiplexer ports.
<suppressed ~335 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6905: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23376 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23378 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16812: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $auto$opt_reduce.cc:134:opt_pmux$23380 $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$13159_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6921: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23382 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6929: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23384 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6937: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $auto$opt_reduce.cc:134:opt_pmux$23386 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6945: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23388 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12436: { $flatten\u_app.$procmux$10828_CMP $auto$opt_reduce.cc:134:opt_pmux$23390 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6953: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23392 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14100: $auto$opt_reduce.cc:134:opt_pmux$23394
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6961: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23396 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14118: $auto$opt_reduce.cc:134:opt_pmux$23398
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12534: { $flatten\u_app.$procmux$10838_CMP $auto$opt_reduce.cc:134:opt_pmux$23400 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6969: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23402 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14136: $auto$opt_reduce.cc:134:opt_pmux$23404
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6985: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23406 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6993: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23408 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16822: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$12686_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$13159_CMP $flatten\u_app.\u_flash_spi.$procmux$12929_CMP $flatten\u_app.\u_flash_spi.$procmux$12674_CMP $flatten\u_app.\u_flash_spi.$procmux$16824_CTRL $auto$opt_reduce.cc:134:opt_pmux$23410 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7001: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23412 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7009: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23414 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7017: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23416 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7025: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $auto$opt_reduce.cc:134:opt_pmux$23418 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7033: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23420 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7041: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $auto$opt_reduce.cc:134:opt_pmux$23422 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12300: { $auto$opt_reduce.cc:134:opt_pmux$23426 $auto$opt_reduce.cc:134:opt_pmux$23424 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8613: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23428 $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11299: { $flatten\u_app.$procmux$11259_CTRL $flatten\u_app.$procmux$10564_CMP $flatten\u_app.$procmux$11133_CMP $flatten\u_app.$procmux$10520_CMP $auto$opt_reduce.cc:134:opt_pmux$23430 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9543: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $auto$opt_reduce.cc:134:opt_pmux$23432 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14657: $auto$opt_reduce.cc:134:opt_pmux$23434
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12317: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $auto$opt_reduce.cc:134:opt_pmux$23436 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14682: $auto$opt_reduce.cc:134:opt_pmux$23438
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14707: $auto$opt_reduce.cc:134:opt_pmux$23440
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9331: { $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23442 $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12551: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23446 $auto$opt_reduce.cc:134:opt_pmux$23444 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8699: { $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23448 $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17015: { $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $auto$opt_reduce.cc:134:opt_pmux$23450 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17023: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $auto$opt_reduce.cc:134:opt_pmux$23452 $flatten\u_app.\u_flash_spi.$procmux$16824_CTRL }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$18193: $auto$opt_reduce.cc:134:opt_pmux$23454
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12334: { $auto$opt_reduce.cc:134:opt_pmux$23456 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$14996: $auto$opt_reduce.cc:134:opt_pmux$23458
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15043: $auto$opt_reduce.cc:134:opt_pmux$23460
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11324: $auto$opt_reduce.cc:134:opt_pmux$23462
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17053: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $auto$opt_reduce.cc:134:opt_pmux$23464 $flatten\u_app.\u_flash_spi.$procmux$16824_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12481: { $flatten\u_app.$procmux$10837_CMP $auto$opt_reduce.cc:134:opt_pmux$23466 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17437: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $auto$opt_reduce.cc:134:opt_pmux$23468 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17447: { $auto$opt_reduce.cc:134:opt_pmux$23470 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17184_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10739: $auto$opt_reduce.cc:134:opt_pmux$23472
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17452: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17417_CMP $auto$opt_reduce.cc:134:opt_pmux$23474 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12568: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23476 $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12464: { $flatten\u_app.$procmux$10838_CMP $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $auto$opt_reduce.cc:134:opt_pmux$23478 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17457: { $auto$opt_reduce.cc:134:opt_pmux$23480 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17184_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10990: $auto$opt_reduce.cc:134:opt_pmux$23482
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12517: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23484 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17467: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17436_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $auto$opt_reduce.cc:134:opt_pmux$23486 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15230: $auto$opt_reduce.cc:134:opt_pmux$23488
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15282: $auto$opt_reduce.cc:134:opt_pmux$23490
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12351: { $flatten\u_app.$procmux$10332_CMP $auto$opt_reduce.cc:134:opt_pmux$23492 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15308: $auto$opt_reduce.cc:134:opt_pmux$23494
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$20520: $auto$opt_reduce.cc:134:opt_pmux$23496
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15334: $auto$opt_reduce.cc:134:opt_pmux$23498
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8819: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $auto$opt_reduce.cc:134:opt_pmux$23500 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12585: { $flatten\u_app.$procmux$10839_CMP $auto$opt_reduce.cc:134:opt_pmux$23506 $auto$opt_reduce.cc:134:opt_pmux$23504 $flatten\u_app.$procmux$10332_CMP $auto$opt_reduce.cc:134:opt_pmux$23502 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13222: $auto$opt_reduce.cc:134:opt_pmux$23508
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11029: { $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10058_CMP $auto$opt_reduce.cc:134:opt_pmux$23510 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13238: $auto$opt_reduce.cc:134:opt_pmux$23512
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12368: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10332_CMP $auto$opt_reduce.cc:134:opt_pmux$23514 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12602: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10832_CMP $flatten\u_app.$procmux$10831_CMP $flatten\u_app.$procmux$10830_CMP $flatten\u_app.$procmux$10829_CMP $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10332_CMP $auto$opt_reduce.cc:134:opt_pmux$23516 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$21752: { $flatten\u_usb_cdc.\u_sie.$procmux$17799_CMP $auto$opt_reduce.cc:134:opt_pmux$23518 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16653: $auto$opt_reduce.cc:134:opt_pmux$23520
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13254: $auto$opt_reduce.cc:134:opt_pmux$23522
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10824: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10828_CMP $flatten\u_app.$procmux$10827_CMP $auto$opt_reduce.cc:134:opt_pmux$23524 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$21858: { $flatten\u_usb_cdc.\u_sie.$procmux$18195_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2802_Y $auto$opt_reduce.cc:134:opt_pmux$23526 $flatten\u_usb_cdc.\u_sie.$procmux$17604_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13270: $auto$opt_reduce.cc:134:opt_pmux$23528
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15973: $auto$opt_reduce.cc:134:opt_pmux$23530
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16003: $auto$opt_reduce.cc:134:opt_pmux$23532
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16033: $auto$opt_reduce.cc:134:opt_pmux$23534
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8952: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $auto$opt_reduce.cc:134:opt_pmux$23536 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13455: $auto$opt_reduce.cc:134:opt_pmux$23538
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12385: { $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23540 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13484: $auto$opt_reduce.cc:134:opt_pmux$23542
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8218: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8213_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8201_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y $auto$opt_reduce.cc:134:opt_pmux$23544 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8236: $auto$opt_reduce.cc:134:opt_pmux$23546
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8244: { $auto$opt_reduce.cc:134:opt_pmux$23548 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12402: { $flatten\u_app.$procmux$10839_CMP $auto$opt_reduce.cc:134:opt_pmux$23550 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9134: { $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10058_CMP $auto$opt_reduce.cc:134:opt_pmux$23552 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16329: $auto$opt_reduce.cc:134:opt_pmux$23554
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12283: $auto$opt_reduce.cc:134:opt_pmux$23556
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16358: $auto$opt_reduce.cc:134:opt_pmux$23558
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23136: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP $auto$opt_reduce.cc:134:opt_pmux$23560 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12419: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10827_CMP $auto$opt_reduce.cc:134:opt_pmux$23562 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23176: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP $auto$opt_reduce.cc:134:opt_pmux$23564 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23375: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23377: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23381: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23383: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23385: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23387: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23391: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23395: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23401: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23405: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23407: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23411: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23413: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23415: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23417: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23419: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23421: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23461: { $flatten\u_app.$procmux$10348_CMP $flatten\u_app.$procmux$10400_CMP $flatten\u_app.$procmux$10438_CMP $flatten\u_app.$procmux$10478_CMP $flatten\u_app.$procmux$10520_CMP $flatten\u_app.$procmux$10564_CMP $flatten\u_app.$procmux$10633_CMP $flatten\u_app.$procmux$10658_CMP $flatten\u_app.$procmux$11133_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23481: { $flatten\u_app.$procmux$10348_CMP $flatten\u_app.$procmux$10400_CMP $flatten\u_app.$procmux$10438_CMP $flatten\u_app.$procmux$10478_CMP $flatten\u_app.$procmux$10520_CMP $flatten\u_app.$procmux$10564_CMP $flatten\u_app.$procmux$10633_CMP $flatten\u_app.$procmux$10658_CMP }
  Optimizing cells in module \demo.
Performed a total of 114 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~513 debug messages>
Removed a total of 171 cells.

17.10.6. Executing OPT_DFF pass (perform DFF optimizations).

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4139 unused wires.
<suppressed ~1 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~350 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10697: $auto$opt_reduce.cc:134:opt_pmux$23566
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10717: { $flatten\u_app.$procmux$10658_CMP $flatten\u_app.$procmux$10633_CMP $auto$opt_reduce.cc:134:opt_pmux$23568 $flatten\u_app.$procmux$10478_CMP $flatten\u_app.$procmux$10438_CMP $flatten\u_app.$procmux$10400_CMP $flatten\u_app.$procmux$10348_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10824: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23570 $auto$opt_reduce.cc:134:opt_pmux$23524 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10972: $auto$opt_reduce.cc:134:opt_pmux$23572
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11299: { $flatten\u_app.$procmux$11133_CMP $auto$opt_reduce.cc:134:opt_pmux$23574 $auto$opt_reduce.cc:134:opt_pmux$23430 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11858: { $flatten\u_app.$procmux$10840_CMP $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10838_CMP $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $flatten\u_app.$procmux$10832_CMP $flatten\u_app.$procmux$10831_CMP $flatten\u_app.$procmux$10830_CMP $flatten\u_app.$procmux$10829_CMP $auto$opt_reduce.cc:134:opt_pmux$23576 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12464: { $flatten\u_app.$procmux$10838_CMP $auto$opt_reduce.cc:134:opt_pmux$23578 $auto$opt_reduce.cc:134:opt_pmux$23478 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12551: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $auto$opt_reduce.cc:134:opt_pmux$23580 $auto$opt_reduce.cc:134:opt_pmux$23446 $auto$opt_reduce.cc:134:opt_pmux$23444 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12568: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23476 $auto$opt_reduce.cc:134:opt_pmux$23582 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8613: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23428 $auto$opt_reduce.cc:134:opt_pmux$23584 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8699: { $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23448 $auto$opt_reduce.cc:134:opt_pmux$23586 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8819: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23588 $auto$opt_reduce.cc:134:opt_pmux$23500 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9331: { $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23442 $auto$opt_reduce.cc:134:opt_pmux$23590 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9543: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23592 $auto$opt_reduce.cc:134:opt_pmux$23432 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$15204: $auto$opt_reduce.cc:134:opt_pmux$23594
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16822: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $auto$opt_reduce.cc:134:opt_pmux$23598 $flatten\u_app.\u_flash_spi.$procmux$12929_CMP $flatten\u_app.\u_flash_spi.$procmux$12674_CMP $auto$opt_reduce.cc:134:opt_pmux$23596 $auto$opt_reduce.cc:134:opt_pmux$23410 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16893: { $flatten\u_app.\u_flash_spi.$procmux$16689_CMP $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$12686_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $flatten\u_app.\u_flash_spi.$procmux$16835_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$16815_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$13159_CMP $flatten\u_app.\u_flash_spi.$procmux$12929_CMP $flatten\u_app.\u_flash_spi.$procmux$12674_CMP $flatten\u_app.\u_flash_spi.$procmux$12699_CTRL $auto$opt_reduce.cc:134:opt_pmux$23600 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17015: { $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $auto$opt_reduce.cc:134:opt_pmux$23602 $auto$opt_reduce.cc:134:opt_pmux$23450 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17023: { $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $auto$opt_reduce.cc:134:opt_pmux$23452 $auto$opt_reduce.cc:134:opt_pmux$23604 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17038: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $auto$opt_reduce.cc:134:opt_pmux$23610 $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $auto$opt_reduce.cc:134:opt_pmux$23608 $auto$opt_reduce.cc:134:opt_pmux$23606 $flatten\u_app.\u_flash_spi.$procmux$12699_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17053: { $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $auto$opt_reduce.cc:134:opt_pmux$23614 $auto$opt_reduce.cc:134:opt_pmux$23464 $auto$opt_reduce.cc:134:opt_pmux$23612 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4835: $auto$opt_reduce.cc:134:opt_pmux$23616
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5038: { $auto$opt_reduce.cc:134:opt_pmux$23620 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP $auto$opt_reduce.cc:134:opt_pmux$23618 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5253: $auto$opt_reduce.cc:134:opt_pmux$23622
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5456: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP $auto$opt_reduce.cc:134:opt_pmux$23624 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5727: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594_CMP $auto$opt_reduce.cc:134:opt_pmux$23626 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6105: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP $auto$opt_reduce.cc:134:opt_pmux$23628 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$20976: { $flatten\u_usb_cdc.\u_sie.$procmux$20598_CMP $flatten\u_usb_cdc.\u_sie.$procmux$20597_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23160: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3387_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP $auto$opt_reduce.cc:134:opt_pmux$23630 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$23176: { $auto$opt_reduce.cc:134:opt_pmux$23632 $auto$opt_reduce.cc:134:opt_pmux$23560 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23571: { $flatten\u_app.$procmux$10348_CMP $flatten\u_app.$procmux$10400_CMP $flatten\u_app.$procmux$10438_CMP $flatten\u_app.$procmux$10478_CMP $flatten\u_app.$procmux$10520_CMP $flatten\u_app.$procmux$10564_CMP $flatten\u_app.$procmux$10633_CMP $flatten\u_app.$procmux$10658_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23573: { $flatten\u_app.$procmux$10348_CMP $flatten\u_app.$procmux$10400_CMP $flatten\u_app.$procmux$10438_CMP $flatten\u_app.$procmux$10478_CMP $flatten\u_app.$procmux$10520_CMP $flatten\u_app.$procmux$10564_CMP $flatten\u_app.$procmux$10633_CMP $flatten\u_app.$procmux$10658_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23595: { $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$12699_CMP [0] $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:665$3630_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23603: { $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$12699_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:665$3630_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23611: { $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$12699_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:665$3630_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23621: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4427_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3982_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3978_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23623: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4427_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3982_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3978_Y }
  Optimizing cells in module \demo.
Performed a total of 37 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

17.10.13. Executing OPT_DFF pass (perform DFF optimizations).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 18 unused wires.
<suppressed ~2 debug messages>

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.16. Rerunning OPT passes. (Maybe there is more to do..)

17.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~350 debug messages>

17.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.10.20. Executing OPT_DFF pass (perform DFF optimizations).

17.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.23. Finished OPT passes. (There is nothing left to do.)

17.11. Executing FSM pass (extract and optimize FSM).

17.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

17.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23232
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23388
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4687_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4883_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5088_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5284_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5488_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5763_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6210_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6552_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23616
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3854_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23618
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23620
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3947_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23622
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23624
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3925_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3898_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3873_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3877_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23628
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3864_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3865_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3851_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3810_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6235_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6267_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6334_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6369_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6405_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3838_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3833_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3830_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3827_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3817_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3819_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3814_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3847_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3809_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3810_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3978_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3982_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4427_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4504_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6552_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6405_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6369_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6334_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6267_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6235_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6210_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5763_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5488_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5284_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5088_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4883_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4687_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3947_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3925_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3898_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3877_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3873_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3865_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3864_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3854_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3851_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3847_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3838_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3833_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3830_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3827_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3819_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3817_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3814_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3809_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$23388 $auto$opt_reduce.cc:134:opt_pmux$23620 $auto$opt_reduce.cc:134:opt_pmux$23624 $auto$opt_reduce.cc:134:opt_pmux$23628 $auto$opt_reduce.cc:134:opt_pmux$23616 $auto$opt_reduce.cc:134:opt_pmux$23618 $auto$opt_reduce.cc:134:opt_pmux$23622 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4504_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4427_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3982_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3978_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3810_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'0------------------------------------------------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1--------------------------------------0--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'1----------------------------------01001-0------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-0-----0000000--------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1--000001-------------00-----------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-------------1----------0-0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-------------1----------1-0100101------- ->     4'0001 16'0000000000010001
  transition:     4'0000 49'1--1----1----------------------0---0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1--1----1----------------------1---0100101------- ->     4'0010 16'0000000000010010
  transition:     4'0000 49'1---1---1-----------------------0--0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1---1---1-----------------------1--0100101------- ->     4'0011 16'0000000000010011
  transition:     4'0000 49'1----1--1---------------------0----0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1----1--1---------------------1----0100101------- ->     4'0111 16'0000000000010111
  transition:     4'0000 49'1-------1--------------1-----0-----0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1--------------1-----1-----0100101------- ->     4'1000 16'0000000000011000
  transition:     4'0000 49'1-----1-1-------------------0------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-----1-1-------------------1------0100101------- ->     4'1001 16'0000000000011001
  transition:     4'0000 49'1------11------------------0-------0100101------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1------11------------------1-------0100101------- ->     4'1010 16'0000000000011010
  transition:     4'0000 49'1-------1-----------------0--------0100111------- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'1-------1-----------------1--------0100111------- ->     4'1011 16'0000000000011011
  transition:     4'0000 49'1--------1-------------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1---------1------------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------1-----------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-----------1----------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1------------1---------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-------------1--------------------01001-1------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------0-001--1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1----------------------------------1-001--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1------------------------------------101--------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'1-------------------------------------11--------- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'0------------------------------------------------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1--------------------------------------0--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'1----------------------------------01001-0------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-0-----0000000--------------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-1-------------------------------001001-1------- ->     4'0000 16'0010000000000000
  transition:     4'1000 49'1-1-------------------------------101001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1-------1--------------------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1--------1--------------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1---------1-------------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------1-----0-----------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------1-----1-----------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-----------1-----------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1------------1-0-------------------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1------------1-1-------------------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1-------------1---------0----------01001-1------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0010000000001100
  transition:     4'1000 49'1----------------------------------0-001--1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1----------------------------------1-001--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1------------------------------------101--------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'1-------------------------------------11--------- ->     4'1000 16'0010000000001000
  transition:     4'0100 49'0------------------------------------------------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1--------------------------------------0--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'1----------------------------------01001-0------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-0-----0000000--------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000001000000
  transition:     4'0100 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1--------1-------------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1---------1------------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------1------------0----------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1-----------1-----------0----------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'1------------1---------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-------------1--------------------01001-1------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------0-001--1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1----------------------------------1-001--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1------------------------------------101--------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'1-------------------------------------11--------- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'0------------------------------------------------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1--------------------------------------0--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'1----------------------------------01001-0------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-0-----0000000--------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000100000
  transition:     4'1100 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1--------1-------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1---------1------------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------1-----------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-----------1----------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1------------1---------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------------1--------------------01001-1------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------0-001--1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1----------------------------------1-001--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1------------------------------------101--------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'1-------------------------------------11--------- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'0------------------------------------------------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1--------------------------------------0--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'1----------------------------------01001-0------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-0-----0000000--------------------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000100000000000
  transition:     4'0010 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1--------1--------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1---------1-------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1----------1------------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-----------1-----------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1------------1--0------------------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1------------1--1------------------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1-------------1---------0----------01001-1------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000100000001100
  transition:     4'0010 49'1----------------------------------0-001--1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1----------------------------------1-001--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1------------------------------------101--------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'1-------------------------------------11--------- ->     4'0010 16'0000100000000010
  transition:     4'1010 49'0------------------------------------------------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1--------------------------------------0--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'1----------------------------------01001-0------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-0-----0000000--------------------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000010000000000
  transition:     4'1010 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1--------1------------00-----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1--------1------------1------------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1--------1-------------1-----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1---------1-------------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1----------1------------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-----------1-----------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1------------1----------0----------01001-1-0----- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1------------1----------1----------01001-1-0----- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1-------------1---------0----------01001-1------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'1----------------------------------0-001--1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1----------------------------------1-001--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1------------------------------------101--------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'1-------------------------------------11--------- ->     4'1010 16'0000010000001010
  transition:     4'0001 49'0------------------------------------------------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1--------------------------------------0--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000010000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'1----------------------------------01001-0------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-0-----0000000--------------------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000100000000
  transition:     4'0001 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1--------1---------------0---------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1--------1---------------1---------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1---------1-------------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------1-------0---------------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------1-------1---------------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-----------1-----------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1------------1----------0----------01001-1-0----- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1------------1----------1----------01001-1-0----- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1-------------1---------0----------01001-1------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'1----------------------------------0-001--1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1----------------------------------1-001--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1------------------------------------101--------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'1-------------------------------------11--------- ->     4'0001 16'0000000100000001
  transition:     4'1001 49'0------------------------------------------------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1--------------------------------------0--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'1----------------------------------01001-0------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-0-----0000000--------------------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000001000000000
  transition:     4'1001 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'10-------1-------------------------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'11-------1-------------------------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1---------1-------------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1----------1------------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-----------1-----------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1------------1----------0----------01001-1-0----- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1------------1----------1----------01001-1-0----- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1-------------1---------0----------01001-1------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'1----------------------------------0-001--1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1----------------------------------1-001--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1------------------------------------101--------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'1-------------------------------------11--------- ->     4'1001 16'0000001000001001
  transition:     4'0101 49'0------------------------------------------------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1--------------------------------------0--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'1----------------------------------01001-0------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-0-----0000000--------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000010000000
  transition:     4'0101 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1--------1-------------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1---------1------------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------1------------0----------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------1------------1----------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1-----------1-----------0----------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'1------------1---------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-------------1--------------------01001-1------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------0-001--1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1----------------------------------1-001--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1------------------------------------101--------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'1-------------------------------------11--------- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'0------------------------------------------------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1--------------------------------------0--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'1----------------------------------01001-0------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-0-----0000000--------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-1-------------------------------001001-1------- ->     4'0000 16'1000000000000000
  transition:     4'0011 49'1-1-------------------------------101001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1-------1--------------------------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1--------1--------------0----------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1--------1--------------1----------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1---------1---------00-------------01001-1------- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'1---------1---------10-------------01001-1------- ->     4'0101 16'1000000000000101
  transition:     4'0011 49'1---------1----------1-------------01001-1------- ->     4'0100 16'1000000000000100
  transition:     4'0011 49'1----------1-----------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-----------1----------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1------------1---------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-------------1--------------------01001-1------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------0-001--1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1----------------------------------1-001--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1------------------------------------101--------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'1-------------------------------------11--------- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'0------------------------------------------------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1--------------------------------------0--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'1----------------------------------01001-0------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-0-----0000000--------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-1-------------------------------001001-1------- ->     4'0000 16'0000000000000000
  transition:     4'1011 49'1-1-------------------------------101001-1------- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'1-------1--------------------------01001-1------- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'1--------1-------------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1---------1------------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------1-----------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-----------1----------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1------------1---------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-------------1--------------------01001-1------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------0-001--1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1----------------------------------1-001--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1------------------------------------101--------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'1-------------------------------------11--------- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'0------------------------------------------------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1--------------------------------------0--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1----------------------------------00001--0------ -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'1----------------------------------01001-0------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-0-----0000000--------------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-1-------------------------------001001-1------- ->     4'0000 16'0100000000000000
  transition:     4'0111 49'1-1-------------------------------101001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1-------1--------------------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1--------1--------------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1--------1--------------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1---------1-------------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1---------1-------------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------1------0----------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------1------1----------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-----------1-----------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-----------1-----------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1------------1--0------------------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1------------1--1------------------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1-------------1---------0----------01001-1------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-------------1---------1----------01001-1------- ->     4'1100 16'0100000000001100
  transition:     4'0111 49'1----------------------------------0-001--1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1----------------------------------1-001--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1------------------------------------101--------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'1-------------------------------------11--------- ->     4'0111 16'0100000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23224
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$4004_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3984_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3972_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3975_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3755_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3755_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$4004_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3984_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3975_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3972_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3755_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$23313
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$21260_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$17604_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$17799_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2802_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$18195_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2800_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$18196_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2799_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$21233_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$21253_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$3336_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$3052_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$3302_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$3309_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$3207_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$3042_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$3126_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$3127_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$3128_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$3129_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$3023_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$20597_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$20598_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$3043_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2799_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2800_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2802_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17604_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17799_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$18195_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$18196_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$19205_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$21233_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$21253_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$21260_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$21757_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$20598_CMP $flatten\u_usb_cdc.\u_sie.$procmux$20597_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$3336_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$3309_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$3302_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$3207_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$3129_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$3128_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$3127_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$3126_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$3052_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$3043_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$3042_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$3023_Y $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$21757_CMP $flatten\u_usb_cdc.\u_sie.$procmux$21260_CMP $flatten\u_usb_cdc.\u_sie.$procmux$21253_CMP $flatten\u_usb_cdc.\u_sie.$procmux$21233_CMP $flatten\u_usb_cdc.\u_sie.$procmux$19205_CMP $flatten\u_usb_cdc.\u_sie.$procmux$18196_CMP $flatten\u_usb_cdc.\u_sie.$procmux$18195_CMP $flatten\u_usb_cdc.\u_sie.$procmux$17799_CMP $flatten\u_usb_cdc.\u_sie.$procmux$17604_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2802_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2800_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2799_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0001000000001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000000101001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000000101010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0000001000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0000010000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23246
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8068_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7283_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7316_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7950_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8062_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$2296_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$2276_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2250_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2249_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$2291_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$2279_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$2286_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$2289_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$2278_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$2282_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$2275_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8068_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8062_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7950_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7316_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7283_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2249_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2250_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$2275_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$2276_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$2278_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$2279_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$2282_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$2286_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$2289_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$2291_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$2296_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7283_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7316_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7950_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8062_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8068_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23250
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$23544
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8201_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8213_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$2264_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$2262_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8223_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8213_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8201_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8157_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$23544 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$2262_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$2264_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8157_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8201_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8213_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8223_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$23368
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3387_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3387_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3387_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

17.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679' from module `\demo'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23544.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672' from module `\demo'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$23658' from module `\demo'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647' from module `\demo'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23624.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23628.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23616.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23618.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$23622.

17.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 171 unused cells and 171 unused wires.
<suppressed ~178 debug messages>

17.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3810_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4726_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3755_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$23658' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$21233_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$21253_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8062_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8223_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

17.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$23658' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

17.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$23620
    1: $auto$opt_reduce.cc:134:opt_pmux$23388
    2: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_ctrl_endp.class_q
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3809_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3814_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3817_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3819_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3827_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3830_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3833_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3838_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3847_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3851_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3854_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3864_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3865_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3873_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3877_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3898_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3925_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3947_Y
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952_Y
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4687_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4883_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5088_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5284_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5488_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5763_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6210_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6235_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6267_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6334_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6369_CMP
   40: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6405_CMP
   41: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6552_CMP
   42: \u_usb_cdc.u_sie.data_q [15]
   43: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3978_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3982_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4247_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4328_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4427_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4504_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4748_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'1----------------------------------0-001--1-   ->     0 9'000000000
      1:     0 44'1----------------------------------01001-0--   ->     0 9'000000000
      2:     0 44'1-1-------------------------------001001-1--   ->     0 9'000000000
      3:     0 44'1-0-----0000000--------------------01001-1--   ->     0 9'000000000
      4:     0 44'1-------------1--------------------01001-1--   ->     0 9'000000000
      5:     0 44'1------------1---------------------01001-1--   ->     0 9'000000000
      6:     0 44'1-----------1----------------------01001-1--   ->     0 9'000000000
      7:     0 44'1----------1-----------------------01001-1--   ->     0 9'000000000
      8:     0 44'1---------1------------------------01001-1--   ->     0 9'000000000
      9:     0 44'1--------1-------------------------01001-1--   ->     0 9'000000000
     10:     0 44'1--------------------------------------0----   ->     0 9'000000000
     11:     0 44'1----------------------------------1-001----   ->     0 9'000000000
     12:     0 44'1------------------------------------101----   ->     0 9'000000000
     13:     0 44'1-------------------------------------11----   ->     0 9'000000000
     14:     0 44'0-------------------------------------------   ->     0 9'000000000
     15:     0 44'1-------1--------------1-----1-----0100101--   ->     1 9'000000000
     16:     0 44'1-------1-------------1----------0-0100101--   ->     3 9'000000000
     17:     0 44'1---1---1-----------------------0--0100101--   ->     3 9'000000000
     18:     0 44'1--1----1----------------------0---0100101--   ->     3 9'000000000
     19:     0 44'1----1--1---------------------0----0100101--   ->     3 9'000000000
     20:     0 44'1-------1--------------1-----0-----0100101--   ->     3 9'000000000
     21:     0 44'1-----1-1-------------------0------0100101--   ->     3 9'000000000
     22:     0 44'1------11------------------0-------0100101--   ->     3 9'000000000
     23:     0 44'1--000001-------------00-----------0100101--   ->     3 9'000000000
     24:     0 44'1-------1-----------------0--------0100111--   ->     3 9'000000000
     25:     0 44'1-1-------------------------------101001-1--   ->     3 9'000000000
     26:     0 44'1--1----1----------------------1---0100101--   ->     4 9'000000000
     27:     0 44'1------11------------------1-------0100101--   ->     5 9'000000000
     28:     0 44'1-------1-------------1----------1-0100101--   ->     6 9'000000000
     29:     0 44'1-----1-1-------------------1------0100101--   ->     7 9'000000000
     30:     0 44'1---1---1-----------------------1--0100101--   ->     9 9'000000000
     31:     0 44'1-------1-----------------1--------0100111--   ->    10 9'000000000
     32:     0 44'1----1--1---------------------1----0100101--   ->    11 9'000000000
     33:     1 44'1-1-------------------------------001001-1--   ->     0 9'000000000
     34:     1 44'1----------------------------------0-001--1-   ->     1 9'000000000
     35:     1 44'1----------------------------------01001-0--   ->     1 9'000000000
     36:     1 44'1-------------1---------0----------01001-1--   ->     1 9'000000000
     37:     1 44'1-----------1-----------0----------01001-1--   ->     1 9'000000000
     38:     1 44'1---------1-------------0----------01001-1--   ->     1 9'000000000
     39:     1 44'1--------1--------------0----------01001-1--   ->     1 9'000000000
     40:     1 44'1----------1-----1-----------------01001-1--   ->     1 9'000000000
     41:     1 44'1------------1-0-------------------01001-1--   ->     1 9'000000000
     42:     1 44'1-0-----0000000--------------------01001-1--   ->     1 9'000000000
     43:     1 44'1--------------------------------------0----   ->     1 9'000000000
     44:     1 44'1----------------------------------1-001----   ->     1 9'000000000
     45:     1 44'1------------------------------------101----   ->     1 9'000000000
     46:     1 44'1-------------------------------------11----   ->     1 9'000000000
     47:     1 44'0-------------------------------------------   ->     1 9'000000000
     48:     1 44'1-1-------------------------------101001-1--   ->     3 9'000000000
     49:     1 44'1-------------1---------1----------01001-1--   ->     3 9'000000000
     50:     1 44'1-----------1-----------1----------01001-1--   ->     3 9'000000000
     51:     1 44'1---------1-------------1----------01001-1--   ->     3 9'000000000
     52:     1 44'1--------1--------------1----------01001-1--   ->     3 9'000000000
     53:     1 44'1----------1-----0-----------------01001-1--   ->     3 9'000000000
     54:     1 44'1------------1-1-------------------01001-1--   ->     3 9'000000000
     55:     1 44'1-------1--------------------------01001-1--   ->     3 9'000000000
     56:     2 44'1-1-------------------------------001001-1--   ->     0 9'000000010
     57:     2 44'1----------------------------------0-001--1-   ->     2 9'000000010
     58:     2 44'1----------------------------------01001-0--   ->     2 9'000000010
     59:     2 44'1-----------1-----------0----------01001-1--   ->     2 9'000000010
     60:     2 44'1----------1------------0----------01001-1--   ->     2 9'000000010
     61:     2 44'1-0-----0000000--------------------01001-1--   ->     2 9'000000010
     62:     2 44'1-------------1--------------------01001-1--   ->     2 9'000000010
     63:     2 44'1------------1---------------------01001-1--   ->     2 9'000000010
     64:     2 44'1---------1------------------------01001-1--   ->     2 9'000000010
     65:     2 44'1--------1-------------------------01001-1--   ->     2 9'000000010
     66:     2 44'1--------------------------------------0----   ->     2 9'000000010
     67:     2 44'1----------------------------------1-001----   ->     2 9'000000010
     68:     2 44'1------------------------------------101----   ->     2 9'000000010
     69:     2 44'1-------------------------------------11----   ->     2 9'000000010
     70:     2 44'0-------------------------------------------   ->     2 9'000000010
     71:     2 44'1-1-------------------------------101001-1--   ->     3 9'000000010
     72:     2 44'1-----------1-----------1----------01001-1--   ->     3 9'000000010
     73:     2 44'1----------1------------1----------01001-1--   ->     3 9'000000010
     74:     2 44'1-------1--------------------------01001-1--   ->     3 9'000000010
     75:     3 44'1-1-------------------------------001001-1--   ->     0 9'000000001
     76:     3 44'1----------------------------------0-001--1-   ->     3 9'000000001
     77:     3 44'1----------------------------------01001-0--   ->     3 9'000000001
     78:     3 44'1-1-------------------------------101001-1--   ->     3 9'000000001
     79:     3 44'1-0-----0000000--------------------01001-1--   ->     3 9'000000001
     80:     3 44'1-------------1--------------------01001-1--   ->     3 9'000000001
     81:     3 44'1------------1---------------------01001-1--   ->     3 9'000000001
     82:     3 44'1-----------1----------------------01001-1--   ->     3 9'000000001
     83:     3 44'1----------1-----------------------01001-1--   ->     3 9'000000001
     84:     3 44'1---------1------------------------01001-1--   ->     3 9'000000001
     85:     3 44'1--------1-------------------------01001-1--   ->     3 9'000000001
     86:     3 44'1-------1--------------------------01001-1--   ->     3 9'000000001
     87:     3 44'1--------------------------------------0----   ->     3 9'000000001
     88:     3 44'1----------------------------------1-001----   ->     3 9'000000001
     89:     3 44'1------------------------------------101----   ->     3 9'000000001
     90:     3 44'1-------------------------------------11----   ->     3 9'000000001
     91:     3 44'0-------------------------------------------   ->     3 9'000000001
     92:     4 44'1-1-------------------------------001001-1--   ->     0 9'001000000
     93:     4 44'1-1-------------------------------101001-1--   ->     3 9'001000000
     94:     4 44'1-------------1---------1----------01001-1--   ->     3 9'001000000
     95:     4 44'1-----------1-----------1----------01001-1--   ->     3 9'001000000
     96:     4 44'1----------1------------1----------01001-1--   ->     3 9'001000000
     97:     4 44'1---------1-------------1----------01001-1--   ->     3 9'001000000
     98:     4 44'1--------1--------------1----------01001-1--   ->     3 9'001000000
     99:     4 44'1------------1--1------------------01001-1--   ->     3 9'001000000
    100:     4 44'1-------1--------------------------01001-1--   ->     3 9'001000000
    101:     4 44'1----------------------------------0-001--1-   ->     4 9'001000000
    102:     4 44'1----------------------------------01001-0--   ->     4 9'001000000
    103:     4 44'1-------------1---------0----------01001-1--   ->     4 9'001000000
    104:     4 44'1-----------1-----------0----------01001-1--   ->     4 9'001000000
    105:     4 44'1----------1------------0----------01001-1--   ->     4 9'001000000
    106:     4 44'1---------1-------------0----------01001-1--   ->     4 9'001000000
    107:     4 44'1--------1--------------0----------01001-1--   ->     4 9'001000000
    108:     4 44'1------------1--0------------------01001-1--   ->     4 9'001000000
    109:     4 44'1-0-----0000000--------------------01001-1--   ->     4 9'001000000
    110:     4 44'1--------------------------------------0----   ->     4 9'001000000
    111:     4 44'1----------------------------------1-001----   ->     4 9'001000000
    112:     4 44'1------------------------------------101----   ->     4 9'001000000
    113:     4 44'1-------------------------------------11----   ->     4 9'001000000
    114:     4 44'0-------------------------------------------   ->     4 9'001000000
    115:     5 44'1-1-------------------------------001001-1--   ->     0 9'000100000
    116:     5 44'1------------1----------1----------01001-1-0   ->     3 9'000100000
    117:     5 44'1-1-------------------------------101001-1--   ->     3 9'000100000
    118:     5 44'1-------------1---------1----------01001-1--   ->     3 9'000100000
    119:     5 44'1-----------1-----------1----------01001-1--   ->     3 9'000100000
    120:     5 44'1----------1------------1----------01001-1--   ->     3 9'000100000
    121:     5 44'1---------1-------------1----------01001-1--   ->     3 9'000100000
    122:     5 44'1--------1------------00-----------01001-1--   ->     3 9'000100000
    123:     5 44'1-------1--------------------------01001-1--   ->     3 9'000100000
    124:     5 44'1------------1----------0----------01001-1-0   ->     5 9'000100000
    125:     5 44'1----------------------------------0-001--1-   ->     5 9'000100000
    126:     5 44'1----------------------------------01001-0--   ->     5 9'000100000
    127:     5 44'1-------------1---------0----------01001-1--   ->     5 9'000100000
    128:     5 44'1-----------1-----------0----------01001-1--   ->     5 9'000100000
    129:     5 44'1----------1------------0----------01001-1--   ->     5 9'000100000
    130:     5 44'1---------1-------------0----------01001-1--   ->     5 9'000100000
    131:     5 44'1--------1-------------1-----------01001-1--   ->     5 9'000100000
    132:     5 44'1--------1------------1------------01001-1--   ->     5 9'000100000
    133:     5 44'1-0-----0000000--------------------01001-1--   ->     5 9'000100000
    134:     5 44'1--------------------------------------0----   ->     5 9'000100000
    135:     5 44'1----------------------------------1-001----   ->     5 9'000100000
    136:     5 44'1------------------------------------101----   ->     5 9'000100000
    137:     5 44'1-------------------------------------11----   ->     5 9'000100000
    138:     5 44'0-------------------------------------------   ->     5 9'000100000
    139:     6 44'1-1-------------------------------001001-1--   ->     0 9'000001000
    140:     6 44'1------------1----------1----------01001-1-0   ->     3 9'000001000
    141:     6 44'1-1-------------------------------101001-1--   ->     3 9'000001000
    142:     6 44'1--------1---------------0---------01001-1--   ->     3 9'000001000
    143:     6 44'1-------------1---------1----------01001-1--   ->     3 9'000001000
    144:     6 44'1-----------1-----------1----------01001-1--   ->     3 9'000001000
    145:     6 44'1---------1-------------1----------01001-1--   ->     3 9'000001000
    146:     6 44'1----------1-------0---------------01001-1--   ->     3 9'000001000
    147:     6 44'1-------1--------------------------01001-1--   ->     3 9'000001000
    148:     6 44'1------------1----------0----------01001-1-0   ->     6 9'000001000
    149:     6 44'1----------------------------------0-001--1-   ->     6 9'000001000
    150:     6 44'1----------------------------------01001-0--   ->     6 9'000001000
    151:     6 44'1--------1---------------1---------01001-1--   ->     6 9'000001000
    152:     6 44'1-------------1---------0----------01001-1--   ->     6 9'000001000
    153:     6 44'1-----------1-----------0----------01001-1--   ->     6 9'000001000
    154:     6 44'1---------1-------------0----------01001-1--   ->     6 9'000001000
    155:     6 44'1----------1-------1---------------01001-1--   ->     6 9'000001000
    156:     6 44'1-0-----0000000--------------------01001-1--   ->     6 9'000001000
    157:     6 44'1--------------------------------------0----   ->     6 9'000001000
    158:     6 44'1----------------------------------1-001----   ->     6 9'000001000
    159:     6 44'1------------------------------------101----   ->     6 9'000001000
    160:     6 44'1-------------------------------------11----   ->     6 9'000001000
    161:     6 44'0-------------------------------------------   ->     6 9'000001000
    162:     7 44'1-1-------------------------------001001-1--   ->     0 9'000010000
    163:     7 44'1------------1----------1----------01001-1-0   ->     3 9'000010000
    164:     7 44'1-1-------------------------------101001-1--   ->     3 9'000010000
    165:     7 44'1-------------1---------1----------01001-1--   ->     3 9'000010000
    166:     7 44'1-----------1-----------1----------01001-1--   ->     3 9'000010000
    167:     7 44'1----------1------------1----------01001-1--   ->     3 9'000010000
    168:     7 44'1---------1-------------1----------01001-1--   ->     3 9'000010000
    169:     7 44'11-------1-------------------------01001-1--   ->     3 9'000010000
    170:     7 44'1-------1--------------------------01001-1--   ->     3 9'000010000
    171:     7 44'1------------1----------0----------01001-1-0   ->     7 9'000010000
    172:     7 44'1----------------------------------0-001--1-   ->     7 9'000010000
    173:     7 44'1----------------------------------01001-0--   ->     7 9'000010000
    174:     7 44'1-------------1---------0----------01001-1--   ->     7 9'000010000
    175:     7 44'1-----------1-----------0----------01001-1--   ->     7 9'000010000
    176:     7 44'1----------1------------0----------01001-1--   ->     7 9'000010000
    177:     7 44'1---------1-------------0----------01001-1--   ->     7 9'000010000
    178:     7 44'1-0-----0000000--------------------01001-1--   ->     7 9'000010000
    179:     7 44'10-------1-------------------------01001-1--   ->     7 9'000010000
    180:     7 44'1--------------------------------------0----   ->     7 9'000010000
    181:     7 44'1----------------------------------1-001----   ->     7 9'000010000
    182:     7 44'1------------------------------------101----   ->     7 9'000010000
    183:     7 44'1-------------------------------------11----   ->     7 9'000010000
    184:     7 44'0-------------------------------------------   ->     7 9'000010000
    185:     8 44'1-1-------------------------------001001-1--   ->     0 9'000000100
    186:     8 44'1-1-------------------------------101001-1--   ->     3 9'000000100
    187:     8 44'1-----------1-----------1----------01001-1--   ->     3 9'000000100
    188:     8 44'1----------1------------1----------01001-1--   ->     3 9'000000100
    189:     8 44'1-------1--------------------------01001-1--   ->     3 9'000000100
    190:     8 44'1----------------------------------0-001--1-   ->     8 9'000000100
    191:     8 44'1----------------------------------01001-0--   ->     8 9'000000100
    192:     8 44'1-----------1-----------0----------01001-1--   ->     8 9'000000100
    193:     8 44'1----------1------------0----------01001-1--   ->     8 9'000000100
    194:     8 44'1-0-----0000000--------------------01001-1--   ->     8 9'000000100
    195:     8 44'1-------------1--------------------01001-1--   ->     8 9'000000100
    196:     8 44'1------------1---------------------01001-1--   ->     8 9'000000100
    197:     8 44'1---------1------------------------01001-1--   ->     8 9'000000100
    198:     8 44'1--------1-------------------------01001-1--   ->     8 9'000000100
    199:     8 44'1--------------------------------------0----   ->     8 9'000000100
    200:     8 44'1----------------------------------1-001----   ->     8 9'000000100
    201:     8 44'1------------------------------------101----   ->     8 9'000000100
    202:     8 44'1-------------------------------------11----   ->     8 9'000000100
    203:     8 44'0-------------------------------------------   ->     8 9'000000100
    204:     9 44'1-1-------------------------------001001-1--   ->     0 9'000000000
    205:     9 44'1---------1----------1-------------01001-1--   ->     2 9'000000000
    206:     9 44'1-1-------------------------------101001-1--   ->     3 9'000000000
    207:     9 44'1--------1--------------1----------01001-1--   ->     3 9'000000000
    208:     9 44'1---------1---------00-------------01001-1--   ->     3 9'000000000
    209:     9 44'1-------1--------------------------01001-1--   ->     3 9'000000000
    210:     9 44'1---------1---------10-------------01001-1--   ->     8 9'000000000
    211:     9 44'1----------------------------------0-001--1-   ->     9 9'000000000
    212:     9 44'1----------------------------------01001-0--   ->     9 9'000000000
    213:     9 44'1--------1--------------0----------01001-1--   ->     9 9'000000000
    214:     9 44'1-0-----0000000--------------------01001-1--   ->     9 9'000000000
    215:     9 44'1-------------1--------------------01001-1--   ->     9 9'000000000
    216:     9 44'1------------1---------------------01001-1--   ->     9 9'000000000
    217:     9 44'1-----------1----------------------01001-1--   ->     9 9'000000000
    218:     9 44'1----------1-----------------------01001-1--   ->     9 9'000000000
    219:     9 44'1--------------------------------------0----   ->     9 9'000000000
    220:     9 44'1----------------------------------1-001----   ->     9 9'000000000
    221:     9 44'1------------------------------------101----   ->     9 9'000000000
    222:     9 44'1-------------------------------------11----   ->     9 9'000000000
    223:     9 44'0-------------------------------------------   ->     9 9'000000000
    224:    10 44'1-1-------------------------------001001-1--   ->     0 9'000000000
    225:    10 44'1-1-------------------------------101001-1--   ->     3 9'000000000
    226:    10 44'1-------1--------------------------01001-1--   ->     3 9'000000000
    227:    10 44'1----------------------------------0-001--1-   ->    10 9'000000000
    228:    10 44'1----------------------------------01001-0--   ->    10 9'000000000
    229:    10 44'1-0-----0000000--------------------01001-1--   ->    10 9'000000000
    230:    10 44'1-------------1--------------------01001-1--   ->    10 9'000000000
    231:    10 44'1------------1---------------------01001-1--   ->    10 9'000000000
    232:    10 44'1-----------1----------------------01001-1--   ->    10 9'000000000
    233:    10 44'1----------1-----------------------01001-1--   ->    10 9'000000000
    234:    10 44'1---------1------------------------01001-1--   ->    10 9'000000000
    235:    10 44'1--------1-------------------------01001-1--   ->    10 9'000000000
    236:    10 44'1--------------------------------------0----   ->    10 9'000000000
    237:    10 44'1----------------------------------1-001----   ->    10 9'000000000
    238:    10 44'1------------------------------------101----   ->    10 9'000000000
    239:    10 44'1-------------------------------------11----   ->    10 9'000000000
    240:    10 44'0-------------------------------------------   ->    10 9'000000000
    241:    11 44'1-1-------------------------------001001-1--   ->     0 9'100000000
    242:    11 44'1-1-------------------------------101001-1--   ->     3 9'100000000
    243:    11 44'1-------------1---------1----------01001-1--   ->     3 9'100000000
    244:    11 44'1-----------1-----------1----------01001-1--   ->     3 9'100000000
    245:    11 44'1---------1-------------1----------01001-1--   ->     3 9'100000000
    246:    11 44'1--------1--------------1----------01001-1--   ->     3 9'100000000
    247:    11 44'1----------1------0----------------01001-1--   ->     3 9'100000000
    248:    11 44'1------------1--1------------------01001-1--   ->     3 9'100000000
    249:    11 44'1-------1--------------------------01001-1--   ->     3 9'100000000
    250:    11 44'1----------------------------------0-001--1-   ->    11 9'100000000
    251:    11 44'1----------------------------------01001-0--   ->    11 9'100000000
    252:    11 44'1-------------1---------0----------01001-1--   ->    11 9'100000000
    253:    11 44'1-----------1-----------0----------01001-1--   ->    11 9'100000000
    254:    11 44'1---------1-------------0----------01001-1--   ->    11 9'100000000
    255:    11 44'1--------1--------------0----------01001-1--   ->    11 9'100000000
    256:    11 44'1----------1------1----------------01001-1--   ->    11 9'100000000
    257:    11 44'1------------1--0------------------01001-1--   ->    11 9'100000000
    258:    11 44'1-0-----0000000--------------------01001-1--   ->    11 9'100000000
    259:    11 44'1--------------------------------------0----   ->    11 9'100000000
    260:    11 44'1----------------------------------1-001----   ->    11 9'100000000
    261:    11 44'1------------------------------------101----   ->    11 9'100000000
    262:    11 44'1-------------------------------------11----   ->    11 9'100000000
    263:    11 44'0-------------------------------------------   ->    11 9'100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3746_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3754_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3756_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3789_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3972_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3973_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3975_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3984_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$4004_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3742_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3758_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3759_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3763_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3767_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3771_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3779_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6912_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$23658' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$23658 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$3023_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$3042_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$3043_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$3052_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$3126_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$3127_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$3128_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$3129_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$3207_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$3302_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$3309_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$3336_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$20597_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$20598_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2799_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2800_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2802_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$17604_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$17799_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$18195_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$18196_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$19205_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$21260_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$21757_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000010000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000010000
      7:     1 20'11-0----------1---1-   ->     0 10'0000010000
      8:     1 20'1--1--------------1-   ->     0 10'0000010000
      9:     1 20'1-----------------0-   ->     1 10'0000010000
     10:     1 20'0-------------------   ->     1 10'0000010000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000010000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000010000
     13:     2 20'1-00--------------1-   ->     0 10'0000100000
     14:     2 20'1--1--------------1-   ->     0 10'0000100000
     15:     2 20'1-----------------0-   ->     2 10'0000100000
     16:     2 20'0-------------------   ->     2 10'0000100000
     17:     2 20'1-10--------------1-   ->     8 10'0000100000
     18:     3 20'1-00--------------1-   ->     0 10'0001000000
     19:     3 20'1--1--------------1-   ->     0 10'0001000000
     20:     3 20'1-----------------0-   ->     3 10'0001000000
     21:     3 20'0-------------------   ->     3 10'0001000000
     22:     3 20'1-10--------------1-   ->     9 10'0001000000
     23:     4 20'1--1--------------1-   ->     0 10'0100000000
     24:     4 20'1-----------------0-   ->     4 10'0100000000
     25:     4 20'0-------------------   ->     4 10'0100000000
     26:     4 20'1--0--------------1-   ->    10 10'0100000000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000001000
     45:     7 20'1--0--0-----------10   ->     4 10'0000001000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000001000
     47:     7 20'1--0--0-----------11   ->     7 10'0000001000
     48:     7 20'1-----------------0-   ->     7 10'0000001000
     49:     7 20'0-------------------   ->     7 10'0000001000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0010000000
     67:    10 20'1-----------------0-   ->    10 10'0010000000
     68:    10 20'0-------------------   ->    10 10'0010000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$2296_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$2291_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$2289_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$2286_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$2282_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$2279_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$2278_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$2276_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$2275_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2250_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$2249_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8068_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7950_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7316_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7283_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$2264_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$2262_Y
    2: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8213_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8201_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8157_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$2255_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3387_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22964_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22879_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

17.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$23633' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$23647' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$23658' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$23672' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$23679' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$23686' from module `\demo'.

17.12. Executing OPT pass (performing simple optimizations).

17.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~46 debug messages>

17.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~618 debug messages>
Removed a total of 206 cells.

17.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4503.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8228.
Removed 2 multiplexer ports.
<suppressed ~342 debug messages>

17.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4771_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \demo.
Performed a total of 1 changes.

17.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$23372 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$23371 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$23370 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$23369 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23255 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8277_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23254 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23253 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8264_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23252 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23251 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23249 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23248 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23247 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23245 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23244 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7236_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23242 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7250_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$23240 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7264_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23330 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:322$2798_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23329 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:321$2796_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23328 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22406_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23327 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22418_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23326 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22426_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23322 ($adff) from module demo (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23321 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2824_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23320 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2823_Y [15:2] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2823_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23320 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22316_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23319 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2822_Y [15:3] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2822_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15:3] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23319 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22323_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23319 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22309_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23318 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23316 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23315 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23315 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23314 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$23312 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23237 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7231_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23236 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23235 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23234 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23233 ($adff) from module demo (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23231 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23230 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23229 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23228 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.max_length_d, Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23227 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7181_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23226 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$23225 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23363 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23362 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23361 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23360 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$4085_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23358 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22682_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23356 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22728_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$23355 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$22737_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23353 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22645_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23352 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23344 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$4166_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23343 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23341 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22583_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23339 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22570_Y $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22489_Y }, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23336 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$4145[71:0]$4184, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23335 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22626_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23334 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$22632_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23331 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$23331 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$23294 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$23293 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$23296 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$23295 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$23308 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.rd_data_d, Q = \u_app.u_flash_spi.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$23307 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$23306 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.state_d, Q = \u_app.u_flash_spi.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$23305 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.bit_cnt_d, Q = \u_app.u_flash_spi.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23302 ($adff) from module demo (D = \u_app.u_flash_spi.wait_cnt_d, Q = \u_app.u_flash_spi.wait_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23301 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [3:0], Q = \u_app.u_flash_spi.page_addr_q [3:0]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23301 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [11:4], Q = \u_app.u_flash_spi.page_addr_q [11:4]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23300 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_q, Q = \u_app.u_flash_spi.last_byte_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23299 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23298 ($adff) from module demo (D = \u_app.u_flash_spi.crc16_d, Q = \u_app.u_flash_spi.crc16_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$23297 ($adff) from module demo (D = \u_app.u_flash_spi.state_d, Q = \u_app.u_flash_spi.state_q).
Adding EN signal on $flatten\u_app.$procdff$23289 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$23289 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$23289 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$23288 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$23287 ($adff) from module demo (D = \u_app.wait_d, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$23286 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$23286 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$23286 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$23285 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$23284 ($adff) from module demo (D = \u_app.cmd_d, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$23283 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$23282 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$23280 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$23280 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$23280 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$23279 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$25342 ($adffe) from module demo.

17.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 211 unused cells and 451 unused wires.
<suppressed ~221 debug messages>

17.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~45 debug messages>

17.12.9. Rerunning OPT passes. (Maybe there is more to do..)

17.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~291 debug messages>

17.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10824: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$11029: { $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10058_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12464: { $flatten\u_app.$procmux$10838_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12481: $flatten\u_app.$procmux$10837_CMP
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12517: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12534: $flatten\u_app.$procmux$10838_CMP
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8613: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8699: { $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8819: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8952: { $flatten\u_app.$procmux$10350_CMP $flatten\u_app.$procmux$10058_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9134: { $flatten\u_app.$procmux$10836_CMP $flatten\u_app.$procmux$10058_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9331: { $flatten\u_app.$procmux$10837_CMP $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9543: { $flatten\u_app.$procmux$10839_CMP $flatten\u_app.$procmux$10350_CMP $auto$opt_reduce.cc:134:opt_pmux$23504 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17457: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17184_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17462: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17417_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17184_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17467: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP $auto$opt_reduce.cc:134:opt_pmux$23486 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6945: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6953: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6961: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6969: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6993: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7001: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7009: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7017: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7025: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$23418 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7033: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7041: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \demo.
Performed a total of 27 changes.

17.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

17.12.13. Executing OPT_DFF pass (perform DFF optimizations).

17.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 151 unused wires.
<suppressed ~2 debug messages>

17.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.16. Rerunning OPT passes. (Maybe there is more to do..)

17.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

17.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.20. Executing OPT_DFF pass (perform DFF optimizations).

17.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.23. Finished OPT passes. (There is nothing left to do.)

17.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 2 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25402 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25404 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25417 ($ne).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25419 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25463 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25477 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25490 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25529 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25538 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25545 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25567 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25571 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25592 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25596 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25600 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25657 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25691 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25695 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25701 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25715 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25748 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25750 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25752 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25754 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25756 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25771 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25773 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25792 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25794 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25810 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25817 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25819 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25821 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25828 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25830 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25841 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25850 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25852 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25863 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25876 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25880 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25895 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25916 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25941 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25943 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25945 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25947 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25951 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25953 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25955 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25957 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25959 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25961 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25331 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25299 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25297 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25288 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25355 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:197$3422 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478 ($add).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:264$3481 ($add).
Removed top 16 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:264$3481 ($add).
Removed top 11 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:265$3482 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:325$3494 ($add).
Removed top 20 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:325$3494 ($add).
Removed top 2 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:419$3516 ($eq).
Removed top 8 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:578$3581 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12675_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12676_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12677_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12686_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12688_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13153_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13154_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13155_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13156_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13322_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13543_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$14069_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$14195_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$14226 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$14763_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$14973 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$15127_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$15392_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25170 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$16815_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$16835_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$17417_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404 ($sub).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:43$3637 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$3644 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$3673 ($shiftx).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$11345_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$11133_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10839_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10838_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10837_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10836_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10833_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10658_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10633_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10564_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10520_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10478_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10438_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10400_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10350_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10348_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10058_CMP0 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1840 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1836 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1832 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1828 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1824 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1820 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1816 ($xor).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:446$1738 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:444$1734 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1730 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1726 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1722 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1718 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1714 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1710 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1706 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:424$1693 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:424$1693 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1689 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1685 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1681 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1677 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1673 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1669 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1665 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1661 ($xor).
Removed top 1 bits (of 8) from port B of cell demo.$flatten\u_app.$lt$../hdl/demo/app.v:406$1652 ($lt).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:259$1634 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:259$1634 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:180$1578 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:180$1578 ($sub).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$4200 ($and).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$4189 ($and).
Removed top 25 bits (of 33) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187 ($neg).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$4131 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$4093 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091 ($add).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$4079 ($and).
Removed top 25 bits (of 33) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077 ($neg).
Removed top 27 bits (of 32) from mux cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$4057 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:580$3813 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:592$3824 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:612$3840 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:613$3841 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:614$3843 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:615$3845 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3865 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3874 ($eq).
Removed top 30 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904 ($lt).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3947 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952 ($ne).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3972 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3977 ($eq).
Removed top 23 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$4009 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$4011 ($shiftx).
Removed top 27 bits (of 32) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027 ($neg).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$4033 ($and).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4444 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4487 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4687_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4883_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5088_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5284_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5488_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5763_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6210_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6235_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6267_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6334_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6369_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6405_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6905 ($pmux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913 ($pmux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808 ($add).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2822 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2823 ($and).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2824 ($and).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:446$3036 ($eq).
Removed top 27 bits (of 32) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058 ($neg).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:461$3062 ($not).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3088 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3092 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3096 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3100 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3104 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3108 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3112 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3116 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3120 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$3124 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$3127 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:533$3230 ($not).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:605$3320 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382 ($add).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$20205 ($mux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$20319 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$20598_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25203 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$25210 ($ne).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7708 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$2296 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$2283 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$2283 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:281$2273 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$2261 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$2261 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:130$2245 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$3691 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687 ($add).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4390 ($pmux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4397 ($pmux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$19977 ($mux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4244 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4314 ($mux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$19820 ($mux).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$4034 ($or).
Removed top 13 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$4034 ($or).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$4034 ($or).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$4033 ($and).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$4033 ($and).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$4032 ($not).
Removed top 13 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$4032 ($not).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$4028 ($shift).
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$add$../hdl/demo/app.v:259$1634_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:424$1693_Y.
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$11\spi_wr_data[7:0].
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$4\spi_wr_data[7:0].
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$4189_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$4200_Y.
Removed top 2 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shift$../../../usb_cdc/in_fifo.v:0$4192_Y.
Removed top 8 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$4079_Y.
Removed top 27 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$4057_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$3\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$3\out_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 25 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$4033_Y.
Removed top 31 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$4034_Y.
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$3252_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:461$3061_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$20205_Y.
Removed top 1 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shift$../../../usb_cdc/sie.v:0$3059_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17_Y.

17.14. Executing PEEPOPT pass (run peephole optimizers).

17.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

17.16. Executing SHARE pass (SAT-based resource sharing).

17.17. Executing TECHMAP pass (map to technology primitives).

17.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

17.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:259$1634 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:180$1578 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:424$1693 ($sub).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:264$3481 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:325$3494 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$2261 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$2283 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$2283.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$2261.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:325$3494.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:264$3481.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:424$1693.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:180$1578.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:259$1634.
  creating $alu model for $flatten\u_app.$lt$../hdl/demo/app.v:406$1652 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3874 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952 ($ne): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3904, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3874, $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3952: $auto$alumacc.cc:485:replace_alu$26013
  creating $alu cell for $flatten\u_app.$lt$../hdl/demo/app.v:406$1652: $auto$alumacc.cc:485:replace_alu$26026
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:259$1634: $auto$alumacc.cc:485:replace_alu$26037
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:180$1578: $auto$alumacc.cc:485:replace_alu$26040
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:424$1693: $auto$alumacc.cc:485:replace_alu$26043
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:257$3478: $auto$alumacc.cc:485:replace_alu$26046
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:264$3481: $auto$alumacc.cc:485:replace_alu$26049
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:325$3494: $auto$alumacc.cc:485:replace_alu$26052
  creating $alu cell for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:175$3404: $auto$alumacc.cc:485:replace_alu$26055
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240: $auto$alumacc.cc:485:replace_alu$26058
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3687: $auto$alumacc.cc:485:replace_alu$26061
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$4137: $auto$alumacc.cc:485:replace_alu$26064
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$4139: $auto$alumacc.cc:485:replace_alu$26067
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$4187: $auto$alumacc.cc:485:replace_alu$26070
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$4091: $auto$alumacc.cc:485:replace_alu$26073
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$4116: $auto$alumacc.cc:485:replace_alu$26076
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$4077: $auto$alumacc.cc:485:replace_alu$26079
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3803: $auto$alumacc.cc:485:replace_alu$26082
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$4027: $auto$alumacc.cc:485:replace_alu$26085
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2808: $auto$alumacc.cc:485:replace_alu$26088
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3382: $auto$alumacc.cc:485:replace_alu$26091
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$3058: $auto$alumacc.cc:485:replace_alu$26094
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$2244: $auto$alumacc.cc:485:replace_alu$26097
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$2261: $auto$alumacc.cc:485:replace_alu$26100
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$2283: $auto$alumacc.cc:485:replace_alu$26103
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$26106
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$26109
  created 27 $alu and 0 $macc cells.

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~1 debug messages>

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

17.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.21.6. Executing OPT_DFF pass (perform DFF optimizations).

17.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

17.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.9. Rerunning OPT passes. (Maybe there is more to do..)

17.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~297 debug messages>

17.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.13. Executing OPT_DFF pass (perform DFF optimizations).

17.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.16. Finished OPT passes. (There is nothing left to do.)

17.22. Executing MEMORY pass.

17.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

17.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

17.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~1013 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~570 debug messages>
Removed a total of 190 cells.

17.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$25230 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22323_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$25222 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22316_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$25235 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$22309_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 5 unused cells and 1060 unused wires.
<suppressed ~7 debug messages>

17.27.5. Rerunning OPT passes. (Removed registers in this run.)

17.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~4 debug messages>

17.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$25227 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$25219 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$25216 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [2:0], Q = \u_usb_cdc.u_sie.in_zlp_q [2:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$27260 ($adffe) from module demo.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$27250 ($adffe) from module demo.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$27226 ($adffe) from module demo.

17.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

17.27.10. Rerunning OPT passes. (Removed registers in this run.)

17.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~61 debug messages>

17.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

17.27.13. Executing OPT_DFF pass (perform DFF optimizations).

17.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

17.27.15. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27259: { $auto$opt_dff.cc:194:make_patterns_logic$27252 $auto$opt_dff.cc:194:make_patterns_logic$27254 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y $auto$rtlil.cc:2371:Not$25244 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27225: { $auto$opt_dff.cc:194:make_patterns_logic$27202 $auto$opt_dff.cc:194:make_patterns_logic$27206 $auto$opt_dff.cc:194:make_patterns_logic$27210 $auto$opt_dff.cc:194:make_patterns_logic$27214 $auto$opt_dff.cc:194:make_patterns_logic$27218 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y $auto$opt_dff.cc:194:make_patterns_logic$27200 $auto$opt_dff.cc:194:make_patterns_logic$27204 $auto$opt_dff.cc:194:make_patterns_logic$27220 $auto$opt_dff.cc:194:make_patterns_logic$27216 $auto$opt_dff.cc:194:make_patterns_logic$27208 $auto$opt_dff.cc:194:make_patterns_logic$27212 $auto$rtlil.cc:2371:Not$25244 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27198: { $auto$opt_dff.cc:194:make_patterns_logic$27191 $auto$opt_dff.cc:194:make_patterns_logic$27193 $auto$opt_dff.cc:194:make_patterns_logic$27195 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$25236 $auto$opt_dff.cc:194:make_patterns_logic$27189 $auto$opt_dff.cc:194:make_patterns_logic$27187 $auto$opt_dff.cc:194:make_patterns_logic$27185 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27172: { $auto$opt_dff.cc:194:make_patterns_logic$27161 $auto$opt_dff.cc:194:make_patterns_logic$27169 $auto$opt_dff.cc:194:make_patterns_logic$27163 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$27165 $auto$opt_dff.cc:194:make_patterns_logic$27159 $auto$opt_dff.cc:194:make_patterns_logic$25231 $auto$opt_dff.cc:194:make_patterns_logic$27167 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27183: { $auto$opt_dff.cc:194:make_patterns_logic$27176 $auto$opt_dff.cc:194:make_patterns_logic$27178 $auto$opt_dff.cc:194:make_patterns_logic$27174 $auto$opt_dff.cc:194:make_patterns_logic$25223 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$27180 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27249: { $auto$opt_dff.cc:194:make_patterns_logic$27244 $auto$opt_dff.cc:194:make_patterns_logic$27210 $auto$opt_dff.cc:194:make_patterns_logic$27214 $auto$opt_dff.cc:194:make_patterns_logic$27218 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2797_Y $auto$opt_dff.cc:194:make_patterns_logic$27200 $auto$opt_dff.cc:194:make_patterns_logic$27216 $auto$opt_dff.cc:194:make_patterns_logic$27212 $auto$rtlil.cc:2371:Not$25244 $auto$opt_dff.cc:194:make_patterns_logic$25273 $auto$opt_dff.cc:194:make_patterns_logic$25275 }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10070:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26550 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [25] $auto$opt_expr.cc:205:group_cell_inputs$26550 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26550 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [15] $auto$opt_expr.cc:205:group_cell_inputs$26550 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26550 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26550 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26550 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26550 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26550 [30] $auto$opt_expr.cc:205:group_cell_inputs$26550 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26550 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26550 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26550 [27] $auto$opt_expr.cc:205:group_cell_inputs$26550 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26550 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26550 [2] $auto$opt_expr.cc:205:group_cell_inputs$26550 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26550 [1] $auto$opt_expr.cc:205:group_cell_inputs$26550 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26550 [0] $auto$opt_expr.cc:205:group_cell_inputs$26550 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26550 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1688 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26550 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10087:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26521 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [25] $auto$opt_expr.cc:205:group_cell_inputs$26521 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26521 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [15] $auto$opt_expr.cc:205:group_cell_inputs$26521 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26521 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26521 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26521 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26521 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26521 [30] $auto$opt_expr.cc:205:group_cell_inputs$26521 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26521 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26521 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26521 [27] $auto$opt_expr.cc:205:group_cell_inputs$26521 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26521 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26521 [2] $auto$opt_expr.cc:205:group_cell_inputs$26521 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26521 [1] $auto$opt_expr.cc:205:group_cell_inputs$26521 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26521 [0] $auto$opt_expr.cc:205:group_cell_inputs$26521 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [31] $auto$opt_expr.cc:205:group_cell_inputs$26550 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [25] $auto$opt_expr.cc:205:group_cell_inputs$26550 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26550 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [15] $auto$opt_expr.cc:205:group_cell_inputs$26550 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26550 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26550 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26550 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26521 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26550 [13] $auto$opt_expr.cc:205:group_cell_inputs$26550 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [22] $auto$opt_expr.cc:205:group_cell_inputs$26550 [6] $auto$opt_expr.cc:205:group_cell_inputs$26550 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26550 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [7] $auto$opt_expr.cc:205:group_cell_inputs$26550 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [4] $auto$opt_expr.cc:205:group_cell_inputs$26550 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [31] $auto$opt_expr.cc:205:group_cell_inputs$26550 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [25] $auto$opt_expr.cc:205:group_cell_inputs$26550 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [21] $auto$opt_expr.cc:205:group_cell_inputs$26550 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [15] $auto$opt_expr.cc:205:group_cell_inputs$26550 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1684 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26521 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10104:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26492 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [25] $auto$opt_expr.cc:205:group_cell_inputs$26492 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26492 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [15] $auto$opt_expr.cc:205:group_cell_inputs$26492 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26492 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26492 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26492 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26492 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26492 [30] $auto$opt_expr.cc:205:group_cell_inputs$26492 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26492 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26492 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26492 [27] $auto$opt_expr.cc:205:group_cell_inputs$26492 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26492 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26492 [2] $auto$opt_expr.cc:205:group_cell_inputs$26492 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26492 [1] $auto$opt_expr.cc:205:group_cell_inputs$26492 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26492 [0] $auto$opt_expr.cc:205:group_cell_inputs$26492 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [31] $auto$opt_expr.cc:205:group_cell_inputs$26521 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [25] $auto$opt_expr.cc:205:group_cell_inputs$26521 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26521 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [15] $auto$opt_expr.cc:205:group_cell_inputs$26521 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26521 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26521 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26521 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26492 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26521 [13] $auto$opt_expr.cc:205:group_cell_inputs$26521 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [22] $auto$opt_expr.cc:205:group_cell_inputs$26521 [6] $auto$opt_expr.cc:205:group_cell_inputs$26521 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26521 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [7] $auto$opt_expr.cc:205:group_cell_inputs$26521 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [4] $auto$opt_expr.cc:205:group_cell_inputs$26521 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [31] $auto$opt_expr.cc:205:group_cell_inputs$26521 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [25] $auto$opt_expr.cc:205:group_cell_inputs$26521 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [21] $auto$opt_expr.cc:205:group_cell_inputs$26521 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [15] $auto$opt_expr.cc:205:group_cell_inputs$26521 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1680 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26492 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10121:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26463 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [25] $auto$opt_expr.cc:205:group_cell_inputs$26463 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26463 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [15] $auto$opt_expr.cc:205:group_cell_inputs$26463 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26463 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26463 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26463 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26463 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26463 [30] $auto$opt_expr.cc:205:group_cell_inputs$26463 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26463 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26463 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26463 [27] $auto$opt_expr.cc:205:group_cell_inputs$26463 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26463 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26463 [2] $auto$opt_expr.cc:205:group_cell_inputs$26463 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26463 [1] $auto$opt_expr.cc:205:group_cell_inputs$26463 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26463 [0] $auto$opt_expr.cc:205:group_cell_inputs$26463 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [31] $auto$opt_expr.cc:205:group_cell_inputs$26492 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [25] $auto$opt_expr.cc:205:group_cell_inputs$26492 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26492 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [15] $auto$opt_expr.cc:205:group_cell_inputs$26492 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26492 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26492 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26492 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26463 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26492 [13] $auto$opt_expr.cc:205:group_cell_inputs$26492 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [22] $auto$opt_expr.cc:205:group_cell_inputs$26492 [6] $auto$opt_expr.cc:205:group_cell_inputs$26492 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26492 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [7] $auto$opt_expr.cc:205:group_cell_inputs$26492 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [4] $auto$opt_expr.cc:205:group_cell_inputs$26492 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [31] $auto$opt_expr.cc:205:group_cell_inputs$26492 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [25] $auto$opt_expr.cc:205:group_cell_inputs$26492 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [21] $auto$opt_expr.cc:205:group_cell_inputs$26492 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [15] $auto$opt_expr.cc:205:group_cell_inputs$26492 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1676 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26463 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10138:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26434 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [25] $auto$opt_expr.cc:205:group_cell_inputs$26434 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26434 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [15] $auto$opt_expr.cc:205:group_cell_inputs$26434 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26434 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26434 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26434 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26434 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26434 [30] $auto$opt_expr.cc:205:group_cell_inputs$26434 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26434 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26434 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26434 [27] $auto$opt_expr.cc:205:group_cell_inputs$26434 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26434 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26434 [2] $auto$opt_expr.cc:205:group_cell_inputs$26434 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26434 [1] $auto$opt_expr.cc:205:group_cell_inputs$26434 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26434 [0] $auto$opt_expr.cc:205:group_cell_inputs$26434 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [31] $auto$opt_expr.cc:205:group_cell_inputs$26463 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [25] $auto$opt_expr.cc:205:group_cell_inputs$26463 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26463 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [15] $auto$opt_expr.cc:205:group_cell_inputs$26463 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26463 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26463 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26463 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26434 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26463 [13] $auto$opt_expr.cc:205:group_cell_inputs$26463 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [22] $auto$opt_expr.cc:205:group_cell_inputs$26463 [6] $auto$opt_expr.cc:205:group_cell_inputs$26463 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26463 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [7] $auto$opt_expr.cc:205:group_cell_inputs$26463 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [4] $auto$opt_expr.cc:205:group_cell_inputs$26463 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [31] $auto$opt_expr.cc:205:group_cell_inputs$26463 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [25] $auto$opt_expr.cc:205:group_cell_inputs$26463 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [21] $auto$opt_expr.cc:205:group_cell_inputs$26463 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [15] $auto$opt_expr.cc:205:group_cell_inputs$26463 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1672 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26434 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10155:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26405 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [25] $auto$opt_expr.cc:205:group_cell_inputs$26405 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26405 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [15] $auto$opt_expr.cc:205:group_cell_inputs$26405 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26405 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26405 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26405 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26405 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26405 [30] $auto$opt_expr.cc:205:group_cell_inputs$26405 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26405 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26405 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26405 [27] $auto$opt_expr.cc:205:group_cell_inputs$26405 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26405 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26405 [2] $auto$opt_expr.cc:205:group_cell_inputs$26405 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26405 [1] $auto$opt_expr.cc:205:group_cell_inputs$26405 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26405 [0] $auto$opt_expr.cc:205:group_cell_inputs$26405 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [31] $auto$opt_expr.cc:205:group_cell_inputs$26434 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [25] $auto$opt_expr.cc:205:group_cell_inputs$26434 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26434 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [15] $auto$opt_expr.cc:205:group_cell_inputs$26434 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26434 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26434 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26434 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26405 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26434 [13] $auto$opt_expr.cc:205:group_cell_inputs$26434 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [22] $auto$opt_expr.cc:205:group_cell_inputs$26434 [6] $auto$opt_expr.cc:205:group_cell_inputs$26434 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26434 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [7] $auto$opt_expr.cc:205:group_cell_inputs$26434 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [4] $auto$opt_expr.cc:205:group_cell_inputs$26434 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [31] $auto$opt_expr.cc:205:group_cell_inputs$26434 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [25] $auto$opt_expr.cc:205:group_cell_inputs$26434 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [21] $auto$opt_expr.cc:205:group_cell_inputs$26434 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [15] $auto$opt_expr.cc:205:group_cell_inputs$26434 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1668 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26405 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10172:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26376 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [25] $auto$opt_expr.cc:205:group_cell_inputs$26376 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26376 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [15] $auto$opt_expr.cc:205:group_cell_inputs$26376 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26376 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26376 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26376 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26376 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26376 [30] $auto$opt_expr.cc:205:group_cell_inputs$26376 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26376 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26376 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26376 [27] $auto$opt_expr.cc:205:group_cell_inputs$26376 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26376 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26376 [2] $auto$opt_expr.cc:205:group_cell_inputs$26376 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26376 [1] $auto$opt_expr.cc:205:group_cell_inputs$26376 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26376 [0] $auto$opt_expr.cc:205:group_cell_inputs$26376 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [31] $auto$opt_expr.cc:205:group_cell_inputs$26405 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [25] $auto$opt_expr.cc:205:group_cell_inputs$26405 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26405 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [15] $auto$opt_expr.cc:205:group_cell_inputs$26405 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26405 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26405 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26405 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26376 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26405 [13] $auto$opt_expr.cc:205:group_cell_inputs$26405 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [22] $auto$opt_expr.cc:205:group_cell_inputs$26405 [6] $auto$opt_expr.cc:205:group_cell_inputs$26405 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26405 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [7] $auto$opt_expr.cc:205:group_cell_inputs$26405 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [4] $auto$opt_expr.cc:205:group_cell_inputs$26405 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [31] $auto$opt_expr.cc:205:group_cell_inputs$26405 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [25] $auto$opt_expr.cc:205:group_cell_inputs$26405 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [21] $auto$opt_expr.cc:205:group_cell_inputs$26405 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [15] $auto$opt_expr.cc:205:group_cell_inputs$26405 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1664 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26376 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10189:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$26347 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$26347 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$26347 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$26347 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$26347 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$26347 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$26347 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [31] $auto$opt_expr.cc:205:group_cell_inputs$26376 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [25] $auto$opt_expr.cc:205:group_cell_inputs$26376 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26376 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [15] $auto$opt_expr.cc:205:group_cell_inputs$26376 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26376 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26376 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26376 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26347 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26376 [13] $auto$opt_expr.cc:205:group_cell_inputs$26376 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [22] $auto$opt_expr.cc:205:group_cell_inputs$26376 [6] $auto$opt_expr.cc:205:group_cell_inputs$26376 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26376 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [7] $auto$opt_expr.cc:205:group_cell_inputs$26376 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [4] $auto$opt_expr.cc:205:group_cell_inputs$26376 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [31] $auto$opt_expr.cc:205:group_cell_inputs$26376 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [25] $auto$opt_expr.cc:205:group_cell_inputs$26376 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [21] $auto$opt_expr.cc:205:group_cell_inputs$26376 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [15] $auto$opt_expr.cc:205:group_cell_inputs$26376 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:419$1544.$result[31:0]$1660 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$10972:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$12517: { $flatten\u_app.$procmux$10058_CMP $auto$opt_reduce.cc:134:opt_pmux$27286 }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8375:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26753 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [25] $auto$opt_expr.cc:205:group_cell_inputs$26753 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26753 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [15] $auto$opt_expr.cc:205:group_cell_inputs$26753 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26753 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26753 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26753 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26753 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26753 [30] $auto$opt_expr.cc:205:group_cell_inputs$26753 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26753 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26753 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26753 [27] $auto$opt_expr.cc:205:group_cell_inputs$26753 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26753 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26753 [2] $auto$opt_expr.cc:205:group_cell_inputs$26753 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26753 [1] $auto$opt_expr.cc:205:group_cell_inputs$26753 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26753 [0] $auto$opt_expr.cc:205:group_cell_inputs$26753 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26753 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1729 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26753 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8386:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26724 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [25] $auto$opt_expr.cc:205:group_cell_inputs$26724 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26724 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [15] $auto$opt_expr.cc:205:group_cell_inputs$26724 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26724 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26724 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26724 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26724 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26724 [30] $auto$opt_expr.cc:205:group_cell_inputs$26724 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26724 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26724 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26724 [27] $auto$opt_expr.cc:205:group_cell_inputs$26724 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26724 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26724 [2] $auto$opt_expr.cc:205:group_cell_inputs$26724 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26724 [1] $auto$opt_expr.cc:205:group_cell_inputs$26724 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26724 [0] $auto$opt_expr.cc:205:group_cell_inputs$26724 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [31] $auto$opt_expr.cc:205:group_cell_inputs$26753 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [25] $auto$opt_expr.cc:205:group_cell_inputs$26753 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26753 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [15] $auto$opt_expr.cc:205:group_cell_inputs$26753 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26753 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26753 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26753 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26724 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26753 [13] $auto$opt_expr.cc:205:group_cell_inputs$26753 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [22] $auto$opt_expr.cc:205:group_cell_inputs$26753 [6] $auto$opt_expr.cc:205:group_cell_inputs$26753 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26753 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [7] $auto$opt_expr.cc:205:group_cell_inputs$26753 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [4] $auto$opt_expr.cc:205:group_cell_inputs$26753 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [31] $auto$opt_expr.cc:205:group_cell_inputs$26753 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [25] $auto$opt_expr.cc:205:group_cell_inputs$26753 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [21] $auto$opt_expr.cc:205:group_cell_inputs$26753 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [15] $auto$opt_expr.cc:205:group_cell_inputs$26753 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:568$1558.$result[31:0]$1835 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26724 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8397:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26695 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [25] $auto$opt_expr.cc:205:group_cell_inputs$26695 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26695 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [15] $auto$opt_expr.cc:205:group_cell_inputs$26695 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26695 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26695 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26695 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26695 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26695 [30] $auto$opt_expr.cc:205:group_cell_inputs$26695 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26695 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26695 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26695 [27] $auto$opt_expr.cc:205:group_cell_inputs$26695 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26695 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26695 [2] $auto$opt_expr.cc:205:group_cell_inputs$26695 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26695 [1] $auto$opt_expr.cc:205:group_cell_inputs$26695 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26695 [0] $auto$opt_expr.cc:205:group_cell_inputs$26695 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [31] $auto$opt_expr.cc:205:group_cell_inputs$26724 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [25] $auto$opt_expr.cc:205:group_cell_inputs$26724 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26724 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [15] $auto$opt_expr.cc:205:group_cell_inputs$26724 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26724 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26724 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26724 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26695 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26724 [13] $auto$opt_expr.cc:205:group_cell_inputs$26724 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [22] $auto$opt_expr.cc:205:group_cell_inputs$26724 [6] $auto$opt_expr.cc:205:group_cell_inputs$26724 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26724 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [7] $auto$opt_expr.cc:205:group_cell_inputs$26724 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [4] $auto$opt_expr.cc:205:group_cell_inputs$26724 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [31] $auto$opt_expr.cc:205:group_cell_inputs$26724 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [25] $auto$opt_expr.cc:205:group_cell_inputs$26724 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [21] $auto$opt_expr.cc:205:group_cell_inputs$26724 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [15] $auto$opt_expr.cc:205:group_cell_inputs$26724 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1721 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26695 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8408:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26666 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [25] $auto$opt_expr.cc:205:group_cell_inputs$26666 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26666 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [15] $auto$opt_expr.cc:205:group_cell_inputs$26666 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26666 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26666 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26666 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26666 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26666 [30] $auto$opt_expr.cc:205:group_cell_inputs$26666 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26666 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26666 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26666 [27] $auto$opt_expr.cc:205:group_cell_inputs$26666 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26666 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26666 [2] $auto$opt_expr.cc:205:group_cell_inputs$26666 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26666 [1] $auto$opt_expr.cc:205:group_cell_inputs$26666 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26666 [0] $auto$opt_expr.cc:205:group_cell_inputs$26666 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [31] $auto$opt_expr.cc:205:group_cell_inputs$26695 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [25] $auto$opt_expr.cc:205:group_cell_inputs$26695 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26695 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [15] $auto$opt_expr.cc:205:group_cell_inputs$26695 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26695 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26695 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26695 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26666 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26695 [13] $auto$opt_expr.cc:205:group_cell_inputs$26695 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [22] $auto$opt_expr.cc:205:group_cell_inputs$26695 [6] $auto$opt_expr.cc:205:group_cell_inputs$26695 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26695 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [7] $auto$opt_expr.cc:205:group_cell_inputs$26695 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [4] $auto$opt_expr.cc:205:group_cell_inputs$26695 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [31] $auto$opt_expr.cc:205:group_cell_inputs$26695 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [25] $auto$opt_expr.cc:205:group_cell_inputs$26695 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [21] $auto$opt_expr.cc:205:group_cell_inputs$26695 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [15] $auto$opt_expr.cc:205:group_cell_inputs$26695 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1717 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26666 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8419:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26637 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [25] $auto$opt_expr.cc:205:group_cell_inputs$26637 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26637 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [15] $auto$opt_expr.cc:205:group_cell_inputs$26637 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26637 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26637 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26637 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26637 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26637 [30] $auto$opt_expr.cc:205:group_cell_inputs$26637 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26637 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26637 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26637 [27] $auto$opt_expr.cc:205:group_cell_inputs$26637 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26637 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26637 [2] $auto$opt_expr.cc:205:group_cell_inputs$26637 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26637 [1] $auto$opt_expr.cc:205:group_cell_inputs$26637 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26637 [0] $auto$opt_expr.cc:205:group_cell_inputs$26637 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [31] $auto$opt_expr.cc:205:group_cell_inputs$26666 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [25] $auto$opt_expr.cc:205:group_cell_inputs$26666 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26666 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [15] $auto$opt_expr.cc:205:group_cell_inputs$26666 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26666 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26666 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26666 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26637 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26666 [13] $auto$opt_expr.cc:205:group_cell_inputs$26666 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [22] $auto$opt_expr.cc:205:group_cell_inputs$26666 [6] $auto$opt_expr.cc:205:group_cell_inputs$26666 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26666 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [7] $auto$opt_expr.cc:205:group_cell_inputs$26666 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [4] $auto$opt_expr.cc:205:group_cell_inputs$26666 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [31] $auto$opt_expr.cc:205:group_cell_inputs$26666 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [25] $auto$opt_expr.cc:205:group_cell_inputs$26666 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [21] $auto$opt_expr.cc:205:group_cell_inputs$26666 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [15] $auto$opt_expr.cc:205:group_cell_inputs$26666 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1713 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26637 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8430:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26608 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [25] $auto$opt_expr.cc:205:group_cell_inputs$26608 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26608 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [15] $auto$opt_expr.cc:205:group_cell_inputs$26608 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26608 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26608 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26608 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26608 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26608 [30] $auto$opt_expr.cc:205:group_cell_inputs$26608 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26608 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26608 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26608 [27] $auto$opt_expr.cc:205:group_cell_inputs$26608 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26608 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26608 [2] $auto$opt_expr.cc:205:group_cell_inputs$26608 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26608 [1] $auto$opt_expr.cc:205:group_cell_inputs$26608 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26608 [0] $auto$opt_expr.cc:205:group_cell_inputs$26608 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [31] $auto$opt_expr.cc:205:group_cell_inputs$26637 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [25] $auto$opt_expr.cc:205:group_cell_inputs$26637 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26637 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [15] $auto$opt_expr.cc:205:group_cell_inputs$26637 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26637 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26637 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26637 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26608 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26637 [13] $auto$opt_expr.cc:205:group_cell_inputs$26637 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [22] $auto$opt_expr.cc:205:group_cell_inputs$26637 [6] $auto$opt_expr.cc:205:group_cell_inputs$26637 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26637 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [7] $auto$opt_expr.cc:205:group_cell_inputs$26637 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [4] $auto$opt_expr.cc:205:group_cell_inputs$26637 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [31] $auto$opt_expr.cc:205:group_cell_inputs$26637 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [25] $auto$opt_expr.cc:205:group_cell_inputs$26637 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [21] $auto$opt_expr.cc:205:group_cell_inputs$26637 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [15] $auto$opt_expr.cc:205:group_cell_inputs$26637 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1709 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26608 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8441:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26579 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [25] $auto$opt_expr.cc:205:group_cell_inputs$26579 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26579 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [15] $auto$opt_expr.cc:205:group_cell_inputs$26579 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26579 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26579 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26579 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26579 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$26579 [30] $auto$opt_expr.cc:205:group_cell_inputs$26579 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$26579 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$26579 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$26579 [27] $auto$opt_expr.cc:205:group_cell_inputs$26579 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$26579 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$26579 [2] $auto$opt_expr.cc:205:group_cell_inputs$26579 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$26579 [1] $auto$opt_expr.cc:205:group_cell_inputs$26579 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$26579 [0] $auto$opt_expr.cc:205:group_cell_inputs$26579 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [31] $auto$opt_expr.cc:205:group_cell_inputs$26608 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [25] $auto$opt_expr.cc:205:group_cell_inputs$26608 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26608 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [15] $auto$opt_expr.cc:205:group_cell_inputs$26608 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26608 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26608 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26608 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26579 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26608 [13] $auto$opt_expr.cc:205:group_cell_inputs$26608 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [22] $auto$opt_expr.cc:205:group_cell_inputs$26608 [6] $auto$opt_expr.cc:205:group_cell_inputs$26608 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26608 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [7] $auto$opt_expr.cc:205:group_cell_inputs$26608 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [4] $auto$opt_expr.cc:205:group_cell_inputs$26608 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [31] $auto$opt_expr.cc:205:group_cell_inputs$26608 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [25] $auto$opt_expr.cc:205:group_cell_inputs$26608 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [21] $auto$opt_expr.cc:205:group_cell_inputs$26608 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [15] $auto$opt_expr.cc:205:group_cell_inputs$26608 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1705 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$26579 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8452:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$26347 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$26347 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$26347 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$26347 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$26347 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$26347 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$26347 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [31] $auto$opt_expr.cc:205:group_cell_inputs$26579 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [25] $auto$opt_expr.cc:205:group_cell_inputs$26579 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$26579 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [15] $auto$opt_expr.cc:205:group_cell_inputs$26579 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$26579 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$26579 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$26579 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26347 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26579 [13] $auto$opt_expr.cc:205:group_cell_inputs$26579 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [22] $auto$opt_expr.cc:205:group_cell_inputs$26579 [6] $auto$opt_expr.cc:205:group_cell_inputs$26579 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$26579 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [7] $auto$opt_expr.cc:205:group_cell_inputs$26579 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [4] $auto$opt_expr.cc:205:group_cell_inputs$26579 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [31] $auto$opt_expr.cc:205:group_cell_inputs$26579 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [25] $auto$opt_expr.cc:205:group_cell_inputs$26579 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [21] $auto$opt_expr.cc:205:group_cell_inputs$26579 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [15] $auto$opt_expr.cc:205:group_cell_inputs$26579 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:431$1545.$result[31:0]$1701 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8613: { $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$27288 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8699: { $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$27290 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9331: { $flatten\u_app.$procmux$10833_CMP $auto$opt_reduce.cc:134:opt_pmux$27292 $flatten\u_app.$procmux$10825_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12673: { $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $auto$opt_reduce.cc:134:opt_pmux$27294 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12683: { $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $auto$opt_reduce.cc:134:opt_pmux$27296 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12717:
      Old ports: A=8'00000000, B=8'10111001, Y=$flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\spi_wr_data[7:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12744:
      Old ports: A=5'00000, B=5'10111, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [4:1] = { $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12809:
      Old ports: A=5'00100, B=5'10100, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4]
      New connections: $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [3:0] = 4'0100
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12938:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [14] $auto$opt_expr.cc:205:group_cell_inputs$26291 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [1] $auto$opt_expr.cc:205:group_cell_inputs$26291 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26291 [14] $auto$opt_expr.cc:205:group_cell_inputs$26291 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26291 [13] $auto$opt_expr.cc:205:group_cell_inputs$26291 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26291 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619 [15] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619 [2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619 [14:3] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3619 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26291 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12952:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [14] $auto$opt_expr.cc:205:group_cell_inputs$26284 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [1] $auto$opt_expr.cc:205:group_cell_inputs$26284 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26284 [14] $auto$opt_expr.cc:205:group_cell_inputs$26284 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26284 [13] $auto$opt_expr.cc:205:group_cell_inputs$26284 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26291 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [1] $auto$opt_expr.cc:205:group_cell_inputs$26291 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26284 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [15] $auto$opt_expr.cc:205:group_cell_inputs$26291 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [14] $auto$opt_expr.cc:205:group_cell_inputs$26291 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3615 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26284 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12966:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [14] $auto$opt_expr.cc:205:group_cell_inputs$26277 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [1] $auto$opt_expr.cc:205:group_cell_inputs$26277 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26277 [14] $auto$opt_expr.cc:205:group_cell_inputs$26277 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26277 [13] $auto$opt_expr.cc:205:group_cell_inputs$26277 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26284 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [1] $auto$opt_expr.cc:205:group_cell_inputs$26284 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26277 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [15] $auto$opt_expr.cc:205:group_cell_inputs$26284 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [14] $auto$opt_expr.cc:205:group_cell_inputs$26284 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3611 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26277 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12980:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [14] $auto$opt_expr.cc:205:group_cell_inputs$26270 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [1] $auto$opt_expr.cc:205:group_cell_inputs$26270 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26270 [14] $auto$opt_expr.cc:205:group_cell_inputs$26270 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26270 [13] $auto$opt_expr.cc:205:group_cell_inputs$26270 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26277 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [1] $auto$opt_expr.cc:205:group_cell_inputs$26277 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26270 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [15] $auto$opt_expr.cc:205:group_cell_inputs$26277 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [14] $auto$opt_expr.cc:205:group_cell_inputs$26277 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3607 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26270 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12994:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [14] $auto$opt_expr.cc:205:group_cell_inputs$26263 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [1] $auto$opt_expr.cc:205:group_cell_inputs$26263 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26263 [14] $auto$opt_expr.cc:205:group_cell_inputs$26263 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26263 [13] $auto$opt_expr.cc:205:group_cell_inputs$26263 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26270 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [1] $auto$opt_expr.cc:205:group_cell_inputs$26270 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26263 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [15] $auto$opt_expr.cc:205:group_cell_inputs$26270 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [14] $auto$opt_expr.cc:205:group_cell_inputs$26270 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3603 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26263 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13008:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [14] $auto$opt_expr.cc:205:group_cell_inputs$26256 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [1] $auto$opt_expr.cc:205:group_cell_inputs$26256 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26256 [14] $auto$opt_expr.cc:205:group_cell_inputs$26256 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26256 [13] $auto$opt_expr.cc:205:group_cell_inputs$26256 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26263 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [1] $auto$opt_expr.cc:205:group_cell_inputs$26263 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26256 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [15] $auto$opt_expr.cc:205:group_cell_inputs$26263 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [14] $auto$opt_expr.cc:205:group_cell_inputs$26263 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3599 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26256 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13022:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [14] $auto$opt_expr.cc:205:group_cell_inputs$26249 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [1] $auto$opt_expr.cc:205:group_cell_inputs$26249 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26249 [14] $auto$opt_expr.cc:205:group_cell_inputs$26249 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26249 [13] $auto$opt_expr.cc:205:group_cell_inputs$26249 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26256 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [1] $auto$opt_expr.cc:205:group_cell_inputs$26256 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [14] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26249 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [15] $auto$opt_expr.cc:205:group_cell_inputs$26256 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [14] $auto$opt_expr.cc:205:group_cell_inputs$26256 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3595 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26249 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13036:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26242 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$26242 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26249 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [1] $auto$opt_expr.cc:205:group_cell_inputs$26249 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26242 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [15] $auto$opt_expr.cc:205:group_cell_inputs$26249 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [14] $auto$opt_expr.cc:205:group_cell_inputs$26249 [12:2] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:620$3416.$result[15:0]$3591 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13406: { $flatten\u_app.\u_flash_spi.$10\spi_en[0:0] $flatten\u_app.\u_flash_spi.$procmux$13156_CMP $flatten\u_app.\u_flash_spi.$3\spi_rd_ready[0:0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13536:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [14] $auto$opt_expr.cc:205:group_cell_inputs$26340 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [1] $auto$opt_expr.cc:205:group_cell_inputs$26340 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26340 [14] $auto$opt_expr.cc:205:group_cell_inputs$26340 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26340 [13] $auto$opt_expr.cc:205:group_cell_inputs$26340 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569
      New ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [14] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26340 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569 [15] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569 [2] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569 [14:3] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3569 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26340 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13557:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [14] $auto$opt_expr.cc:205:group_cell_inputs$26333 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [1] $auto$opt_expr.cc:205:group_cell_inputs$26333 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26333 [14] $auto$opt_expr.cc:205:group_cell_inputs$26333 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26333 [13] $auto$opt_expr.cc:205:group_cell_inputs$26333 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26340 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [1] $auto$opt_expr.cc:205:group_cell_inputs$26340 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26333 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [15] $auto$opt_expr.cc:205:group_cell_inputs$26340 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [14] $auto$opt_expr.cc:205:group_cell_inputs$26340 [12:2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3565 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26333 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13578:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [14] $auto$opt_expr.cc:205:group_cell_inputs$26326 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [1] $auto$opt_expr.cc:205:group_cell_inputs$26326 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26326 [14] $auto$opt_expr.cc:205:group_cell_inputs$26326 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26326 [13] $auto$opt_expr.cc:205:group_cell_inputs$26326 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26333 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [1] $auto$opt_expr.cc:205:group_cell_inputs$26333 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26326 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [15] $auto$opt_expr.cc:205:group_cell_inputs$26333 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [14] $auto$opt_expr.cc:205:group_cell_inputs$26333 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3561 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26326 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13599:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [14] $auto$opt_expr.cc:205:group_cell_inputs$26319 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [1] $auto$opt_expr.cc:205:group_cell_inputs$26319 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26319 [14] $auto$opt_expr.cc:205:group_cell_inputs$26319 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26319 [13] $auto$opt_expr.cc:205:group_cell_inputs$26319 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26326 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [1] $auto$opt_expr.cc:205:group_cell_inputs$26326 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26319 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [15] $auto$opt_expr.cc:205:group_cell_inputs$26326 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [14] $auto$opt_expr.cc:205:group_cell_inputs$26326 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3557 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26319 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13620:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [14] $auto$opt_expr.cc:205:group_cell_inputs$26312 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [1] $auto$opt_expr.cc:205:group_cell_inputs$26312 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26312 [14] $auto$opt_expr.cc:205:group_cell_inputs$26312 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26312 [13] $auto$opt_expr.cc:205:group_cell_inputs$26312 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26319 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [1] $auto$opt_expr.cc:205:group_cell_inputs$26319 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26312 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [15] $auto$opt_expr.cc:205:group_cell_inputs$26319 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [14] $auto$opt_expr.cc:205:group_cell_inputs$26319 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3553 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26312 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13641:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [14] $auto$opt_expr.cc:205:group_cell_inputs$26305 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [1] $auto$opt_expr.cc:205:group_cell_inputs$26305 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26305 [14] $auto$opt_expr.cc:205:group_cell_inputs$26305 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26305 [13] $auto$opt_expr.cc:205:group_cell_inputs$26305 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26312 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [1] $auto$opt_expr.cc:205:group_cell_inputs$26312 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26305 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [15] $auto$opt_expr.cc:205:group_cell_inputs$26312 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [14] $auto$opt_expr.cc:205:group_cell_inputs$26312 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3549 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26305 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13662:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [14] $auto$opt_expr.cc:205:group_cell_inputs$26298 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [1] $auto$opt_expr.cc:205:group_cell_inputs$26298 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26298 [14] $auto$opt_expr.cc:205:group_cell_inputs$26298 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26298 [13] $auto$opt_expr.cc:205:group_cell_inputs$26298 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26305 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [1] $auto$opt_expr.cc:205:group_cell_inputs$26305 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26298 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [15] $auto$opt_expr.cc:205:group_cell_inputs$26305 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [14] $auto$opt_expr.cc:205:group_cell_inputs$26305 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3545 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26298 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13683:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26242 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$26242 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26298 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [1] $auto$opt_expr.cc:205:group_cell_inputs$26298 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26242 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [15] $auto$opt_expr.cc:205:group_cell_inputs$26298 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [14] $auto$opt_expr.cc:205:group_cell_inputs$26298 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:529$3415.$result[15:0]$3541 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$13951:
      Old ports: A=5'01111, B=5'01110, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$23\state_d[4:0] [4:1] = 4'0111
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$14226:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:455:run$25973 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$25973 [1]
      New connections: { $auto$wreduce.cc:455:run$25973 [2] $auto$wreduce.cc:455:run$25973 [0] } = { $auto$wreduce.cc:455:run$25973 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$14475:
      Old ports: A=5'01010, B=5'01001, Y=$flatten\u_app.\u_flash_spi.$15\state_d[4:0]
      New ports: A=2'10, B=2'01, Y=$flatten\u_app.\u_flash_spi.$15\state_d[4:0] [1:0]
      New connections: $flatten\u_app.\u_flash_spi.$15\state_d[4:0] [4:2] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$14973:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:455:run$25972 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$25972 [0]
      New connections: $auto$wreduce.cc:455:run$25972 [2:1] = { $auto$wreduce.cc:455:run$25972 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$16230:
      Old ports: A=5'00100, B=5'00010, Y=$flatten\u_app.\u_flash_spi.$5\state_d[4:0]
      New ports: A=2'10, B=2'01, Y=$flatten\u_app.\u_flash_spi.$5\state_d[4:0] [2:1]
      New connections: { $flatten\u_app.\u_flash_spi.$5\state_d[4:0] [4:3] $flatten\u_app.\u_flash_spi.$5\state_d[4:0] [0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$16540:
      Old ports: A=8'00000000, B=8'10101011, Y=$flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\spi_wr_data[7:0] [0] }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16812: { $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $auto$opt_reduce.cc:134:opt_pmux$27298 $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$13159_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16822: { $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $auto$opt_reduce.cc:134:opt_pmux$27300 $auto$opt_reduce.cc:134:opt_pmux$23598 $flatten\u_app.\u_flash_spi.$procmux$12929_CMP $auto$opt_reduce.cc:134:opt_pmux$23596 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$16893: { $flatten\u_app.\u_flash_spi.$procmux$16689_CMP $flatten\u_app.\u_flash_spi.$procmux$12677_CMP $flatten\u_app.\u_flash_spi.$procmux$12688_CMP $flatten\u_app.\u_flash_spi.$procmux$12676_CMP $flatten\u_app.\u_flash_spi.$procmux$15392_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$14763_CMP $flatten\u_app.\u_flash_spi.$procmux$12686_CMP $flatten\u_app.\u_flash_spi.$procmux$12675_CMP $flatten\u_app.\u_flash_spi.$procmux$16835_CMP $flatten\u_app.\u_flash_spi.$procmux$14195_CMP $flatten\u_app.\u_flash_spi.$procmux$14069_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$16815_CMP $flatten\u_app.\u_flash_spi.$procmux$13322_CMP $flatten\u_app.\u_flash_spi.$procmux$13159_CMP $flatten\u_app.\u_flash_spi.$procmux$12929_CMP $flatten\u_app.\u_flash_spi.$procmux$12674_CMP $flatten\u_app.\u_flash_spi.$procmux$12699_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$17169: { $flatten\u_app.\u_flash_spi.$procmux$13543_CMP $flatten\u_app.\u_flash_spi.$procmux$12929_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425_Y [3]
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425_Y [2:0] = 3'000
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17462: $flatten\u_app.\u_flash_spi.\u_spi.$procmux$17278_CMP
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:43$3637:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$4140:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$25978 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$4140_Y
      New ports: A=$auto$wreduce.cc:455:run$25978 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$4140_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$4140_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5809:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17601:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [14] $auto$opt_expr.cc:205:group_cell_inputs$26174 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [1] $auto$opt_expr.cc:205:group_cell_inputs$26174 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26174 [14] $auto$opt_expr.cc:205:group_cell_inputs$26174 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26174 [13] $auto$opt_expr.cc:205:group_cell_inputs$26174 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26181 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [1] $auto$opt_expr.cc:205:group_cell_inputs$26181 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26174 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [15] $auto$opt_expr.cc:205:group_cell_inputs$26181 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [14] $auto$opt_expr.cc:205:group_cell_inputs$26181 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26174 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17612:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [14] $auto$opt_expr.cc:205:group_cell_inputs$26167 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [1] $auto$opt_expr.cc:205:group_cell_inputs$26167 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26167 [14] $auto$opt_expr.cc:205:group_cell_inputs$26167 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26167 [13] $auto$opt_expr.cc:205:group_cell_inputs$26167 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26174 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [1] $auto$opt_expr.cc:205:group_cell_inputs$26174 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26167 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [15] $auto$opt_expr.cc:205:group_cell_inputs$26174 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [14] $auto$opt_expr.cc:205:group_cell_inputs$26174 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3154 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26167 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17623:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [14] $auto$opt_expr.cc:205:group_cell_inputs$26160 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [1] $auto$opt_expr.cc:205:group_cell_inputs$26160 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26160 [14] $auto$opt_expr.cc:205:group_cell_inputs$26160 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26160 [13] $auto$opt_expr.cc:205:group_cell_inputs$26160 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26167 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [1] $auto$opt_expr.cc:205:group_cell_inputs$26167 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26160 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [15] $auto$opt_expr.cc:205:group_cell_inputs$26167 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [14] $auto$opt_expr.cc:205:group_cell_inputs$26167 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3150 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26160 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17634:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [14] $auto$opt_expr.cc:205:group_cell_inputs$26153 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [1] $auto$opt_expr.cc:205:group_cell_inputs$26153 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26153 [14] $auto$opt_expr.cc:205:group_cell_inputs$26153 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26153 [13] $auto$opt_expr.cc:205:group_cell_inputs$26153 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26160 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [1] $auto$opt_expr.cc:205:group_cell_inputs$26160 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26153 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [15] $auto$opt_expr.cc:205:group_cell_inputs$26160 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [14] $auto$opt_expr.cc:205:group_cell_inputs$26160 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3146 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26153 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17645:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [14] $auto$opt_expr.cc:205:group_cell_inputs$26146 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [1] $auto$opt_expr.cc:205:group_cell_inputs$26146 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26146 [14] $auto$opt_expr.cc:205:group_cell_inputs$26146 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26146 [13] $auto$opt_expr.cc:205:group_cell_inputs$26146 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26153 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [1] $auto$opt_expr.cc:205:group_cell_inputs$26153 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26146 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [15] $auto$opt_expr.cc:205:group_cell_inputs$26153 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [14] $auto$opt_expr.cc:205:group_cell_inputs$26153 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3142 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26146 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17656:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [14] $auto$opt_expr.cc:205:group_cell_inputs$26139 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [1] $auto$opt_expr.cc:205:group_cell_inputs$26139 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26139 [14] $auto$opt_expr.cc:205:group_cell_inputs$26139 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26139 [13] $auto$opt_expr.cc:205:group_cell_inputs$26139 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26146 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [1] $auto$opt_expr.cc:205:group_cell_inputs$26146 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26139 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [15] $auto$opt_expr.cc:205:group_cell_inputs$26146 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [14] $auto$opt_expr.cc:205:group_cell_inputs$26146 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3138 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26139 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17667:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26132 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$26132 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$26139 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [1] $auto$opt_expr.cc:205:group_cell_inputs$26139 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26132 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [15] $auto$opt_expr.cc:205:group_cell_inputs$26139 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [14] $auto$opt_expr.cc:205:group_cell_inputs$26139 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3134 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17808:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17829:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18306:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18847:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [14] $auto$opt_expr.cc:205:group_cell_inputs$26181 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [1] $auto$opt_expr.cc:205:group_cell_inputs$26181 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26181 [14] $auto$opt_expr.cc:205:group_cell_inputs$26181 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$26181 [13] $auto$opt_expr.cc:205:group_cell_inputs$26181 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2764.$result[15:0]$3201 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26181 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2763.$result[15:0]$3162 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26181 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20015:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26235 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [1] $auto$opt_expr.cc:205:group_cell_inputs$26235 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26235 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26235 [3] $auto$opt_expr.cc:205:group_cell_inputs$26235 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26235 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3123 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26235 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20034:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26230 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [1] $auto$opt_expr.cc:205:group_cell_inputs$26230 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26230 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26230 [3] $auto$opt_expr.cc:205:group_cell_inputs$26230 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [4] $auto$opt_expr.cc:205:group_cell_inputs$26235 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [1] $auto$opt_expr.cc:205:group_cell_inputs$26235 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26230 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26235 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [4] $auto$opt_expr.cc:205:group_cell_inputs$26235 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3119 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26230 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20053:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26225 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [1] $auto$opt_expr.cc:205:group_cell_inputs$26225 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26225 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26225 [3] $auto$opt_expr.cc:205:group_cell_inputs$26225 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [4] $auto$opt_expr.cc:205:group_cell_inputs$26230 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [1] $auto$opt_expr.cc:205:group_cell_inputs$26230 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26225 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26230 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [4] $auto$opt_expr.cc:205:group_cell_inputs$26230 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3115 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26225 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20072:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26220 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [1] $auto$opt_expr.cc:205:group_cell_inputs$26220 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26220 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26220 [3] $auto$opt_expr.cc:205:group_cell_inputs$26220 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [4] $auto$opt_expr.cc:205:group_cell_inputs$26225 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [1] $auto$opt_expr.cc:205:group_cell_inputs$26225 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26220 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26225 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [4] $auto$opt_expr.cc:205:group_cell_inputs$26225 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3111 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26220 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20091:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26215 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [1] $auto$opt_expr.cc:205:group_cell_inputs$26215 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26215 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26215 [3] $auto$opt_expr.cc:205:group_cell_inputs$26215 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [4] $auto$opt_expr.cc:205:group_cell_inputs$26220 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [1] $auto$opt_expr.cc:205:group_cell_inputs$26220 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26215 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26220 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [4] $auto$opt_expr.cc:205:group_cell_inputs$26220 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3107 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26215 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20110:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26210 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [1] $auto$opt_expr.cc:205:group_cell_inputs$26210 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26210 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26210 [3] $auto$opt_expr.cc:205:group_cell_inputs$26210 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [4] $auto$opt_expr.cc:205:group_cell_inputs$26215 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [1] $auto$opt_expr.cc:205:group_cell_inputs$26215 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26210 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26215 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [4] $auto$opt_expr.cc:205:group_cell_inputs$26215 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3103 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26210 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20129:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26205 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [1] $auto$opt_expr.cc:205:group_cell_inputs$26205 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26205 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26205 [3] $auto$opt_expr.cc:205:group_cell_inputs$26205 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [4] $auto$opt_expr.cc:205:group_cell_inputs$26210 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [1] $auto$opt_expr.cc:205:group_cell_inputs$26210 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26205 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26210 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [4] $auto$opt_expr.cc:205:group_cell_inputs$26210 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3099 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26205 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20148:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26200 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [1] $auto$opt_expr.cc:205:group_cell_inputs$26200 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26200 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26200 [3] $auto$opt_expr.cc:205:group_cell_inputs$26200 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [4] $auto$opt_expr.cc:205:group_cell_inputs$26205 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [1] $auto$opt_expr.cc:205:group_cell_inputs$26205 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26200 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26205 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [4] $auto$opt_expr.cc:205:group_cell_inputs$26205 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3095 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26200 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20167:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26195 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [1] $auto$opt_expr.cc:205:group_cell_inputs$26195 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26195 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$26195 [3] $auto$opt_expr.cc:205:group_cell_inputs$26195 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [4] $auto$opt_expr.cc:205:group_cell_inputs$26200 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [1] $auto$opt_expr.cc:205:group_cell_inputs$26200 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$26195 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26200 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [4] $auto$opt_expr.cc:205:group_cell_inputs$26200 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3091 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$26195 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20186:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$26190 [1] $auto$opt_expr.cc:205:group_cell_inputs$26190 [2] $auto$opt_expr.cc:205:group_cell_inputs$26190 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$26190 [1] $auto$wreduce.cc:455:run$26004 [1] $auto$opt_expr.cc:205:group_cell_inputs$26190 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [4] $auto$opt_expr.cc:205:group_cell_inputs$26195 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [1] $auto$opt_expr.cc:205:group_cell_inputs$26195 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$26190 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$26004 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$26195 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [4] $auto$opt_expr.cc:205:group_cell_inputs$26195 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2761.$result[4:0]$3087 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$26190 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$20205:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$26190 [1] $auto$wreduce.cc:455:run$26004 [1] $auto$opt_expr.cc:205:group_cell_inputs$26190 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$26190 [1:0]
      New connections: $auto$wreduce.cc:455:run$26004 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$21858: $auto$opt_reduce.cc:134:opt_pmux$23526
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7708:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$26006 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$26006 [7]
      New connections: $auto$wreduce.cc:455:run$26006 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7799:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$26006 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$26006 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$8290:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$22898:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$27287: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10828_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$27289: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10828_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$27291: { $flatten\u_app.$procmux$10058_CMP $flatten\u_app.$procmux$10332_CMP $flatten\u_app.$procmux$10827_CMP $flatten\u_app.$procmux$10828_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$27297: { $flatten\u_app.\u_flash_spi.$procmux$16815_CMP $flatten\u_app.\u_flash_spi.$procmux$16689_CMP $flatten\u_app.\u_flash_spi.$procmux$15127_CMP $flatten\u_app.\u_flash_spi.$procmux$13543_CMP }
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12843:
      Old ports: A=5'01011, B=$flatten\u_app.\u_flash_spi.$34\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$33\state_d[4:0]
      New ports: A=3'001, B={ $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4] 2'10 }, Y={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [3] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [1] } = { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$16297:
      Old ports: A=5'10101, B=$flatten\u_app.\u_flash_spi.$5\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0]
      New ports: A=3'101, B={ $flatten\u_app.\u_flash_spi.$5\state_d[4:0] [2:1] 1'0 }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0]
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4:3] = { $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425_Y, B=4'0111, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:199$3425_Y [3] 1'0 }, B=2'01, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [2:1] = { $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17949:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$17967:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18421:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7799:
      Old ports: A=$auto$wreduce.cc:455:run$26006 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$26006 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12871:
      Old ports: A=5'10110, B=$flatten\u_app.\u_flash_spi.$33\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$32\state_d[4:0]
      New ports: A=4'1110, B={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }, Y={ $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [3] = $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y, B=4'0101, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:198$3426_Y [0] }, B=3'001, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [1:0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [2] = $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18087:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18102:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:196$3428:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y, B=4'1111, Y=\u_app.flash_status
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:197$3427_Y [1:0] }, B=3'111, Y={ \u_app.flash_status [3] \u_app.flash_status [1:0] }
      New connections: \u_app.flash_status [2] = \u_app.flash_status [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$18168:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $flatten\u_app.$reduce_or$../hdl/demo/app.v:538$1789: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
    New input vector for $reduce_and cell $flatten\u_app.$reduce_and$../hdl/demo/app.v:263$1635: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
  Optimizing cells in module \demo.
Performed a total of 110 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

17.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$25643 ($adffe) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $auto$ff.cc:266:slice$25534 ($adffe) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 20 unused wires.
<suppressed ~4 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~4 debug messages>

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27310: { $auto$opt_dff.cc:194:make_patterns_logic$27307 $auto$opt_dff.cc:194:make_patterns_logic$25537 $auto$opt_dff.cc:194:make_patterns_logic$25535 $auto$opt_dff.cc:194:make_patterns_logic$25528 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$27305: { $auto$opt_dff.cc:194:make_patterns_logic$27302 $auto$opt_dff.cc:194:make_patterns_logic$25664 $auto$opt_dff.cc:194:make_patterns_logic$25660 $auto$opt_dff.cc:194:make_patterns_logic$25658 $auto$opt_dff.cc:194:make_patterns_logic$25656 $auto$opt_dff.cc:194:make_patterns_logic$25654 $auto$opt_dff.cc:194:make_patterns_logic$25650 $auto$opt_dff.cc:194:make_patterns_logic$25644 $auto$opt_dff.cc:194:make_patterns_logic$25601 $auto$opt_dff.cc:194:make_patterns_logic$25599 $auto$opt_dff.cc:194:make_patterns_logic$25593 $auto$opt_dff.cc:194:make_patterns_logic$25589 }
  Optimizing cells in module \demo.
Performed a total of 2 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.13. Executing OPT_DFF pass (perform DFF optimizations).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.16. Rerunning OPT passes. (Maybe there is more to do..)

17.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

17.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.20. Executing OPT_DFF pass (perform DFF optimizations).

17.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.23. Finished OPT passes. (There is nothing left to do.)

17.30. Executing ICE40_WRAPCARRY pass (wrap carries).

17.31. Executing TECHMAP pass (map to technology primitives).

17.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$e1270c504307e9914695c839a36c0c6fc6336d88\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$9351575993bc1ded3ef48c9c097ff84ad426822b\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$ebea5ef670e0e7c1660cff40df64ca6f958ad18d\_90_pmux for cells of type $pmux.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

17.31.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$36396.
    dead port 2/2 on $mux $procmux$36390.
    dead port 2/2 on $mux $procmux$36384.
    dead port 2/2 on $mux $procmux$36378.
    dead port 2/2 on $mux $procmux$36372.
    dead port 2/2 on $mux $procmux$36366.
    dead port 2/2 on $mux $procmux$36360.
    dead port 2/2 on $mux $procmux$36354.
Removed 8 multiplexer ports.
<suppressed ~2398 debug messages>

17.31.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~536 debug messages>

17.31.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:62b3efa7ec4c32398edfb85f361664604af18512$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~1722 debug messages>

17.31.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

17.31.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39002.
    dead port 2/2 on $mux $procmux$38996.
    dead port 2/2 on $mux $procmux$38990.
    dead port 2/2 on $mux $procmux$38984.
    dead port 2/2 on $mux $procmux$38978.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

17.31.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~47 debug messages>

17.31.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

17.31.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

17.31.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$39002.
    dead port 2/2 on $mux $procmux$38996.
    dead port 2/2 on $mux $procmux$38990.
    dead port 2/2 on $mux $procmux$38984.
    dead port 2/2 on $mux $procmux$38978.
Removed 5 multiplexer ports.
<suppressed ~27 debug messages>

17.31.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

17.31.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

17.31.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$37670.
    dead port 2/2 on $mux $procmux$37664.
    dead port 2/2 on $mux $procmux$37658.
    dead port 2/2 on $mux $procmux$37652.
Removed 4 multiplexer ports.
<suppressed ~466 debug messages>

17.31.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1558 debug messages>

17.32. Executing OPT pass (performing simple optimizations).

17.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~30099 debug messages>

17.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~11061 debug messages>
Removed a total of 3687 cells.

17.32.3. Executing OPT_DFF pass (perform DFF optimizations).

17.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 4165 unused cells and 5295 unused wires.
<suppressed ~4170 debug messages>

17.32.5. Finished fast OPT passes.

17.33. Executing ICE40_OPT pass (performing simple optimizations).

17.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26013.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$26013.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26026.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$26026.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26037.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26040.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26043.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26046.slice[0].carry: CO=\u_app.u_flash_spi.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26049.slice[0].carry: CO=\u_app.u_flash_spi.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26052.slice[0].carry: CO=\u_app.u_flash_spi.page_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26055.slice[0].carry: CO=\u_app.u_flash_spi.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26058.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26064.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26067.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26067.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$26070.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26073.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26073.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26076.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$26079.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26082.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26085.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$26085.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26088.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26091.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26094.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$26094.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26100.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26103.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26106.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26109.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

17.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~165 debug messages>

17.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~696 debug messages>
Removed a total of 232 cells.

17.33.4. Executing OPT_DFF pass (perform DFF optimizations).

17.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 118 unused wires.
<suppressed ~3 debug messages>

17.33.6. Rerunning OPT passes. (Removed registers in this run.)

17.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26070.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$26067.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$26079.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$26073.X [0]

17.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~134 debug messages>

17.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.33.10. Executing OPT_DFF pass (perform DFF optimizations).

17.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

17.33.12. Rerunning OPT passes. (Removed registers in this run.)

17.33.13. Running ICE40 specific optimizations.

17.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.33.16. Executing OPT_DFF pass (perform DFF optimizations).

17.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.33.18. Finished OPT passes. (There is nothing left to do.)

17.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

17.35. Executing TECHMAP pass (map to technology primitives).

17.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~723 debug messages>

17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26037.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26040.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26043.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26046.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26049.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26052.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26055.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26058.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26064.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26067.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26067.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26070.slice[19].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26070.slice[1].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26070.slice[3].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26073.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26073.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26076.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26079.slice[10].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26079.slice[3].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26082.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26085.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26085.slice[10].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26088.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26091.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26094.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26094.slice[10].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26100.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26103.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26106.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$26109.slice[0].carry ($lut).

17.38. Executing ICE40_OPT pass (performing simple optimizations).

17.38.1. Running ICE40 specific optimizations.

17.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~2352 debug messages>

17.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~4350 debug messages>
Removed a total of 1450 cells.

17.38.4. Executing OPT_DFF pass (perform DFF optimizations).

17.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 5129 unused wires.
<suppressed ~1 debug messages>

17.38.6. Rerunning OPT passes. (Removed registers in this run.)

17.38.7. Running ICE40 specific optimizations.

17.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~115 debug messages>

17.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

17.38.10. Executing OPT_DFF pass (perform DFF optimizations).

17.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.38.12. Rerunning OPT passes. (Removed registers in this run.)

17.38.13. Running ICE40 specific optimizations.

17.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.38.16. Executing OPT_DFF pass (perform DFF optimizations).

17.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.38.18. Finished OPT passes. (There is nothing left to do.)

17.39. Executing TECHMAP pass (map to technology primitives).

17.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.40. Executing ABC pass (technology mapping using ABC).

17.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 8622 gates and 9518 wires to a netlist network with 894 inputs and 696 outputs.

17.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1353.
ABC: Participating nodes from both networks       =    3062.
ABC: Participating nodes from the first network   =    1355. (  66.19 % of nodes)
ABC: Participating nodes from the second network  =    1707. (  83.39 % of nodes)
ABC: Node pairs (any polarity)                    =    1355. (  66.19 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1090. (  53.25 % of names can be moved)
ABC: Total runtime =     0.16 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2046
ABC RESULTS:        internal signals:     7928
ABC RESULTS:           input signals:      894
ABC RESULTS:          output signals:      696
Removing temp directory.

17.41. Executing ICE40_WRAPCARRY pass (wrap carries).

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 52 unused cells and 4532 unused wires.

17.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2182
  1-LUT               43
  2-LUT              376
  3-LUT              709
  4-LUT             1054
  with \SB_CARRY    (#0)  127
  with \SB_CARRY    (#1)  121

Eliminating LUTs.
Number of LUTs:     2182
  1-LUT               43
  2-LUT              376
  3-LUT              709
  4-LUT             1054
  with \SB_CARRY    (#0)  127
  with \SB_CARRY    (#1)  121

Combining LUTs.
Number of LUTs:     2151
  1-LUT               43
  2-LUT              341
  3-LUT              686
  4-LUT             1081
  with \SB_CARRY    (#0)  127
  with \SB_CARRY    (#1)  121

Eliminated 0 LUTs.
Combined 31 LUTs.
<suppressed ~11561 debug messages>

17.44. Executing TECHMAP pass (map to technology primitives).

17.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.44.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$0544e369df70197d8a5ca8c90ec5354803916e16\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$f551e3ea739035536482f324add53c20fa272a6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$0c5cb0a104ca0d31d95a5283f0388d51f8a25587\$lut for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$0a3771672c6891ba44b2354bdc7d8e7df66ee918\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$81641d5a65a1d3f56e1fb2175d30995f163b9984\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$b5f45db524a9189e41f75d5d69a4d025017029b3\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$354963f344f28132afd8c5fdfca027604bbcf00f\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$998070d88e7b2d1c62bd5c887cfeb8dad821dc3c\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$d11fd0cafe28c6509f05d39c9d5671060ee4e821\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$b0305aca02e3fbd35ad190b18b88a4c4c0c3abd4\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$d8b8a5421671fc810121a3f5c9c250f14eaae3cd\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$9c532d5979dd5633771f4af06e990bec85a45338\$lut for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$9916cc51bf12f190168610dd1c58d28ca4d9de1c\$lut for cells of type $lut.
Using template $paramod$ebc984149b682ff68e8506aa94d7623c7dee7716\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$ad9afe568e97c0bb73618642f5dd77addc807716\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$deee0a1a037cf1ee3bf8b53ec1523b5586f623ea\$lut for cells of type $lut.
Using template $paramod$0933d1fd2cc5c62d72d9aaeb32b8b8277fc59ca9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$4f6be523158a1fa10dcaf7d2b4c75aadb70d1e5c\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$2e11c0e004fab0373ef80005c65c968bc830b55a\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$013e6b6a4353b046ff7459503710c79f47324c2a\$lut for cells of type $lut.
Using template $paramod$536f05bb8cf0602254b16436d76e9a3071b4194f\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$956157c0497c969d2ee7549e519f18a7bb88f829\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$303e87d85143e3d3ffafccfc00403e19337f516e\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod$06cfc1c2f88fe4d7fa6540896620255ed04f739d\$lut for cells of type $lut.
Using template $paramod$4685bd76b86e63a7673afc1b48c70bed06b8ddfb\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$ef8c7195305096e888736fec646147190f69010c\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$a99deb3b7a908d424033b5248ca2bbef427b95c9\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$e13d53d2f7f4329c814f78d8202f66066122bbc4\$lut for cells of type $lut.
Using template $paramod$164bdefb5d1c06a6528ecdb35b429071950e50d7\$lut for cells of type $lut.
Using template $paramod$e0df59500eb5c2180b19411c9d3b14962da1431e\$lut for cells of type $lut.
Using template $paramod$9c2dece5be18da29d8c978059399d07b00f5921c\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5521 debug messages>
Removed 0 unused cells and 4810 unused wires.

17.45. Executing AUTONAME pass.
Renamed 74150 objects in module demo (94 iterations).
<suppressed ~4250 debug messages>

17.46. Executing HIERARCHY pass (managing design hierarchy).

17.46.1. Analyzing design hierarchy..
Top module:  \demo

17.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

17.47. Printing statistics.

=== demo ===

   Number of wires:               1745
   Number of wire bits:           7233
   Number of public wires:        1745
   Number of public wire bits:    7233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2995
     SB_CARRY                      141
     SB_DFFE                         4
     SB_DFFER                      583
     SB_DFFES                        7
     SB_DFFR                        95
     SB_DFFS                         6
     SB_IO                           3
     SB_LUT4                      2151
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

17.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

18. Executing JSON backend.

End of script. Logfile hash: 3495553d1e, CPU: user 14.02s system 0.17s, MEM: 214.47 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 56x opt_expr (4 sec), 13% 29x opt_clean (2 sec), ...
