# This script segment is generated automatically by AutoPilot

set id 1
set name lstm_n5_16s_16b_mjbC
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 16
set in0_signed 1
set in1_width 16
set in1_signed 1
set out_width 31
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {16 1 +} p {31 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


set id 5
set name lstm_n5_16s_16b_mkbM
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 16
set in0_signed 1
set in1_width 16
set in1_signed 1
set out_width 28
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {16 1 +} p {28 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


set id 10
set name lstm_n5_16s_16b_mlbW
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 16
set in0_signed 1
set in1_width 16
set in1_signed 1
set out_width 32
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {16 1 +} p {32 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


set id 11
set name lstm_n5_16s_16b_mmb6
set corename simcore_mul
set op mul
set stage_num 1
set max_latency -1
set registered_input 1
set in0_width 16
set in0_signed 1
set in1_width 14
set in1_signed 1
set out_width 28
set exp i0*i1
set arg_lists {i0 {16 1 +} i1 {14 1 +} p {28 1 +} acc {0} }
set TrueReset 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mul] == "ap_gen_simcore_mul"} {
eval "ap_gen_simcore_mul { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mul, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mul
set corename DSP48
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_dsp48] == "::AESL_LIB_VIRTEX::xil_gen_dsp48"} {
eval "::AESL_LIB_VIRTEX::xil_gen_dsp48 { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    true_reset ${TrueReset} \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    out_width ${out_width} \
    exp ${exp} \
    arg_lists {${arg_lists}} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_dsp48, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 17
set MemName lstm_n5_16s_16b_hbkb
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 16
set AddrRange 80
set AddrWd 7
set impl_style block
set TrueReset 1
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 18
set MemName lstm_n5_16s_16b_lcud
set CoreName ap_simcore_mem
set PortList { 1 1 }
set DataWd 12
set AddrRange 1024
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "100000000000" "100000001000" "100000010000" "100000011000" "100000100000" "100000101000" "100000110000" "100000111000" "100001000000" "100001001000" "100001010000" "100001011000" "100001100000" "100001101000" "100001110000" "100001111000" "100010000000" "100010001000" "100010010000" "100010011000" "100010100000" "100010101000" "100010110000" "100010111000" "100010111111" "100011000111" "100011001111" "100011010111" "100011011111" "100011100111" "100011101111" "100011110111" "100011111111" "100100000111" "100100001110" "100100010110" "100100011110" "100100100110" "100100101110" "100100110110" "100100111101" "100101000101" "100101001101" "100101010101" "100101011101" "100101100100" "100101101100" "100101110100" "100101111100" "100110000011" "100110001011" "100110010011" "100110011010" "100110100010" "100110101010" "100110110001" "100110111001" "100111000001" "100111001000" "100111010000" "100111010111" "100111011111" "100111100111" "100111101110" "100111110110" "100111111101" "101000000101" "101000001100" "101000010100" "101000011011" "101000100010" "101000101010" "101000110001" "101000111001" "101001000000" "101001000111" "101001001111" "101001010110" "101001011101" "101001100101" "101001101100" "101001110011" "101001111010" "101010000010" "101010001001" "101010010000" "101010010111" "101010011110" "101010100110" "101010101101" "101010110100" "101010111011" "101011000010" "101011001001" "101011010000" "101011010111" "101011011110" "101011100101" "101011101100" "101011110011" "101011111010" "101100000001" "101100000111" "101100001110" "101100010101" "101100011100" "101100100011" "101100101001" "101100110000" "101100110111" "101100111110" "101101000100" "101101001011" "101101010010" "101101011000" "101101011111" "101101100101" "101101101100" "101101110010" "101101111001" "101101111111" "101110000110" "101110001100" "101110010011" "101110011001" "101110011111" "101110100110" "101110101100" "101110110010" "101110111001" "101110111111" "101111000101" "101111001011" "101111010010" "101111011000" "101111011110" "101111100100" "101111101010" "101111110000" "101111110110" "101111111100" "110000000010" "110000001000" "110000001110" "110000010100" "110000011010" "110000100000" "110000100110" "110000101100" "110000110001" "110000110111" "110000111101" "110001000011" "110001001000" "110001001110" "110001010100" "110001011001" "110001011111" "110001100101" "110001101010" "110001110000" "110001110101" "110001111011" "110010000000" "110010000110" "110010001011" "110010010001" "110010010110" "110010011011" "110010100001" "110010100110" "110010101011" "110010110001" "110010110110" "110010111011" "110011000000" "110011000101" "110011001011" "110011010000" "110011010101" "110011011010" "110011011111" "110011100100" "110011101001" "110011101110" "110011110011" "110011111000" "110011111101" "110100000010" "110100000110" "110100001011" "110100010000" "110100010101" "110100011010" "110100011110" "110100100011" "110100101000" "110100101100" "110100110001" "110100110110" "110100111010" "110100111111" "110101000011" "110101001000" "110101001100" "110101010001" "110101010101" "110101011010" "110101011110" "110101100011" "110101100111" "110101101011" "110101110000" "110101110100" "110101111000" "110101111100" "110110000001" "110110000101" "110110001001" "110110001101" "110110010001" "110110010101" "110110011001" "110110011110" "110110100010" "110110100110" "110110101010" "110110101110" "110110110010" "110110110110" "110110111001" "110110111101" "110111000001" "110111000101" "110111001001" "110111001101" "110111010000" "110111010100" "110111011000" "110111011100" "110111011111" "110111100011" "110111100111" "110111101010" "110111101110" "110111110010" "110111110101" "110111111001" "110111111100" "111000000000" "111000000011" "111000000111" "111000001010" "111000001110" "111000010001" "111000010100" "111000011000" "111000011011" "111000011110" "111000100010" "111000100101" "111000101000" "111000101100" "111000101111" "111000110010" "111000110101" "111000111000" "111000111100" "111000111111" "111001000010" "111001000101" "111001001000" "111001001011" "111001001110" "111001010001" "111001010100" "111001010111" "111001011010" "111001011101" "111001100000" "111001100011" "111001100110" "111001101001" "111001101011" "111001101110" "111001110001" "111001110100" "111001110111" "111001111001" "111001111100" "111001111111" "111010000010" "111010000100" "111010000111" "111010001010" "111010001100" "111010001111" "111010010010" "111010010100" "111010010111" "111010011001" "111010011100" "111010011110" "111010100001" "111010100011" "111010100110" "111010101000" "111010101011" "111010101101" "111010110000" "111010110010" "111010110100" "111010110111" "111010111001" "111010111100" "111010111110" "111011000000" "111011000010" "111011000101" "111011000111" "111011001001" "111011001100" "111011001110" "111011010000" "111011010010" "111011010100" "111011010110" "111011011001" "111011011011" "111011011101" "111011011111" "111011100001" "111011100011" "111011100101" "111011100111" "111011101001" "111011101011" "111011101101" "111011101111" "111011110001" "111011110011" "111011110101" "111011110111" "111011111001" "111011111011" "111011111101" "111011111111" "111100000001" "111100000011" "111100000100" "111100000110" "111100001000" "111100001010" "111100001100" "111100001101" "111100001111" "111100010001" "111100010011" "111100010101" "111100010110" "111100011000" "111100011010" "111100011011" "111100011101" "111100011111" "111100100000" "111100100010" "111100100100" "111100100101" "111100100111" "111100101000" "111100101010" "111100101100" "111100101101" "111100101111" "111100110000" "111100110010" "111100110011" "111100110101" "111100110110" "111100111000" "111100111001" "111100111011" "111100111100" "111100111110" "111100111111" "111101000001" "111101000010" "111101000011" "111101000101" "111101000110" "111101001000" "111101001001" "111101001010" "111101001100" "111101001101" "111101001110" "111101010000" "111101010001" "111101010010" "111101010100" "111101010101" "111101010110" "111101010111" "111101011001" "111101011010" "111101011011" "111101011100" "111101011110" "111101011111" "111101100000" "111101100001" "111101100010" "111101100100" "111101100101" "111101100110" "111101100111" "111101101000" "111101101001" "111101101011" "111101101100" "111101101101" "111101101110" "111101101111" "111101110000" "111101110001" "111101110010" "111101110011" "111101110100" "111101110101" "111101110110" "111101110111" "111101111000" "111101111001" "111101111011" "111101111100" "111101111101" "111101111110" "111101111110" "111101111111" "111110000000" "111110000001" "111110000010" "111110000011" "111110000100" "111110000101" "111110000110" "111110000111" "111110001000" "111110001001" "111110001010" "111110001011" "111110001100" "111110001100" "111110001101" "111110001110" "111110001111" "111110010000" "111110010001" "111110010010" "111110010010" "111110010011" "111110010100" "111110010101" "111110010110" "111110010110" "111110010111" "111110011000" "111110011001" "111110011010" "111110011010" "111110011011" "111110011100" "111110011101" "111110011101" "111110011110" "111110011111" "111110100000" "111110100000" "111110100001" "111110100010" "111110100011" "111110100011" "111110100100" "111110100101" "111110100101" "111110100110" "111110100111" "111110100111" "111110101000" "111110101001" "111110101001" "111110101010" "111110101011" "111110101011" "111110101100" "111110101101" "111110101101" "111110101110" "111110101111" "111110101111" "111110110000" "111110110000" "111110110001" "111110110010" "111110110010" "111110110011" "111110110011" "111110110100" "111110110101" "111110110101" "111110110110" "111110110110" "111110110111" "111110110111" "111110111000" "111110111001" "111110111001" "111110111010" "111110111010" "111110111011" "111110111011" "111110111100" "111110111100" "111110111101" "111110111101" "111110111110" "111110111110" "111110111111" "111110111111" "111111000000" "111111000000" "111111000001" "111111000001" "111111000010" "111111000010" "111111000011" "111111000011" "111111000100" "111111000100" "111111000101" "111111000101" "111111000110" "111111000110" "111111000110" "111111000111" "111111000111" "111111001000" "111111001000" "111111001001" "111111001001" "111111001001" "111111001010" "111111001010" "111111001011" "111111001011" "111111001011" "111111001100" "111111001100" "111111001101" "111111001101" "111111001101" "111111001110" "111111001110" "111111001111" "111111001111" "111111001111" "111111010000" "111111010000" "111111010000" "111111010001" "111111010001" "111111010010" "111111010010" "111111010010" "111111010011" "111111010011" "111111010011" "111111010100" "111111010100" "111111010100" "111111010101" "111111010101" "111111010101" "111111010110" "111111010110" "111111010110" "111111010111" "111111010111" "111111010111" "111111011000" "111111011000" "111111011000" "111111011001" "111111011001" "111111011001" "111111011001" "111111011010" "111111011010" "111111011010" "111111011011" "111111011011" "111111011011" "111111011011" "111111011100" "111111011100" "111111011100" "111111011101" "111111011101" "111111011101" "111111011101" "111111011110" "111111011110" "111111011110" "111111011110" "111111011111" "111111011111" "111111011111" "111111011111" "111111100000" "111111100000" "111111100000" "111111100000" "111111100001" "111111100001" "111111100001" "111111100001" "111111100010" "111111100010" "111111100010" "111111100010" "111111100011" "111111100011" "111111100011" "111111100011" "111111100100" "111111100100" "111111100100" "111111100100" "111111100100" "111111100101" "111111100101" "111111100101" "111111100101" "111111100101" "111111100110" "111111100110" "111111100110" "111111100110" "111111100110" "111111100111" "111111100111" "111111100111" "111111100111" "111111100111" "111111101000" "111111101000" "111111101000" "111111101000" "111111101000" "111111101001" "111111101001" "111111101001" "111111101001" "111111101001" "111111101001" "111111101010" "111111101010" "111111101010" "111111101010" "111111101010" "111111101010" "111111101011" "111111101011" "111111101011" "111111101011" "111111101011" "111111101011" "111111101100" "111111101100" "111111101100" "111111101100" "111111101100" "111111101100" "111111101101" "111111101101" "111111101101" "111111101101" "111111101101" "111111101101" "111111101101" "111111101110" "111111101110" "111111101110" "111111101110" "111111101110" "111111101110" "111111101110" "111111101111" "111111101111" "111111101111" "111111101111" "111111101111" "111111101111" "111111101111" "111111101111" "111111110000" "111111110000" "111111110000" "111111110000" "111111110000" "111111110000" "111111110000" "111111110000" "111111110001" "111111110001" "111111110001" "111111110001" "111111110001" "111111110001" "111111110001" "111111110001" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110010" "111111110011" "111111110011" "111111110011" "111111110011" "111111110011" "111111110011" "111111110011" "111111110011" "111111110011" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110100" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110101" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110110" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111110111" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111000" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111001" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111010" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111011" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111100" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111101" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111110" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" "111111111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 19
set MemName lstm_n5_16s_16b_ldEe
set CoreName ap_simcore_mem
set PortList { 1 1 }
set DataWd 13
set AddrRange 1024
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "0000000000000" "0000000100000" "0000001000000" "0000001100000" "0000010000000" "0000010100000" "0000011000000" "0000011100000" "0000100000000" "0000100100000" "0000100111111" "0000101011111" "0000101111111" "0000110011111" "0000110111110" "0000111011110" "0000111111101" "0001000011101" "0001000111100" "0001001011100" "0001001111011" "0001010011010" "0001010111001" "0001011011000" "0001011110111" "0001100010110" "0001100110101" "0001101010011" "0001101110010" "0001110010000" "0001110101111" "0001111001101" "0001111101011" "0010000001001" "0010000100111" "0010001000101" "0010001100011" "0010010000000" "0010010011101" "0010010111011" "0010011011000" "0010011110101" "0010100010010" "0010100101110" "0010101001011" "0010101100111" "0010110000100" "0010110100000" "0010110111100" "0010111011000" "0010111110011" "0011000001111" "0011000101010" "0011001000101" "0011001100000" "0011001111011" "0011010010110" "0011010110000" "0011011001011" "0011011100101" "0011011111111" "0011100011001" "0011100110010" "0011101001100" "0011101100101" "0011101111110" "0011110010111" "0011110110000" "0011111001000" "0011111100000" "0011111111001" "0100000010000" "0100000101000" "0100001000000" "0100001010111" "0100001101110" "0100010000101" "0100010011100" "0100010110011" "0100011001001" "0100011100000" "0100011110110" "0100100001100" "0100100100001" "0100100110111" "0100101001100" "0100101100001" "0100101110110" "0100110001011" "0100110011111" "0100110110100" "0100111001000" "0100111011100" "0100111101111" "0101000000011" "0101000010110" "0101000101010" "0101000111101" "0101001001111" "0101001100010" "0101001110100" "0101010000111" "0101010011001" "0101010101011" "0101010111100" "0101011001110" "0101011011111" "0101011110000" "0101100000001" "0101100010010" "0101100100011" "0101100110011" "0101101000011" "0101101010011" "0101101100011" "0101101110011" "0101110000010" "0101110010010" "0101110100001" "0101110110000" "0101110111111" "0101111001101" "0101111011100" "0101111101010" "0101111111000" "0110000000110" "0110000010100" "0110000100010" "0110000101111" "0110000111101" "0110001001010" "0110001010111" "0110001100100" "0110001110001" "0110001111101" "0110010001010" "0110010010110" "0110010100010" "0110010101110" "0110010111010" "0110011000110" "0110011010001" "0110011011101" "0110011101000" "0110011110011" "0110011111110" "0110100001001" "0110100010011" "0110100011110" "0110100101000" "0110100110011" "0110100111101" "0110101000111" "0110101010001" "0110101011011" "0110101100100" "0110101101110" "0110101110111" "0110110000000" "0110110001010" "0110110010011" "0110110011011" "0110110100100" "0110110101101" "0110110110110" "0110110111110" "0110111000110" "0110111001111" "0110111010111" "0110111011111" "0110111100111" "0110111101110" "0110111110110" "0110111111110" "0111000000101" "0111000001100" "0111000010100" "0111000011011" "0111000100010" "0111000101001" "0111000110000" "0111000110111" "0111000111101" "0111001000100" "0111001001011" "0111001010001" "0111001010111" "0111001011110" "0111001100100" "0111001101010" "0111001110000" "0111001110110" "0111001111011" "0111010000001" "0111010000111" "0111010001100" "0111010010010" "0111010010111" "0111010011101" "0111010100010" "0111010100111" "0111010101100" "0111010110001" "0111010110110" "0111010111011" "0111011000000" "0111011000101" "0111011001010" "0111011001110" "0111011010011" "0111011010111" "0111011011100" "0111011100000" "0111011100100" "0111011101001" "0111011101101" "0111011110001" "0111011110101" "0111011111001" "0111011111101" "0111100000001" "0111100000101" "0111100001000" "0111100001100" "0111100010000" "0111100010011" "0111100010111" "0111100011011" "0111100011110" "0111100100001" "0111100100101" "0111100101000" "0111100101011" "0111100101111" "0111100110010" "0111100110101" "0111100111000" "0111100111011" "0111100111110" "0111101000001" "0111101000100" "0111101000111" "0111101001001" "0111101001100" "0111101001111" "0111101010010" "0111101010100" "0111101010111" "0111101011001" "0111101011100" "0111101011110" "0111101100001" "0111101100011" "0111101100110" "0111101101000" "0111101101010" "0111101101101" "0111101101111" "0111101110001" "0111101110011" "0111101110101" "0111101111000" "0111101111010" "0111101111100" "0111101111110" "0111110000000" "0111110000010" "0111110000100" "0111110000101" "0111110000111" "0111110001001" "0111110001011" "0111110001101" "0111110001111" "0111110010000" "0111110010010" "0111110010100" "0111110010101" "0111110010111" "0111110011001" "0111110011010" "0111110011100" "0111110011101" "0111110011111" "0111110100000" "0111110100010" "0111110100011" "0111110100101" "0111110100110" "0111110100111" "0111110101001" "0111110101010" "0111110101011" "0111110101101" "0111110101110" "0111110101111" "0111110110000" "0111110110010" "0111110110011" "0111110110100" "0111110110101" "0111110110110" "0111110111000" "0111110111001" "0111110111010" "0111110111011" "0111110111100" "0111110111101" "0111110111110" "0111110111111" "0111111000000" "0111111000001" "0111111000010" "0111111000011" "0111111000100" "0111111000101" "0111111000110" "0111111000111" "0111111000111" "0111111001000" "0111111001001" "0111111001010" "0111111001011" "0111111001100" "0111111001100" "0111111001101" "0111111001110" "0111111001111" "0111111010000" "0111111010000" "0111111010001" "0111111010010" "0111111010010" "0111111010011" "0111111010100" "0111111010101" "0111111010101" "0111111010110" "0111111010111" "0111111010111" "0111111011000" "0111111011000" "0111111011001" "0111111011010" "0111111011010" "0111111011011" "0111111011011" "0111111011100" "0111111011101" "0111111011101" "0111111011110" "0111111011110" "0111111011111" "0111111011111" "0111111100000" "0111111100000" "0111111100001" "0111111100001" "0111111100010" "0111111100010" "0111111100011" "0111111100011" "0111111100011" "0111111100100" "0111111100100" "0111111100101" "0111111100101" "0111111100110" "0111111100110" "0111111100110" "0111111100111" "0111111100111" "0111111101000" "0111111101000" "0111111101000" "0111111101001" "0111111101001" "0111111101001" "0111111101010" "0111111101010" "0111111101010" "0111111101011" "0111111101011" "0111111101011" "0111111101100" "0111111101100" "0111111101100" "0111111101101" "0111111101101" "0111111101101" "0111111101110" "0111111101110" "0111111101110" "0111111101110" "0111111101111" "0111111101111" "0111111101111" "0111111101111" "0111111110000" "0111111110000" "0111111110000" "0111111110000" "0111111110001" "0111111110001" "0111111110001" "0111111110001" "0111111110010" "0111111110010" "0111111110010" "0111111110010" "0111111110010" "0111111110011" "0111111110011" "0111111110011" "0111111110011" "0111111110100" "0111111110100" "0111111110100" "0111111110100" "0111111110100" "0111111110100" "0111111110101" "0111111110101" "0111111110101" "0111111110101" "0111111110101" "0111111110101" "0111111110110" "0111111110110" "0111111110110" "0111111110110" "0111111110110" "0111111110110" "0111111110111" "0111111110111" "0111111110111" "0111111110111" "0111111110111" "0111111110111" "0111111110111" "0111111111000" "0111111111000" "0111111111000" "0111111111000" "0111111111000" "0111111111000" "0111111111000" "0111111111000" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111001" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111010" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111011" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111100" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111101" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111110" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "0111111111111" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" "1000000000000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 20
set MemName lstm_n5_16s_16b_ceOg
set CoreName ap_simcore_mem
set PortList { 1 0 }
set DataWd 16
set AddrRange 80
set AddrWd 7
set impl_style block
set TrueReset 1
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.158
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 21
set MemName lstm_n5_16s_16b_ifYi
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 16
set AddrRange 5
set AddrWd 3
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 0.594
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name ch_ena \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ch_ena \
    op interface \
    ports { ch_ena { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name sampleinput \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sampleinput \
    op interface \
    ports { sampleinput { I 24 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name lstm_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_lstm_out \
    op interface \
    ports { lstm_out { O 16 vector } lstm_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


