Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jul 19 17:18:49 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/top_fn_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+---------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|          Instance          |              Module             | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------+---------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper               |                           (top) |         87 |         87 |       0 |    0 |  83 |      0 |      0 |    0 |          0 |
|   bd_0_i                   |                            bd_0 |         87 |         87 |       0 |    0 |  83 |      0 |      0 |    0 |          0 |
|     hls_inst               |                 bd_0_hls_inst_0 |         87 |         87 |       0 |    0 |  83 |      0 |      0 |    0 |          0 |
|       inst                 |          bd_0_hls_inst_0_top_fn |         87 |         87 |       0 |    0 |  83 |      0 |      0 |    0 |          0 |
|         (inst)             |          bd_0_hls_inst_0_top_fn |         65 |         65 |       0 |    0 |  74 |      0 |      0 |    0 |          0 |
|         grp_init_arr_fu_96 | bd_0_hls_inst_0_top_fn_init_arr |         23 |         23 |       0 |    0 |   9 |      0 |      0 |    0 |          0 |
+----------------------------+---------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


