Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 28 16:56:04 2022
| Host         : PC-634 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.354        0.000                      0                  218        0.214        0.000                      0                  218        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.354        0.000                      0                  218        0.214        0.000                      0                  218        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.913%)  route 3.330ns (80.087%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.349    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.913%)  route 3.330ns (80.087%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.349    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.913%)  route 3.330ns (80.087%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.819     9.349    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.828ns (20.585%)  route 3.194ns (79.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.684     9.213    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.519    14.891    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.828ns (20.585%)  route 3.194ns (79.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.684     9.213    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.519    14.891    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.828ns (20.585%)  route 3.194ns (79.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.684     9.213    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.519    14.891    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.828ns (20.585%)  route 3.194ns (79.415%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.684     9.213    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.519    14.891    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.617%)  route 3.188ns (79.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     9.207    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.617%)  route 3.188ns (79.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     9.207    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.617%)  route 3.188ns (79.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.639     5.191    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           1.438     7.085    clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.264     7.473    clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124     7.597 r  clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.808     8.405    clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.124     8.529 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.678     9.207    clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.522    14.894    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.702    clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uut_cnt3/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_cnt3/cnt_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.863%)  route 0.135ns (42.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.509    uut_cnt3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  uut_cnt3/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  uut_cnt3/s_cnt_local_reg[2]/Q
                         net (fo=5, routed)           0.135     1.786    uut_cnt3/Q[2]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  uut_cnt3/cnt_o_i_1__3/O
                         net (fo=1, routed)           0.000     1.831    uut_cnt3/cnt_o_i_1__3_n_0
    SLICE_X3Y39          FDRE                                         r  uut_cnt3/cnt_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.024    uut_cnt3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  uut_cnt3/cnt_o_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.092     1.616    uut_cnt3/cnt_o_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.596     1.509    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  clk_en0/s_cnt_local_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clk_en0/s_cnt_local_reg[17]/Q
                         net (fo=3, routed)           0.159     1.809    clk_en0/s_cnt_local_reg[17]
    SLICE_X1Y42          LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.854    clk_en0/ce_o_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.867     2.025    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  clk_en0/ce_o_reg/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091     1.613    clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut_cnt2/cnt_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_cnt2/cnt_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.595     1.508    uut_cnt2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  uut_cnt2/cnt_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  uut_cnt2/cnt_o_reg/Q
                         net (fo=7, routed)           0.161     1.834    uut_cnt2/s_cnt_3
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  uut_cnt2/cnt_o_i_1__2/O
                         net (fo=1, routed)           0.000     1.879    uut_cnt2/cnt_o_i_1__2_n_0
    SLICE_X2Y38          FDRE                                         r  uut_cnt2/cnt_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.024    uut_cnt2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  uut_cnt2/cnt_o_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.629    uut_cnt2/cnt_o_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uut_cnt/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_cnt/cnt_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.287%)  route 0.207ns (52.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.595     1.508    uut_cnt/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  uut_cnt/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  uut_cnt/s_cnt_local_reg[0]/Q
                         net (fo=8, routed)           0.207     1.857    uut_cnt/Q[0]
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  uut_cnt/cnt_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    uut_cnt/cnt_o_i_1__0_n_0
    SLICE_X2Y39          FDRE                                         r  uut_cnt/cnt_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.024    uut_cnt/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  uut_cnt/cnt_o_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     1.644    uut_cnt/cnt_o_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.187ns (45.888%)  route 0.221ns (54.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.507    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=18, routed)          0.221     1.869    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X6Y40          LUT5 (Prop_lut5_I3_O)        0.046     1.915 r  driver_seg_4/bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    driver_seg_4/bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     2.023    driver_seg_4/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.131     1.654    driver_seg_4/bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.507    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.117     1.766    driver_seg_4/clk_en0/s_cnt_local_reg[11]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1__0_n_4
    SLICE_X7Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     2.023    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.612    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.595     1.508    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.118     1.767    driver_seg_4/clk_en0/s_cnt_local_reg[27]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1__0_n_4
    SLICE_X7Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.024    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uut_cnt5/cnt_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_cnt5/cnt_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.594     1.507    uut_cnt5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  uut_cnt5/cnt_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  uut_cnt5/cnt_o_reg/Q
                         net (fo=3, routed)           0.169     1.818    uut_cnt5/s_cnt_d
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  uut_cnt5/cnt_o_i_1__4/O
                         net (fo=1, routed)           0.000     1.863    uut_cnt5/cnt_o_i_1__4_n_0
    SLICE_X5Y40          FDRE                                         r  uut_cnt5/cnt_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.865     2.023    uut_cnt5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  uut_cnt5/cnt_o_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.092     1.599    uut_cnt5/cnt_o_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uut_cnt4/cnt_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_cnt4/cnt_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.506    uut_cnt4/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  uut_cnt4/cnt_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  uut_cnt4/cnt_o_reg/Q
                         net (fo=2, routed)           0.168     1.816    uut_cnt4/s_cnt_5
    SLICE_X5Y39          LUT5 (Prop_lut5_I0_O)        0.045     1.861 r  uut_cnt4/cnt_o_i_1/O
                         net (fo=1, routed)           0.000     1.861    uut_cnt4/cnt_o_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  uut_cnt4/cnt_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     2.022    uut_cnt4/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  uut_cnt4/cnt_o_reg/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.091     1.597    uut_cnt4/cnt_o_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.595     1.508    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.769    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1__0_n_4
    SLICE_X7Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.866     2.024    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42     clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     clk_en0/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     clk_en0/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     clk_en0/s_cnt_local_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     clk_en0/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     clk_en0/s_cnt_local_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     clk_en0/s_cnt_local_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     clk_en0/s_cnt_local_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     clk_en0/s_cnt_local_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     clk_en0/s_cnt_local_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     clk_en0/s_cnt_local_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     clk_en0/s_cnt_local_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     clk_en0/s_cnt_local_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     clk_en0/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     clk_en0/ce_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     clk_en0/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     clk_en0/s_cnt_local_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     clk_en0/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     clk_en0/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     clk_en0/s_cnt_local_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     clk_en0/s_cnt_local_reg[18]/C



