

================================================================
== Vivado HLS Report for 'ZeroPadding'
================================================================
* Date:           Wed Jan  6 15:36:49 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.278|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  264193|  264193|  264193|  264193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  264192|  264192|       516|          -|          -|   512|    no    |
        | + Loop 1.1  |     513|     513|         3|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   192|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    90|
|Register         |        -|      -|     51|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     51|   282|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_141_p2                      |     +    |      0|  0|  17|          10|           1|
    |yi_fu_111_p2                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |or_cond4_i_fu_163_p2              |    and   |      0|  0|   8|           1|           1|
    |tmp1_fu_129_p2                    |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_159_p2                     |    and   |      0|  0|   8|           1|           1|
    |tmp_2_i_fu_117_p2                 |   icmp   |      0|  0|  13|          10|           3|
    |tmp_3_i_fu_123_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_4_i_fu_135_p2                 |   icmp   |      0|  0|  13|          10|          11|
    |tmp_8_i_fu_147_p2                 |   icmp   |      0|  0|  13|          10|           3|
    |tmp_9_i_fu_153_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_i_fu_105_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |pix_1_fu_168_p3                   |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 192|          91|          66|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |fifo5_blk_n              |   9|          2|    1|          2|
    |xi_i_reg_94              |   9|          2|   10|         20|
    |yi_i_reg_83              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   26|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |pix_1_reg_209                  |   8|   0|    8|          0|
    |tmp1_reg_185                   |   1|   0|    1|          0|
    |tmp_4_i_reg_190                |   1|   0|    1|          0|
    |tmp_4_i_reg_190_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_8_i_reg_199                |   1|   0|    1|          0|
    |tmp_9_i_reg_204                |   1|   0|    1|          0|
    |xi_i_reg_94                    |  10|   0|   10|          0|
    |yi_i_reg_83                    |  10|   0|   10|          0|
    |yi_reg_180                     |  10|   0|   10|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  51|   0|   51|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_done        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|fifo4_dout     |  in |    8|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_empty_n  |  in |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_read     | out |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo5_din      | out |    8|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_full_n   |  in |    1|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_write    | out |    1|   ap_fifo  |     fifo5    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	6  / (tmp_4_i)
	4  / (!tmp_4_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [1 x i8]* @p_str148)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %.loopexit" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:529]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%yi_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'yi_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.70ns)   --->   "%tmp_i = icmp eq i10 %yi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:529]   --->   Operation 11 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.12ns)   --->   "%yi = add i10 %yi_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:529]   --->   Operation 13 'add' 'yi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %"ZeroPadding<512u, 512u>.exit", label %.preheader.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:529]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.70ns)   --->   "%tmp_2_i = icmp ugt i10 %yi_i, 5" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 15 'icmp' 'tmp_2_i' <Predicate = (!tmp_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.70ns)   --->   "%tmp_3_i = icmp ult i10 %yi_i, 507" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 16 'icmp' 'tmp_3_i' <Predicate = (!tmp_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.94ns)   --->   "%tmp1 = and i1 %tmp_2_i, %tmp_3_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 17 'and' 'tmp1' <Predicate = (!tmp_i)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.66ns)   --->   "br label %.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 18 'br' <Predicate = (!tmp_i)> <Delay = 1.66>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 19 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.64>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%xi_i = phi i10 [ %xi, %0 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 20 'phi' 'xi_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.70ns)   --->   "%tmp_4_i = icmp eq i10 %xi_i, -512" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 21 'icmp' 'tmp_4_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.12ns)   --->   "%xi = add i10 %xi_i, 1" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 23 'add' 'xi' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %.loopexit.loopexit, label %0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.70ns)   --->   "%tmp_8_i = icmp ugt i10 %xi_i, 5" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 25 'icmp' 'tmp_8_i' <Predicate = (!tmp_4_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.70ns)   --->   "%tmp_9_i = icmp ult i10 %xi_i, 507" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 26 'icmp' 'tmp_9_i' <Predicate = (!tmp_4_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.27>
ST_4 : Operation 27 [1/1] (3.90ns)   --->   "%pix = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo4)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:535]   --->   Operation 27 'read' 'pix' <Predicate = (!tmp_4_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%tmp = and i1 %tmp_8_i, %tmp_9_i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 28 'and' 'tmp' <Predicate = (!tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%or_cond4_i = and i1 %tmp1, %tmp" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 29 'and' 'or_cond4_i' <Predicate = (!tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (1.37ns) (out node of the LUT)   --->   "%pix_1 = select i1 %or_cond4_i, i8 %pix, i8 0" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:536]   --->   Operation 30 'select' 'pix_1' <Predicate = (!tmp_4_i)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 31 'specregionbegin' 'tmp_5_i' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:531]   --->   Operation 32 'specpipeline' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo5, i8 %pix_1)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:538]   --->   Operation 33 'write' <Predicate = (!tmp_4_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_5_i)" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:543]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!tmp_4_i)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader.i" [HLS-canny-edge-detection-master/src/HlsImProc.hpp:530]   --->   Operation 35 'br' <Predicate = (!tmp_4_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specinterface    ) [ 0000000]
StgValue_8  (specinterface    ) [ 0000000]
StgValue_9  (br               ) [ 0111111]
yi_i        (phi              ) [ 0010000]
tmp_i       (icmp             ) [ 0011111]
StgValue_12 (speclooptripcount) [ 0000000]
yi          (add              ) [ 0111111]
StgValue_14 (br               ) [ 0000000]
tmp_2_i     (icmp             ) [ 0000000]
tmp_3_i     (icmp             ) [ 0000000]
tmp1        (and              ) [ 0001110]
StgValue_18 (br               ) [ 0011111]
StgValue_19 (ret              ) [ 0000000]
xi_i        (phi              ) [ 0001000]
tmp_4_i     (icmp             ) [ 0011111]
StgValue_22 (speclooptripcount) [ 0000000]
xi          (add              ) [ 0011111]
StgValue_24 (br               ) [ 0000000]
tmp_8_i     (icmp             ) [ 0001100]
tmp_9_i     (icmp             ) [ 0001100]
pix         (read             ) [ 0000000]
tmp         (and              ) [ 0000000]
or_cond4_i  (and              ) [ 0000000]
pix_1       (select           ) [ 0001010]
tmp_5_i     (specregionbegin  ) [ 0000000]
StgValue_32 (specpipeline     ) [ 0000000]
StgValue_33 (write            ) [ 0000000]
empty       (specregionend    ) [ 0000000]
StgValue_35 (br               ) [ 0011111]
StgValue_36 (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="pix_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_33_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="1"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/5 "/>
</bind>
</comp>

<comp id="83" class="1005" name="yi_i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="1"/>
<pin id="85" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="yi_i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="yi_i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_i/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="xi_i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="1"/>
<pin id="96" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xi_i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="xi_i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_i/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="yi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_2_i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_3_i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="10" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_4_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_8_i_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_9_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="1" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_cond4_i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond4_i/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="pix_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_1/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="180" class="1005" name="yi_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2"/>
<pin id="187" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_4_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="194" class="1005" name="xi_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_8_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_9_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="209" class="1005" name="pix_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="87" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="87" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="87" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="87" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="117" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="98" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="98" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="98" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="98" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="167"><net_src comp="159" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="70" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="105" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="111" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="188"><net_src comp="129" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="193"><net_src comp="135" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="141" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="202"><net_src comp="147" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="207"><net_src comp="153" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="212"><net_src comp="168" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo4 | {}
	Port: fifo5 | {5 }
 - Input state : 
	Port: ZeroPadding : fifo4 | {4 }
	Port: ZeroPadding : fifo5 | {}
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		yi : 1
		StgValue_14 : 2
		tmp_2_i : 1
		tmp_3_i : 1
		tmp1 : 2
	State 3
		tmp_4_i : 1
		xi : 1
		StgValue_24 : 2
		tmp_8_i : 1
		tmp_9_i : 1
	State 4
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp_i_fu_105      |    0    |    13   |
|          |      tmp_2_i_fu_117     |    0    |    13   |
|   icmp   |      tmp_3_i_fu_123     |    0    |    13   |
|          |      tmp_4_i_fu_135     |    0    |    13   |
|          |      tmp_8_i_fu_147     |    0    |    13   |
|          |      tmp_9_i_fu_153     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        yi_fu_111        |    0    |    17   |
|          |        xi_fu_141        |    0    |    17   |
|----------|-------------------------|---------|---------|
|          |       tmp1_fu_129       |    0    |    8    |
|    and   |        tmp_fu_159       |    0    |    8    |
|          |    or_cond4_i_fu_163    |    0    |    8    |
|----------|-------------------------|---------|---------|
|  select  |       pix_1_fu_168      |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |      pix_read_fu_70     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_33_write_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   144   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| pix_1_reg_209 |    8   |
|  tmp1_reg_185 |    1   |
|tmp_4_i_reg_190|    1   |
|tmp_8_i_reg_199|    1   |
|tmp_9_i_reg_204|    1   |
| tmp_i_reg_176 |    1   |
|  xi_i_reg_94  |   10   |
|   xi_reg_194  |   10   |
|  yi_i_reg_83  |   10   |
|   yi_reg_180  |   10   |
+---------------+--------+
|     Total     |   53   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   144  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   53   |    -   |
+-----------+--------+--------+
|   Total   |   53   |   144  |
+-----------+--------+--------+
