{
    "name":"ST Nucleo F401RE",
    "target":"st_nucleof401re",
    "cc":"armgcc",
    "classes":["stnucleof401re.STNucleo401RE"],
    "ram":96,
    "flash":512,
    "family_type":"armcmx",
    "family_name":"stm32f4",
    "chip_model":"stm32f401",
    "manual_reset": 1,
    "preferred_baud":115200,
    "board_producer":"ST Microelectronics",
    "chip_manifacturer":"STM",
    "architecture":"cortex-m4",
    "gccopts":{
        "cflags": ["-mcpu=cortex-m4","-mthumb", "-O2","-fomit-frame-pointer","-falign-functions=16","-ffunction-sections", "-fdata-sections", "-fno-common", "-Wall", "-Wextra", "-Wstrict-prototypes","-nostdlib","-std=c99"],
        "defs":["STM32F401xx","STM32F401xE","STM32F401RE","VM_DEFAULT_THREAD_SIZE=1024"]
    },
    "relocator":"cortex-m",
    "type":"board",
    "virtualizable":"STNucleo401RE",
    "jtag_target":"stm32f4x.cfg",
    "jtag_capable": 2,
    "jtag_class":"STNucleo401RE",
    "jtag_chipid_command": "reset halt; mdw 0x1fff7a10; mdw 0x1fff7a14; mdw 0x1fff7a18",
    "jtag_chipid_len":3,
    "jtag_chipid_prefix":"0x1fff7",
    "bytecode_offset":"0x8020000",
    "vmstore_offset":"0x801FC00",
    "uplink_reset": true,
    "reset_time": 2000,
    "has_alter_ego":false,
    "connection":{
        "baudrate":115200,
        "parity":"n",
        "bytesize":8,
        "stopbits":1,
        "dsrdtr":false,
        "rtscts":false
    }
}
