{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@175:198@HdlStmProcess", "\n  assign axi_last_beats_s = {1'b0, axi_last_beats} - 1;\n  assign axi_dvalid_s = ((axi_last_beats_cntr > axi_last_beats_s) && (axi_araddr_prev == axi_last_raddr)) ? 0 : axi_rvalid & axi_rready;\n  assign axi_dlast_s = (axi_araddr_prev == axi_last_raddr) ? 1 : 0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_ddata <= 'd0;\n      axi_rready <= 1'b0;\n      axi_dvalid <= 1'b0;\n    end else begin\n      axi_ddata <= axi_rdata;\n      axi_dvalid <= axi_dvalid_s;\n      axi_dlast <= axi_dlast_s;\n      if (axi_xfer_req == 1'b1) begin\n        axi_rready <= axi_rvalid;\n      end\n    end\n  end\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_rerror <= 'd0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[188, "      axi_dlast <= axi_dlast_s;\n"]], "Add": [[188, "      axi_dlast <= axi_dlast_s & axi_rlast;\n"]]}}