C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MUX_4_1.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MUX_4_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX_4_1

Top level modules:
	MUX_4_1

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/iDECODE.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/iDECODE.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/SIGN_EXT.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/SIGN_EXT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SIGN_EXTEND

Top level modules:
	SIGN_EXTEND

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/ALU.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\ALU.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU
-- Importing package aluPkg

Top level modules:
	ALU

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/myPackage.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\myPackage.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package myPackage

Top level modules:
	--none--

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/iFETCH.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\iFETCH.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module iFETCH

Top level modules:
	iFETCH

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/EXECUTE.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/EXECUTE.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/WRITE_BACK.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/WRITE_BACK.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/RegFile.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/RegFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REGFILE

Top level modules:
	REGFILE

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/PADDING.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/PADDING.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PADDING

Top level modules:
	PADDING

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/SIGN_EXTEND_26.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/SIGN_EXTEND_26.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SIGN_EXTEND_26

Top level modules:
	SIGN_EXTEND_26

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MEM_WB.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MEM_WB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/CONTROL_UNIT.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/CONTROL_UNIT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CONTROL_UNIT

Top level modules:
	CONTROL_UNIT

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MEM_ACCESS.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MEM_ACCESS.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/ID_EX.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\ID_EX.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/iFetch_TestBench.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\iFetch_TestBench.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module iFetch_TestBench

Top level modules:
	iFetch_TestBench

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/IF_ID.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\IF_ID.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MUX_2_1.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/MUX_2_1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX_2_1

Top level modules:
	MUX_2_1

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/EX_MEM.sv {1 {vlog -work work -sv -stats=none C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/EX_MEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}} C:/Users/ggalindo/Documents/GuruGulundu/ITESM/ComputersArchitecture/FinalRefactor/aluPkg.sv {1 {vlog -work work -sv -stats=none {C:\Users\ggalindo\Documents\GuruGulundu\ITESM\ComputersArchitecture\FinalRefactor\aluPkg.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package aluPkg

Top level modules:
	--none--

} {} {}}
