* Z:\mnt\design.r\spice\examples\4256-3.asc
R1 IN N005 64.9K
R2 N005 N006 4.02K
C1 N010 0 33n
C2 0 N004 20n
R3 N002 N003 10
R4 N004 N003 100
R5 IN N001 20m
M1 N001 N002 OUT OUT SUD40N10-25
R6 OUT N007 36.5K
R7 N007 0 4.02K
C3 OUT 0 225µ Rser=10m
V1 IN 0 PWL(0 0 20u 48 0.1 48 0.2 90 0.3 48)
R9 OUT 0 24
C4 N005 0 .1µ
XU1 N005 N006 MP_01 N008 N009 MP_02 0 0 N010 N007 MP_03 OUT N003 MP_04 N001 IN LT4256-3
D1 OUT N002 BZX84C12L
R8 OUT N009 51K
R10 N006 0 4.02K
R11 N008 N011 10K
C5 N008 0 .01µ
V2 N011 0 3.3
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 0.4 startup
.model Ideal D( Ron=0.001 Roff=10G Vfwd=0 Epsilon=0.01 )
.model OverCurrent SW(Ron=1 Roff=10G Vt=0.5 Vh=-0.1)
.lib LT4256-3.sub
.backanno
.end
