Determining the location of the ModelSim executable...

Using: C:/intelFPGA/19.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off hw1_tutorial -c hw1_tutorial --vector_source="C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/Waveform.vwf" --testbench_file="C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/Waveform.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Jan 26 11:36:20 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off hw1_tutorial -c hw1_tutorial --vector_source=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/Waveform.vwf --testbench_file=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/" hw1_tutorial -c hw1_tutorial

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Jan 26 11:36:22 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/ hw1_tutorial -c hw1_tutorial
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file hw1_tutorial.vo in folder "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4671 megabytes
    Info: Processing ended: Sun Jan 26 11:36:23 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/hw1_tutorial.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/19.1/modelsim_ase/win32aloem/vsim -c -do hw1_tutorial.do

Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do hw1_tutorial.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 11:36:25 on Jan 26,2025
# vlog -work work hw1_tutorial.vo 

# -- Compiling module hw1_tutorial

# -- Compiling module hard_block

# 

# Top level modules:
# 	hw1_tutorial

# End time: 11:36:25 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 11:36:25 on Jan 26,2025
# vlog -work work Waveform.vwf.vt 

# -- Compiling module hw1_tutorial_vlg_vec_tst

# 

# Top level modules:
# 	hw1_tutorial_vlg_vec_tst

# End time: 11:36:25 on Jan 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.hw1_tutorial_vlg_vec_tst 
# Start time: 11:36:25 on Jan 26,2025
# Loading work.hw1_tutorial_vlg_vec_tst
# Loading work.hw1_tutorial
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm

# after#26

# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 1200 ns  Iteration: 0  Instance: /hw1_tutorial_vlg_vec_tst

# End time: 11:36:26 on Jan 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/Waveform.vwf...

Reading C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/hw1_tutorial.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/hw1_tutorial/simulation/qsim/hw1_tutorial_20250126113626.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.