// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
output  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
input  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
output  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
input  [23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
input  [31:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
output  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
input  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
output  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
input  [23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [17:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [17:0] weight_buffer_0_q1;

reg ap_idle;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
reg[23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
reg[23:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
reg[23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
reg[23:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state30_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln39_reg_4922;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
wire   [23:0] grp_fu_1123_p4;
reg   [23:0] reg_1252;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state28_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [23:0] reg_1256;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state26_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [23:0] reg_1260;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [2:0] r_2_reg_4914;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state31_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln39_fu_1298_p2;
reg   [0:0] icmp_ln39_reg_4922_pp0_iter1_reg;
wire   [0:0] icmp_ln41_fu_1322_p2;
reg   [0:0] icmp_ln41_reg_4926;
wire   [2:0] select_ln39_fu_1328_p3;
reg   [2:0] select_ln39_reg_4934;
wire   [9:0] add_ln56_65_fu_1360_p2;
reg   [9:0] add_ln56_65_reg_4941;
wire   [9:0] empty_217_fu_1381_p1;
reg   [9:0] empty_217_reg_4949;
wire   [0:0] and_ln39_fu_1408_p2;
reg   [0:0] and_ln39_reg_4986;
wire   [2:0] indvars_iv_next606_dup_fu_1414_p2;
reg   [2:0] indvars_iv_next606_dup_reg_4994;
wire   [2:0] select_ln41_1_fu_1434_p3;
reg   [2:0] select_ln41_1_reg_4999;
wire   [15:0] add_ln56_67_fu_1476_p2;
reg   [15:0] add_ln56_67_reg_5004;
wire   [8:0] zext_ln43_fu_1482_p1;
reg   [8:0] zext_ln43_reg_5013;
wire   [6:0] trunc_ln43_fu_1486_p1;
reg   [6:0] trunc_ln43_reg_5020;
wire   [15:0] zext_ln56_12_fu_1510_p1;
reg   [15:0] zext_ln56_12_reg_5025;
wire   [0:0] icmp_ln43_1_fu_1526_p2;
reg   [0:0] icmp_ln43_1_reg_5043;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055_pp0_iter1_reg;
reg   [0:0] tmp_reg_5061;
reg   [0:0] tmp_reg_5061_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_5078;
reg   [0:0] tmp_12_reg_5078_pp0_iter1_reg;
wire   [15:0] zext_ln56_18_fu_1608_p1;
reg   [15:0] zext_ln56_18_reg_5083;
wire   [0:0] icmp_ln56_fu_1624_p2;
reg   [0:0] icmp_ln56_reg_5101;
reg   [0:0] tmp_15_reg_5107;
reg   [0:0] tmp_15_reg_5107_pp0_iter1_reg;
wire   [8:0] select_ln56_1_fu_1666_p3;
reg   [8:0] select_ln56_1_reg_5112;
reg   [0:0] tmp_16_reg_5117;
wire   [8:0] add_ln56_63_fu_1692_p2;
reg   [8:0] add_ln56_63_reg_5123;
reg   [0:0] tmp_51_reg_5129;
wire   [8:0] add_ln54_2_fu_1722_p2;
reg   [8:0] add_ln54_2_reg_5135;
reg   [0:0] tmp_53_reg_5141;
wire   [8:0] add_ln54_3_fu_1746_p2;
reg   [0:0] tmp_79_reg_5152;
wire  signed [48:0] sext_ln39_fu_1815_p1;
reg  signed [48:0] sext_ln39_reg_5158;
wire  signed [48:0] sext_ln39_1_fu_1821_p1;
reg  signed [48:0] sext_ln39_1_reg_5163;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185_pp0_iter1_reg;
wire   [15:0] zext_ln56_24_fu_1889_p1;
reg   [15:0] zext_ln56_24_reg_5191;
reg   [23:0] tmp_49_reg_5209;
wire   [15:0] zext_ln56_31_fu_1930_p1;
reg   [15:0] zext_ln56_31_reg_5214;
wire   [8:0] select_ln56_3_fu_1955_p3;
reg   [8:0] select_ln56_3_reg_5232;
wire  signed [23:0] tmp_s_fu_1962_p4;
reg  signed [23:0] tmp_s_reg_5237;
wire  signed [23:0] tmp_38_fu_1971_p4;
reg  signed [23:0] tmp_38_reg_5243;
wire   [8:0] add_ln54_4_fu_1980_p2;
reg   [0:0] tmp_106_reg_5254;
wire  signed [48:0] sext_ln39_2_fu_2014_p1;
reg  signed [48:0] sext_ln39_2_reg_5260;
wire  signed [48:0] sext_ln39_3_fu_2020_p1;
reg  signed [48:0] sext_ln39_3_reg_5265;
wire   [15:0] add_ln56_69_fu_2097_p2;
reg   [15:0] add_ln56_69_reg_5280;
wire  signed [48:0] sext_ln56_3_fu_2134_p1;
reg  signed [48:0] sext_ln56_3_reg_5300;
wire   [15:0] zext_ln56_38_fu_2164_p1;
reg   [15:0] zext_ln56_38_reg_5305;
reg   [23:0] tmp_54_reg_5323;
reg   [23:0] tmp_78_reg_5328;
wire  signed [23:0] tmp_44_fu_2236_p4;
reg  signed [23:0] tmp_44_reg_5333;
wire  signed [48:0] sext_ln39_4_fu_2245_p1;
reg  signed [48:0] sext_ln39_4_reg_5339;
wire  signed [48:0] sext_ln39_5_fu_2250_p1;
reg  signed [48:0] sext_ln39_5_reg_5344;
wire   [0:0] icmp_ln59_fu_2338_p2;
reg   [0:0] icmp_ln59_reg_5380;
wire  signed [23:0] add_ln59_fu_2344_p2;
reg  signed [23:0] add_ln59_reg_5384;
reg   [23:0] tmp_81_reg_5392;
reg   [23:0] tmp_104_reg_5397;
wire  signed [48:0] sext_ln39_6_fu_2425_p1;
reg  signed [48:0] sext_ln39_6_reg_5402;
wire  signed [48:0] sext_ln39_7_fu_2431_p1;
reg  signed [48:0] sext_ln39_7_reg_5407;
reg   [23:0] tmp_58_reg_5443;
reg   [23:0] tmp_83_reg_5448;
wire  signed [48:0] sext_ln39_8_fu_2566_p1;
reg  signed [48:0] sext_ln39_8_reg_5453;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state29_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire  signed [48:0] sext_ln39_9_fu_2572_p1;
reg  signed [48:0] sext_ln39_9_reg_5458;
wire   [15:0] add_ln56_71_fu_2649_p2;
reg   [15:0] add_ln56_71_reg_5473;
wire  signed [48:0] sext_ln56_9_fu_2697_p1;
reg  signed [48:0] sext_ln56_9_reg_5502;
reg  signed [23:0] tmp_20_reg_5507;
reg   [23:0] tmp_86_reg_5513;
reg   [23:0] tmp_109_reg_5518;
wire  signed [48:0] sext_ln39_10_fu_2808_p1;
reg  signed [48:0] sext_ln39_10_reg_5523;
wire  signed [48:0] sext_ln39_11_fu_2814_p1;
reg  signed [48:0] sext_ln39_11_reg_5528;
wire  signed [23:0] add_ln59_1_fu_2877_p2;
reg  signed [23:0] add_ln59_1_reg_5567;
reg   [23:0] tmp_62_reg_5575;
reg   [23:0] tmp_110_reg_5580;
wire  signed [48:0] sext_ln39_12_fu_2953_p1;
reg  signed [48:0] sext_ln39_12_reg_5585;
wire  signed [48:0] sext_ln39_13_fu_2959_p1;
reg  signed [48:0] sext_ln39_13_reg_5590;
wire   [15:0] add_ln56_73_fu_3046_p2;
reg   [15:0] add_ln56_73_reg_5606;
wire   [15:0] add_ln56_75_fu_3098_p2;
reg   [15:0] add_ln56_75_reg_5616;
wire  signed [48:0] sext_ln56_13_fu_3163_p1;
reg  signed [48:0] sext_ln56_13_reg_5647;
reg   [23:0] tmp_64_reg_5652;
reg   [23:0] tmp_89_reg_5657;
wire  signed [48:0] sext_ln39_14_fu_3233_p1;
reg  signed [48:0] sext_ln39_14_reg_5662;
wire  signed [48:0] sext_ln39_15_fu_3238_p1;
reg  signed [48:0] sext_ln39_15_reg_5668;
wire   [0:0] icmp_ln59_2_fu_3326_p2;
reg   [0:0] icmp_ln59_2_reg_5704;
wire  signed [23:0] add_ln59_2_fu_3332_p2;
reg  signed [23:0] add_ln59_2_reg_5708;
reg   [23:0] tmp_91_reg_5716;
reg   [23:0] tmp_114_reg_5721;
wire  signed [48:0] sext_ln39_16_fu_3413_p1;
reg  signed [48:0] sext_ln39_16_reg_5726;
wire  signed [48:0] sext_ln39_17_fu_3419_p1;
reg  signed [48:0] sext_ln39_17_reg_5731;
reg   [23:0] tmp_68_reg_5767;
reg   [23:0] tmp_93_reg_5772;
wire  signed [48:0] sext_ln39_18_fu_3549_p1;
reg  signed [48:0] sext_ln39_18_reg_5777;
wire    ap_block_pp0_stage11_11001;
wire  signed [48:0] sext_ln39_19_fu_3555_p1;
reg  signed [48:0] sext_ln39_19_reg_5782;
wire  signed [48:0] sext_ln56_19_fu_3620_p1;
reg  signed [48:0] sext_ln56_19_reg_5818;
reg  signed [23:0] tmp_50_reg_5823;
reg   [23:0] tmp_96_reg_5829;
reg   [23:0] tmp_117_reg_5834;
wire  signed [48:0] sext_ln39_20_fu_3731_p1;
reg  signed [48:0] sext_ln39_20_reg_5839;
wire  signed [48:0] sext_ln39_21_fu_3737_p1;
reg  signed [48:0] sext_ln39_21_reg_5844;
wire   [9:0] add_ln39_24_fu_3762_p2;
reg   [9:0] add_ln39_24_reg_5860;
wire  signed [23:0] add_ln59_3_fu_3805_p2;
reg  signed [23:0] add_ln59_3_reg_5888;
reg   [23:0] tmp_72_reg_5896;
reg   [23:0] tmp_118_reg_5901;
wire  signed [48:0] sext_ln39_22_fu_3867_p1;
reg  signed [48:0] sext_ln39_22_reg_5906;
wire  signed [48:0] sext_ln39_23_fu_3873_p1;
reg  signed [48:0] sext_ln39_23_reg_5911;
wire  signed [48:0] sext_ln56_23_fu_3920_p1;
reg  signed [48:0] sext_ln56_23_reg_5922;
reg   [23:0] tmp_74_reg_5927;
wire   [15:0] zext_ln56_45_fu_3942_p1;
reg   [15:0] zext_ln56_45_reg_5932;
reg   [23:0] tmp_99_reg_5959;
reg   [17:0] weight_buffer_0_load_24_reg_5964;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [0:0] icmp_ln59_5_fu_4058_p2;
reg   [0:0] icmp_ln59_5_reg_5969;
wire  signed [23:0] add_ln59_5_fu_4064_p2;
reg  signed [23:0] add_ln59_5_reg_5973;
reg  signed [23:0] tmp_65_reg_5981;
wire   [15:0] zext_ln56_52_fu_4111_p1;
reg   [15:0] zext_ln56_52_reg_5987;
reg   [23:0] tmp_107_reg_6014;
reg   [23:0] tmp_111_reg_6019;
reg   [23:0] tmp_121_reg_6024;
wire   [15:0] add_ln56_103_fu_4194_p2;
reg   [15:0] add_ln56_103_reg_6029;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] add_ln56_107_fu_4208_p2;
reg   [15:0] add_ln56_107_reg_6039;
wire   [15:0] add_ln56_108_fu_4212_p2;
reg   [15:0] add_ln56_108_reg_6044;
wire   [0:0] icmp_ln59_6_fu_4228_p2;
reg   [0:0] icmp_ln59_6_reg_6054;
wire  signed [23:0] add_ln59_6_fu_4234_p2;
reg  signed [23:0] add_ln59_6_reg_6058;
wire   [15:0] add_ln56_112_fu_4248_p2;
reg   [15:0] add_ln56_112_reg_6071;
wire   [15:0] add_ln56_113_fu_4252_p2;
reg   [15:0] add_ln56_113_reg_6076;
wire   [0:0] icmp_ln59_10_fu_4306_p2;
reg   [0:0] icmp_ln59_10_reg_6086;
wire  signed [23:0] add_ln59_10_fu_4312_p2;
reg  signed [23:0] add_ln59_10_reg_6090;
reg  signed [23:0] tmp_90_reg_6098;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln59_7_fu_4392_p2;
reg   [0:0] icmp_ln59_7_reg_6114;
wire  signed [23:0] add_ln59_7_fu_4398_p2;
reg  signed [23:0] add_ln59_7_reg_6118;
wire   [0:0] icmp_ln59_11_fu_4420_p2;
reg   [0:0] icmp_ln59_11_reg_6136;
wire  signed [23:0] add_ln59_11_fu_4426_p2;
reg  signed [23:0] add_ln59_11_reg_6140;
reg  signed [23:0] tmp_95_reg_6148;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [0:0] icmp_ln59_8_fu_4534_p2;
reg   [0:0] icmp_ln59_8_reg_6174;
wire  signed [23:0] add_ln59_8_fu_4540_p2;
reg  signed [23:0] add_ln59_8_reg_6178;
wire   [0:0] icmp_ln59_12_fu_4557_p2;
reg   [0:0] icmp_ln59_12_reg_6186;
wire  signed [23:0] add_ln59_12_fu_4563_p2;
reg  signed [23:0] add_ln59_12_reg_6190;
reg  signed [23:0] tmp_100_reg_6198;
wire  signed [48:0] sext_ln39_24_fu_4619_p1;
reg  signed [48:0] sext_ln39_24_reg_6204;
wire    ap_block_pp0_stage18_11001;
wire   [0:0] icmp_ln59_4_fu_4667_p2;
reg   [0:0] icmp_ln59_4_reg_6209;
wire   [23:0] add_ln59_4_fu_4673_p2;
reg   [23:0] add_ln59_4_reg_6213;
reg  signed [23:0] tmp_80_reg_6219;
wire   [0:0] icmp_ln59_13_fu_4748_p2;
reg   [0:0] icmp_ln59_13_reg_6235;
wire  signed [23:0] add_ln59_13_fu_4754_p2;
reg  signed [23:0] add_ln59_13_reg_6239;
reg   [23:0] tmp_123_reg_6247;
wire   [0:0] icmp_ln59_9_fu_4817_p2;
reg   [0:0] icmp_ln59_9_reg_6252;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state22_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [23:0] add_ln59_9_fu_4823_p2;
reg   [23:0] add_ln59_9_reg_6256;
wire   [0:0] icmp_ln59_14_fu_4868_p2;
reg   [0:0] icmp_ln59_14_reg_6262;
wire   [23:0] add_ln59_14_fu_4874_p2;
reg   [23:0] add_ln59_14_reg_6266;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] select_ln39_2_cast1_fu_1376_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln39_1_cast_fu_1391_p1;
wire   [63:0] zext_ln56_13_fu_1520_p1;
wire   [63:0] tmp_61_cast_fu_1540_p1;
wire   [63:0] tmp_62_cast_fu_1574_p1;
wire   [63:0] zext_ln56_19_fu_1618_p1;
wire   [63:0] add_ln39_2_cast_fu_1831_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln39_3_cast_fu_1841_p1;
wire   [63:0] tmp_64_cast_fu_1883_p1;
wire   [63:0] zext_ln56_25_fu_1897_p1;
wire   [63:0] zext_ln56_32_fu_1939_p1;
wire   [63:0] add_ln39_4_cast_fu_2030_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln39_5_cast_fu_2040_p1;
wire   [63:0] zext_ln56_14_fu_2108_p1;
wire   [63:0] zext_ln56_39_fu_2172_p1;
wire   [63:0] add_ln39_6_cast_fu_2260_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln39_7_cast_fu_2270_p1;
wire   [63:0] zext_ln56_20_fu_2279_p1;
wire   [63:0] zext_ln56_26_fu_2289_p1;
wire   [63:0] add_ln39_8_cast_fu_2441_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln39_9_cast_fu_2451_p1;
wire   [63:0] zext_ln56_33_fu_2460_p1;
wire   [63:0] zext_ln56_40_fu_2470_p1;
wire   [63:0] add_ln39_10_cast_fu_2582_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln39_11_cast_fu_2592_p1;
wire   [63:0] zext_ln56_15_fu_2660_p1;
wire   [63:0] zext_ln56_21_fu_2671_p1;
wire   [63:0] add_ln39_12_cast_fu_2824_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln39_13_cast_fu_2834_p1;
wire   [63:0] zext_ln56_27_fu_2843_p1;
wire   [63:0] zext_ln56_34_fu_2853_p1;
wire   [63:0] add_ln39_14_cast_fu_2969_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln39_15_cast_fu_2979_p1;
wire   [63:0] zext_ln56_16_fu_3109_p1;
wire   [63:0] zext_ln56_41_fu_3119_p1;
wire   [63:0] add_ln39_16_cast_fu_3248_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln39_17_cast_fu_3258_p1;
wire   [63:0] zext_ln56_22_fu_3267_p1;
wire   [63:0] zext_ln56_28_fu_3277_p1;
wire   [63:0] add_ln39_18_cast_fu_3429_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln39_19_cast_fu_3439_p1;
wire   [63:0] zext_ln56_35_fu_3448_p1;
wire   [63:0] zext_ln56_42_fu_3458_p1;
wire   [63:0] add_ln39_20_cast_fu_3565_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln39_21_cast_fu_3575_p1;
wire   [63:0] zext_ln56_17_fu_3584_p1;
wire   [63:0] zext_ln56_23_fu_3594_p1;
wire   [63:0] add_ln39_22_cast_fu_3747_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln39_23_cast_fu_3757_p1;
wire   [63:0] zext_ln56_29_fu_3771_p1;
wire   [63:0] zext_ln56_36_fu_3781_p1;
wire   [63:0] add_ln39_24_cast_fu_3878_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln56_46_fu_3951_p1;
wire   [63:0] zext_ln56_47_fu_3962_p1;
wire   [63:0] zext_ln56_53_fu_4120_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln56_54_fu_4131_p1;
wire   [63:0] zext_ln56_48_fu_4202_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln56_55_fu_4242_p1;
wire   [63:0] zext_ln56_49_fu_4345_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln56_56_fu_4403_p1;
wire   [63:0] zext_ln56_43_fu_4482_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln56_50_fu_4487_p1;
wire   [63:0] zext_ln56_57_fu_4731_p1;
wire    ap_block_pp0_stage18;
reg   [7:0] col_fu_198;
wire   [7:0] add_ln56_64_fu_1698_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_202;
reg   [9:0] indvar_flatten25_fu_206;
wire   [9:0] select_ln41_6_fu_1782_p3;
reg   [5:0] i_fu_210;
wire   [5:0] select_ln39_1_fu_1336_p3;
reg   [13:0] indvar_flatten81_fu_214;
wire   [13:0] add_ln39_25_fu_1304_p2;
wire   [0:0] icmp_ln59_1_fu_2871_p2;
wire   [0:0] icmp_ln59_3_fu_3799_p2;
wire    ap_block_pp0_stage0;
reg  signed [31:0] grp_fu_1075_p0;
wire  signed [48:0] sext_ln56_fu_1846_p1;
wire  signed [48:0] sext_ln56_2_fu_2114_p1;
wire  signed [48:0] sext_ln56_4_fu_2295_p1;
wire  signed [48:0] sext_ln56_6_fu_2484_p1;
wire  signed [48:0] sext_ln56_8_fu_2684_p1;
wire  signed [48:0] sext_ln56_10_fu_2881_p1;
wire  signed [48:0] sext_ln56_12_fu_3132_p1;
wire  signed [48:0] sext_ln56_14_fu_3283_p1;
wire  signed [48:0] sext_ln56_16_fu_3472_p1;
wire  signed [48:0] sext_ln56_18_fu_3607_p1;
wire  signed [48:0] sext_ln56_20_fu_3809_p1;
wire  signed [48:0] sext_ln56_22_fu_3889_p1;
wire  signed [48:0] sext_ln56_25_fu_4016_p1;
wire  signed [48:0] sext_ln56_30_fu_4265_p1;
wire  signed [48:0] sext_ln56_27_fu_4350_p1;
wire  signed [48:0] sext_ln56_28_fu_4492_p1;
wire  signed [48:0] sext_ln56_24_fu_4624_p1;
wire  signed [48:0] sext_ln56_34_fu_4827_p1;
reg  signed [17:0] grp_fu_1075_p1;
reg  signed [31:0] grp_fu_1079_p0;
wire  signed [48:0] sext_ln56_1_fu_1851_p1;
wire  signed [48:0] sext_ln56_5_fu_2349_p1;
wire  signed [48:0] sext_ln56_7_fu_2514_p1;
wire  signed [48:0] sext_ln56_11_fu_2894_p1;
wire  signed [48:0] sext_ln56_15_fu_3337_p1;
wire  signed [48:0] sext_ln56_17_fu_3502_p1;
wire  signed [48:0] sext_ln56_21_fu_3822_p1;
wire  signed [48:0] sext_ln56_26_fu_4069_p1;
wire  signed [48:0] sext_ln56_31_fu_4317_p1;
reg  signed [17:0] grp_fu_1079_p1;
reg  signed [31:0] grp_fu_1083_p0;
wire  signed [48:0] sext_ln56_32_fu_4443_p1;
wire  signed [48:0] sext_ln56_33_fu_4580_p1;
wire  signed [48:0] sext_ln56_29_fu_4691_p1;
reg  signed [17:0] grp_fu_1083_p1;
reg  signed [31:0] grp_fu_1087_p0;
reg  signed [17:0] grp_fu_1087_p1;
reg  signed [31:0] grp_fu_1091_p0;
reg  signed [17:0] grp_fu_1091_p1;
wire   [48:0] grp_fu_1075_p2;
wire   [48:0] grp_fu_1083_p2;
wire   [48:0] grp_fu_1091_p2;
wire   [48:0] grp_fu_1079_p2;
wire   [5:0] add_ln39_fu_1316_p2;
wire   [8:0] tmp_4_fu_1348_p3;
wire   [9:0] zext_ln56_1_fu_1356_p1;
wire   [9:0] zext_ln56_fu_1344_p1;
wire   [5:0] mul_ln39_fu_1370_p0;
wire   [5:0] mul_ln39_fu_1370_p1;
wire   [10:0] mul_ln39_fu_1370_p2;
wire   [9:0] add_ln39_1_fu_1385_p2;
wire   [0:0] icmp_ln43_fu_1402_p2;
wire   [0:0] xor_ln39_fu_1396_p2;
wire   [0:0] or_ln41_fu_1420_p2;
wire   [9:0] zext_ln56_2_fu_1442_p1;
wire   [9:0] add_ln56_66_fu_1446_p2;
wire   [8:0] trunc_ln56_fu_1452_p1;
wire   [10:0] p_shl2_fu_1464_p3;
wire   [15:0] p_shl1_fu_1456_p3;
wire   [15:0] zext_ln56_3_fu_1472_p1;
wire   [7:0] select_ln41_fu_1426_p3;
wire   [0:0] icmp_ln43_2_fu_1490_p2;
wire   [7:0] add_ln43_fu_1496_p2;
wire   [7:0] select_ln43_fu_1502_p3;
wire   [15:0] add_ln56_76_fu_1514_p2;
wire   [9:0] tmp_6_fu_1532_p3;
wire   [6:0] add_ln56_60_fu_1560_p2;
wire   [9:0] tmp_8_fu_1566_p3;
wire   [7:0] add_ln54_fu_1554_p2;
wire   [0:0] icmp_ln56_1_fu_1588_p2;
wire   [7:0] add_ln56_81_fu_1594_p2;
wire   [7:0] select_ln56_fu_1600_p3;
wire   [15:0] add_ln56_82_fu_1612_p2;
wire   [7:0] add_ln56_61_fu_1636_p2;
wire   [8:0] add_ln54_1_fu_1630_p2;
wire   [7:0] xor_ln56_fu_1656_p2;
wire   [0:0] icmp_ln56_2_fu_1650_p2;
wire  signed [8:0] sext_ln56_35_fu_1662_p1;
wire   [8:0] mul_ln56_75_fu_1678_p0;
wire   [10:0] mul_ln56_75_fu_1678_p1;
wire   [18:0] mul_ln56_75_fu_1678_p2;
wire   [8:0] mul_ln56_76_fu_1708_p0;
wire   [10:0] mul_ln56_76_fu_1708_p1;
wire   [18:0] mul_ln56_76_fu_1708_p2;
wire   [8:0] mul_ln56_77_fu_1732_p0;
wire   [10:0] mul_ln56_77_fu_1732_p1;
wire   [18:0] mul_ln56_77_fu_1732_p2;
wire   [8:0] mul_ln56_78_fu_1762_p0;
wire   [10:0] mul_ln56_78_fu_1762_p1;
wire   [18:0] mul_ln56_78_fu_1762_p2;
wire   [9:0] add_ln41_fu_1776_p2;
wire   [9:0] add_ln39_2_fu_1826_p2;
wire   [9:0] add_ln39_3_fu_1836_p2;
wire   [31:0] grp_fu_1095_p4;
wire   [31:0] grp_fu_1104_p4;
wire   [23:0] grp_fu_1113_p4;
wire   [48:0] shl_ln1_fu_1857_p3;
wire   [6:0] add_ln56_62_fu_1871_p2;
wire   [9:0] tmp_14_fu_1876_p3;
wire   [15:0] add_ln56_87_fu_1892_p2;
wire   [48:0] add_ln56_fu_1865_p2;
wire   [0:0] icmp_ln56_3_fu_1913_p2;
wire   [8:0] add_ln56_92_fu_1918_p2;
wire   [8:0] select_ln56_2_fu_1923_p3;
wire   [15:0] add_ln56_93_fu_1934_p2;
wire   [0:0] icmp_ln56_4_fu_1945_p2;
wire   [8:0] add_ln56_98_fu_1950_p2;
wire   [8:0] mul_ln56_79_fu_1995_p0;
wire   [10:0] mul_ln56_79_fu_1995_p1;
wire   [18:0] mul_ln56_79_fu_1995_p2;
wire   [9:0] add_ln39_4_fu_2025_p2;
wire   [9:0] add_ln39_5_fu_2035_p2;
wire   [2:0] indvars_iv_next606_fu_2009_p2;
wire   [2:0] indvars_iv_next606_mid1_fu_2052_p2;
wire   [2:0] select_ln39_2_fu_2045_p3;
wire   [2:0] select_ln41_2_fu_2057_p3;
wire   [9:0] zext_ln56_4_fu_2064_p1;
wire   [9:0] add_ln56_68_fu_2068_p2;
wire   [8:0] trunc_ln56_1_fu_2073_p1;
wire   [10:0] p_shl4_fu_2085_p3;
wire   [15:0] p_shl3_fu_2077_p3;
wire   [15:0] zext_ln56_5_fu_2093_p1;
wire   [15:0] add_ln56_77_fu_2103_p2;
wire   [31:0] grp_fu_1133_p4;
wire   [48:0] shl_ln56_1_fu_2121_p3;
wire   [31:0] grp_fu_1142_p4;
wire   [48:0] add_ln56_1_fu_2128_p2;
wire   [23:0] tmp_52_fu_2140_p4;
wire   [48:0] shl_ln56_2_fu_2150_p3;
wire   [15:0] add_ln56_99_fu_2167_p2;
wire   [48:0] add_ln56_2_fu_2158_p2;
wire   [48:0] shl_ln56_19_fu_2188_p3;
wire   [48:0] add_ln56_20_fu_2196_p2;
wire   [23:0] tmp_77_fu_2202_p4;
wire   [48:0] shl_ln56_20_fu_2212_p3;
wire   [48:0] grp_fu_1087_p2;
wire   [48:0] add_ln56_21_fu_2220_p2;
wire   [9:0] add_ln39_6_fu_2255_p2;
wire   [9:0] add_ln39_7_fu_2265_p2;
wire   [15:0] add_ln56_83_fu_2275_p2;
wire   [15:0] add_ln56_88_fu_2285_p2;
wire   [31:0] grp_fu_1161_p4;
wire   [48:0] shl_ln56_3_fu_2302_p3;
wire   [48:0] add_ln56_3_fu_2309_p2;
wire  signed [23:0] tmp_2_fu_2315_p4;
wire  signed [24:0] sext_ln59_fu_2325_p1;
wire  signed [24:0] sext_ln59_1_fu_2328_p1;
wire   [24:0] sub_ln59_fu_2332_p2;
wire   [31:0] grp_fu_1170_p4;
wire   [48:0] shl_ln56_21_fu_2354_p3;
wire   [48:0] add_ln56_22_fu_2361_p2;
wire   [48:0] shl_ln56_39_fu_2377_p3;
wire   [48:0] add_ln56_40_fu_2385_p2;
wire   [23:0] tmp_103_fu_2391_p4;
wire   [48:0] shl_ln56_40_fu_2401_p3;
wire   [48:0] add_ln56_41_fu_2409_p2;
wire   [9:0] add_ln39_8_fu_2436_p2;
wire   [9:0] add_ln39_9_fu_2446_p2;
wire   [15:0] add_ln56_94_fu_2456_p2;
wire   [15:0] add_ln56_100_fu_2466_p2;
wire   [31:0] grp_fu_1189_p4;
wire   [48:0] shl_ln56_4_fu_2476_p3;
wire   [48:0] add_ln56_4_fu_2490_p2;
wire   [23:0] tmp_57_fu_2496_p4;
wire   [31:0] grp_fu_1198_p4;
wire   [48:0] shl_ln56_5_fu_2506_p3;
wire   [48:0] add_ln56_5_fu_2521_p2;
wire   [48:0] shl_ln56_23_fu_2537_p3;
wire   [48:0] add_ln56_24_fu_2545_p2;
wire   [9:0] add_ln39_10_fu_2577_p2;
wire   [9:0] add_ln39_11_fu_2587_p2;
wire   [2:0] empty_fu_2561_p2;
wire   [2:0] p_mid1_fu_2604_p2;
wire   [2:0] select_ln39_3_fu_2597_p3;
wire   [2:0] select_ln41_3_fu_2609_p3;
wire   [9:0] zext_ln56_6_fu_2616_p1;
wire   [9:0] add_ln56_70_fu_2620_p2;
wire   [8:0] trunc_ln56_2_fu_2625_p1;
wire   [10:0] p_shl6_fu_2637_p3;
wire   [15:0] p_shl5_fu_2629_p3;
wire   [15:0] zext_ln56_7_fu_2645_p1;
wire   [15:0] add_ln56_78_fu_2655_p2;
wire   [15:0] add_ln56_84_fu_2666_p2;
wire   [31:0] grp_fu_1207_p4;
wire   [48:0] shl_ln56_6_fu_2677_p3;
wire   [31:0] grp_fu_1216_p4;
wire   [48:0] add_ln56_6_fu_2691_p2;
wire   [23:0] tmp_59_fu_2703_p4;
wire   [48:0] shl_ln56_7_fu_2713_p3;
wire   [48:0] add_ln56_7_fu_2721_p2;
wire   [48:0] shl_ln56_24_fu_2737_p3;
wire   [48:0] add_ln56_25_fu_2744_p2;
wire   [23:0] tmp_84_fu_2750_p4;
wire   [48:0] shl_ln56_25_fu_2760_p3;
wire   [48:0] add_ln56_26_fu_2768_p2;
wire   [48:0] shl_ln56_43_fu_2784_p3;
wire   [48:0] add_ln56_44_fu_2792_p2;
wire   [9:0] add_ln39_12_fu_2819_p2;
wire   [9:0] add_ln39_13_fu_2829_p2;
wire   [15:0] add_ln56_89_fu_2839_p2;
wire   [15:0] add_ln56_95_fu_2849_p2;
wire  signed [24:0] sext_ln59_2_fu_2859_p1;
wire  signed [24:0] sext_ln59_3_fu_2862_p1;
wire   [24:0] sub_ln59_1_fu_2865_p2;
wire   [48:0] shl_ln56_8_fu_2886_p3;
wire   [48:0] add_ln56_8_fu_2900_p2;
wire   [48:0] shl_ln56_44_fu_2916_p3;
wire   [48:0] add_ln56_45_fu_2923_p2;
wire   [3:0] zext_ln41_fu_2939_p1;
wire   [9:0] add_ln39_14_fu_2964_p2;
wire   [9:0] add_ln39_15_fu_2974_p2;
wire   [2:0] empty_215_fu_2942_p2;
wire   [3:0] empty_216_fu_2947_p2;
wire   [2:0] p_mid121_fu_3001_p2;
wire   [2:0] select_ln39_4_fu_2984_p3;
wire   [2:0] select_ln41_4_fu_3006_p3;
wire   [9:0] zext_ln56_8_fu_3013_p1;
wire   [9:0] add_ln56_72_fu_3017_p2;
wire   [8:0] trunc_ln56_3_fu_3022_p1;
wire   [10:0] p_shl8_fu_3034_p3;
wire   [15:0] p_shl7_fu_3026_p3;
wire   [15:0] zext_ln56_9_fu_3042_p1;
wire   [3:0] zext_ln41_1_fu_2998_p1;
wire   [3:0] p_mid123_fu_3052_p2;
wire   [3:0] select_ln39_5_fu_2991_p3;
wire   [3:0] select_ln41_5_fu_3058_p3;
wire   [9:0] zext_ln56_10_fu_3065_p1;
wire   [9:0] add_ln56_74_fu_3069_p2;
wire   [8:0] trunc_ln56_4_fu_3074_p1;
wire   [10:0] p_shl_fu_3086_p3;
wire   [15:0] p_shl9_fu_3078_p3;
wire   [15:0] zext_ln56_11_fu_3094_p1;
wire   [15:0] add_ln56_79_fu_3104_p2;
wire   [15:0] add_ln56_101_fu_3115_p2;
wire   [48:0] shl_ln56_9_fu_3125_p3;
wire   [48:0] add_ln56_9_fu_3139_p2;
wire   [23:0] tmp_63_fu_3145_p4;
wire   [48:0] shl_ln56_s_fu_3155_p3;
wire   [48:0] add_ln56_10_fu_3169_p2;
wire   [48:0] shl_ln56_27_fu_3185_p3;
wire   [48:0] add_ln56_28_fu_3193_p2;
wire   [23:0] tmp_88_fu_3199_p4;
wire   [48:0] shl_ln56_28_fu_3209_p3;
wire   [48:0] add_ln56_29_fu_3217_p2;
wire   [9:0] add_ln39_16_fu_3243_p2;
wire   [9:0] add_ln39_17_fu_3253_p2;
wire   [15:0] add_ln56_85_fu_3263_p2;
wire   [15:0] add_ln56_90_fu_3273_p2;
wire   [48:0] shl_ln56_10_fu_3290_p3;
wire   [48:0] add_ln56_11_fu_3297_p2;
wire  signed [23:0] tmp_26_fu_3303_p4;
wire  signed [24:0] sext_ln59_4_fu_3313_p1;
wire  signed [24:0] sext_ln59_5_fu_3316_p1;
wire   [24:0] sub_ln59_2_fu_3320_p2;
wire   [48:0] shl_ln56_29_fu_3342_p3;
wire   [48:0] add_ln56_30_fu_3349_p2;
wire   [48:0] shl_ln56_47_fu_3365_p3;
wire   [48:0] add_ln56_48_fu_3373_p2;
wire   [23:0] tmp_113_fu_3379_p4;
wire   [48:0] shl_ln56_48_fu_3389_p3;
wire   [48:0] add_ln56_49_fu_3397_p2;
wire   [9:0] add_ln39_18_fu_3424_p2;
wire   [9:0] add_ln39_19_fu_3434_p2;
wire   [15:0] add_ln56_96_fu_3444_p2;
wire   [15:0] add_ln56_102_fu_3454_p2;
wire   [48:0] shl_ln56_11_fu_3464_p3;
wire   [48:0] add_ln56_12_fu_3478_p2;
wire   [23:0] tmp_67_fu_3484_p4;
wire   [48:0] shl_ln56_12_fu_3494_p3;
wire   [48:0] add_ln56_13_fu_3509_p2;
wire   [48:0] shl_ln56_31_fu_3525_p3;
wire   [48:0] add_ln56_32_fu_3533_p2;
wire   [9:0] add_ln39_20_fu_3560_p2;
wire   [9:0] add_ln39_21_fu_3570_p2;
wire   [15:0] add_ln56_80_fu_3580_p2;
wire   [15:0] add_ln56_86_fu_3590_p2;
wire   [48:0] shl_ln56_13_fu_3600_p3;
wire   [48:0] add_ln56_14_fu_3614_p2;
wire   [23:0] tmp_69_fu_3626_p4;
wire   [48:0] shl_ln56_14_fu_3636_p3;
wire   [48:0] add_ln56_15_fu_3644_p2;
wire   [48:0] shl_ln56_32_fu_3660_p3;
wire   [48:0] add_ln56_33_fu_3667_p2;
wire   [23:0] tmp_94_fu_3673_p4;
wire   [48:0] shl_ln56_33_fu_3683_p3;
wire   [48:0] add_ln56_34_fu_3691_p2;
wire   [48:0] shl_ln56_51_fu_3707_p3;
wire   [48:0] add_ln56_52_fu_3715_p2;
wire   [9:0] add_ln39_22_fu_3742_p2;
wire   [9:0] add_ln39_23_fu_3752_p2;
wire   [15:0] add_ln56_91_fu_3767_p2;
wire   [15:0] add_ln56_97_fu_3777_p2;
wire  signed [24:0] sext_ln59_6_fu_3787_p1;
wire  signed [24:0] sext_ln59_7_fu_3790_p1;
wire   [24:0] sub_ln59_3_fu_3793_p2;
wire   [48:0] shl_ln56_15_fu_3814_p3;
wire   [48:0] add_ln56_16_fu_3828_p2;
wire   [48:0] shl_ln56_52_fu_3844_p3;
wire   [48:0] add_ln56_53_fu_3851_p2;
wire   [48:0] shl_ln56_16_fu_3882_p3;
wire   [48:0] add_ln56_17_fu_3896_p2;
wire   [23:0] tmp_73_fu_3902_p4;
wire   [48:0] shl_ln56_17_fu_3912_p3;
wire   [48:0] add_ln56_18_fu_3926_p2;
wire   [8:0] grp_fu_1752_p2;
wire   [15:0] add_ln56_104_fu_3946_p2;
wire   [15:0] add_ln56_105_fu_3957_p2;
wire   [48:0] shl_ln56_35_fu_3968_p3;
wire   [48:0] add_ln56_36_fu_3976_p2;
wire   [23:0] tmp_98_fu_3982_p4;
wire   [48:0] shl_ln56_36_fu_3992_p3;
wire   [48:0] add_ln56_37_fu_4000_p2;
wire   [31:0] grp_fu_1225_p4;
wire   [48:0] shl_ln56_22_fu_4022_p3;
wire   [48:0] add_ln56_23_fu_4029_p2;
wire  signed [23:0] tmp_60_fu_4035_p4;
wire  signed [24:0] sext_ln59_10_fu_4045_p1;
wire  signed [24:0] sext_ln59_11_fu_4048_p1;
wire   [24:0] sub_ln59_5_fu_4052_p2;
wire   [31:0] grp_fu_1234_p4;
wire   [48:0] shl_ln56_26_fu_4075_p3;
wire   [48:0] add_ln56_27_fu_4082_p2;
wire   [48:0] shl_ln56_41_fu_4098_p3;
wire   [8:0] grp_fu_1985_p2;
wire   [15:0] add_ln56_109_fu_4115_p2;
wire   [15:0] add_ln56_110_fu_4126_p2;
wire   [48:0] add_ln56_42_fu_4105_p2;
wire   [48:0] shl_ln56_45_fu_4147_p3;
wire   [48:0] add_ln56_46_fu_4154_p2;
wire   [48:0] shl_ln56_55_fu_4170_p3;
wire   [48:0] add_ln56_56_fu_4178_p2;
wire   [15:0] add_ln56_106_fu_4198_p2;
wire  signed [24:0] sext_ln59_12_fu_4216_p1;
wire  signed [24:0] sext_ln59_13_fu_4219_p1;
wire   [24:0] sub_ln59_6_fu_4222_p2;
wire   [15:0] add_ln56_111_fu_4238_p2;
wire   [31:0] tmp_43_fu_4256_p4;
wire   [48:0] shl_ln56_42_fu_4270_p3;
wire   [48:0] add_ln56_43_fu_4277_p2;
wire  signed [23:0] tmp_85_fu_4283_p4;
wire  signed [24:0] sext_ln59_20_fu_4293_p1;
wire  signed [24:0] sext_ln59_21_fu_4296_p1;
wire   [24:0] sub_ln59_10_fu_4300_p2;
wire   [31:0] grp_fu_1243_p4;
wire   [48:0] shl_ln56_46_fu_4322_p3;
wire   [48:0] add_ln56_47_fu_4329_p2;
wire   [48:0] shl_ln56_30_fu_4356_p3;
wire   [48:0] add_ln56_31_fu_4363_p2;
wire  signed [23:0] tmp_70_fu_4369_p4;
wire  signed [24:0] sext_ln59_14_fu_4379_p1;
wire  signed [24:0] sext_ln59_15_fu_4382_p1;
wire   [24:0] sub_ln59_7_fu_4386_p2;
wire  signed [24:0] sext_ln59_22_fu_4408_p1;
wire  signed [24:0] sext_ln59_23_fu_4411_p1;
wire   [24:0] sub_ln59_11_fu_4414_p2;
wire   [48:0] shl_ln56_49_fu_4430_p3;
wire   [48:0] add_ln56_50_fu_4437_p2;
wire   [23:0] tmp_115_fu_4448_p4;
wire   [48:0] shl_ln56_50_fu_4458_p3;
wire   [48:0] add_ln56_51_fu_4466_p2;
wire   [48:0] shl_ln56_34_fu_4498_p3;
wire   [48:0] add_ln56_35_fu_4505_p2;
wire  signed [23:0] tmp_75_fu_4511_p4;
wire  signed [24:0] sext_ln59_16_fu_4521_p1;
wire  signed [24:0] sext_ln59_17_fu_4524_p1;
wire   [24:0] sub_ln59_8_fu_4528_p2;
wire  signed [24:0] sext_ln59_24_fu_4545_p1;
wire  signed [24:0] sext_ln59_25_fu_4548_p1;
wire   [24:0] sub_ln59_12_fu_4551_p2;
wire   [48:0] shl_ln56_53_fu_4567_p3;
wire   [48:0] add_ln56_54_fu_4574_p2;
wire   [23:0] tmp_119_fu_4585_p4;
wire   [48:0] shl_ln56_54_fu_4595_p3;
wire   [48:0] add_ln56_55_fu_4603_p2;
wire   [48:0] shl_ln56_18_fu_4631_p3;
wire   [48:0] add_ln56_19_fu_4638_p2;
wire  signed [23:0] tmp_55_fu_4644_p4;
wire  signed [24:0] sext_ln59_8_fu_4654_p1;
wire  signed [24:0] sext_ln59_9_fu_4657_p1;
wire   [24:0] sub_ln59_4_fu_4661_p2;
wire   [48:0] shl_ln56_37_fu_4678_p3;
wire   [48:0] add_ln56_38_fu_4685_p2;
wire   [23:0] tmp_101_fu_4697_p4;
wire   [48:0] shl_ln56_38_fu_4707_p3;
wire   [48:0] add_ln56_39_fu_4715_p2;
wire  signed [24:0] sext_ln59_26_fu_4736_p1;
wire  signed [24:0] sext_ln59_27_fu_4739_p1;
wire   [24:0] sub_ln59_13_fu_4742_p2;
wire   [48:0] shl_ln56_56_fu_4758_p3;
wire   [48:0] add_ln56_57_fu_4765_p2;
wire   [23:0] tmp_122_fu_4771_p4;
wire   [48:0] shl_ln56_57_fu_4781_p3;
wire   [48:0] add_ln56_58_fu_4789_p2;
wire  signed [24:0] sext_ln59_18_fu_4805_p1;
wire  signed [24:0] sext_ln59_19_fu_4808_p1;
wire   [24:0] sub_ln59_9_fu_4811_p2;
wire   [48:0] shl_ln56_58_fu_4832_p3;
wire   [48:0] add_ln56_59_fu_4839_p2;
wire  signed [23:0] tmp_105_fu_4845_p4;
wire  signed [24:0] sext_ln59_28_fu_4855_p1;
wire  signed [24:0] sext_ln59_29_fu_4858_p1;
wire   [24:0] sub_ln59_14_fu_4862_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] mul_ln39_fu_1370_p00;
wire   [18:0] mul_ln56_75_fu_1678_p00;
wire   [18:0] mul_ln56_76_fu_1708_p00;
wire   [18:0] mul_ln56_77_fu_1732_p00;
wire   [18:0] mul_ln56_78_fu_1762_p00;
wire   [18:0] mul_ln56_79_fu_1995_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U738(
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .dout(grp_fu_1075_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U739(
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .dout(grp_fu_1079_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U740(
    .din0(grp_fu_1083_p0),
    .din1(grp_fu_1083_p1),
    .dout(grp_fu_1083_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U741(
    .din0(grp_fu_1087_p0),
    .din1(grp_fu_1087_p1),
    .dout(grp_fu_1087_p2)
);

srcnn_mul_32s_18s_49_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 49 ))
mul_32s_18s_49_1_1_U742(
    .din0(grp_fu_1091_p0),
    .din1(grp_fu_1091_p1),
    .dout(grp_fu_1091_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U743(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln43_1_reg_5043),
    .dout(grp_fu_1095_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U744(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln56_reg_5101),
    .dout(grp_fu_1104_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U745(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_16_reg_5117),
    .dout(grp_fu_1133_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U746(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_51_reg_5129),
    .dout(grp_fu_1142_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U747(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_53_reg_5141),
    .dout(grp_fu_1161_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U748(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln43_1_reg_5043),
    .dout(grp_fu_1170_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U749(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln56_reg_5101),
    .dout(grp_fu_1189_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U750(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_16_reg_5117),
    .dout(grp_fu_1198_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U751(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_51_reg_5129),
    .dout(grp_fu_1207_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U752(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_53_reg_5141),
    .dout(grp_fu_1216_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U753(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_79_reg_5152),
    .dout(grp_fu_1225_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U754(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_79_reg_5152),
    .dout(grp_fu_1234_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U755(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_106_reg_5254),
    .dout(grp_fu_1243_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U756(
    .din0(mul_ln39_fu_1370_p0),
    .din1(mul_ln39_fu_1370_p1),
    .dout(mul_ln39_fu_1370_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U757(
    .din0(mul_ln56_75_fu_1678_p0),
    .din1(mul_ln56_75_fu_1678_p1),
    .dout(mul_ln56_75_fu_1678_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U758(
    .din0(mul_ln56_76_fu_1708_p0),
    .din1(mul_ln56_76_fu_1708_p1),
    .dout(mul_ln56_76_fu_1708_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U759(
    .din0(mul_ln56_77_fu_1732_p0),
    .din1(mul_ln56_77_fu_1732_p1),
    .dout(mul_ln56_77_fu_1732_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U760(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln54_3_fu_1746_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1752_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U761(
    .din0(mul_ln56_78_fu_1762_p0),
    .din1(mul_ln56_78_fu_1762_p1),
    .dout(mul_ln56_78_fu_1762_p2)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U762(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_reg_5061),
    .dout(tmp_s_fu_1962_p4)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U763(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .din2(tmp_12_reg_5078),
    .dout(tmp_38_fu_1971_p4)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U764(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln54_4_fu_1980_p2),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1985_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U765(
    .din0(mul_ln56_79_fu_1995_p0),
    .din1(mul_ln56_79_fu_1995_p1),
    .dout(mul_ln56_79_fu_1995_p2)
);

srcnn_mux_2_1_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 24 ))
mux_2_1_24_1_1_U766(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_15_reg_5107),
    .dout(tmp_44_fu_2236_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U767(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_106_reg_5254),
    .dout(tmp_43_fu_4256_p4)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_198 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_198 <= add_ln56_64_fu_1698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_210 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_210 <= select_ln39_1_fu_1336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_206 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_206 <= select_ln41_6_fu_1782_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_214 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_214 <= add_ln39_25_fu_1304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_202 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_202 <= select_ln41_1_fu_1434_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln39_24_reg_5860 <= add_ln39_24_fu_3762_p2;
        add_ln59_3_reg_5888 <= add_ln59_3_fu_3805_p2;
        sext_ln39_20_reg_5839 <= sext_ln39_20_fu_3731_p1;
        sext_ln39_21_reg_5844 <= sext_ln39_21_fu_3737_p1;
        tmp_118_reg_5901 <= {{add_ln56_53_fu_3851_p2[48:25]}};
        tmp_72_reg_5896 <= {{add_ln56_16_fu_3828_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln54_2_reg_5135 <= add_ln54_2_fu_1722_p2;
        add_ln56_63_reg_5123 <= add_ln56_63_fu_1692_p2;
        add_ln56_65_reg_4941 <= add_ln56_65_fu_1360_p2;
        add_ln56_67_reg_5004[15 : 1] <= add_ln56_67_fu_1476_p2[15 : 1];
        and_ln39_reg_4986 <= and_ln39_fu_1408_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049 <= tmp_61_cast_fu_1540_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055 <= tmp_61_cast_fu_1540_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066 <= tmp_62_cast_fu_1574_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072 <= tmp_62_cast_fu_1574_p1;
        empty_217_reg_4949 <= empty_217_fu_1381_p1;
        icmp_ln41_reg_4926 <= icmp_ln41_fu_1322_p2;
        icmp_ln43_1_reg_5043 <= icmp_ln43_1_fu_1526_p2;
        icmp_ln56_reg_5101 <= icmp_ln56_fu_1624_p2;
        indvars_iv_next606_dup_reg_4994 <= indvars_iv_next606_dup_fu_1414_p2;
        select_ln39_reg_4934 <= select_ln39_fu_1328_p3;
        select_ln41_1_reg_4999 <= select_ln41_1_fu_1434_p3;
        select_ln56_1_reg_5112 <= select_ln56_1_fu_1666_p3;
        tmp_12_reg_5078 <= add_ln54_fu_1554_p2[32'd7];
        tmp_15_reg_5107 <= add_ln56_61_fu_1636_p2[32'd7];
        tmp_16_reg_5117 <= mul_ln56_75_fu_1678_p2[32'd17];
        tmp_51_reg_5129 <= mul_ln56_76_fu_1708_p2[32'd17];
        tmp_53_reg_5141 <= mul_ln56_77_fu_1732_p2[32'd17];
        tmp_79_reg_5152 <= mul_ln56_78_fu_1762_p2[32'd17];
        tmp_reg_5061 <= select_ln41_fu_1426_p3[32'd7];
        trunc_ln43_reg_5020 <= trunc_ln43_fu_1486_p1;
        zext_ln43_reg_5013[7 : 0] <= zext_ln43_fu_1482_p1[7 : 0];
        zext_ln56_12_reg_5025[7 : 0] <= zext_ln56_12_fu_1510_p1[7 : 0];
        zext_ln56_18_reg_5083[7 : 0] <= zext_ln56_18_fu_1608_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln56_103_reg_6029 <= add_ln56_103_fu_4194_p2;
        add_ln56_107_reg_6039 <= add_ln56_107_fu_4208_p2;
        add_ln56_108_reg_6044 <= add_ln56_108_fu_4212_p2;
        add_ln56_112_reg_6071 <= add_ln56_112_fu_4248_p2;
        add_ln56_113_reg_6076 <= add_ln56_113_fu_4252_p2;
        add_ln59_10_reg_6090 <= add_ln59_10_fu_4312_p2;
        add_ln59_6_reg_6058 <= add_ln59_6_fu_4234_p2;
        icmp_ln59_10_reg_6086 <= icmp_ln59_10_fu_4306_p2;
        icmp_ln59_6_reg_6054 <= icmp_ln59_6_fu_4228_p2;
        tmp_90_reg_6098 <= {{add_ln56_47_fu_4329_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln56_69_reg_5280[15 : 1] <= add_ln56_69_fu_2097_p2[15 : 1];
        sext_ln39_2_reg_5260 <= sext_ln39_2_fu_2014_p1;
        sext_ln39_3_reg_5265 <= sext_ln39_3_fu_2020_p1;
        sext_ln56_3_reg_5300 <= sext_ln56_3_fu_2134_p1;
        tmp_44_reg_5333 <= tmp_44_fu_2236_p4;
        tmp_54_reg_5323 <= {{add_ln56_2_fu_2158_p2[48:25]}};
        tmp_78_reg_5328 <= {{add_ln56_21_fu_2220_p2[48:25]}};
        zext_ln56_38_reg_5305[8 : 0] <= zext_ln56_38_fu_2164_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln56_71_reg_5473[15 : 1] <= add_ln56_71_fu_2649_p2[15 : 1];
        sext_ln39_8_reg_5453 <= sext_ln39_8_fu_2566_p1;
        sext_ln39_9_reg_5458 <= sext_ln39_9_fu_2572_p1;
        sext_ln56_9_reg_5502 <= sext_ln56_9_fu_2697_p1;
        tmp_109_reg_5518 <= {{add_ln56_44_fu_2792_p2[48:25]}};
        tmp_20_reg_5507 <= {{add_ln56_7_fu_2721_p2[48:25]}};
        tmp_86_reg_5513 <= {{add_ln56_26_fu_2768_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln56_73_reg_5606[15 : 1] <= add_ln56_73_fu_3046_p2[15 : 1];
        add_ln56_75_reg_5616[15 : 1] <= add_ln56_75_fu_3098_p2[15 : 1];
        sext_ln39_12_reg_5585 <= sext_ln39_12_fu_2953_p1;
        sext_ln39_13_reg_5590 <= sext_ln39_13_fu_2959_p1;
        sext_ln56_13_reg_5647 <= sext_ln56_13_fu_3163_p1;
        tmp_64_reg_5652 <= {{add_ln56_10_fu_3169_p2[48:25]}};
        tmp_89_reg_5657 <= {{add_ln56_29_fu_3217_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln59_11_reg_6140 <= add_ln59_11_fu_4426_p2;
        add_ln59_7_reg_6118 <= add_ln59_7_fu_4398_p2;
        icmp_ln59_11_reg_6136 <= icmp_ln59_11_fu_4420_p2;
        icmp_ln59_7_reg_6114 <= icmp_ln59_7_fu_4392_p2;
        tmp_95_reg_6148 <= {{add_ln56_51_fu_4466_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln59_12_reg_6190 <= add_ln59_12_fu_4563_p2;
        add_ln59_8_reg_6178 <= add_ln59_8_fu_4540_p2;
        icmp_ln59_12_reg_6186 <= icmp_ln59_12_fu_4557_p2;
        icmp_ln59_8_reg_6174 <= icmp_ln59_8_fu_4534_p2;
        tmp_100_reg_6198 <= {{add_ln56_55_fu_4603_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln59_13_reg_6239 <= add_ln59_13_fu_4754_p2;
        add_ln59_4_reg_6213 <= add_ln59_4_fu_4673_p2;
        icmp_ln59_13_reg_6235 <= icmp_ln59_13_fu_4748_p2;
        icmp_ln59_4_reg_6209 <= icmp_ln59_4_fu_4667_p2;
        sext_ln39_24_reg_6204 <= sext_ln39_24_fu_4619_p1;
        tmp_123_reg_6247 <= {{add_ln56_58_fu_4789_p2[48:25]}};
        tmp_80_reg_6219 <= {{add_ln56_39_fu_4715_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln59_14_reg_6266 <= add_ln59_14_fu_4874_p2;
        add_ln59_9_reg_6256 <= add_ln59_9_fu_4823_p2;
        icmp_ln59_14_reg_6262 <= icmp_ln59_14_fu_4868_p2;
        icmp_ln59_9_reg_6252 <= icmp_ln59_9_fu_4817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln59_1_reg_5567 <= add_ln59_1_fu_2877_p2;
        sext_ln39_10_reg_5523 <= sext_ln39_10_fu_2808_p1;
        sext_ln39_11_reg_5528 <= sext_ln39_11_fu_2814_p1;
        tmp_110_reg_5580 <= {{add_ln56_45_fu_2923_p2[48:25]}};
        tmp_62_reg_5575 <= {{add_ln56_8_fu_2900_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln59_2_reg_5708 <= add_ln59_2_fu_3332_p2;
        icmp_ln59_2_reg_5704 <= icmp_ln59_2_fu_3326_p2;
        sext_ln39_14_reg_5662 <= sext_ln39_14_fu_3233_p1;
        sext_ln39_15_reg_5668 <= sext_ln39_15_fu_3238_p1;
        tmp_114_reg_5721 <= {{add_ln56_49_fu_3397_p2[48:25]}};
        tmp_91_reg_5716 <= {{add_ln56_30_fu_3349_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln59_5_reg_5973 <= add_ln59_5_fu_4064_p2;
        icmp_ln59_5_reg_5969 <= icmp_ln59_5_fu_4058_p2;
        tmp_107_reg_6014 <= {{add_ln56_42_fu_4105_p2[48:25]}};
        tmp_111_reg_6019 <= {{add_ln56_46_fu_4154_p2[48:25]}};
        tmp_121_reg_6024 <= {{add_ln56_56_fu_4178_p2[48:25]}};
        tmp_65_reg_5981 <= {{add_ln56_27_fu_4082_p2[48:25]}};
        zext_ln56_52_reg_5987[8 : 0] <= zext_ln56_52_fu_4111_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln59_reg_5384 <= add_ln59_fu_2344_p2;
        icmp_ln59_reg_5380 <= icmp_ln59_fu_2338_p2;
        sext_ln39_4_reg_5339 <= sext_ln39_4_fu_2245_p1;
        sext_ln39_5_reg_5344 <= sext_ln39_5_fu_2250_p1;
        tmp_104_reg_5397 <= {{add_ln56_41_fu_2409_p2[48:25]}};
        tmp_81_reg_5392 <= {{add_ln56_22_fu_2361_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072;
        icmp_ln39_reg_4922 <= icmp_ln39_fu_1298_p2;
        icmp_ln39_reg_4922_pp0_iter1_reg <= icmp_ln39_reg_4922;
        r_2_reg_4914 <= r_fu_202;
        tmp_12_reg_5078_pp0_iter1_reg <= tmp_12_reg_5078;
        tmp_15_reg_5107_pp0_iter1_reg <= tmp_15_reg_5107;
        tmp_reg_5061_pp0_iter1_reg <= tmp_reg_5061;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179 <= tmp_64_cast_fu_1883_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185 <= tmp_64_cast_fu_1883_p1;
        select_ln56_3_reg_5232 <= select_ln56_3_fu_1955_p3;
        sext_ln39_1_reg_5163 <= sext_ln39_1_fu_1821_p1;
        sext_ln39_reg_5158 <= sext_ln39_fu_1815_p1;
        tmp_106_reg_5254 <= mul_ln56_79_fu_1995_p2[32'd17];
        tmp_38_reg_5243 <= tmp_38_fu_1971_p4;
        tmp_49_reg_5209 <= {{add_ln56_fu_1865_p2[48:25]}};
        tmp_s_reg_5237 <= tmp_s_fu_1962_p4;
        zext_ln56_24_reg_5191[8 : 0] <= zext_ln56_24_fu_1889_p1[8 : 0];
        zext_ln56_31_reg_5214[8 : 0] <= zext_ln56_31_fu_1930_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1252 <= {{grp_fu_1083_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1256 <= {{grp_fu_1091_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1260 <= {{grp_fu_1079_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        sext_ln39_16_reg_5726 <= sext_ln39_16_fu_3413_p1;
        sext_ln39_17_reg_5731 <= sext_ln39_17_fu_3419_p1;
        tmp_68_reg_5767 <= {{add_ln56_13_fu_3509_p2[48:25]}};
        tmp_93_reg_5772 <= {{add_ln56_32_fu_3533_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln39_18_reg_5777 <= sext_ln39_18_fu_3549_p1;
        sext_ln39_19_reg_5782 <= sext_ln39_19_fu_3555_p1;
        sext_ln56_19_reg_5818 <= sext_ln56_19_fu_3620_p1;
        tmp_117_reg_5834 <= {{add_ln56_52_fu_3715_p2[48:25]}};
        tmp_50_reg_5823 <= {{add_ln56_15_fu_3644_p2[48:25]}};
        tmp_96_reg_5829 <= {{add_ln56_34_fu_3691_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sext_ln39_22_reg_5906 <= sext_ln39_22_fu_3867_p1;
        sext_ln39_23_reg_5911 <= sext_ln39_23_fu_3873_p1;
        sext_ln56_23_reg_5922 <= sext_ln56_23_fu_3920_p1;
        tmp_74_reg_5927 <= {{add_ln56_18_fu_3926_p2[48:25]}};
        tmp_99_reg_5959 <= {{add_ln56_37_fu_4000_p2[48:25]}};
        zext_ln56_45_reg_5932[8 : 0] <= zext_ln56_45_fu_3942_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln39_6_reg_5402 <= sext_ln39_6_fu_2425_p1;
        sext_ln39_7_reg_5407 <= sext_ln39_7_fu_2431_p1;
        tmp_58_reg_5443 <= {{add_ln56_5_fu_2521_p2[48:25]}};
        tmp_83_reg_5448 <= {{add_ln56_24_fu_2545_p2[48:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_5964 <= weight_buffer_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_4922 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = tmp_62_cast_fu_1574_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5066;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5179;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5049;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_64_cast_fu_1883_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_61_cast_fu_1540_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_14_reg_6266;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_13_reg_6239;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_9_reg_6256;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_8_reg_6178;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_12_reg_6190;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_11_reg_6140;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_6_reg_6058;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_5_reg_5973;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 24'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_7_reg_6118;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_4_reg_6213;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_10_reg_6090;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_3_reg_5888;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_2_reg_5708;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_1_reg_5567;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_reg_5384;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 24'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd0) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln59_3_fu_3799_p2 == 1'd1)) | ((icmp_ln59_12_reg_6186 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln59_9_reg_6252 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln59_13_reg_6235 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_14_reg_6262 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln59_4_reg_6209 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5061_pp0_iter1_reg == 1'd0) & (icmp_ln39_reg_4922_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln59_6_reg_6054 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln59_5_reg_5969 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5061_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln59_reg_5380 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_1_fu_2871_p2 == 1'd1)) | ((icmp_ln39_reg_4922 == 1'd0) & (icmp_ln59_2_reg_5704 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln59_8_reg_6174 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_7_reg_6114 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln59_11_reg_6136 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln59_10_reg_6086 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_57_fu_4731_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_50_fu_4487_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_56_fu_4403_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_55_fu_4242_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_53_fu_4120_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_46_fu_3951_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_36_fu_3781_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_23_fu_3594_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_42_fu_3458_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_28_fu_3277_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_16_fu_3109_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_34_fu_2853_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_21_fu_2671_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_40_fu_2470_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_26_fu_2289_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_14_fu_2108_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_32_fu_1939_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_19_fu_1618_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_43_fu_4482_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_49_fu_4345_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_48_fu_4202_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_54_fu_4131_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_47_fu_3962_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_29_fu_3771_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_17_fu_3584_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_35_fu_3448_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_22_fu_3267_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_41_fu_3119_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_27_fu_2843_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_15_fu_2660_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_33_fu_2460_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_20_fu_2279_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_39_fu_2172_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_25_fu_1897_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_13_fu_1520_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_57_fu_4731_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_50_fu_4487_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_56_fu_4403_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_55_fu_4242_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_53_fu_4120_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_46_fu_3951_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_36_fu_3781_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_23_fu_3594_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_42_fu_3458_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_28_fu_3277_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_16_fu_3109_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_34_fu_2853_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_21_fu_2671_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_40_fu_2470_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_26_fu_2289_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_14_fu_2108_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_32_fu_1939_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_19_fu_1618_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_43_fu_4482_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_49_fu_4345_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_48_fu_4202_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_54_fu_4131_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_47_fu_3962_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_29_fu_3771_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_17_fu_3584_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_35_fu_3448_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_22_fu_3267_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_41_fu_3119_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_27_fu_2843_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_15_fu_2660_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_33_fu_2460_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_20_fu_2279_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_39_fu_2172_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_25_fu_1897_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_13_fu_1520_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = tmp_62_cast_fu_1574_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5072;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5185;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5055;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_64_cast_fu_1883_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_61_cast_fu_1540_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_14_reg_6266;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_13_reg_6239;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_9_reg_6256;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_8_reg_6178;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_12_reg_6190;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_11_reg_6140;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_6_reg_6058;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_5_reg_5973;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 24'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_7_reg_6118;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_4_reg_6213;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_10_reg_6090;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_3_reg_5888;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_2_reg_5708;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_1_reg_5567;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_reg_5384;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 24'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd1) 
    & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln59_3_fu_3799_p2 == 1'd1)) | ((icmp_ln59_12_reg_6186 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln59_9_reg_6252 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln59_13_reg_6235 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_14_reg_6262 == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_15_reg_5107_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln59_4_reg_6209 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5061_pp0_iter1_reg == 1'd1) & (icmp_ln39_reg_4922_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln59_6_reg_6054 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln59_5_reg_5969 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5078 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5061_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln59_reg_5380 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln59_1_fu_2871_p2 == 1'd1)) | ((icmp_ln39_reg_4922 == 1'd0) & (icmp_ln59_2_reg_5704 == 1'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5061 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln59_8_reg_6174 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_7_reg_6114 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5078 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln59_11_reg_6136 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln59_10_reg_6086 == 1'd1) & (icmp_ln39_reg_4922 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_15_reg_5107 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1075_p0 = sext_ln56_34_fu_4827_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1075_p0 = sext_ln56_24_fu_4624_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1075_p0 = sext_ln56_28_fu_4492_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1075_p0 = sext_ln56_27_fu_4350_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1075_p0 = sext_ln56_30_fu_4265_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1075_p0 = sext_ln56_25_fu_4016_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1075_p0 = sext_ln56_22_fu_3889_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1075_p0 = sext_ln56_20_fu_3809_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1075_p0 = sext_ln56_18_fu_3607_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1075_p0 = sext_ln56_16_fu_3472_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1075_p0 = sext_ln56_14_fu_3283_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1075_p0 = sext_ln56_12_fu_3132_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1075_p0 = sext_ln56_10_fu_2881_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1075_p0 = sext_ln56_8_fu_2684_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1075_p0 = sext_ln56_6_fu_2484_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1075_p0 = sext_ln56_4_fu_2295_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1075_p0 = sext_ln56_2_fu_2114_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1075_p0 = sext_ln56_fu_1846_p1;
    end else begin
        grp_fu_1075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1075_p1 = sext_ln39_24_reg_6204;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1075_p1 = sext_ln39_24_fu_4619_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1075_p1 = sext_ln39_19_reg_5782;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1075_p1 = sext_ln39_14_reg_5662;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1075_p1 = sext_ln39_4_reg_5339;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1075_p1 = sext_ln39_22_fu_3867_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1075_p1 = sext_ln39_20_fu_3731_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1075_p1 = sext_ln39_18_fu_3549_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1075_p1 = sext_ln39_16_fu_3413_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1075_p1 = sext_ln39_14_fu_3233_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1075_p1 = sext_ln39_12_fu_2953_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1075_p1 = sext_ln39_10_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1075_p1 = sext_ln39_8_fu_2566_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1075_p1 = sext_ln39_6_fu_2425_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1075_p1 = sext_ln39_4_fu_2245_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1075_p1 = sext_ln39_2_fu_2014_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1075_p1 = sext_ln39_fu_1815_p1;
    end else begin
        grp_fu_1075_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1079_p0 = sext_ln56_24_fu_4624_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1079_p0 = sext_ln56_28_fu_4492_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1079_p0 = sext_ln56_27_fu_4350_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_1079_p0 = sext_ln56_31_fu_4317_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1079_p0 = sext_ln56_26_fu_4069_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1079_p0 = sext_ln56_23_fu_3920_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1079_p0 = sext_ln56_21_fu_3822_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1079_p0 = sext_ln56_19_fu_3620_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1079_p0 = sext_ln56_17_fu_3502_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1079_p0 = sext_ln56_15_fu_3337_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1079_p0 = sext_ln56_13_fu_3163_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1079_p0 = sext_ln56_11_fu_2894_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1079_p0 = sext_ln56_9_fu_2697_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1079_p0 = sext_ln56_7_fu_2514_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1079_p0 = sext_ln56_5_fu_2349_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1079_p0 = sext_ln56_3_fu_2134_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1079_p0 = sext_ln56_1_fu_1851_p1;
        end else begin
            grp_fu_1079_p0 = 'bx;
        end
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1079_p1 = sext_ln39_23_reg_5911;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1079_p1 = sext_ln39_18_reg_5777;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1079_p1 = sext_ln39_13_reg_5590;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1079_p1 = sext_ln39_9_reg_5458;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1079_p1 = sext_ln39_23_fu_3873_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1079_p1 = sext_ln39_21_fu_3737_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1079_p1 = sext_ln39_19_fu_3555_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1079_p1 = sext_ln39_17_fu_3419_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1079_p1 = sext_ln39_15_fu_3238_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1079_p1 = sext_ln39_13_fu_2959_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1079_p1 = sext_ln39_11_fu_2814_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1079_p1 = sext_ln39_9_fu_2572_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1079_p1 = sext_ln39_7_fu_2431_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1079_p1 = sext_ln39_5_fu_2250_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1079_p1 = sext_ln39_3_fu_2020_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1079_p1 = sext_ln39_1_fu_1821_p1;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1083_p0 = sext_ln56_29_fu_4691_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            grp_fu_1083_p0 = sext_ln56_33_fu_4580_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_1083_p0 = sext_ln56_32_fu_4443_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1083_p0 = sext_ln56_25_fu_4016_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1083_p0 = sext_ln56_22_fu_3889_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1083_p0 = sext_ln56_21_fu_3822_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1083_p0 = sext_ln56_18_fu_3607_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1083_p0 = sext_ln56_16_fu_3472_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1083_p0 = sext_ln56_14_fu_3283_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1083_p0 = sext_ln56_12_fu_3132_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1083_p0 = sext_ln56_11_fu_2894_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1083_p0 = sext_ln56_8_fu_2684_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1083_p0 = sext_ln56_6_fu_2484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1083_p0 = sext_ln56_4_fu_2295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1083_p0 = sext_ln56_2_fu_2114_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1083_p0 = sext_ln56_1_fu_1851_p1;
        end else begin
            grp_fu_1083_p0 = 'bx;
        end
    end else begin
        grp_fu_1083_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1083_p1 = sext_ln39_24_fu_4619_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1083_p1 = sext_ln39_19_reg_5782;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1083_p1 = sext_ln39_14_reg_5662;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1083_p1 = sext_ln39_21_reg_5844;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1083_p1 = sext_ln39_20_fu_3731_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1083_p1 = sext_ln39_17_reg_5731;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1083_p1 = sext_ln39_15_reg_5668;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1083_p1 = sext_ln39_13_reg_5590;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1083_p1 = sext_ln39_11_reg_5528;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1083_p1 = sext_ln39_10_fu_2808_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1083_p1 = sext_ln39_7_reg_5407;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1083_p1 = sext_ln39_5_reg_5344;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1083_p1 = sext_ln39_3_reg_5265;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1083_p1 = sext_ln39_1_reg_5163;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1083_p1 = sext_ln39_fu_1815_p1;
    end else begin
        grp_fu_1083_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1087_p0 = sext_ln56_24_fu_4624_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1087_p0 = sext_ln56_26_fu_4069_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1087_p0 = sext_ln56_23_fu_3920_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1087_p0 = sext_ln56_19_reg_5818;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1087_p0 = sext_ln56_19_fu_3620_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1087_p0 = sext_ln56_17_fu_3502_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1087_p0 = sext_ln56_13_reg_5647;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1087_p0 = sext_ln56_13_fu_3163_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1087_p0 = sext_ln56_9_reg_5502;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1087_p0 = sext_ln56_9_fu_2697_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1087_p0 = sext_ln56_7_fu_2514_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1087_p0 = sext_ln56_3_reg_5300;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1087_p0 = sext_ln56_3_fu_2134_p1;
        end else begin
            grp_fu_1087_p0 = 'bx;
        end
    end else begin
        grp_fu_1087_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1087_p1 = sext_ln39_22_reg_5906;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1087_p1 = sext_ln39_8_reg_5453;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1087_p1 = sext_ln39_22_fu_3867_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_1087_p1 = sext_ln39_17_reg_5731;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1087_p1 = sext_ln39_18_fu_3549_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1087_p1 = sext_ln39_16_fu_3413_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1087_p1 = sext_ln39_11_reg_5528;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1087_p1 = sext_ln39_12_fu_2953_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_1087_p1 = sext_ln39_7_reg_5407;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1087_p1 = sext_ln39_8_fu_2566_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1087_p1 = sext_ln39_6_fu_2425_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1087_p1 = sext_ln39_1_reg_5163;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1087_p1 = sext_ln39_2_fu_2014_p1;
        end else begin
            grp_fu_1087_p1 = 'bx;
        end
    end else begin
        grp_fu_1087_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1091_p0 = sext_ln56_29_fu_4691_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1091_p0 = sext_ln56_23_reg_5922;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1091_p0 = sext_ln56_22_fu_3889_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1091_p0 = sext_ln56_18_fu_3607_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1091_p0 = sext_ln56_17_fu_3502_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1091_p0 = sext_ln56_14_fu_3283_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1091_p0 = sext_ln56_12_fu_3132_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1091_p0 = sext_ln56_8_fu_2684_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1091_p0 = sext_ln56_7_fu_2514_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1091_p0 = sext_ln56_4_fu_2295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1091_p0 = sext_ln56_2_fu_2114_p1;
        end else begin
            grp_fu_1091_p0 = 'bx;
        end
    end else begin
        grp_fu_1091_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_1091_p1 = sext_ln39_23_reg_5911;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_1091_p1 = sext_ln39_21_reg_5844;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_1091_p1 = sext_ln39_20_reg_5839;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_1091_p1 = sext_ln39_16_reg_5726;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_1091_p1 = sext_ln39_15_reg_5668;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_1091_p1 = sext_ln39_12_reg_5585;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_1091_p1 = sext_ln39_10_reg_5523;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_1091_p1 = sext_ln39_6_reg_5402;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_1091_p1 = sext_ln39_5_reg_5344;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1091_p1 = sext_ln39_2_reg_5260;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1091_p1 = sext_ln39_reg_5158;
        end else begin
            grp_fu_1091_p1 = 'bx;
        end
    end else begin
        grp_fu_1091_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln39_24_cast_fu_3878_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln39_23_cast_fu_3757_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln39_21_cast_fu_3575_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln39_19_cast_fu_3439_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln39_17_cast_fu_3258_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln39_15_cast_fu_2979_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln39_13_cast_fu_2834_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln39_11_cast_fu_2592_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln39_9_cast_fu_2451_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln39_7_cast_fu_2270_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln39_5_cast_fu_2040_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln39_3_cast_fu_1841_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln39_1_cast_fu_1391_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln39_22_cast_fu_3747_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln39_20_cast_fu_3565_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln39_18_cast_fu_3429_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln39_16_cast_fu_3248_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln39_14_cast_fu_2969_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln39_12_cast_fu_2824_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln39_10_cast_fu_2582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln39_8_cast_fu_2441_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln39_6_cast_fu_2260_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln39_4_cast_fu_2030_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = add_ln39_2_cast_fu_1831_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = select_ln39_2_cast1_fu_1376_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_10_cast_fu_2582_p1 = add_ln39_10_fu_2577_p2;

assign add_ln39_10_fu_2577_p2 = (empty_217_reg_4949 + 10'd10);

assign add_ln39_11_cast_fu_2592_p1 = add_ln39_11_fu_2587_p2;

assign add_ln39_11_fu_2587_p2 = (empty_217_reg_4949 + 10'd11);

assign add_ln39_12_cast_fu_2824_p1 = add_ln39_12_fu_2819_p2;

assign add_ln39_12_fu_2819_p2 = (empty_217_reg_4949 + 10'd12);

assign add_ln39_13_cast_fu_2834_p1 = add_ln39_13_fu_2829_p2;

assign add_ln39_13_fu_2829_p2 = (empty_217_reg_4949 + 10'd13);

assign add_ln39_14_cast_fu_2969_p1 = add_ln39_14_fu_2964_p2;

assign add_ln39_14_fu_2964_p2 = (empty_217_reg_4949 + 10'd14);

assign add_ln39_15_cast_fu_2979_p1 = add_ln39_15_fu_2974_p2;

assign add_ln39_15_fu_2974_p2 = (empty_217_reg_4949 + 10'd15);

assign add_ln39_16_cast_fu_3248_p1 = add_ln39_16_fu_3243_p2;

assign add_ln39_16_fu_3243_p2 = (empty_217_reg_4949 + 10'd16);

assign add_ln39_17_cast_fu_3258_p1 = add_ln39_17_fu_3253_p2;

assign add_ln39_17_fu_3253_p2 = (empty_217_reg_4949 + 10'd17);

assign add_ln39_18_cast_fu_3429_p1 = add_ln39_18_fu_3424_p2;

assign add_ln39_18_fu_3424_p2 = (empty_217_reg_4949 + 10'd18);

assign add_ln39_19_cast_fu_3439_p1 = add_ln39_19_fu_3434_p2;

assign add_ln39_19_fu_3434_p2 = (empty_217_reg_4949 + 10'd19);

assign add_ln39_1_cast_fu_1391_p1 = add_ln39_1_fu_1385_p2;

assign add_ln39_1_fu_1385_p2 = (empty_217_fu_1381_p1 + 10'd1);

assign add_ln39_20_cast_fu_3565_p1 = add_ln39_20_fu_3560_p2;

assign add_ln39_20_fu_3560_p2 = (empty_217_reg_4949 + 10'd20);

assign add_ln39_21_cast_fu_3575_p1 = add_ln39_21_fu_3570_p2;

assign add_ln39_21_fu_3570_p2 = (empty_217_reg_4949 + 10'd21);

assign add_ln39_22_cast_fu_3747_p1 = add_ln39_22_fu_3742_p2;

assign add_ln39_22_fu_3742_p2 = (empty_217_reg_4949 + 10'd22);

assign add_ln39_23_cast_fu_3757_p1 = add_ln39_23_fu_3752_p2;

assign add_ln39_23_fu_3752_p2 = (empty_217_reg_4949 + 10'd23);

assign add_ln39_24_cast_fu_3878_p1 = add_ln39_24_reg_5860;

assign add_ln39_24_fu_3762_p2 = (empty_217_reg_4949 + 10'd24);

assign add_ln39_25_fu_1304_p2 = (indvar_flatten81_fu_214 + 14'd1);

assign add_ln39_2_cast_fu_1831_p1 = add_ln39_2_fu_1826_p2;

assign add_ln39_2_fu_1826_p2 = (empty_217_reg_4949 + 10'd2);

assign add_ln39_3_cast_fu_1841_p1 = add_ln39_3_fu_1836_p2;

assign add_ln39_3_fu_1836_p2 = (empty_217_reg_4949 + 10'd3);

assign add_ln39_4_cast_fu_2030_p1 = add_ln39_4_fu_2025_p2;

assign add_ln39_4_fu_2025_p2 = (empty_217_reg_4949 + 10'd4);

assign add_ln39_5_cast_fu_2040_p1 = add_ln39_5_fu_2035_p2;

assign add_ln39_5_fu_2035_p2 = (empty_217_reg_4949 + 10'd5);

assign add_ln39_6_cast_fu_2260_p1 = add_ln39_6_fu_2255_p2;

assign add_ln39_6_fu_2255_p2 = (empty_217_reg_4949 + 10'd6);

assign add_ln39_7_cast_fu_2270_p1 = add_ln39_7_fu_2265_p2;

assign add_ln39_7_fu_2265_p2 = (empty_217_reg_4949 + 10'd7);

assign add_ln39_8_cast_fu_2441_p1 = add_ln39_8_fu_2436_p2;

assign add_ln39_8_fu_2436_p2 = (empty_217_reg_4949 + 10'd8);

assign add_ln39_9_cast_fu_2451_p1 = add_ln39_9_fu_2446_p2;

assign add_ln39_9_fu_2446_p2 = (empty_217_reg_4949 + 10'd9);

assign add_ln39_fu_1316_p2 = (i_fu_210 + 6'd1);

assign add_ln41_fu_1776_p2 = (indvar_flatten25_fu_206 + 10'd1);

assign add_ln43_fu_1496_p2 = (select_ln41_fu_1426_p3 + 8'd126);

assign add_ln54_1_fu_1630_p2 = (zext_ln43_fu_1482_p1 + 9'd2);

assign add_ln54_2_fu_1722_p2 = (zext_ln43_fu_1482_p1 + 9'd4);

assign add_ln54_3_fu_1746_p2 = (zext_ln43_fu_1482_p1 + 9'd5);

assign add_ln54_4_fu_1980_p2 = (zext_ln43_reg_5013 + 9'd6);

assign add_ln54_fu_1554_p2 = (select_ln41_fu_1426_p3 + 8'd1);

assign add_ln56_100_fu_2466_p2 = (add_ln56_69_reg_5280 + zext_ln56_38_reg_5305);

assign add_ln56_101_fu_3115_p2 = (add_ln56_71_reg_5473 + zext_ln56_38_reg_5305);

assign add_ln56_102_fu_3454_p2 = (add_ln56_73_reg_5606 + zext_ln56_38_reg_5305);

assign add_ln56_103_fu_4194_p2 = (add_ln56_75_reg_5616 + zext_ln56_38_reg_5305);

assign add_ln56_104_fu_3946_p2 = (add_ln56_69_reg_5280 + zext_ln56_45_fu_3942_p1);

assign add_ln56_105_fu_3957_p2 = (add_ln56_67_reg_5004 + zext_ln56_45_fu_3942_p1);

assign add_ln56_106_fu_4198_p2 = (add_ln56_71_reg_5473 + zext_ln56_45_reg_5932);

assign add_ln56_107_fu_4208_p2 = (add_ln56_73_reg_5606 + zext_ln56_45_reg_5932);

assign add_ln56_108_fu_4212_p2 = (add_ln56_75_reg_5616 + zext_ln56_45_reg_5932);

assign add_ln56_109_fu_4115_p2 = (add_ln56_69_reg_5280 + zext_ln56_52_fu_4111_p1);

assign add_ln56_10_fu_3169_p2 = (shl_ln56_s_fu_3155_p3 + grp_fu_1079_p2);

assign add_ln56_110_fu_4126_p2 = (add_ln56_67_reg_5004 + zext_ln56_52_fu_4111_p1);

assign add_ln56_111_fu_4238_p2 = (add_ln56_71_reg_5473 + zext_ln56_52_reg_5987);

assign add_ln56_112_fu_4248_p2 = (add_ln56_73_reg_5606 + zext_ln56_52_reg_5987);

assign add_ln56_113_fu_4252_p2 = (add_ln56_75_reg_5616 + zext_ln56_52_reg_5987);

assign add_ln56_11_fu_3297_p2 = (shl_ln56_10_fu_3290_p3 + grp_fu_1075_p2);

assign add_ln56_12_fu_3478_p2 = (shl_ln56_11_fu_3464_p3 + grp_fu_1075_p2);

assign add_ln56_13_fu_3509_p2 = (shl_ln56_12_fu_3494_p3 + grp_fu_1079_p2);

assign add_ln56_14_fu_3614_p2 = (shl_ln56_13_fu_3600_p3 + grp_fu_1075_p2);

assign add_ln56_15_fu_3644_p2 = (shl_ln56_14_fu_3636_p3 + grp_fu_1079_p2);

assign add_ln56_16_fu_3828_p2 = (shl_ln56_15_fu_3814_p3 + grp_fu_1079_p2);

assign add_ln56_17_fu_3896_p2 = (shl_ln56_16_fu_3882_p3 + grp_fu_1075_p2);

assign add_ln56_18_fu_3926_p2 = (shl_ln56_17_fu_3912_p3 + grp_fu_1079_p2);

assign add_ln56_19_fu_4638_p2 = (shl_ln56_18_fu_4631_p3 + grp_fu_1075_p2);

assign add_ln56_1_fu_2128_p2 = (shl_ln56_1_fu_2121_p3 + grp_fu_1075_p2);

assign add_ln56_20_fu_2196_p2 = (shl_ln56_19_fu_2188_p3 + grp_fu_1083_p2);

assign add_ln56_21_fu_2220_p2 = (shl_ln56_20_fu_2212_p3 + grp_fu_1087_p2);

assign add_ln56_22_fu_2361_p2 = (shl_ln56_21_fu_2354_p3 + grp_fu_1083_p2);

assign add_ln56_23_fu_4029_p2 = (shl_ln56_22_fu_4022_p3 + grp_fu_1075_p2);

assign add_ln56_24_fu_2545_p2 = (shl_ln56_23_fu_2537_p3 + grp_fu_1087_p2);

assign add_ln56_25_fu_2744_p2 = (shl_ln56_24_fu_2737_p3 + grp_fu_1083_p2);

assign add_ln56_26_fu_2768_p2 = (shl_ln56_25_fu_2760_p3 + grp_fu_1087_p2);

assign add_ln56_27_fu_4082_p2 = (shl_ln56_26_fu_4075_p3 + grp_fu_1079_p2);

assign add_ln56_28_fu_3193_p2 = (shl_ln56_27_fu_3185_p3 + grp_fu_1083_p2);

assign add_ln56_29_fu_3217_p2 = (shl_ln56_28_fu_3209_p3 + grp_fu_1087_p2);

assign add_ln56_2_fu_2158_p2 = (shl_ln56_2_fu_2150_p3 + grp_fu_1079_p2);

assign add_ln56_30_fu_3349_p2 = (shl_ln56_29_fu_3342_p3 + grp_fu_1083_p2);

assign add_ln56_31_fu_4363_p2 = (shl_ln56_30_fu_4356_p3 + grp_fu_1075_p2);

assign add_ln56_32_fu_3533_p2 = (shl_ln56_31_fu_3525_p3 + grp_fu_1087_p2);

assign add_ln56_33_fu_3667_p2 = (shl_ln56_32_fu_3660_p3 + grp_fu_1083_p2);

assign add_ln56_34_fu_3691_p2 = (shl_ln56_33_fu_3683_p3 + grp_fu_1087_p2);

assign add_ln56_35_fu_4505_p2 = (shl_ln56_34_fu_4498_p3 + grp_fu_1075_p2);

assign add_ln56_36_fu_3976_p2 = (shl_ln56_35_fu_3968_p3 + grp_fu_1083_p2);

assign add_ln56_37_fu_4000_p2 = (shl_ln56_36_fu_3992_p3 + grp_fu_1087_p2);

assign add_ln56_38_fu_4685_p2 = (shl_ln56_37_fu_4678_p3 + grp_fu_1079_p2);

assign add_ln56_39_fu_4715_p2 = (shl_ln56_38_fu_4707_p3 + grp_fu_1083_p2);

assign add_ln56_3_fu_2309_p2 = (shl_ln56_3_fu_2302_p3 + grp_fu_1075_p2);

assign add_ln56_40_fu_2385_p2 = (shl_ln56_39_fu_2377_p3 + grp_fu_1087_p2);

assign add_ln56_41_fu_2409_p2 = (shl_ln56_40_fu_2401_p3 + grp_fu_1091_p2);

assign add_ln56_42_fu_4105_p2 = (shl_ln56_41_fu_4098_p3 + grp_fu_1083_p2);

assign add_ln56_43_fu_4277_p2 = (shl_ln56_42_fu_4270_p3 + grp_fu_1075_p2);

assign add_ln56_44_fu_2792_p2 = (shl_ln56_43_fu_2784_p3 + grp_fu_1091_p2);

assign add_ln56_45_fu_2923_p2 = (shl_ln56_44_fu_2916_p3 + grp_fu_1087_p2);

assign add_ln56_46_fu_4154_p2 = (shl_ln56_45_fu_4147_p3 + grp_fu_1087_p2);

assign add_ln56_47_fu_4329_p2 = (shl_ln56_46_fu_4322_p3 + grp_fu_1079_p2);

assign add_ln56_48_fu_3373_p2 = (shl_ln56_47_fu_3365_p3 + grp_fu_1087_p2);

assign add_ln56_49_fu_3397_p2 = (shl_ln56_48_fu_3389_p3 + grp_fu_1091_p2);

assign add_ln56_4_fu_2490_p2 = (shl_ln56_4_fu_2476_p3 + grp_fu_1075_p2);

assign add_ln56_50_fu_4437_p2 = (shl_ln56_49_fu_4430_p3 + grp_fu_1079_p2);

assign add_ln56_51_fu_4466_p2 = (shl_ln56_50_fu_4458_p3 + grp_fu_1083_p2);

assign add_ln56_52_fu_3715_p2 = (shl_ln56_51_fu_3707_p3 + grp_fu_1091_p2);

assign add_ln56_53_fu_3851_p2 = (shl_ln56_52_fu_3844_p3 + grp_fu_1087_p2);

assign add_ln56_54_fu_4574_p2 = (shl_ln56_53_fu_4567_p3 + grp_fu_1079_p2);

assign add_ln56_55_fu_4603_p2 = (shl_ln56_54_fu_4595_p3 + grp_fu_1083_p2);

assign add_ln56_56_fu_4178_p2 = (shl_ln56_55_fu_4170_p3 + grp_fu_1091_p2);

assign add_ln56_57_fu_4765_p2 = (shl_ln56_56_fu_4758_p3 + grp_fu_1087_p2);

assign add_ln56_58_fu_4789_p2 = (shl_ln56_57_fu_4781_p3 + grp_fu_1091_p2);

assign add_ln56_59_fu_4839_p2 = (shl_ln56_58_fu_4832_p3 + grp_fu_1075_p2);

assign add_ln56_5_fu_2521_p2 = (shl_ln56_5_fu_2506_p3 + grp_fu_1079_p2);

assign add_ln56_60_fu_1560_p2 = (trunc_ln43_fu_1486_p1 + 7'd1);

assign add_ln56_61_fu_1636_p2 = (select_ln41_fu_1426_p3 + 8'd2);

assign add_ln56_62_fu_1871_p2 = (trunc_ln43_reg_5020 + 7'd2);

assign add_ln56_63_fu_1692_p2 = (zext_ln43_fu_1482_p1 + 9'd3);

assign add_ln56_64_fu_1698_p2 = (select_ln41_fu_1426_p3 + 8'd3);

assign add_ln56_65_fu_1360_p2 = (zext_ln56_1_fu_1356_p1 + zext_ln56_fu_1344_p1);

assign add_ln56_66_fu_1446_p2 = (add_ln56_65_fu_1360_p2 + zext_ln56_2_fu_1442_p1);

assign add_ln56_67_fu_1476_p2 = (p_shl1_fu_1456_p3 + zext_ln56_3_fu_1472_p1);

assign add_ln56_68_fu_2068_p2 = (add_ln56_65_reg_4941 + zext_ln56_4_fu_2064_p1);

assign add_ln56_69_fu_2097_p2 = (p_shl3_fu_2077_p3 + zext_ln56_5_fu_2093_p1);

assign add_ln56_6_fu_2691_p2 = (shl_ln56_6_fu_2677_p3 + grp_fu_1075_p2);

assign add_ln56_70_fu_2620_p2 = (add_ln56_65_reg_4941 + zext_ln56_6_fu_2616_p1);

assign add_ln56_71_fu_2649_p2 = (p_shl5_fu_2629_p3 + zext_ln56_7_fu_2645_p1);

assign add_ln56_72_fu_3017_p2 = (add_ln56_65_reg_4941 + zext_ln56_8_fu_3013_p1);

assign add_ln56_73_fu_3046_p2 = (p_shl7_fu_3026_p3 + zext_ln56_9_fu_3042_p1);

assign add_ln56_74_fu_3069_p2 = (add_ln56_65_reg_4941 + zext_ln56_10_fu_3065_p1);

assign add_ln56_75_fu_3098_p2 = (p_shl9_fu_3078_p3 + zext_ln56_11_fu_3094_p1);

assign add_ln56_76_fu_1514_p2 = (add_ln56_67_fu_1476_p2 + zext_ln56_12_fu_1510_p1);

assign add_ln56_77_fu_2103_p2 = (add_ln56_69_fu_2097_p2 + zext_ln56_12_reg_5025);

assign add_ln56_78_fu_2655_p2 = (add_ln56_71_fu_2649_p2 + zext_ln56_12_reg_5025);

assign add_ln56_79_fu_3104_p2 = (add_ln56_73_fu_3046_p2 + zext_ln56_12_reg_5025);

assign add_ln56_7_fu_2721_p2 = (shl_ln56_7_fu_2713_p3 + grp_fu_1079_p2);

assign add_ln56_80_fu_3580_p2 = (add_ln56_75_reg_5616 + zext_ln56_12_reg_5025);

assign add_ln56_81_fu_1594_p2 = (select_ln41_fu_1426_p3 + 8'd127);

assign add_ln56_82_fu_1612_p2 = (add_ln56_67_fu_1476_p2 + zext_ln56_18_fu_1608_p1);

assign add_ln56_83_fu_2275_p2 = (add_ln56_69_reg_5280 + zext_ln56_18_reg_5083);

assign add_ln56_84_fu_2666_p2 = (add_ln56_71_fu_2649_p2 + zext_ln56_18_reg_5083);

assign add_ln56_85_fu_3263_p2 = (add_ln56_73_reg_5606 + zext_ln56_18_reg_5083);

assign add_ln56_86_fu_3590_p2 = (add_ln56_75_reg_5616 + zext_ln56_18_reg_5083);

assign add_ln56_87_fu_1892_p2 = (add_ln56_67_reg_5004 + zext_ln56_24_fu_1889_p1);

assign add_ln56_88_fu_2285_p2 = (add_ln56_69_reg_5280 + zext_ln56_24_reg_5191);

assign add_ln56_89_fu_2839_p2 = (add_ln56_71_reg_5473 + zext_ln56_24_reg_5191);

assign add_ln56_8_fu_2900_p2 = (shl_ln56_8_fu_2886_p3 + grp_fu_1079_p2);

assign add_ln56_90_fu_3273_p2 = (add_ln56_73_reg_5606 + zext_ln56_24_reg_5191);

assign add_ln56_91_fu_3767_p2 = (add_ln56_75_reg_5616 + zext_ln56_24_reg_5191);

assign add_ln56_92_fu_1918_p2 = ($signed(zext_ln43_reg_5013) + $signed(9'd385));

assign add_ln56_93_fu_1934_p2 = (add_ln56_67_reg_5004 + zext_ln56_31_fu_1930_p1);

assign add_ln56_94_fu_2456_p2 = (add_ln56_69_reg_5280 + zext_ln56_31_reg_5214);

assign add_ln56_95_fu_2849_p2 = (add_ln56_71_reg_5473 + zext_ln56_31_reg_5214);

assign add_ln56_96_fu_3444_p2 = (add_ln56_73_reg_5606 + zext_ln56_31_reg_5214);

assign add_ln56_97_fu_3777_p2 = (add_ln56_75_reg_5616 + zext_ln56_31_reg_5214);

assign add_ln56_98_fu_1950_p2 = ($signed(zext_ln43_reg_5013) + $signed(9'd386));

assign add_ln56_99_fu_2167_p2 = (add_ln56_67_reg_5004 + zext_ln56_38_fu_2164_p1);

assign add_ln56_9_fu_3139_p2 = (shl_ln56_9_fu_3125_p3 + grp_fu_1075_p2);

assign add_ln56_fu_1865_p2 = (shl_ln1_fu_1857_p3 + grp_fu_1079_p2);

assign add_ln59_10_fu_4312_p2 = ($signed(tmp_85_fu_4283_p4) + $signed(tmp_44_reg_5333));

assign add_ln59_11_fu_4426_p2 = ($signed(tmp_90_reg_6098) + $signed(add_ln59_10_reg_6090));

assign add_ln59_12_fu_4563_p2 = ($signed(tmp_95_reg_6148) + $signed(add_ln59_11_reg_6140));

assign add_ln59_13_fu_4754_p2 = ($signed(tmp_100_reg_6198) + $signed(add_ln59_12_reg_6190));

assign add_ln59_14_fu_4874_p2 = ($signed(tmp_105_fu_4845_p4) + $signed(add_ln59_13_reg_6239));

assign add_ln59_1_fu_2877_p2 = ($signed(tmp_20_reg_5507) + $signed(add_ln59_reg_5384));

assign add_ln59_2_fu_3332_p2 = ($signed(tmp_26_fu_3303_p4) + $signed(add_ln59_1_reg_5567));

assign add_ln59_3_fu_3805_p2 = ($signed(tmp_50_reg_5823) + $signed(add_ln59_2_reg_5708));

assign add_ln59_4_fu_4673_p2 = ($signed(tmp_55_fu_4644_p4) + $signed(add_ln59_3_reg_5888));

assign add_ln59_5_fu_4064_p2 = ($signed(tmp_60_fu_4035_p4) + $signed(tmp_38_reg_5243));

assign add_ln59_6_fu_4234_p2 = ($signed(tmp_65_reg_5981) + $signed(add_ln59_5_reg_5973));

assign add_ln59_7_fu_4398_p2 = ($signed(tmp_70_fu_4369_p4) + $signed(add_ln59_6_reg_6058));

assign add_ln59_8_fu_4540_p2 = ($signed(tmp_75_fu_4511_p4) + $signed(add_ln59_7_reg_6118));

assign add_ln59_9_fu_4823_p2 = ($signed(tmp_80_reg_6219) + $signed(add_ln59_8_reg_6178));

assign add_ln59_fu_2344_p2 = ($signed(tmp_2_fu_2315_p4) + $signed(tmp_s_reg_5237));

assign and_ln39_fu_1408_p2 = (xor_ln39_fu_1396_p2 & icmp_ln43_fu_1402_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign empty_215_fu_2942_p2 = (r_2_reg_4914 + 3'd3);

assign empty_216_fu_2947_p2 = (zext_ln41_fu_2939_p1 + 4'd4);

assign empty_217_fu_1381_p1 = mul_ln39_fu_1370_p2[9:0];

assign empty_fu_2561_p2 = (r_2_reg_4914 + 3'd2);

assign grp_fu_1113_p4 = {{grp_fu_1075_p2[48:25]}};

assign grp_fu_1123_p4 = {{grp_fu_1083_p2[48:25]}};

assign icmp_ln39_fu_1298_p2 = ((indvar_flatten81_fu_214 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1322_p2 = ((indvar_flatten25_fu_206 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln43_1_fu_1526_p2 = ((select_ln41_fu_1426_p3 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln43_2_fu_1490_p2 = ((select_ln41_fu_1426_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1402_p2 = ((col_fu_198 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1588_p2 = ((add_ln54_fu_1554_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1650_p2 = ((add_ln54_1_fu_1630_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_1913_p2 = ((add_ln56_63_reg_5123 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_1945_p2 = ((add_ln54_2_reg_5135 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1624_p2 = ((add_ln54_fu_1554_p2 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_4306_p2 = ((sext_ln59_21_fu_4296_p1 == sub_ln59_10_fu_4300_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_4420_p2 = ((sext_ln59_23_fu_4411_p1 == sub_ln59_11_fu_4414_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_4557_p2 = ((sext_ln59_25_fu_4548_p1 == sub_ln59_12_fu_4551_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_4748_p2 = ((sext_ln59_27_fu_4739_p1 == sub_ln59_13_fu_4742_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_4868_p2 = ((sext_ln59_29_fu_4858_p1 == sub_ln59_14_fu_4862_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_2871_p2 = ((sext_ln59_3_fu_2862_p1 == sub_ln59_1_fu_2865_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3326_p2 = ((sext_ln59_5_fu_3316_p1 == sub_ln59_2_fu_3320_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3799_p2 = ((sext_ln59_7_fu_3790_p1 == sub_ln59_3_fu_3793_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_4667_p2 = ((sext_ln59_9_fu_4657_p1 == sub_ln59_4_fu_4661_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_4058_p2 = ((sext_ln59_11_fu_4048_p1 == sub_ln59_5_fu_4052_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_4228_p2 = ((sext_ln59_13_fu_4219_p1 == sub_ln59_6_fu_4222_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_4392_p2 = ((sext_ln59_15_fu_4382_p1 == sub_ln59_7_fu_4386_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_4534_p2 = ((sext_ln59_17_fu_4524_p1 == sub_ln59_8_fu_4528_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_4817_p2 = ((sext_ln59_19_fu_4808_p1 == sub_ln59_9_fu_4811_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_2338_p2 = ((sext_ln59_1_fu_2328_p1 == sub_ln59_fu_2332_p2) ? 1'b1 : 1'b0);

assign indvars_iv_next606_dup_fu_1414_p2 = (select_ln39_fu_1328_p3 + 3'd1);

assign indvars_iv_next606_fu_2009_p2 = (r_2_reg_4914 + 3'd1);

assign indvars_iv_next606_mid1_fu_2052_p2 = (select_ln39_reg_4934 + 3'd2);

assign mul_ln39_fu_1370_p0 = mul_ln39_fu_1370_p00;

assign mul_ln39_fu_1370_p00 = select_ln39_1_fu_1336_p3;

assign mul_ln39_fu_1370_p1 = 11'd25;

assign mul_ln56_75_fu_1678_p0 = mul_ln56_75_fu_1678_p00;

assign mul_ln56_75_fu_1678_p00 = add_ln54_1_fu_1630_p2;

assign mul_ln56_75_fu_1678_p1 = 19'd1009;

assign mul_ln56_76_fu_1708_p0 = mul_ln56_76_fu_1708_p00;

assign mul_ln56_76_fu_1708_p00 = add_ln56_63_fu_1692_p2;

assign mul_ln56_76_fu_1708_p1 = 19'd1009;

assign mul_ln56_77_fu_1732_p0 = mul_ln56_77_fu_1732_p00;

assign mul_ln56_77_fu_1732_p00 = add_ln54_2_fu_1722_p2;

assign mul_ln56_77_fu_1732_p1 = 19'd1009;

assign mul_ln56_78_fu_1762_p0 = mul_ln56_78_fu_1762_p00;

assign mul_ln56_78_fu_1762_p00 = add_ln54_3_fu_1746_p2;

assign mul_ln56_78_fu_1762_p1 = 19'd1009;

assign mul_ln56_79_fu_1995_p0 = mul_ln56_79_fu_1995_p00;

assign mul_ln56_79_fu_1995_p00 = add_ln54_4_fu_1980_p2;

assign mul_ln56_79_fu_1995_p1 = 19'd1009;

assign or_ln41_fu_1420_p2 = (icmp_ln41_fu_1322_p2 | and_ln39_fu_1408_p2);

assign p_mid121_fu_3001_p2 = (select_ln39_reg_4934 ^ 3'd4);

assign p_mid123_fu_3052_p2 = (zext_ln41_1_fu_2998_p1 + 4'd4);

assign p_mid1_fu_2604_p2 = (select_ln39_reg_4934 + 3'd3);

assign p_shl1_fu_1456_p3 = {{trunc_ln56_fu_1452_p1}, {7'd0}};

assign p_shl2_fu_1464_p3 = {{add_ln56_66_fu_1446_p2}, {1'd0}};

assign p_shl3_fu_2077_p3 = {{trunc_ln56_1_fu_2073_p1}, {7'd0}};

assign p_shl4_fu_2085_p3 = {{add_ln56_68_fu_2068_p2}, {1'd0}};

assign p_shl5_fu_2629_p3 = {{trunc_ln56_2_fu_2625_p1}, {7'd0}};

assign p_shl6_fu_2637_p3 = {{add_ln56_70_fu_2620_p2}, {1'd0}};

assign p_shl7_fu_3026_p3 = {{trunc_ln56_3_fu_3022_p1}, {7'd0}};

assign p_shl8_fu_3034_p3 = {{add_ln56_72_fu_3017_p2}, {1'd0}};

assign p_shl9_fu_3078_p3 = {{trunc_ln56_4_fu_3074_p1}, {7'd0}};

assign p_shl_fu_3086_p3 = {{add_ln56_74_fu_3069_p2}, {1'd0}};

assign select_ln39_1_fu_1336_p3 = ((icmp_ln41_fu_1322_p2[0:0] == 1'b1) ? add_ln39_fu_1316_p2 : i_fu_210);

assign select_ln39_2_cast1_fu_1376_p1 = mul_ln39_fu_1370_p2;

assign select_ln39_2_fu_2045_p3 = ((icmp_ln41_reg_4926[0:0] == 1'b1) ? 3'd1 : indvars_iv_next606_fu_2009_p2);

assign select_ln39_3_fu_2597_p3 = ((icmp_ln41_reg_4926[0:0] == 1'b1) ? 3'd2 : empty_fu_2561_p2);

assign select_ln39_4_fu_2984_p3 = ((icmp_ln41_reg_4926[0:0] == 1'b1) ? 3'd3 : empty_215_fu_2942_p2);

assign select_ln39_5_fu_2991_p3 = ((icmp_ln41_reg_4926[0:0] == 1'b1) ? 4'd4 : empty_216_fu_2947_p2);

assign select_ln39_fu_1328_p3 = ((icmp_ln41_fu_1322_p2[0:0] == 1'b1) ? 3'd0 : r_fu_202);

assign select_ln41_1_fu_1434_p3 = ((and_ln39_fu_1408_p2[0:0] == 1'b1) ? indvars_iv_next606_dup_fu_1414_p2 : select_ln39_fu_1328_p3);

assign select_ln41_2_fu_2057_p3 = ((and_ln39_reg_4986[0:0] == 1'b1) ? indvars_iv_next606_mid1_fu_2052_p2 : select_ln39_2_fu_2045_p3);

assign select_ln41_3_fu_2609_p3 = ((and_ln39_reg_4986[0:0] == 1'b1) ? p_mid1_fu_2604_p2 : select_ln39_3_fu_2597_p3);

assign select_ln41_4_fu_3006_p3 = ((and_ln39_reg_4986[0:0] == 1'b1) ? p_mid121_fu_3001_p2 : select_ln39_4_fu_2984_p3);

assign select_ln41_5_fu_3058_p3 = ((and_ln39_reg_4986[0:0] == 1'b1) ? p_mid123_fu_3052_p2 : select_ln39_5_fu_2991_p3);

assign select_ln41_6_fu_1782_p3 = ((icmp_ln41_fu_1322_p2[0:0] == 1'b1) ? 10'd1 : add_ln41_fu_1776_p2);

assign select_ln41_fu_1426_p3 = ((or_ln41_fu_1420_p2[0:0] == 1'b1) ? 8'd0 : col_fu_198);

assign select_ln43_fu_1502_p3 = ((icmp_ln43_2_fu_1490_p2[0:0] == 1'b1) ? select_ln41_fu_1426_p3 : add_ln43_fu_1496_p2);

assign select_ln56_1_fu_1666_p3 = ((icmp_ln56_2_fu_1650_p2[0:0] == 1'b1) ? add_ln54_1_fu_1630_p2 : sext_ln56_35_fu_1662_p1);

assign select_ln56_2_fu_1923_p3 = ((icmp_ln56_3_fu_1913_p2[0:0] == 1'b1) ? add_ln56_63_reg_5123 : add_ln56_92_fu_1918_p2);

assign select_ln56_3_fu_1955_p3 = ((icmp_ln56_4_fu_1945_p2[0:0] == 1'b1) ? add_ln54_2_reg_5135 : add_ln56_98_fu_1950_p2);

assign select_ln56_fu_1600_p3 = ((icmp_ln56_1_fu_1588_p2[0:0] == 1'b1) ? add_ln54_fu_1554_p2 : add_ln56_81_fu_1594_p2);

assign sext_ln39_10_fu_2808_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_11_fu_2814_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_12_fu_2953_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_13_fu_2959_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_14_fu_3233_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_15_fu_3238_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_16_fu_3413_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_17_fu_3419_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_18_fu_3549_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_19_fu_3555_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_1_fu_1821_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_20_fu_3731_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_21_fu_3737_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_22_fu_3867_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_23_fu_3873_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_24_fu_4619_p1 = $signed(weight_buffer_0_load_24_reg_5964);

assign sext_ln39_2_fu_2014_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_3_fu_2020_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_4_fu_2245_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_5_fu_2250_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_6_fu_2425_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_7_fu_2431_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_8_fu_2566_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_9_fu_2572_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_fu_1815_p1 = $signed(weight_buffer_0_q1);

assign sext_ln56_10_fu_2881_p1 = $signed(grp_fu_1095_p4);

assign sext_ln56_11_fu_2894_p1 = $signed(grp_fu_1104_p4);

assign sext_ln56_12_fu_3132_p1 = $signed(grp_fu_1133_p4);

assign sext_ln56_13_fu_3163_p1 = $signed(grp_fu_1142_p4);

assign sext_ln56_14_fu_3283_p1 = $signed(grp_fu_1161_p4);

assign sext_ln56_15_fu_3337_p1 = $signed(grp_fu_1170_p4);

assign sext_ln56_16_fu_3472_p1 = $signed(grp_fu_1189_p4);

assign sext_ln56_17_fu_3502_p1 = $signed(grp_fu_1198_p4);

assign sext_ln56_18_fu_3607_p1 = $signed(grp_fu_1207_p4);

assign sext_ln56_19_fu_3620_p1 = $signed(grp_fu_1216_p4);

assign sext_ln56_1_fu_1851_p1 = $signed(grp_fu_1104_p4);

assign sext_ln56_20_fu_3809_p1 = $signed(grp_fu_1095_p4);

assign sext_ln56_21_fu_3822_p1 = $signed(grp_fu_1104_p4);

assign sext_ln56_22_fu_3889_p1 = $signed(grp_fu_1133_p4);

assign sext_ln56_23_fu_3920_p1 = $signed(grp_fu_1142_p4);

assign sext_ln56_24_fu_4624_p1 = $signed(grp_fu_1161_p4);

assign sext_ln56_25_fu_4016_p1 = $signed(grp_fu_1225_p4);

assign sext_ln56_26_fu_4069_p1 = $signed(grp_fu_1234_p4);

assign sext_ln56_27_fu_4350_p1 = $signed(grp_fu_1225_p4);

assign sext_ln56_28_fu_4492_p1 = $signed(grp_fu_1225_p4);

assign sext_ln56_29_fu_4691_p1 = $signed(grp_fu_1234_p4);

assign sext_ln56_2_fu_2114_p1 = $signed(grp_fu_1133_p4);

assign sext_ln56_30_fu_4265_p1 = $signed(tmp_43_fu_4256_p4);

assign sext_ln56_31_fu_4317_p1 = $signed(grp_fu_1243_p4);

assign sext_ln56_32_fu_4443_p1 = $signed(grp_fu_1243_p4);

assign sext_ln56_33_fu_4580_p1 = $signed(grp_fu_1243_p4);

assign sext_ln56_34_fu_4827_p1 = $signed(grp_fu_1243_p4);

assign sext_ln56_35_fu_1662_p1 = $signed(xor_ln56_fu_1656_p2);

assign sext_ln56_3_fu_2134_p1 = $signed(grp_fu_1142_p4);

assign sext_ln56_4_fu_2295_p1 = $signed(grp_fu_1161_p4);

assign sext_ln56_5_fu_2349_p1 = $signed(grp_fu_1170_p4);

assign sext_ln56_6_fu_2484_p1 = $signed(grp_fu_1189_p4);

assign sext_ln56_7_fu_2514_p1 = $signed(grp_fu_1198_p4);

assign sext_ln56_8_fu_2684_p1 = $signed(grp_fu_1207_p4);

assign sext_ln56_9_fu_2697_p1 = $signed(grp_fu_1216_p4);

assign sext_ln56_fu_1846_p1 = $signed(grp_fu_1095_p4);

assign sext_ln59_10_fu_4045_p1 = tmp_38_reg_5243;

assign sext_ln59_11_fu_4048_p1 = tmp_60_fu_4035_p4;

assign sext_ln59_12_fu_4216_p1 = add_ln59_5_reg_5973;

assign sext_ln59_13_fu_4219_p1 = tmp_65_reg_5981;

assign sext_ln59_14_fu_4379_p1 = add_ln59_6_reg_6058;

assign sext_ln59_15_fu_4382_p1 = tmp_70_fu_4369_p4;

assign sext_ln59_16_fu_4521_p1 = add_ln59_7_reg_6118;

assign sext_ln59_17_fu_4524_p1 = tmp_75_fu_4511_p4;

assign sext_ln59_18_fu_4805_p1 = add_ln59_8_reg_6178;

assign sext_ln59_19_fu_4808_p1 = tmp_80_reg_6219;

assign sext_ln59_1_fu_2328_p1 = tmp_2_fu_2315_p4;

assign sext_ln59_20_fu_4293_p1 = tmp_44_reg_5333;

assign sext_ln59_21_fu_4296_p1 = tmp_85_fu_4283_p4;

assign sext_ln59_22_fu_4408_p1 = add_ln59_10_reg_6090;

assign sext_ln59_23_fu_4411_p1 = tmp_90_reg_6098;

assign sext_ln59_24_fu_4545_p1 = add_ln59_11_reg_6140;

assign sext_ln59_25_fu_4548_p1 = tmp_95_reg_6148;

assign sext_ln59_26_fu_4736_p1 = add_ln59_12_reg_6190;

assign sext_ln59_27_fu_4739_p1 = tmp_100_reg_6198;

assign sext_ln59_28_fu_4855_p1 = add_ln59_13_reg_6239;

assign sext_ln59_29_fu_4858_p1 = tmp_105_fu_4845_p4;

assign sext_ln59_2_fu_2859_p1 = add_ln59_reg_5384;

assign sext_ln59_3_fu_2862_p1 = tmp_20_reg_5507;

assign sext_ln59_4_fu_3313_p1 = add_ln59_1_reg_5567;

assign sext_ln59_5_fu_3316_p1 = tmp_26_fu_3303_p4;

assign sext_ln59_6_fu_3787_p1 = add_ln59_2_reg_5708;

assign sext_ln59_7_fu_3790_p1 = tmp_50_reg_5823;

assign sext_ln59_8_fu_4654_p1 = add_ln59_3_reg_5888;

assign sext_ln59_9_fu_4657_p1 = tmp_55_fu_4644_p4;

assign sext_ln59_fu_2325_p1 = tmp_s_reg_5237;

assign shl_ln1_fu_1857_p3 = {{grp_fu_1113_p4}, {25'd0}};

assign shl_ln56_10_fu_3290_p3 = {{tmp_64_reg_5652}, {25'd0}};

assign shl_ln56_11_fu_3464_p3 = {{reg_1260}, {25'd0}};

assign shl_ln56_12_fu_3494_p3 = {{tmp_67_fu_3484_p4}, {25'd0}};

assign shl_ln56_13_fu_3600_p3 = {{tmp_68_reg_5767}, {25'd0}};

assign shl_ln56_14_fu_3636_p3 = {{tmp_69_fu_3626_p4}, {25'd0}};

assign shl_ln56_15_fu_3814_p3 = {{grp_fu_1113_p4}, {25'd0}};

assign shl_ln56_16_fu_3882_p3 = {{tmp_72_reg_5896}, {25'd0}};

assign shl_ln56_17_fu_3912_p3 = {{tmp_73_fu_3902_p4}, {25'd0}};

assign shl_ln56_18_fu_4631_p3 = {{tmp_74_reg_5927}, {25'd0}};

assign shl_ln56_19_fu_2188_p3 = {{reg_1252}, {25'd0}};

assign shl_ln56_1_fu_2121_p3 = {{tmp_49_reg_5209}, {25'd0}};

assign shl_ln56_20_fu_2212_p3 = {{tmp_77_fu_2202_p4}, {25'd0}};

assign shl_ln56_21_fu_2354_p3 = {{tmp_78_reg_5328}, {25'd0}};

assign shl_ln56_22_fu_4022_p3 = {{tmp_81_reg_5392}, {25'd0}};

assign shl_ln56_23_fu_2537_p3 = {{grp_fu_1123_p4}, {25'd0}};

assign shl_ln56_24_fu_2737_p3 = {{tmp_83_reg_5448}, {25'd0}};

assign shl_ln56_25_fu_2760_p3 = {{tmp_84_fu_2750_p4}, {25'd0}};

assign shl_ln56_26_fu_4075_p3 = {{tmp_86_reg_5513}, {25'd0}};

assign shl_ln56_27_fu_3185_p3 = {{reg_1252}, {25'd0}};

assign shl_ln56_28_fu_3209_p3 = {{tmp_88_fu_3199_p4}, {25'd0}};

assign shl_ln56_29_fu_3342_p3 = {{tmp_89_reg_5657}, {25'd0}};

assign shl_ln56_2_fu_2150_p3 = {{tmp_52_fu_2140_p4}, {25'd0}};

assign shl_ln56_30_fu_4356_p3 = {{tmp_91_reg_5716}, {25'd0}};

assign shl_ln56_31_fu_3525_p3 = {{grp_fu_1123_p4}, {25'd0}};

assign shl_ln56_32_fu_3660_p3 = {{tmp_93_reg_5772}, {25'd0}};

assign shl_ln56_33_fu_3683_p3 = {{tmp_94_fu_3673_p4}, {25'd0}};

assign shl_ln56_34_fu_4498_p3 = {{tmp_96_reg_5829}, {25'd0}};

assign shl_ln56_35_fu_3968_p3 = {{reg_1252}, {25'd0}};

assign shl_ln56_36_fu_3992_p3 = {{tmp_98_fu_3982_p4}, {25'd0}};

assign shl_ln56_37_fu_4678_p3 = {{tmp_99_reg_5959}, {25'd0}};

assign shl_ln56_38_fu_4707_p3 = {{tmp_101_fu_4697_p4}, {25'd0}};

assign shl_ln56_39_fu_2377_p3 = {{reg_1256}, {25'd0}};

assign shl_ln56_3_fu_2302_p3 = {{tmp_54_reg_5323}, {25'd0}};

assign shl_ln56_40_fu_2401_p3 = {{tmp_103_fu_2391_p4}, {25'd0}};

assign shl_ln56_41_fu_4098_p3 = {{tmp_104_reg_5397}, {25'd0}};

assign shl_ln56_42_fu_4270_p3 = {{tmp_107_reg_6014}, {25'd0}};

assign shl_ln56_43_fu_2784_p3 = {{reg_1256}, {25'd0}};

assign shl_ln56_44_fu_2916_p3 = {{tmp_109_reg_5518}, {25'd0}};

assign shl_ln56_45_fu_4147_p3 = {{tmp_110_reg_5580}, {25'd0}};

assign shl_ln56_46_fu_4322_p3 = {{tmp_111_reg_6019}, {25'd0}};

assign shl_ln56_47_fu_3365_p3 = {{reg_1256}, {25'd0}};

assign shl_ln56_48_fu_3389_p3 = {{tmp_113_fu_3379_p4}, {25'd0}};

assign shl_ln56_49_fu_4430_p3 = {{tmp_114_reg_5721}, {25'd0}};

assign shl_ln56_4_fu_2476_p3 = {{reg_1260}, {25'd0}};

assign shl_ln56_50_fu_4458_p3 = {{tmp_115_fu_4448_p4}, {25'd0}};

assign shl_ln56_51_fu_3707_p3 = {{reg_1256}, {25'd0}};

assign shl_ln56_52_fu_3844_p3 = {{tmp_117_reg_5834}, {25'd0}};

assign shl_ln56_53_fu_4567_p3 = {{tmp_118_reg_5901}, {25'd0}};

assign shl_ln56_54_fu_4595_p3 = {{tmp_119_fu_4585_p4}, {25'd0}};

assign shl_ln56_55_fu_4170_p3 = {{reg_1256}, {25'd0}};

assign shl_ln56_56_fu_4758_p3 = {{tmp_121_reg_6024}, {25'd0}};

assign shl_ln56_57_fu_4781_p3 = {{tmp_122_fu_4771_p4}, {25'd0}};

assign shl_ln56_58_fu_4832_p3 = {{tmp_123_reg_6247}, {25'd0}};

assign shl_ln56_5_fu_2506_p3 = {{tmp_57_fu_2496_p4}, {25'd0}};

assign shl_ln56_6_fu_2677_p3 = {{tmp_58_reg_5443}, {25'd0}};

assign shl_ln56_7_fu_2713_p3 = {{tmp_59_fu_2703_p4}, {25'd0}};

assign shl_ln56_8_fu_2886_p3 = {{grp_fu_1113_p4}, {25'd0}};

assign shl_ln56_9_fu_3125_p3 = {{tmp_62_reg_5575}, {25'd0}};

assign shl_ln56_s_fu_3155_p3 = {{tmp_63_fu_3145_p4}, {25'd0}};

assign sub_ln59_10_fu_4300_p2 = ($signed(25'd0) - $signed(sext_ln59_20_fu_4293_p1));

assign sub_ln59_11_fu_4414_p2 = ($signed(25'd0) - $signed(sext_ln59_22_fu_4408_p1));

assign sub_ln59_12_fu_4551_p2 = ($signed(25'd0) - $signed(sext_ln59_24_fu_4545_p1));

assign sub_ln59_13_fu_4742_p2 = ($signed(25'd0) - $signed(sext_ln59_26_fu_4736_p1));

assign sub_ln59_14_fu_4862_p2 = ($signed(25'd0) - $signed(sext_ln59_28_fu_4855_p1));

assign sub_ln59_1_fu_2865_p2 = ($signed(25'd0) - $signed(sext_ln59_2_fu_2859_p1));

assign sub_ln59_2_fu_3320_p2 = ($signed(25'd0) - $signed(sext_ln59_4_fu_3313_p1));

assign sub_ln59_3_fu_3793_p2 = ($signed(25'd0) - $signed(sext_ln59_6_fu_3787_p1));

assign sub_ln59_4_fu_4661_p2 = ($signed(25'd0) - $signed(sext_ln59_8_fu_4654_p1));

assign sub_ln59_5_fu_4052_p2 = ($signed(25'd0) - $signed(sext_ln59_10_fu_4045_p1));

assign sub_ln59_6_fu_4222_p2 = ($signed(25'd0) - $signed(sext_ln59_12_fu_4216_p1));

assign sub_ln59_7_fu_4386_p2 = ($signed(25'd0) - $signed(sext_ln59_14_fu_4379_p1));

assign sub_ln59_8_fu_4528_p2 = ($signed(25'd0) - $signed(sext_ln59_16_fu_4521_p1));

assign sub_ln59_9_fu_4811_p2 = ($signed(25'd0) - $signed(sext_ln59_18_fu_4805_p1));

assign sub_ln59_fu_2332_p2 = ($signed(25'd0) - $signed(sext_ln59_fu_2325_p1));

assign tmp_101_fu_4697_p4 = {{add_ln56_38_fu_4685_p2[48:25]}};

assign tmp_103_fu_2391_p4 = {{add_ln56_40_fu_2385_p2[48:25]}};

assign tmp_105_fu_4845_p4 = {{add_ln56_59_fu_4839_p2[48:25]}};

assign tmp_113_fu_3379_p4 = {{add_ln56_48_fu_3373_p2[48:25]}};

assign tmp_115_fu_4448_p4 = {{add_ln56_50_fu_4437_p2[48:25]}};

assign tmp_119_fu_4585_p4 = {{add_ln56_54_fu_4574_p2[48:25]}};

assign tmp_122_fu_4771_p4 = {{add_ln56_57_fu_4765_p2[48:25]}};

assign tmp_14_fu_1876_p3 = {{select_ln41_1_reg_4999}, {add_ln56_62_fu_1871_p2}};

assign tmp_26_fu_3303_p4 = {{add_ln56_11_fu_3297_p2[48:25]}};

assign tmp_2_fu_2315_p4 = {{add_ln56_3_fu_2309_p2[48:25]}};

assign tmp_4_fu_1348_p3 = {{select_ln39_1_fu_1336_p3}, {3'd0}};

assign tmp_52_fu_2140_p4 = {{add_ln56_1_fu_2128_p2[48:25]}};

assign tmp_55_fu_4644_p4 = {{add_ln56_19_fu_4638_p2[48:25]}};

assign tmp_57_fu_2496_p4 = {{add_ln56_4_fu_2490_p2[48:25]}};

assign tmp_59_fu_2703_p4 = {{add_ln56_6_fu_2691_p2[48:25]}};

assign tmp_60_fu_4035_p4 = {{add_ln56_23_fu_4029_p2[48:25]}};

assign tmp_61_cast_fu_1540_p1 = tmp_6_fu_1532_p3;

assign tmp_62_cast_fu_1574_p1 = tmp_8_fu_1566_p3;

assign tmp_63_fu_3145_p4 = {{add_ln56_9_fu_3139_p2[48:25]}};

assign tmp_64_cast_fu_1883_p1 = tmp_14_fu_1876_p3;

assign tmp_67_fu_3484_p4 = {{add_ln56_12_fu_3478_p2[48:25]}};

assign tmp_69_fu_3626_p4 = {{add_ln56_14_fu_3614_p2[48:25]}};

assign tmp_6_fu_1532_p3 = {{select_ln41_1_fu_1434_p3}, {trunc_ln43_fu_1486_p1}};

assign tmp_70_fu_4369_p4 = {{add_ln56_31_fu_4363_p2[48:25]}};

assign tmp_73_fu_3902_p4 = {{add_ln56_17_fu_3896_p2[48:25]}};

assign tmp_75_fu_4511_p4 = {{add_ln56_35_fu_4505_p2[48:25]}};

assign tmp_77_fu_2202_p4 = {{add_ln56_20_fu_2196_p2[48:25]}};

assign tmp_84_fu_2750_p4 = {{add_ln56_25_fu_2744_p2[48:25]}};

assign tmp_85_fu_4283_p4 = {{add_ln56_43_fu_4277_p2[48:25]}};

assign tmp_88_fu_3199_p4 = {{add_ln56_28_fu_3193_p2[48:25]}};

assign tmp_8_fu_1566_p3 = {{select_ln41_1_fu_1434_p3}, {add_ln56_60_fu_1560_p2}};

assign tmp_94_fu_3673_p4 = {{add_ln56_33_fu_3667_p2[48:25]}};

assign tmp_98_fu_3982_p4 = {{add_ln56_36_fu_3976_p2[48:25]}};

assign trunc_ln43_fu_1486_p1 = select_ln41_fu_1426_p3[6:0];

assign trunc_ln56_1_fu_2073_p1 = add_ln56_68_fu_2068_p2[8:0];

assign trunc_ln56_2_fu_2625_p1 = add_ln56_70_fu_2620_p2[8:0];

assign trunc_ln56_3_fu_3022_p1 = add_ln56_72_fu_3017_p2[8:0];

assign trunc_ln56_4_fu_3074_p1 = add_ln56_74_fu_3069_p2[8:0];

assign trunc_ln56_fu_1452_p1 = add_ln56_66_fu_1446_p2[8:0];

assign xor_ln39_fu_1396_p2 = (icmp_ln41_fu_1322_p2 ^ 1'd1);

assign xor_ln56_fu_1656_p2 = (select_ln41_fu_1426_p3 ^ 8'd128);

assign zext_ln41_1_fu_2998_p1 = indvars_iv_next606_dup_reg_4994;

assign zext_ln41_fu_2939_p1 = r_2_reg_4914;

assign zext_ln43_fu_1482_p1 = select_ln41_fu_1426_p3;

assign zext_ln56_10_fu_3065_p1 = select_ln41_5_fu_3058_p3;

assign zext_ln56_11_fu_3094_p1 = p_shl_fu_3086_p3;

assign zext_ln56_12_fu_1510_p1 = select_ln43_fu_1502_p3;

assign zext_ln56_13_fu_1520_p1 = add_ln56_76_fu_1514_p2;

assign zext_ln56_14_fu_2108_p1 = add_ln56_77_fu_2103_p2;

assign zext_ln56_15_fu_2660_p1 = add_ln56_78_fu_2655_p2;

assign zext_ln56_16_fu_3109_p1 = add_ln56_79_fu_3104_p2;

assign zext_ln56_17_fu_3584_p1 = add_ln56_80_fu_3580_p2;

assign zext_ln56_18_fu_1608_p1 = select_ln56_fu_1600_p3;

assign zext_ln56_19_fu_1618_p1 = add_ln56_82_fu_1612_p2;

assign zext_ln56_1_fu_1356_p1 = tmp_4_fu_1348_p3;

assign zext_ln56_20_fu_2279_p1 = add_ln56_83_fu_2275_p2;

assign zext_ln56_21_fu_2671_p1 = add_ln56_84_fu_2666_p2;

assign zext_ln56_22_fu_3267_p1 = add_ln56_85_fu_3263_p2;

assign zext_ln56_23_fu_3594_p1 = add_ln56_86_fu_3590_p2;

assign zext_ln56_24_fu_1889_p1 = select_ln56_1_reg_5112;

assign zext_ln56_25_fu_1897_p1 = add_ln56_87_fu_1892_p2;

assign zext_ln56_26_fu_2289_p1 = add_ln56_88_fu_2285_p2;

assign zext_ln56_27_fu_2843_p1 = add_ln56_89_fu_2839_p2;

assign zext_ln56_28_fu_3277_p1 = add_ln56_90_fu_3273_p2;

assign zext_ln56_29_fu_3771_p1 = add_ln56_91_fu_3767_p2;

assign zext_ln56_2_fu_1442_p1 = select_ln41_1_fu_1434_p3;

assign zext_ln56_31_fu_1930_p1 = select_ln56_2_fu_1923_p3;

assign zext_ln56_32_fu_1939_p1 = add_ln56_93_fu_1934_p2;

assign zext_ln56_33_fu_2460_p1 = add_ln56_94_fu_2456_p2;

assign zext_ln56_34_fu_2853_p1 = add_ln56_95_fu_2849_p2;

assign zext_ln56_35_fu_3448_p1 = add_ln56_96_fu_3444_p2;

assign zext_ln56_36_fu_3781_p1 = add_ln56_97_fu_3777_p2;

assign zext_ln56_38_fu_2164_p1 = select_ln56_3_reg_5232;

assign zext_ln56_39_fu_2172_p1 = add_ln56_99_fu_2167_p2;

assign zext_ln56_3_fu_1472_p1 = p_shl2_fu_1464_p3;

assign zext_ln56_40_fu_2470_p1 = add_ln56_100_fu_2466_p2;

assign zext_ln56_41_fu_3119_p1 = add_ln56_101_fu_3115_p2;

assign zext_ln56_42_fu_3458_p1 = add_ln56_102_fu_3454_p2;

assign zext_ln56_43_fu_4482_p1 = add_ln56_103_reg_6029;

assign zext_ln56_45_fu_3942_p1 = grp_fu_1752_p2;

assign zext_ln56_46_fu_3951_p1 = add_ln56_104_fu_3946_p2;

assign zext_ln56_47_fu_3962_p1 = add_ln56_105_fu_3957_p2;

assign zext_ln56_48_fu_4202_p1 = add_ln56_106_fu_4198_p2;

assign zext_ln56_49_fu_4345_p1 = add_ln56_107_reg_6039;

assign zext_ln56_4_fu_2064_p1 = select_ln41_2_fu_2057_p3;

assign zext_ln56_50_fu_4487_p1 = add_ln56_108_reg_6044;

assign zext_ln56_52_fu_4111_p1 = grp_fu_1985_p2;

assign zext_ln56_53_fu_4120_p1 = add_ln56_109_fu_4115_p2;

assign zext_ln56_54_fu_4131_p1 = add_ln56_110_fu_4126_p2;

assign zext_ln56_55_fu_4242_p1 = add_ln56_111_fu_4238_p2;

assign zext_ln56_56_fu_4403_p1 = add_ln56_112_reg_6071;

assign zext_ln56_57_fu_4731_p1 = add_ln56_113_reg_6076;

assign zext_ln56_5_fu_2093_p1 = p_shl4_fu_2085_p3;

assign zext_ln56_6_fu_2616_p1 = select_ln41_3_fu_2609_p3;

assign zext_ln56_7_fu_2645_p1 = p_shl6_fu_2637_p3;

assign zext_ln56_8_fu_3013_p1 = select_ln41_4_fu_3006_p3;

assign zext_ln56_9_fu_3042_p1 = p_shl8_fu_3034_p3;

assign zext_ln56_fu_1344_p1 = select_ln39_1_fu_1336_p3;

always @ (posedge ap_clk) begin
    add_ln56_67_reg_5004[0] <= 1'b0;
    zext_ln43_reg_5013[8] <= 1'b0;
    zext_ln56_12_reg_5025[15:8] <= 8'b00000000;
    zext_ln56_18_reg_5083[15:8] <= 8'b00000000;
    zext_ln56_24_reg_5191[15:9] <= 7'b0000000;
    zext_ln56_31_reg_5214[15:9] <= 7'b0000000;
    add_ln56_69_reg_5280[0] <= 1'b0;
    zext_ln56_38_reg_5305[15:9] <= 7'b0000000;
    add_ln56_71_reg_5473[0] <= 1'b0;
    add_ln56_73_reg_5606[0] <= 1'b0;
    add_ln56_75_reg_5616[0] <= 1'b0;
    zext_ln56_45_reg_5932[15:9] <= 7'b0000000;
    zext_ln56_52_reg_5987[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
