-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Wed Jul  9 03:21:36 2025
-- Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu50-fsvh2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_abs_r is
  port (
    \sub_ln285_reg_1299_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln285_reg_1299_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln285_reg_1299_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_ln285_reg_1299_reg[31]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \wd_reg_215_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_fu_30_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_abs_r;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_abs_r is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wd_reg_215[10]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \wd_reg_215[11]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \wd_reg_215[12]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \wd_reg_215[13]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \wd_reg_215[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \wd_reg_215[15]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \wd_reg_215[16]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \wd_reg_215[17]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \wd_reg_215[18]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \wd_reg_215[19]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \wd_reg_215[20]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \wd_reg_215[21]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \wd_reg_215[22]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \wd_reg_215[23]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \wd_reg_215[24]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \wd_reg_215[25]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \wd_reg_215[26]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \wd_reg_215[27]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \wd_reg_215[28]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \wd_reg_215[29]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \wd_reg_215[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \wd_reg_215[30]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \wd_reg_215[31]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \wd_reg_215[3]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \wd_reg_215[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \wd_reg_215[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \wd_reg_215[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \wd_reg_215[7]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \wd_reg_215[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \wd_reg_215[9]_i_1\ : label is "soft_lutpair283";
begin
\wd_reg_215[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(9),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(10),
      O => D(9)
    );
\wd_reg_215[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(10),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(11),
      O => D(10)
    );
\wd_reg_215[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(11),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(12),
      O => D(11)
    );
\wd_reg_215[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(12),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(13),
      O => D(12)
    );
\wd_reg_215[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(13),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(14),
      O => D(13)
    );
\wd_reg_215[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(14),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(15),
      O => D(14)
    );
\wd_reg_215[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(15),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(16),
      O => D(15)
    );
\wd_reg_215[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(9),
      O => \sub_ln285_reg_1299_reg[16]\(0)
    );
\wd_reg_215[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(16),
      O => \sub_ln285_reg_1299_reg[16]\(7)
    );
\wd_reg_215[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(15),
      O => \sub_ln285_reg_1299_reg[16]\(6)
    );
\wd_reg_215[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(14),
      O => \sub_ln285_reg_1299_reg[16]\(5)
    );
\wd_reg_215[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(13),
      O => \sub_ln285_reg_1299_reg[16]\(4)
    );
\wd_reg_215[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(12),
      O => \sub_ln285_reg_1299_reg[16]\(3)
    );
\wd_reg_215[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(11),
      O => \sub_ln285_reg_1299_reg[16]\(2)
    );
\wd_reg_215[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(10),
      O => \sub_ln285_reg_1299_reg[16]\(1)
    );
\wd_reg_215[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(16),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(17),
      O => D(16)
    );
\wd_reg_215[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(17),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(18),
      O => D(17)
    );
\wd_reg_215[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(18),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(19),
      O => D(18)
    );
\wd_reg_215[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(0),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(1),
      O => D(0)
    );
\wd_reg_215[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(19),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(20),
      O => D(19)
    );
\wd_reg_215[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(20),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(21),
      O => D(20)
    );
\wd_reg_215[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(21),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(22),
      O => D(21)
    );
\wd_reg_215[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(22),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(23),
      O => D(22)
    );
\wd_reg_215[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(23),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(24),
      O => D(23)
    );
\wd_reg_215[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(17),
      O => \sub_ln285_reg_1299_reg[24]\(0)
    );
\wd_reg_215[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(24),
      O => \sub_ln285_reg_1299_reg[24]\(7)
    );
\wd_reg_215[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(23),
      O => \sub_ln285_reg_1299_reg[24]\(6)
    );
\wd_reg_215[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(22),
      O => \sub_ln285_reg_1299_reg[24]\(5)
    );
\wd_reg_215[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(21),
      O => \sub_ln285_reg_1299_reg[24]\(4)
    );
\wd_reg_215[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(20),
      O => \sub_ln285_reg_1299_reg[24]\(3)
    );
\wd_reg_215[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(19),
      O => \sub_ln285_reg_1299_reg[24]\(2)
    );
\wd_reg_215[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(18),
      O => \sub_ln285_reg_1299_reg[24]\(1)
    );
\wd_reg_215[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(24),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(25),
      O => D(24)
    );
\wd_reg_215[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(25),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(26),
      O => D(25)
    );
\wd_reg_215[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(26),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(27),
      O => D(26)
    );
\wd_reg_215[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(27),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(28),
      O => D(27)
    );
\wd_reg_215[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(28),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(29),
      O => D(28)
    );
\wd_reg_215[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(1),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(2),
      O => D(1)
    );
\wd_reg_215[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(29),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(30),
      O => D(29)
    );
\wd_reg_215[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(31),
      I1 => m_fu_30_p2(30),
      O => D(30)
    );
\wd_reg_215[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(31),
      O => \sub_ln285_reg_1299_reg[31]\(6)
    );
\wd_reg_215[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(30),
      O => \sub_ln285_reg_1299_reg[31]\(5)
    );
\wd_reg_215[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(29),
      O => \sub_ln285_reg_1299_reg[31]\(4)
    );
\wd_reg_215[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(28),
      O => \sub_ln285_reg_1299_reg[31]\(3)
    );
\wd_reg_215[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(27),
      O => \sub_ln285_reg_1299_reg[31]\(2)
    );
\wd_reg_215[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(26),
      O => \sub_ln285_reg_1299_reg[31]\(1)
    );
\wd_reg_215[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(25),
      O => \sub_ln285_reg_1299_reg[31]\(0)
    );
\wd_reg_215[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(2),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(3),
      O => D(2)
    );
\wd_reg_215[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(3),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(4),
      O => D(3)
    );
\wd_reg_215[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(4),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(5),
      O => D(4)
    );
\wd_reg_215[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(5),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(6),
      O => D(5)
    );
\wd_reg_215[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(6),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(7),
      O => D(6)
    );
\wd_reg_215[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(7),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(8),
      O => D(7)
    );
\wd_reg_215[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(2),
      O => S(1)
    );
\wd_reg_215[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(1),
      O => S(0)
    );
\wd_reg_215[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(0),
      O => \sub_ln285_reg_1299_reg[0]\
    );
\wd_reg_215[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(8),
      O => S(7)
    );
\wd_reg_215[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(7),
      O => S(6)
    );
\wd_reg_215[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(6),
      O => S(5)
    );
\wd_reg_215[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(5),
      O => S(4)
    );
\wd_reg_215[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(4),
      O => S(3)
    );
\wd_reg_215[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wd_reg_215_reg[31]\(3),
      O => S(2)
    );
\wd_reg_215[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_30_p2(8),
      I1 => \wd_reg_215_reg[31]\(31),
      I2 => \wd_reg_215_reg[31]\(9),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W is
  signal \^q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
  q00(31 downto 0) <= \^q00\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(9),
      Q => q0(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => \^q00\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => \^q00\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => \^q00\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => \^q00\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => \^q00\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => \^q00\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => \^q00\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => \^q00\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => \^q00\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => \^q00\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => \^q00\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => \^q00\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => \^q00\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => \^q00\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => \^q00\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => \^q00\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    xa2_2_fu_176_reg : in STD_LOGIC_VECTOR ( 33 downto 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 : entity is "adpcm_main_accumc_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_decode_fu_399/sub_ln396_fu_996_p2\ : STD_LOGIC_VECTOR ( 33 downto 2 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xout2[11]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[11]_i_9_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[19]_i_9_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_12_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_10_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_11_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_13_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_14_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_15_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_16_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_17_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_18_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_19_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_20_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_21_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_22_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_23_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_24_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_25_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_26_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_27_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_28_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_29_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_30_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_31_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_32_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_33_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_34_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_35_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[3]_i_9_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_20\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_21\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_23\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xout2_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_2\ : label is 35;
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  q0(31 downto 0) <= \^q0\(31 downto 0);
  q00(31 downto 0) <= \^q00\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(10),
      Q => \^q0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(11),
      Q => \^q0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(12),
      Q => \^q0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(13),
      Q => \^q0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(14),
      Q => \^q0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(15),
      Q => \^q0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(16),
      Q => \^q0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(17),
      Q => \^q0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(18),
      Q => \^q0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(19),
      Q => \^q0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(20),
      Q => \^q0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(21),
      Q => \^q0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(22),
      Q => \^q0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(23),
      Q => \^q0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(24),
      Q => \^q0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(25),
      Q => \^q0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(26),
      Q => \^q0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(27),
      Q => \^q0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(28),
      Q => \^q0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(29),
      Q => \^q0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(30),
      Q => \^q0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(31),
      Q => \^q0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(7),
      Q => \^q0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(8),
      Q => \^q0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(9),
      Q => \^q0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => \^q00\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => \^q00\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => \^q00\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => \^q00\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => \^q00\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => \^q00\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => \^q00\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => \^q00\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => \^q00\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => \^q00\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => \^q00\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => \^q00\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => \^q00\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => \^q00\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => \^q00\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => \^q00\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\xout2[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(18),
      I1 => xa2_2_fu_176_reg(16),
      O => \xout2[11]_i_10_n_20\
    );
\xout2[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(22),
      O => \xout2[11]_i_11_n_20\
    );
\xout2[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \^q0\(21),
      O => \xout2[11]_i_12_n_20\
    );
\xout2[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \^q0\(20),
      O => \xout2[11]_i_13_n_20\
    );
\xout2[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(19),
      O => \xout2[11]_i_14_n_20\
    );
\xout2[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(18),
      O => \xout2[11]_i_15_n_20\
    );
\xout2[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(17),
      O => \xout2[11]_i_16_n_20\
    );
\xout2[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \^q0\(16),
      O => \xout2[11]_i_17_n_20\
    );
\xout2[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(15),
      O => \xout2[11]_i_18_n_20\
    );
\xout2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(25),
      I1 => xa2_2_fu_176_reg(23),
      O => \xout2[11]_i_3_n_20\
    );
\xout2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(24),
      I1 => xa2_2_fu_176_reg(22),
      O => \xout2[11]_i_4_n_20\
    );
\xout2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(23),
      I1 => xa2_2_fu_176_reg(21),
      O => \xout2[11]_i_5_n_20\
    );
\xout2[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(22),
      I1 => xa2_2_fu_176_reg(20),
      O => \xout2[11]_i_6_n_20\
    );
\xout2[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(21),
      I1 => xa2_2_fu_176_reg(19),
      O => \xout2[11]_i_7_n_20\
    );
\xout2[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(20),
      I1 => xa2_2_fu_176_reg(18),
      O => \xout2[11]_i_8_n_20\
    );
\xout2[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(19),
      I1 => xa2_2_fu_176_reg(17),
      O => \xout2[11]_i_9_n_20\
    );
\xout2[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(26),
      I1 => xa2_2_fu_176_reg(24),
      O => \xout2[19]_i_10_n_20\
    );
\xout2[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(28),
      I1 => \^q0\(30),
      O => \xout2[19]_i_11_n_20\
    );
\xout2[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(29),
      O => \xout2[19]_i_12_n_20\
    );
\xout2[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(28),
      O => \xout2[19]_i_13_n_20\
    );
\xout2[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(27),
      O => \xout2[19]_i_14_n_20\
    );
\xout2[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(24),
      I1 => \^q0\(26),
      O => \xout2[19]_i_15_n_20\
    );
\xout2[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(23),
      I1 => \^q0\(25),
      O => \xout2[19]_i_16_n_20\
    );
\xout2[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \^q0\(24),
      O => \xout2[19]_i_17_n_20\
    );
\xout2[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(21),
      I1 => \^q0\(23),
      O => \xout2[19]_i_18_n_20\
    );
\xout2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(33),
      I1 => xa2_2_fu_176_reg(31),
      O => \xout2[19]_i_3_n_20\
    );
\xout2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(32),
      I1 => xa2_2_fu_176_reg(30),
      O => \xout2[19]_i_4_n_20\
    );
\xout2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(31),
      I1 => xa2_2_fu_176_reg(29),
      O => \xout2[19]_i_5_n_20\
    );
\xout2[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(30),
      I1 => xa2_2_fu_176_reg(28),
      O => \xout2[19]_i_6_n_20\
    );
\xout2[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(29),
      I1 => xa2_2_fu_176_reg(27),
      O => \xout2[19]_i_7_n_20\
    );
\xout2[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(28),
      I1 => xa2_2_fu_176_reg(26),
      O => \xout2[19]_i_8_n_20\
    );
\xout2[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(27),
      I1 => xa2_2_fu_176_reg(25),
      O => \xout2[19]_i_9_n_20\
    );
\xout2[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => xa2_2_fu_176_reg(32),
      O => S(0)
    );
\xout2[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \^q0\(31),
      O => \xout2[27]_i_11_n_20\
    );
\xout2[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(30),
      O => \xout2[27]_i_12_n_20\
    );
\xout2[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(29),
      O => \xout2[27]_i_13_n_20\
    );
\xout2[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => xa2_2_fu_176_reg(33),
      O => S(1)
    );
\xout2[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(11),
      I1 => xa2_2_fu_176_reg(9),
      O => \xout2[3]_i_10_n_20\
    );
\xout2[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(10),
      I1 => xa2_2_fu_176_reg(8),
      O => \xout2[3]_i_11_n_20\
    );
\xout2[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(9),
      I1 => xa2_2_fu_176_reg(7),
      O => \xout2[3]_i_13_n_20\
    );
\xout2[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(8),
      I1 => xa2_2_fu_176_reg(6),
      O => \xout2[3]_i_14_n_20\
    );
\xout2[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(7),
      I1 => xa2_2_fu_176_reg(5),
      O => \xout2[3]_i_15_n_20\
    );
\xout2[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(6),
      I1 => xa2_2_fu_176_reg(4),
      O => \xout2[3]_i_16_n_20\
    );
\xout2[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(5),
      I1 => xa2_2_fu_176_reg(3),
      O => \xout2[3]_i_17_n_20\
    );
\xout2[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(4),
      I1 => xa2_2_fu_176_reg(2),
      O => \xout2[3]_i_18_n_20\
    );
\xout2[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(3),
      I1 => xa2_2_fu_176_reg(1),
      O => \xout2[3]_i_19_n_20\
    );
\xout2[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(2),
      I1 => xa2_2_fu_176_reg(0),
      O => \xout2[3]_i_20_n_20\
    );
\xout2[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(14),
      O => \xout2[3]_i_21_n_20\
    );
\xout2[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q0\(13),
      O => \xout2[3]_i_22_n_20\
    );
\xout2[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \^q0\(12),
      O => \xout2[3]_i_23_n_20\
    );
\xout2[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(11),
      O => \xout2[3]_i_24_n_20\
    );
\xout2[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \^q0\(10),
      O => \xout2[3]_i_25_n_20\
    );
\xout2[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q0\(9),
      O => \xout2[3]_i_26_n_20\
    );
\xout2[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(8),
      O => \xout2[3]_i_27_n_20\
    );
\xout2[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(7),
      O => \xout2[3]_i_28_n_20\
    );
\xout2[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(0),
      O => \xout2[3]_i_29_n_20\
    );
\xout2[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(6),
      O => \xout2[3]_i_30_n_20\
    );
\xout2[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(5),
      O => \xout2[3]_i_31_n_20\
    );
\xout2[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(4),
      O => \xout2[3]_i_32_n_20\
    );
\xout2[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(3),
      O => \xout2[3]_i_33_n_20\
    );
\xout2[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(2),
      O => \xout2[3]_i_34_n_20\
    );
\xout2[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(1),
      O => \xout2[3]_i_35_n_20\
    );
\xout2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(17),
      I1 => xa2_2_fu_176_reg(15),
      O => \xout2[3]_i_4_n_20\
    );
\xout2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(16),
      I1 => xa2_2_fu_176_reg(14),
      O => \xout2[3]_i_5_n_20\
    );
\xout2[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(15),
      I1 => xa2_2_fu_176_reg(13),
      O => \xout2[3]_i_6_n_20\
    );
\xout2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(14),
      I1 => xa2_2_fu_176_reg(12),
      O => \xout2[3]_i_7_n_20\
    );
\xout2[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(13),
      I1 => xa2_2_fu_176_reg(11),
      O => \xout2[3]_i_8_n_20\
    );
\xout2[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_399/sub_ln396_fu_996_p2\(12),
      I1 => xa2_2_fu_176_reg(10),
      O => \xout2[3]_i_9_n_20\
    );
\xout2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_1_n_20\,
      CO(6) => \xout2_reg[11]_i_1_n_21\,
      CO(5) => \xout2_reg[11]_i_1_n_22\,
      CO(4) => \xout2_reg[11]_i_1_n_23\,
      CO(3) => \xout2_reg[11]_i_1_n_24\,
      CO(2) => \xout2_reg[11]_i_1_n_25\,
      CO(1) => \xout2_reg[11]_i_1_n_26\,
      CO(0) => \xout2_reg[11]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(25 downto 18),
      O(7 downto 0) => D(11 downto 4),
      S(7) => \xout2[11]_i_3_n_20\,
      S(6) => \xout2[11]_i_4_n_20\,
      S(5) => \xout2[11]_i_5_n_20\,
      S(4) => \xout2[11]_i_6_n_20\,
      S(3) => \xout2[11]_i_7_n_20\,
      S(2) => \xout2[11]_i_8_n_20\,
      S(1) => \xout2[11]_i_9_n_20\,
      S(0) => \xout2[11]_i_10_n_20\
    );
\xout2_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_2_n_20\,
      CO(6) => \xout2_reg[11]_i_2_n_21\,
      CO(5) => \xout2_reg[11]_i_2_n_22\,
      CO(4) => \xout2_reg[11]_i_2_n_23\,
      CO(3) => \xout2_reg[11]_i_2_n_24\,
      CO(2) => \xout2_reg[11]_i_2_n_25\,
      CO(1) => \xout2_reg[11]_i_2_n_26\,
      CO(0) => \xout2_reg[11]_i_2_n_27\,
      DI(7 downto 0) => \^q0\(20 downto 13),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(24 downto 17),
      S(7) => \xout2[11]_i_11_n_20\,
      S(6) => \xout2[11]_i_12_n_20\,
      S(5) => \xout2[11]_i_13_n_20\,
      S(4) => \xout2[11]_i_14_n_20\,
      S(3) => \xout2[11]_i_15_n_20\,
      S(2) => \xout2[11]_i_16_n_20\,
      S(1) => \xout2[11]_i_17_n_20\,
      S(0) => \xout2[11]_i_18_n_20\
    );
\xout2_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \xout2_reg[19]_i_1_n_21\,
      CO(5) => \xout2_reg[19]_i_1_n_22\,
      CO(4) => \xout2_reg[19]_i_1_n_23\,
      CO(3) => \xout2_reg[19]_i_1_n_24\,
      CO(2) => \xout2_reg[19]_i_1_n_25\,
      CO(1) => \xout2_reg[19]_i_1_n_26\,
      CO(0) => \xout2_reg[19]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(33 downto 26),
      O(7 downto 0) => D(19 downto 12),
      S(7) => \xout2[19]_i_3_n_20\,
      S(6) => \xout2[19]_i_4_n_20\,
      S(5) => \xout2[19]_i_5_n_20\,
      S(4) => \xout2[19]_i_6_n_20\,
      S(3) => \xout2[19]_i_7_n_20\,
      S(2) => \xout2[19]_i_8_n_20\,
      S(1) => \xout2[19]_i_9_n_20\,
      S(0) => \xout2[19]_i_10_n_20\
    );
\xout2_reg[19]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[19]_i_2_n_20\,
      CO(6) => \xout2_reg[19]_i_2_n_21\,
      CO(5) => \xout2_reg[19]_i_2_n_22\,
      CO(4) => \xout2_reg[19]_i_2_n_23\,
      CO(3) => \xout2_reg[19]_i_2_n_24\,
      CO(2) => \xout2_reg[19]_i_2_n_25\,
      CO(1) => \xout2_reg[19]_i_2_n_26\,
      CO(0) => \xout2_reg[19]_i_2_n_27\,
      DI(7 downto 0) => \^q0\(28 downto 21),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(32 downto 25),
      S(7) => \xout2[19]_i_11_n_20\,
      S(6) => \xout2[19]_i_12_n_20\,
      S(5) => \xout2[19]_i_13_n_20\,
      S(4) => \xout2[19]_i_14_n_20\,
      S(3) => \xout2[19]_i_15_n_20\,
      S(2) => \xout2[19]_i_16_n_20\,
      S(1) => \xout2[19]_i_17_n_20\,
      S(0) => \xout2[19]_i_18_n_20\
    );
\xout2_reg[27]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[19]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^di\(2),
      CO(2) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \xout2_reg[27]_i_2_n_26\,
      CO(0) => \xout2_reg[27]_i_2_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^q0\(30),
      DI(1) => \^q0\(31),
      DI(0) => \^q0\(29),
      O(7 downto 3) => \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^di\(1 downto 0),
      O(0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(33),
      S(7 downto 3) => B"00001",
      S(2) => \xout2[27]_i_11_n_20\,
      S(1) => \xout2[27]_i_12_n_20\,
      S(0) => \xout2[27]_i_13_n_20\
    );
\xout2_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_1_n_20\,
      CO(6) => \xout2_reg[3]_i_1_n_21\,
      CO(5) => \xout2_reg[3]_i_1_n_22\,
      CO(4) => \xout2_reg[3]_i_1_n_23\,
      CO(3) => \xout2_reg[3]_i_1_n_24\,
      CO(2) => \xout2_reg[3]_i_1_n_25\,
      CO(1) => \xout2_reg[3]_i_1_n_26\,
      CO(0) => \xout2_reg[3]_i_1_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(17 downto 10),
      O(7 downto 4) => D(3 downto 0),
      O(3 downto 0) => \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout2[3]_i_4_n_20\,
      S(6) => \xout2[3]_i_5_n_20\,
      S(5) => \xout2[3]_i_6_n_20\,
      S(4) => \xout2[3]_i_7_n_20\,
      S(3) => \xout2[3]_i_8_n_20\,
      S(2) => \xout2[3]_i_9_n_20\,
      S(1) => \xout2[3]_i_10_n_20\,
      S(0) => \xout2[3]_i_11_n_20\
    );
\xout2_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_12_n_20\,
      CO(6) => \xout2_reg[3]_i_12_n_21\,
      CO(5) => \xout2_reg[3]_i_12_n_22\,
      CO(4) => \xout2_reg[3]_i_12_n_23\,
      CO(3) => \xout2_reg[3]_i_12_n_24\,
      CO(2) => \xout2_reg[3]_i_12_n_25\,
      CO(1) => \xout2_reg[3]_i_12_n_26\,
      CO(0) => \xout2_reg[3]_i_12_n_27\,
      DI(7 downto 3) => \^q0\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xout2[3]_i_29_n_20\,
      DI(0) => '0',
      O(7 downto 1) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(8 downto 2),
      O(0) => \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\(0),
      S(7) => \xout2[3]_i_30_n_20\,
      S(6) => \xout2[3]_i_31_n_20\,
      S(5) => \xout2[3]_i_32_n_20\,
      S(4) => \xout2[3]_i_33_n_20\,
      S(3) => \xout2[3]_i_34_n_20\,
      S(2) => \xout2[3]_i_35_n_20\,
      S(1) => \^q0\(0),
      S(0) => '0'
    );
\xout2_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_2_n_20\,
      CO(6) => \xout2_reg[3]_i_2_n_21\,
      CO(5) => \xout2_reg[3]_i_2_n_22\,
      CO(4) => \xout2_reg[3]_i_2_n_23\,
      CO(3) => \xout2_reg[3]_i_2_n_24\,
      CO(2) => \xout2_reg[3]_i_2_n_25\,
      CO(1) => \xout2_reg[3]_i_2_n_26\,
      CO(0) => \xout2_reg[3]_i_2_n_27\,
      DI(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(9 downto 2),
      O(7 downto 0) => \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout2[3]_i_13_n_20\,
      S(6) => \xout2[3]_i_14_n_20\,
      S(5) => \xout2[3]_i_15_n_20\,
      S(4) => \xout2[3]_i_16_n_20\,
      S(3) => \xout2[3]_i_17_n_20\,
      S(2) => \xout2[3]_i_18_n_20\,
      S(1) => \xout2[3]_i_19_n_20\,
      S(0) => \xout2[3]_i_20_n_20\
    );
\xout2_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_12_n_20\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_3_n_20\,
      CO(6) => \xout2_reg[3]_i_3_n_21\,
      CO(5) => \xout2_reg[3]_i_3_n_22\,
      CO(4) => \xout2_reg[3]_i_3_n_23\,
      CO(3) => \xout2_reg[3]_i_3_n_24\,
      CO(2) => \xout2_reg[3]_i_3_n_25\,
      CO(1) => \xout2_reg[3]_i_3_n_26\,
      CO(0) => \xout2_reg[3]_i_3_n_27\,
      DI(7 downto 0) => \^q0\(12 downto 5),
      O(7 downto 0) => \grp_decode_fu_399/sub_ln396_fu_996_p2\(16 downto 9),
      S(7) => \xout2[3]_i_21_n_20\,
      S(6) => \xout2[3]_i_22_n_20\,
      S(5) => \xout2[3]_i_23_n_20\,
      S(4) => \xout2[3]_i_24_n_20\,
      S(3) => \xout2[3]_i_25_n_20\,
      S(2) => \xout2[3]_i_26_n_20\,
      S(1) => \xout2[3]_i_27_n_20\,
      S(0) => \xout2[3]_i_28_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  port (
    d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    dec_del_bph_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_0_7_22_22_i_3__1_0\ : in STD_LOGIC;
    \ram_reg_0_7_14_14_i_3__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_upzero_fu_352_bli_q0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_7_14_14_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_22_22_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_30_30_i_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_7_6_6_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_399/grp_upzero_fu_352/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_decode_fu_399_dec_del_bph_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_12__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_24_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_25_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_26_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_27_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_11_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_12_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_13_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_14_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_15_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_16_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_17_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_18_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_27\ : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_18_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_19_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_24_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__1_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_19_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_20_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_21_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_22_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_23_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_24_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_25_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_26_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_27\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  d0(31 downto 0) <= \^d0\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(0),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(0),
      I2 => \^q\(8),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(8),
      O => \ram_reg_0_7_0_0_i_12__0_n_20\
    );
\ram_reg_0_7_0_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(7),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(7)
    );
\ram_reg_0_7_0_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(6),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(6)
    );
\ram_reg_0_7_0_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(5),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(5)
    );
\ram_reg_0_7_0_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(4),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(4)
    );
\ram_reg_0_7_0_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(3),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(3)
    );
\ram_reg_0_7_0_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(2),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(2)
    );
\ram_reg_0_7_0_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(1),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(0),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(0)
    );
\ram_reg_0_7_0_0_i_6__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__1_n_20\,
      CO(6) => \ram_reg_0_7_0_0_i_6__1_n_21\,
      CO(5) => \ram_reg_0_7_0_0_i_6__1_n_22\,
      CO(4) => \ram_reg_0_7_0_0_i_6__1_n_23\,
      CO(3) => \ram_reg_0_7_0_0_i_6__1_n_24\,
      CO(2) => \ram_reg_0_7_0_0_i_6__1_n_25\,
      CO(1) => \ram_reg_0_7_0_0_i_6__1_n_26\,
      CO(0) => \ram_reg_0_7_0_0_i_6__1_n_27\,
      DI(7) => grp_upzero_fu_352_bli_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_decode_fu_399_dec_del_bph_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_12__0_n_20\,
      S(6 downto 0) => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(10),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(10)
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(11),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(11)
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(12),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(12)
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(13),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(13)
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(14),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(14)
    );
ram_reg_0_7_14_14_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_22_22_i_3__1_0\,
      I2 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      O => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(31)
    );
ram_reg_0_7_14_14_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      I2 => \^q\(24),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      O => ram_reg_0_7_14_14_i_20_n_20
    );
ram_reg_0_7_14_14_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      I2 => \^q\(23),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(23),
      O => ram_reg_0_7_14_14_i_21_n_20
    );
ram_reg_0_7_14_14_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(22),
      I2 => \^q\(30),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      O => ram_reg_0_7_14_14_i_22_n_20
    );
ram_reg_0_7_14_14_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(21),
      I2 => \^q\(29),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      O => ram_reg_0_7_14_14_i_23_n_20
    );
ram_reg_0_7_14_14_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(20),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(20),
      I2 => \^q\(28),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      O => ram_reg_0_7_14_14_i_24_n_20
    );
ram_reg_0_7_14_14_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(19),
      I2 => \^q\(27),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      O => ram_reg_0_7_14_14_i_25_n_20
    );
ram_reg_0_7_14_14_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(18),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(18),
      I2 => \^q\(26),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      O => ram_reg_0_7_14_14_i_26_n_20
    );
ram_reg_0_7_14_14_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(17),
      I2 => \^q\(25),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      O => ram_reg_0_7_14_14_i_27_n_20
    );
\ram_reg_0_7_14_14_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_2__1_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_decode_fu_399_dec_del_bph_d0(21 downto 14),
      S(7 downto 0) => ram_reg_0_7_14_14_i_1_0(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__1_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_3__1_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_3__1_n_27\,
      DI(7) => grp_upzero_fu_352_bli_q0(29),
      DI(6) => \grp_decode_fu_399/grp_upzero_fu_352/sub_ln549_fu_268_p20\(31),
      DI(5 downto 0) => grp_upzero_fu_352_bli_q0(22 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => ram_reg_0_7_14_14_i_20_n_20,
      S(6) => ram_reg_0_7_14_14_i_21_n_20,
      S(5) => ram_reg_0_7_14_14_i_22_n_20,
      S(4) => ram_reg_0_7_14_14_i_23_n_20,
      S(3) => ram_reg_0_7_14_14_i_24_n_20,
      S(2) => ram_reg_0_7_14_14_i_25_n_20,
      S(1) => ram_reg_0_7_14_14_i_26_n_20,
      S(0) => ram_reg_0_7_14_14_i_27_n_20
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(15),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(15)
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_16_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(16),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(16)
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_17_17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(17),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(17)
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_18_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(18),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(18)
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_19_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(19),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(19)
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(1),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(1)
    );
ram_reg_0_7_1_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(8),
      I2 => \^q\(16),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(16),
      O => ram_reg_0_7_1_1_i_11_n_20
    );
ram_reg_0_7_1_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(7),
      I2 => \^q\(15),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(15),
      O => ram_reg_0_7_1_1_i_12_n_20
    );
ram_reg_0_7_1_1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(6),
      I2 => \^q\(14),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(14),
      O => ram_reg_0_7_1_1_i_13_n_20
    );
ram_reg_0_7_1_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(5),
      I2 => \^q\(13),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(13),
      O => ram_reg_0_7_1_1_i_14_n_20
    );
ram_reg_0_7_1_1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(4),
      I2 => \^q\(12),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(12),
      O => ram_reg_0_7_1_1_i_15_n_20
    );
ram_reg_0_7_1_1_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(3),
      I2 => \^q\(11),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(11),
      O => ram_reg_0_7_1_1_i_16_n_20
    );
ram_reg_0_7_1_1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(2),
      I2 => \^q\(10),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(10),
      O => ram_reg_0_7_1_1_i_17_n_20
    );
ram_reg_0_7_1_1_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(1),
      I2 => \^q\(9),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(9),
      O => ram_reg_0_7_1_1_i_18_n_20
    );
\ram_reg_0_7_1_1_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_1_1_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_1_1_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_1_1_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_1_1_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_1_1_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_1_1_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_1_1_i_2__1_n_27\,
      DI(7 downto 0) => grp_upzero_fu_352_bli_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_decode_fu_399/grp_upzero_fu_352/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_decode_fu_399_dec_del_bph_d0(5 downto 1),
      S(7) => ram_reg_0_7_1_1_i_11_n_20,
      S(6) => ram_reg_0_7_1_1_i_12_n_20,
      S(5) => ram_reg_0_7_1_1_i_13_n_20,
      S(4) => ram_reg_0_7_1_1_i_14_n_20,
      S(3) => ram_reg_0_7_1_1_i_15_n_20,
      S(2) => ram_reg_0_7_1_1_i_16_n_20,
      S(1) => ram_reg_0_7_1_1_i_17_n_20,
      S(0) => ram_reg_0_7_1_1_i_18_n_20
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_20_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(20),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(20)
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_21_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(21),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(21)
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(22),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(22)
    );
ram_reg_0_7_22_22_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(30),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      I2 => \^q\(31),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(31),
      O => ram_reg_0_7_22_22_i_18_n_20
    );
ram_reg_0_7_22_22_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(29),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      I2 => \^q\(30),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(30),
      O => ram_reg_0_7_22_22_i_19_n_20
    );
ram_reg_0_7_22_22_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(28),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      I2 => \^q\(29),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(29),
      O => ram_reg_0_7_22_22_i_20_n_20
    );
ram_reg_0_7_22_22_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(27),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      I2 => \^q\(28),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(28),
      O => ram_reg_0_7_22_22_i_21_n_20
    );
ram_reg_0_7_22_22_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(26),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      I2 => \^q\(27),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(27),
      O => ram_reg_0_7_22_22_i_22_n_20
    );
ram_reg_0_7_22_22_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(25),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      I2 => \^q\(26),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(26),
      O => ram_reg_0_7_22_22_i_23_n_20
    );
ram_reg_0_7_22_22_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      I2 => \^q\(25),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(25),
      O => ram_reg_0_7_22_22_i_24_n_20
    );
\ram_reg_0_7_22_22_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_22_22_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_22_22_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_2__1_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_decode_fu_399_dec_del_bph_d0(29 downto 22),
      S(7 downto 0) => ram_reg_0_7_22_22_i_1_0(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_3__1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => grp_upzero_fu_352_bli_q0(28 downto 23),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => ram_reg_0_7_22_22_i_18_n_20,
      S(5) => ram_reg_0_7_22_22_i_19_n_20,
      S(4) => ram_reg_0_7_22_22_i_20_n_20,
      S(3) => ram_reg_0_7_22_22_i_21_n_20,
      S(2) => ram_reg_0_7_22_22_i_22_n_20,
      S(1) => ram_reg_0_7_22_22_i_23_n_20,
      S(0) => ram_reg_0_7_22_22_i_24_n_20
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_23_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(23),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(23)
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(24),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(24)
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(25),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(25)
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(26),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(26)
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(27),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(27)
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(28),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(28)
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(29),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(29)
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(2),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(2)
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(30),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(30)
    );
\ram_reg_0_7_30_30_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__1_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_decode_fu_399_dec_del_bph_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => ram_reg_0_7_30_30_i_1_0(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(31),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(31)
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(3),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(3)
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(4),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(4)
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(5),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(5)
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(6),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(6)
    );
\ram_reg_0_7_6_6_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_decode_fu_399/grp_upzero_fu_352/wd3_fu_274_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__1_0\(0),
      O => \ram_reg_0_7_6_6_i_10__1_n_20\
    );
ram_reg_0_7_6_6_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(16),
      I2 => \^q\(24),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(24),
      O => ram_reg_0_7_6_6_i_19_n_20
    );
ram_reg_0_7_6_6_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(15),
      I2 => \^q\(23),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(23),
      O => ram_reg_0_7_6_6_i_20_n_20
    );
ram_reg_0_7_6_6_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(14),
      I2 => \^q\(22),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(22),
      O => ram_reg_0_7_6_6_i_21_n_20
    );
ram_reg_0_7_6_6_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(13),
      I2 => \^q\(21),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(21),
      O => ram_reg_0_7_6_6_i_22_n_20
    );
ram_reg_0_7_6_6_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(12),
      I2 => \^q\(20),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(20),
      O => ram_reg_0_7_6_6_i_23_n_20
    );
ram_reg_0_7_6_6_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(11),
      I2 => \^q\(19),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(19),
      O => ram_reg_0_7_6_6_i_24_n_20
    );
ram_reg_0_7_6_6_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(10),
      I2 => \^q\(18),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(18),
      O => ram_reg_0_7_6_6_i_25_n_20
    );
ram_reg_0_7_6_6_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ram_reg_0_7_14_14_i_3__1_0\(9),
      I2 => \^q\(17),
      I3 => \ram_reg_0_7_22_22_i_3__1_0\,
      I4 => \ram_reg_0_7_14_14_i_3__1_0\(17),
      O => ram_reg_0_7_6_6_i_26_n_20
    );
\ram_reg_0_7_6_6_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__1_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_2__1_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_2__1_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_2__1_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_2__1_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_2__1_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_2__1_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_2__1_n_27\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_decode_fu_399/grp_upzero_fu_352/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_decode_fu_399_dec_del_bph_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__1_n_20\,
      S(0) => \grp_decode_fu_399/grp_upzero_fu_352/wd3_fu_274_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__1_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__1_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_3__1_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_3__1_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_3__1_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_3__1_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_3__1_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_3__1_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_3__1_n_27\,
      DI(7 downto 0) => grp_upzero_fu_352_bli_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => ram_reg_0_7_6_6_i_19_n_20,
      S(6) => ram_reg_0_7_6_6_i_20_n_20,
      S(5) => ram_reg_0_7_6_6_i_21_n_20,
      S(4) => ram_reg_0_7_6_6_i_22_n_20,
      S(3) => ram_reg_0_7_6_6_i_23_n_20,
      S(2) => ram_reg_0_7_6_6_i_24_n_20,
      S(1) => ram_reg_0_7_6_6_i_25_n_20,
      S(0) => ram_reg_0_7_6_6_i_26_n_20
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(7),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(7)
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(8),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(8)
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bph_address0(0),
      A1 => dec_del_bph_address0(1),
      A2 => dec_del_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \^d0\(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_bph_d0(9),
      I1 => \q0_reg[0]_0\,
      O => \^d0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  port (
    grp_filtez_fu_317_bpl_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_upzero_fu_352_bli_q0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    dec_del_bpl_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_14_14_i_3__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_0_7_22_22_i_3__1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product_i_17__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_product_i_18__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_product_i_19__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_product_i_20__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_product_i_21__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_product_i_22__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_product_i_23__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product_i_24__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_product_i_25__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product_i_26__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_product_i_27__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_product_i_28__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_product_i_29__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_product_i_30__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_product_i_31__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product_i_32__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_product_i_33__1\ : label is "soft_lutpair8";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(0),
      O => grp_upzero_fu_352_bli_q0(0)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(31),
      O => grp_upzero_fu_352_bli_q0(29)
    );
ram_reg_0_7_14_14_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(22),
      O => grp_upzero_fu_352_bli_q0(22)
    );
ram_reg_0_7_14_14_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(21),
      O => grp_upzero_fu_352_bli_q0(21)
    );
ram_reg_0_7_14_14_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(20),
      O => grp_upzero_fu_352_bli_q0(20)
    );
ram_reg_0_7_14_14_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(19),
      O => grp_upzero_fu_352_bli_q0(19)
    );
ram_reg_0_7_14_14_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(18),
      O => grp_upzero_fu_352_bli_q0(18)
    );
ram_reg_0_7_14_14_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(17),
      O => grp_upzero_fu_352_bli_q0(17)
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(1),
      O => grp_upzero_fu_352_bli_q0(1)
    );
ram_reg_0_7_1_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(8),
      O => grp_upzero_fu_352_bli_q0(8)
    );
ram_reg_0_7_1_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(7),
      O => grp_upzero_fu_352_bli_q0(7)
    );
ram_reg_0_7_1_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(6),
      O => grp_upzero_fu_352_bli_q0(6)
    );
ram_reg_0_7_1_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(5),
      O => grp_upzero_fu_352_bli_q0(5)
    );
ram_reg_0_7_1_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(4),
      O => grp_upzero_fu_352_bli_q0(4)
    );
ram_reg_0_7_1_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(3),
      O => grp_upzero_fu_352_bli_q0(3)
    );
ram_reg_0_7_1_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(2),
      O => grp_upzero_fu_352_bli_q0(2)
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(29),
      O => grp_upzero_fu_352_bli_q0(28)
    );
ram_reg_0_7_22_22_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(28),
      O => grp_upzero_fu_352_bli_q0(27)
    );
ram_reg_0_7_22_22_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(27),
      O => grp_upzero_fu_352_bli_q0(26)
    );
ram_reg_0_7_22_22_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(26),
      O => grp_upzero_fu_352_bli_q0(25)
    );
ram_reg_0_7_22_22_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(25),
      O => grp_upzero_fu_352_bli_q0(24)
    );
ram_reg_0_7_22_22_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(24),
      O => grp_upzero_fu_352_bli_q0(23)
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(16),
      O => grp_upzero_fu_352_bli_q0(16)
    );
ram_reg_0_7_6_6_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(15),
      O => grp_upzero_fu_352_bli_q0(15)
    );
ram_reg_0_7_6_6_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(14),
      O => grp_upzero_fu_352_bli_q0(14)
    );
ram_reg_0_7_6_6_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(13),
      O => grp_upzero_fu_352_bli_q0(13)
    );
ram_reg_0_7_6_6_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(12),
      O => grp_upzero_fu_352_bli_q0(12)
    );
ram_reg_0_7_6_6_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(11),
      O => grp_upzero_fu_352_bli_q0(11)
    );
ram_reg_0_7_6_6_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(10),
      O => grp_upzero_fu_352_bli_q0(10)
    );
ram_reg_0_7_6_6_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ram_reg_0_7_22_22_i_3__1\,
      I2 => \ram_reg_0_7_14_14_i_3__1\(9),
      O => grp_upzero_fu_352_bli_q0(9)
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => dec_del_bpl_address0(0),
      A1 => dec_del_bpl_address0(1),
      A2 => dec_del_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\tmp_product__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(22),
      O => grp_filtez_fu_317_bpl_q0(22)
    );
\tmp_product__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(21),
      O => grp_filtez_fu_317_bpl_q0(21)
    );
\tmp_product__0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(20),
      O => grp_filtez_fu_317_bpl_q0(20)
    );
\tmp_product__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(19),
      O => grp_filtez_fu_317_bpl_q0(19)
    );
\tmp_product__0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(18),
      O => grp_filtez_fu_317_bpl_q0(18)
    );
\tmp_product__0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(17),
      O => grp_filtez_fu_317_bpl_q0(17)
    );
\tmp_product__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(31),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(31),
      O => grp_filtez_fu_317_bpl_q0(31)
    );
\tmp_product__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(30),
      O => grp_filtez_fu_317_bpl_q0(30)
    );
\tmp_product__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(29),
      O => grp_filtez_fu_317_bpl_q0(29)
    );
\tmp_product__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(28),
      O => grp_filtez_fu_317_bpl_q0(28)
    );
\tmp_product__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(27),
      O => grp_filtez_fu_317_bpl_q0(27)
    );
\tmp_product__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(26),
      O => grp_filtez_fu_317_bpl_q0(26)
    );
\tmp_product__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(25),
      O => grp_filtez_fu_317_bpl_q0(25)
    );
\tmp_product__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(24),
      O => grp_filtez_fu_317_bpl_q0(24)
    );
\tmp_product__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(23),
      O => grp_filtez_fu_317_bpl_q0(23)
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(16),
      O => grp_filtez_fu_317_bpl_q0(16)
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(15),
      O => grp_filtez_fu_317_bpl_q0(15)
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(14),
      O => grp_filtez_fu_317_bpl_q0(14)
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(13),
      O => grp_filtez_fu_317_bpl_q0(13)
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(12),
      O => grp_filtez_fu_317_bpl_q0(12)
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(11),
      O => grp_filtez_fu_317_bpl_q0(11)
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(10),
      O => grp_filtez_fu_317_bpl_q0(10)
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(9),
      O => grp_filtez_fu_317_bpl_q0(9)
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(8),
      O => grp_filtez_fu_317_bpl_q0(8)
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(7),
      O => grp_filtez_fu_317_bpl_q0(7)
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(6),
      O => grp_filtez_fu_317_bpl_q0(6)
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(5),
      O => grp_filtez_fu_317_bpl_q0(5)
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(4),
      O => grp_filtez_fu_317_bpl_q0(4)
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(3),
      O => grp_filtez_fu_317_bpl_q0(3)
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(2),
      O => grp_filtez_fu_317_bpl_q0(2)
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(1),
      O => grp_filtez_fu_317_bpl_q0(1)
    );
\tmp_product_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \ram_reg_0_7_14_14_i_3__1\(0),
      O => grp_filtez_fu_317_bpl_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  port (
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_filtez_fu_318_bpl_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    delay_bph_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_0_7_6_6_i_2__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  signal delay_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_370/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_333_delay_bph_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_11__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_21\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_22\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_23\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_24\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_25\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_26\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_27\ : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__1_n_20\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product__0_i_10\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of tmp_product_i_17 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of tmp_product_i_18 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of tmp_product_i_19 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of tmp_product_i_20 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of tmp_product_i_21 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of tmp_product_i_22 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of tmp_product_i_23 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of tmp_product_i_24 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of tmp_product_i_25 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of tmp_product_i_26 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of tmp_product_i_27 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product_i_28__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of tmp_product_i_29 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of tmp_product_i_30 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of tmp_product_i_31 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of tmp_product_i_32 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of tmp_product_i_33 : label is "soft_lutpair48";
begin
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => delay_bph_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => delay_bph_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => delay_bph_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => delay_bph_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => delay_bph_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => delay_bph_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => delay_bph_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => delay_bph_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => delay_bph_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => delay_bph_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => delay_bph_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => delay_bph_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => delay_bph_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => delay_bph_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => delay_bph_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => delay_bph_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => delay_bph_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => delay_bph_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => delay_bph_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => delay_bph_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => delay_bph_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => delay_bph_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => delay_bph_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => delay_bph_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => delay_bph_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => delay_bph_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => delay_bph_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => delay_bph_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => delay_bph_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => delay_bph_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => delay_bph_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => delay_bph_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__2_n_20\,
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(0),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(0),
      I1 => delay_bph_q0(8),
      O => \ram_reg_0_7_0_0_i_11__1_n_20\
    );
ram_reg_0_7_0_0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(7),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(7)
    );
\ram_reg_0_7_0_0_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(6),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(6)
    );
\ram_reg_0_7_0_0_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(5),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(5)
    );
\ram_reg_0_7_0_0_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(4),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(4)
    );
\ram_reg_0_7_0_0_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(3),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(3)
    );
\ram_reg_0_7_0_0_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(2),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(2)
    );
\ram_reg_0_7_0_0_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(1),
      O => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(0),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_0_0_i_1__2_n_20\
    );
\ram_reg_0_7_0_0_i_6__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__0_n_20\,
      CO(6) => \ram_reg_0_7_0_0_i_6__0_n_21\,
      CO(5) => \ram_reg_0_7_0_0_i_6__0_n_22\,
      CO(4) => \ram_reg_0_7_0_0_i_6__0_n_23\,
      CO(3) => \ram_reg_0_7_0_0_i_6__0_n_24\,
      CO(2) => \ram_reg_0_7_0_0_i_6__0_n_25\,
      CO(1) => \ram_reg_0_7_0_0_i_6__0_n_26\,
      CO(0) => \ram_reg_0_7_0_0_i_6__0_n_27\,
      DI(7) => delay_bph_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_333_delay_bph_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_11__1_n_20\,
      S(6 downto 0) => \grp_encode_fu_333/grp_upzero_fu_370/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__1_n_20\,
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(10),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_10_10_i_1__1_n_20\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__1_n_20\,
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(11),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_11_11_i_1__1_n_20\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__1_n_20\,
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(12),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_12_12_i_1__1_n_20\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__1_n_20\,
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(13),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_13_13_i_1__1_n_20\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__1_n_20\,
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_14_14_i_12__1_n_20\
    );
\ram_reg_0_7_14_14_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_14_14_i_13__1_n_20\
    );
\ram_reg_0_7_14_14_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(22),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_14_14_i_14__1_n_20\
    );
\ram_reg_0_7_14_14_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(21),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_14_14_i_15__1_n_20\
    );
\ram_reg_0_7_14_14_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(20),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_14_14_i_16__1_n_20\
    );
\ram_reg_0_7_14_14_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(19),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_14_14_i_17__1_n_20\
    );
\ram_reg_0_7_14_14_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(18),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_14_14_i_18__1_n_20\
    );
\ram_reg_0_7_14_14_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(17),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_14_14_i_19__1_n_20\
    );
\ram_reg_0_7_14_14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(14),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_14_14_i_1__1_n_20\
    );
\ram_reg_0_7_14_14_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_2__0_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__0_n_20\,
      CO(6) => \ram_reg_0_7_14_14_i_3__0_n_21\,
      CO(5) => \ram_reg_0_7_14_14_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_14_14_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_14_14_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_14_14_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_14_14_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_14_14_i_3__0_n_27\,
      DI(7) => delay_bph_q0(31),
      DI(6 downto 0) => delay_bph_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_12__1_n_20\,
      S(6) => \ram_reg_0_7_14_14_i_13__1_n_20\,
      S(5) => \ram_reg_0_7_14_14_i_14__1_n_20\,
      S(4) => \ram_reg_0_7_14_14_i_15__1_n_20\,
      S(3) => \ram_reg_0_7_14_14_i_16__1_n_20\,
      S(2) => \ram_reg_0_7_14_14_i_17__1_n_20\,
      S(1) => \ram_reg_0_7_14_14_i_18__1_n_20\,
      S(0) => \ram_reg_0_7_14_14_i_19__1_n_20\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__1_n_20\,
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(15),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_15_15_i_1__1_n_20\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__1_n_20\,
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(16),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_16_16_i_1__1_n_20\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__1_n_20\,
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(17),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_17_17_i_1__1_n_20\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__1_n_20\,
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(18),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_18_18_i_1__1_n_20\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__1_n_20\,
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(19),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_19_19_i_1__1_n_20\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__1_n_20\,
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(1),
      I1 => delay_bph_q0(9),
      O => \ram_reg_0_7_1_1_i_10__1_n_20\
    );
\ram_reg_0_7_1_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(1),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_1_1_i_1__1_n_20\
    );
\ram_reg_0_7_1_1_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_1_1_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_1_1_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_1_1_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_1_1_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_1_1_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_1_1_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_1_1_i_2__0_n_27\,
      DI(7 downto 0) => delay_bph_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_333/grp_upzero_fu_370/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_333_delay_bph_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__1_n_20\,
      S(6) => \ram_reg_0_7_1_1_i_4__1_n_20\,
      S(5) => \ram_reg_0_7_1_1_i_5__1_n_20\,
      S(4) => \ram_reg_0_7_1_1_i_6__1_n_20\,
      S(3) => \ram_reg_0_7_1_1_i_7__1_n_20\,
      S(2) => \ram_reg_0_7_1_1_i_8__1_n_20\,
      S(1) => \ram_reg_0_7_1_1_i_9__1_n_20\,
      S(0) => \ram_reg_0_7_1_1_i_10__1_n_20\
    );
\ram_reg_0_7_1_1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(8),
      I1 => delay_bph_q0(16),
      O => \ram_reg_0_7_1_1_i_3__1_n_20\
    );
\ram_reg_0_7_1_1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(7),
      I1 => delay_bph_q0(15),
      O => \ram_reg_0_7_1_1_i_4__1_n_20\
    );
\ram_reg_0_7_1_1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(6),
      I1 => delay_bph_q0(14),
      O => \ram_reg_0_7_1_1_i_5__1_n_20\
    );
\ram_reg_0_7_1_1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(5),
      I1 => delay_bph_q0(13),
      O => \ram_reg_0_7_1_1_i_6__1_n_20\
    );
\ram_reg_0_7_1_1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(4),
      I1 => delay_bph_q0(12),
      O => \ram_reg_0_7_1_1_i_7__1_n_20\
    );
\ram_reg_0_7_1_1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(3),
      I1 => delay_bph_q0(11),
      O => \ram_reg_0_7_1_1_i_8__1_n_20\
    );
\ram_reg_0_7_1_1_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(2),
      I1 => delay_bph_q0(10),
      O => \ram_reg_0_7_1_1_i_9__1_n_20\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__1_n_20\,
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(20),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_20_20_i_1__1_n_20\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__1_n_20\,
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(21),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_21_21_i_1__1_n_20\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__1_n_20\,
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(30),
      I1 => delay_bph_q0(31),
      O => \ram_reg_0_7_22_22_i_12__1_n_20\
    );
\ram_reg_0_7_22_22_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(29),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_22_22_i_13__1_n_20\
    );
\ram_reg_0_7_22_22_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(28),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_22_22_i_14__1_n_20\
    );
\ram_reg_0_7_22_22_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(27),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_22_22_i_15__1_n_20\
    );
\ram_reg_0_7_22_22_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(26),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_22_22_i_16__1_n_20\
    );
\ram_reg_0_7_22_22_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(25),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_22_22_i_17__1_n_20\
    );
\ram_reg_0_7_22_22_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(24),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_22_22_i_18__1_n_20\
    );
\ram_reg_0_7_22_22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(22),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_22_22_i_1__1_n_20\
    );
\ram_reg_0_7_22_22_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_22_22_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_22_22_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_2__0_n_27\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_22_22_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_22_22_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_22_22_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_22_22_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_22_22_i_3__0_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => delay_bph_q0(29 downto 24),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__1_n_20\,
      S(5) => \ram_reg_0_7_22_22_i_13__1_n_20\,
      S(4) => \ram_reg_0_7_22_22_i_14__1_n_20\,
      S(3) => \ram_reg_0_7_22_22_i_15__1_n_20\,
      S(2) => \ram_reg_0_7_22_22_i_16__1_n_20\,
      S(1) => \ram_reg_0_7_22_22_i_17__1_n_20\,
      S(0) => \ram_reg_0_7_22_22_i_18__1_n_20\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__1_n_20\,
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(23),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_23_23_i_1__1_n_20\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__1_n_20\,
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(24),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_24_24_i_1__1_n_20\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__1_n_20\,
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(25),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_25_25_i_1__1_n_20\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__1_n_20\,
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(26),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_26_26_i_1__1_n_20\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__1_n_20\,
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(27),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_27_27_i_1__1_n_20\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__1_n_20\,
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(28),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_28_28_i_1__1_n_20\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__1_n_20\,
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(29),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_29_29_i_1__1_n_20\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__1_n_20\,
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(2),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_2_2_i_1__1_n_20\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__1_n_20\,
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(30),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_30_30_i_1__1_n_20\
    );
\ram_reg_0_7_30_30_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__0_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_encode_fu_333_delay_bph_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__1_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__1_n_20\,
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(31),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_31_31_i_1__1_n_20\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__1_n_20\,
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(3),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_3_3_i_1__1_n_20\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__1_n_20\,
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(4),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_4_4_i_1__1_n_20\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__1_n_20\,
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(5),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_5_5_i_1__1_n_20\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__1_n_20\,
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_6_6_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_333/grp_upzero_fu_370/wd3_fu_274_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__0_0\(0),
      O => \ram_reg_0_7_6_6_i_10__0_n_20\
    );
\ram_reg_0_7_6_6_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(16),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_6_6_i_11__1_n_20\
    );
\ram_reg_0_7_6_6_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(15),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_6_6_i_12__1_n_20\
    );
\ram_reg_0_7_6_6_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(14),
      I1 => delay_bph_q0(22),
      O => \ram_reg_0_7_6_6_i_13__1_n_20\
    );
\ram_reg_0_7_6_6_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(13),
      I1 => delay_bph_q0(21),
      O => \ram_reg_0_7_6_6_i_14__1_n_20\
    );
\ram_reg_0_7_6_6_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(12),
      I1 => delay_bph_q0(20),
      O => \ram_reg_0_7_6_6_i_15__1_n_20\
    );
\ram_reg_0_7_6_6_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(11),
      I1 => delay_bph_q0(19),
      O => \ram_reg_0_7_6_6_i_16__1_n_20\
    );
\ram_reg_0_7_6_6_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(10),
      I1 => delay_bph_q0(18),
      O => \ram_reg_0_7_6_6_i_17__1_n_20\
    );
\ram_reg_0_7_6_6_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(9),
      I1 => delay_bph_q0(17),
      O => \ram_reg_0_7_6_6_i_18__1_n_20\
    );
\ram_reg_0_7_6_6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(6),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_6_6_i_1__1_n_20\
    );
\ram_reg_0_7_6_6_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__0_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_2__0_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_2__0_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_2__0_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_2__0_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_2__0_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_2__0_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_2__0_n_27\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_333/grp_upzero_fu_370/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_333_delay_bph_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__0_n_20\,
      S(0) => \grp_encode_fu_333/grp_upzero_fu_370/wd3_fu_274_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__0_n_20\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__0_n_20\,
      CO(6) => \ram_reg_0_7_6_6_i_3__0_n_21\,
      CO(5) => \ram_reg_0_7_6_6_i_3__0_n_22\,
      CO(4) => \ram_reg_0_7_6_6_i_3__0_n_23\,
      CO(3) => \ram_reg_0_7_6_6_i_3__0_n_24\,
      CO(2) => \ram_reg_0_7_6_6_i_3__0_n_25\,
      CO(1) => \ram_reg_0_7_6_6_i_3__0_n_26\,
      CO(0) => \ram_reg_0_7_6_6_i_3__0_n_27\,
      DI(7 downto 0) => delay_bph_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__1_n_20\,
      S(6) => \ram_reg_0_7_6_6_i_12__1_n_20\,
      S(5) => \ram_reg_0_7_6_6_i_13__1_n_20\,
      S(4) => \ram_reg_0_7_6_6_i_14__1_n_20\,
      S(3) => \ram_reg_0_7_6_6_i_15__1_n_20\,
      S(2) => \ram_reg_0_7_6_6_i_16__1_n_20\,
      S(1) => \ram_reg_0_7_6_6_i_17__1_n_20\,
      S(0) => \ram_reg_0_7_6_6_i_18__1_n_20\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__1_n_20\,
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(7),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_7_7_i_1__1_n_20\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__1_n_20\,
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(8),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_8_8_i_1__1_n_20\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bph_address0(0),
      A1 => delay_bph_address0(1),
      A2 => delay_bph_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__1_n_20\,
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bph_d0(9),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_9_9_i_1__1_n_20\
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(31),
      O => grp_filtez_fu_318_bpl_q0(31)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(22),
      O => grp_filtez_fu_318_bpl_q0(22)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(21),
      O => grp_filtez_fu_318_bpl_q0(21)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(20),
      O => grp_filtez_fu_318_bpl_q0(20)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(19),
      O => grp_filtez_fu_318_bpl_q0(19)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(18),
      O => grp_filtez_fu_318_bpl_q0(18)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(17),
      O => grp_filtez_fu_318_bpl_q0(17)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(30),
      O => grp_filtez_fu_318_bpl_q0(30)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(29),
      O => grp_filtez_fu_318_bpl_q0(29)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(28),
      O => grp_filtez_fu_318_bpl_q0(28)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(27),
      O => grp_filtez_fu_318_bpl_q0(27)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(26),
      O => grp_filtez_fu_318_bpl_q0(26)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(25),
      O => grp_filtez_fu_318_bpl_q0(25)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(24),
      O => grp_filtez_fu_318_bpl_q0(24)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(23),
      O => grp_filtez_fu_318_bpl_q0(23)
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(16),
      O => grp_filtez_fu_318_bpl_q0(16)
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(15),
      O => grp_filtez_fu_318_bpl_q0(15)
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(14),
      O => grp_filtez_fu_318_bpl_q0(14)
    );
tmp_product_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(13),
      O => grp_filtez_fu_318_bpl_q0(13)
    );
tmp_product_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(12),
      O => grp_filtez_fu_318_bpl_q0(12)
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(11),
      O => grp_filtez_fu_318_bpl_q0(11)
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(10),
      O => grp_filtez_fu_318_bpl_q0(10)
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(9),
      O => grp_filtez_fu_318_bpl_q0(9)
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(8),
      O => grp_filtez_fu_318_bpl_q0(8)
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(7),
      O => grp_filtez_fu_318_bpl_q0(7)
    );
tmp_product_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(6),
      O => grp_filtez_fu_318_bpl_q0(6)
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(5),
      O => grp_filtez_fu_318_bpl_q0(5)
    );
tmp_product_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(4),
      O => grp_filtez_fu_318_bpl_q0(4)
    );
tmp_product_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(3),
      O => grp_filtez_fu_318_bpl_q0(3)
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(2),
      O => grp_filtez_fu_318_bpl_q0(2)
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(1),
      O => grp_filtez_fu_318_bpl_q0(1)
    );
tmp_product_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => delay_bph_q0(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST(0),
      O => grp_filtez_fu_318_bpl_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    delay_bpl_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_7_6_6_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_333/grp_upzero_fu_361/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_333_delay_bpl_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_12__1_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_20 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_21 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_22 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_23 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_24 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_25 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_26 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_20__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_20 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_21 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_30_30_i_2_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_10_n_20 : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__0_n_20\ : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_21 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_22 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_23 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_24 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_25 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_26 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_27 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_20 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_21 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_22 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_23 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_24 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_25 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_26 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_27 : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__0_n_20\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__0_n_20\ : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_7_0_0_i_6 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of ram_reg_0_7_1_1_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of ram_reg_0_7_30_30_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \^q\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \^q\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \^q\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \^q\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \^q\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \^q\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \^q\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \^q\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \^q\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \^q\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \^q\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \^q\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \^q\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \^q\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \^q\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \^q\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \^q\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(27),
      Q => \^q\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(28),
      Q => \^q\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(29),
      Q => \^q\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(30),
      Q => \^q\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(31),
      Q => \^q\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \^q\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \^q\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \^q\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \^q\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \^q\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \^q\(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__1_n_20\,
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(0)
    );
\ram_reg_0_7_0_0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(8),
      O => \ram_reg_0_7_0_0_i_12__1_n_20\
    );
ram_reg_0_7_0_0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(7)
    );
ram_reg_0_7_0_0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(6)
    );
ram_reg_0_7_0_0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(5)
    );
ram_reg_0_7_0_0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(4)
    );
ram_reg_0_7_0_0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(3)
    );
ram_reg_0_7_0_0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(2)
    );
ram_reg_0_7_0_0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(1)
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(0),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_0_0_i_1__1_n_20\
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(0),
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_6_n_20,
      CO(6) => ram_reg_0_7_0_0_i_6_n_21,
      CO(5) => ram_reg_0_7_0_0_i_6_n_22,
      CO(4) => ram_reg_0_7_0_0_i_6_n_23,
      CO(3) => ram_reg_0_7_0_0_i_6_n_24,
      CO(2) => ram_reg_0_7_0_0_i_6_n_25,
      CO(1) => ram_reg_0_7_0_0_i_6_n_26,
      CO(0) => ram_reg_0_7_0_0_i_6_n_27,
      DI(7) => \^q\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_333_delay_bpl_d0(0),
      O(6 downto 0) => NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_12__1_n_20\,
      S(6 downto 0) => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(7 downto 1)
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__0_n_20\,
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(10),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_10_10_i_1__0_n_20\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__0_n_20\,
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(11),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_11_11_i_1__0_n_20\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__0_n_20\,
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(12),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_12_12_i_1__0_n_20\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__0_n_20\,
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(13),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_13_13_i_1__0_n_20\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__0_n_20\,
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(31)
    );
\ram_reg_0_7_14_14_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(24),
      O => \ram_reg_0_7_14_14_i_13__0_n_20\
    );
\ram_reg_0_7_14_14_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^q\(23),
      O => \ram_reg_0_7_14_14_i_14__0_n_20\
    );
\ram_reg_0_7_14_14_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(30),
      O => \ram_reg_0_7_14_14_i_15__0_n_20\
    );
\ram_reg_0_7_14_14_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(29),
      O => \ram_reg_0_7_14_14_i_16__0_n_20\
    );
\ram_reg_0_7_14_14_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(28),
      O => \ram_reg_0_7_14_14_i_17__0_n_20\
    );
\ram_reg_0_7_14_14_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(27),
      O => \ram_reg_0_7_14_14_i_18__0_n_20\
    );
\ram_reg_0_7_14_14_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(26),
      O => \ram_reg_0_7_14_14_i_19__0_n_20\
    );
\ram_reg_0_7_14_14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(14),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_14_14_i_1__0_n_20\
    );
ram_reg_0_7_14_14_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_2_n_20,
      CO(6) => ram_reg_0_7_14_14_i_2_n_21,
      CO(5) => ram_reg_0_7_14_14_i_2_n_22,
      CO(4) => ram_reg_0_7_14_14_i_2_n_23,
      CO(3) => ram_reg_0_7_14_14_i_2_n_24,
      CO(2) => ram_reg_0_7_14_14_i_2_n_25,
      CO(1) => ram_reg_0_7_14_14_i_2_n_26,
      CO(0) => ram_reg_0_7_14_14_i_2_n_27,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__0_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(25),
      O => \ram_reg_0_7_14_14_i_20__0_n_20\
    );
ram_reg_0_7_14_14_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_3_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_3_n_20,
      CO(6) => ram_reg_0_7_14_14_i_3_n_21,
      CO(5) => ram_reg_0_7_14_14_i_3_n_22,
      CO(4) => ram_reg_0_7_14_14_i_3_n_23,
      CO(3) => ram_reg_0_7_14_14_i_3_n_24,
      CO(2) => ram_reg_0_7_14_14_i_3_n_25,
      CO(1) => ram_reg_0_7_14_14_i_3_n_26,
      CO(0) => ram_reg_0_7_14_14_i_3_n_27,
      DI(7) => \^q\(31),
      DI(6) => \grp_encode_fu_333/grp_upzero_fu_361/sub_ln549_fu_268_p20\(31),
      DI(5 downto 0) => \^q\(22 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_13__0_n_20\,
      S(6) => \ram_reg_0_7_14_14_i_14__0_n_20\,
      S(5) => \ram_reg_0_7_14_14_i_15__0_n_20\,
      S(4) => \ram_reg_0_7_14_14_i_16__0_n_20\,
      S(3) => \ram_reg_0_7_14_14_i_17__0_n_20\,
      S(2) => \ram_reg_0_7_14_14_i_18__0_n_20\,
      S(1) => \ram_reg_0_7_14_14_i_19__0_n_20\,
      S(0) => \ram_reg_0_7_14_14_i_20__0_n_20\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__0_n_20\,
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(15),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_15_15_i_1__0_n_20\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__0_n_20\,
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(16),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_16_16_i_1__0_n_20\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__0_n_20\,
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(17),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_17_17_i_1__0_n_20\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__0_n_20\,
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(18),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_18_18_i_1__0_n_20\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__0_n_20\,
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(19),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_19_19_i_1__0_n_20\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__0_n_20\,
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(9),
      O => \ram_reg_0_7_1_1_i_10__0_n_20\
    );
\ram_reg_0_7_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(1),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_1_1_i_1__0_n_20\
    );
ram_reg_0_7_1_1_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_6_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_1_1_i_2_n_20,
      CO(6) => ram_reg_0_7_1_1_i_2_n_21,
      CO(5) => ram_reg_0_7_1_1_i_2_n_22,
      CO(4) => ram_reg_0_7_1_1_i_2_n_23,
      CO(3) => ram_reg_0_7_1_1_i_2_n_24,
      CO(2) => ram_reg_0_7_1_1_i_2_n_25,
      CO(1) => ram_reg_0_7_1_1_i_2_n_26,
      CO(0) => ram_reg_0_7_1_1_i_2_n_27,
      DI(7 downto 0) => \^q\(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_333/grp_upzero_fu_361/wd3_fu_274_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_333_delay_bpl_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__0_n_20\,
      S(6) => \ram_reg_0_7_1_1_i_4__0_n_20\,
      S(5) => \ram_reg_0_7_1_1_i_5__0_n_20\,
      S(4) => \ram_reg_0_7_1_1_i_6__0_n_20\,
      S(3) => \ram_reg_0_7_1_1_i_7__0_n_20\,
      S(2) => \ram_reg_0_7_1_1_i_8__0_n_20\,
      S(1) => \ram_reg_0_7_1_1_i_9__0_n_20\,
      S(0) => \ram_reg_0_7_1_1_i_10__0_n_20\
    );
\ram_reg_0_7_1_1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(16),
      O => \ram_reg_0_7_1_1_i_3__0_n_20\
    );
\ram_reg_0_7_1_1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(15),
      O => \ram_reg_0_7_1_1_i_4__0_n_20\
    );
\ram_reg_0_7_1_1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(14),
      O => \ram_reg_0_7_1_1_i_5__0_n_20\
    );
\ram_reg_0_7_1_1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(13),
      O => \ram_reg_0_7_1_1_i_6__0_n_20\
    );
\ram_reg_0_7_1_1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(12),
      O => \ram_reg_0_7_1_1_i_7__0_n_20\
    );
\ram_reg_0_7_1_1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(11),
      O => \ram_reg_0_7_1_1_i_8__0_n_20\
    );
\ram_reg_0_7_1_1_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(10),
      O => \ram_reg_0_7_1_1_i_9__0_n_20\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__0_n_20\,
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(20),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_20_20_i_1__0_n_20\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__0_n_20\,
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(21),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_21_21_i_1__0_n_20\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__0_n_20\,
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(31),
      O => \ram_reg_0_7_22_22_i_12__0_n_20\
    );
\ram_reg_0_7_22_22_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(30),
      O => \ram_reg_0_7_22_22_i_13__0_n_20\
    );
\ram_reg_0_7_22_22_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      O => \ram_reg_0_7_22_22_i_14__0_n_20\
    );
\ram_reg_0_7_22_22_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(28),
      O => \ram_reg_0_7_22_22_i_15__0_n_20\
    );
\ram_reg_0_7_22_22_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      O => \ram_reg_0_7_22_22_i_16__0_n_20\
    );
\ram_reg_0_7_22_22_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(26),
      O => \ram_reg_0_7_22_22_i_17__0_n_20\
    );
\ram_reg_0_7_22_22_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(25),
      O => \ram_reg_0_7_22_22_i_18__0_n_20\
    );
\ram_reg_0_7_22_22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(22),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_22_22_i_1__0_n_20\
    );
ram_reg_0_7_22_22_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_22_22_i_2_n_20,
      CO(6) => ram_reg_0_7_22_22_i_2_n_21,
      CO(5) => ram_reg_0_7_22_22_i_2_n_22,
      CO(4) => ram_reg_0_7_22_22_i_2_n_23,
      CO(3) => ram_reg_0_7_22_22_i_2_n_24,
      CO(2) => ram_reg_0_7_22_22_i_2_n_25,
      CO(1) => ram_reg_0_7_22_22_i_2_n_26,
      CO(0) => ram_reg_0_7_22_22_i_2_n_27,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__0_0\(7 downto 0)
    );
ram_reg_0_7_22_22_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_3_n_20,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED(7 downto 6),
      CO(5) => ram_reg_0_7_22_22_i_3_n_22,
      CO(4) => ram_reg_0_7_22_22_i_3_n_23,
      CO(3) => ram_reg_0_7_22_22_i_3_n_24,
      CO(2) => ram_reg_0_7_22_22_i_3_n_25,
      CO(1) => ram_reg_0_7_22_22_i_3_n_26,
      CO(0) => ram_reg_0_7_22_22_i_3_n_27,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \^q\(29 downto 24),
      O(7) => NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__0_n_20\,
      S(5) => \ram_reg_0_7_22_22_i_13__0_n_20\,
      S(4) => \ram_reg_0_7_22_22_i_14__0_n_20\,
      S(3) => \ram_reg_0_7_22_22_i_15__0_n_20\,
      S(2) => \ram_reg_0_7_22_22_i_16__0_n_20\,
      S(1) => \ram_reg_0_7_22_22_i_17__0_n_20\,
      S(0) => \ram_reg_0_7_22_22_i_18__0_n_20\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__0_n_20\,
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(23),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_23_23_i_1__0_n_20\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__0_n_20\,
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(24),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_24_24_i_1__0_n_20\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__0_n_20\,
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(25),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_25_25_i_1__0_n_20\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__0_n_20\,
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(26),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_26_26_i_1__0_n_20\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__0_n_20\,
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(27),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_27_27_i_1__0_n_20\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__0_n_20\,
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(28),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_28_28_i_1__0_n_20\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__0_n_20\,
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(29),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_29_29_i_1__0_n_20\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__0_n_20\,
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(2),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_2_2_i_1__0_n_20\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__0_n_20\,
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(30),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_30_30_i_1__0_n_20\
    );
ram_reg_0_7_30_30_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_22_22_i_2_n_20,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => ram_reg_0_7_30_30_i_2_n_27,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => grp_encode_fu_333_delay_bpl_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__0_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__0_n_20\,
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(31),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_31_31_i_1__0_n_20\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__0_n_20\,
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(3),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_3_3_i_1__0_n_20\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__0_n_20\,
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(4),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_4_4_i_1__0_n_20\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__0_n_20\,
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(5),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_5_5_i_1__0_n_20\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__0_n_20\,
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_333/grp_upzero_fu_361/wd3_fu_274_p4\(7),
      I1 => ram_reg_0_7_6_6_i_2_0(0),
      O => ram_reg_0_7_6_6_i_10_n_20
    );
\ram_reg_0_7_6_6_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(24),
      O => \ram_reg_0_7_6_6_i_11__0_n_20\
    );
\ram_reg_0_7_6_6_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(23),
      O => \ram_reg_0_7_6_6_i_12__0_n_20\
    );
\ram_reg_0_7_6_6_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(22),
      O => \ram_reg_0_7_6_6_i_13__0_n_20\
    );
\ram_reg_0_7_6_6_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(21),
      O => \ram_reg_0_7_6_6_i_14__0_n_20\
    );
\ram_reg_0_7_6_6_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(20),
      O => \ram_reg_0_7_6_6_i_15__0_n_20\
    );
\ram_reg_0_7_6_6_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(19),
      O => \ram_reg_0_7_6_6_i_16__0_n_20\
    );
\ram_reg_0_7_6_6_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(18),
      O => \ram_reg_0_7_6_6_i_17__0_n_20\
    );
\ram_reg_0_7_6_6_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(17),
      O => \ram_reg_0_7_6_6_i_18__0_n_20\
    );
\ram_reg_0_7_6_6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(6),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_6_6_i_1__0_n_20\
    );
ram_reg_0_7_6_6_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_2_n_20,
      CO(6) => ram_reg_0_7_6_6_i_2_n_21,
      CO(5) => ram_reg_0_7_6_6_i_2_n_22,
      CO(4) => ram_reg_0_7_6_6_i_2_n_23,
      CO(3) => ram_reg_0_7_6_6_i_2_n_24,
      CO(2) => ram_reg_0_7_6_6_i_2_n_25,
      CO(1) => ram_reg_0_7_6_6_i_2_n_26,
      CO(0) => ram_reg_0_7_6_6_i_2_n_27,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_333/grp_upzero_fu_361/wd3_fu_274_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_333_delay_bpl_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => ram_reg_0_7_6_6_i_10_n_20,
      S(0) => \grp_encode_fu_333/grp_upzero_fu_361/wd3_fu_274_p4\(6)
    );
ram_reg_0_7_6_6_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_1_1_i_2_n_20,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_3_n_20,
      CO(6) => ram_reg_0_7_6_6_i_3_n_21,
      CO(5) => ram_reg_0_7_6_6_i_3_n_22,
      CO(4) => ram_reg_0_7_6_6_i_3_n_23,
      CO(3) => ram_reg_0_7_6_6_i_3_n_24,
      CO(2) => ram_reg_0_7_6_6_i_3_n_25,
      CO(1) => ram_reg_0_7_6_6_i_3_n_26,
      CO(0) => ram_reg_0_7_6_6_i_3_n_27,
      DI(7 downto 0) => \^q\(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__0_n_20\,
      S(6) => \ram_reg_0_7_6_6_i_12__0_n_20\,
      S(5) => \ram_reg_0_7_6_6_i_13__0_n_20\,
      S(4) => \ram_reg_0_7_6_6_i_14__0_n_20\,
      S(3) => \ram_reg_0_7_6_6_i_15__0_n_20\,
      S(2) => \ram_reg_0_7_6_6_i_16__0_n_20\,
      S(1) => \ram_reg_0_7_6_6_i_17__0_n_20\,
      S(0) => \ram_reg_0_7_6_6_i_18__0_n_20\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__0_n_20\,
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(7),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_7_7_i_1__0_n_20\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__0_n_20\,
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(8),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_8_8_i_1__0_n_20\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => delay_bpl_address0(0),
      A1 => delay_bpl_address0(1),
      A2 => delay_bpl_address0(2),
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__0_n_20\,
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_bpl_d0(9),
      I1 => \q0_reg[0]_0\,
      O => \ram_reg_0_7_9_9_i_1__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    dec_del_dhx_ce1 : in STD_LOGIC;
    dec_del_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => DOUTADOUT(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dhx_ce1,
      ENBWREN => dec_del_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    dec_del_dltx_ce1 : in STD_LOGIC;
    dec_del_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dlti_load_4_reg_396_reg[15]\ : in STD_LOGIC;
    DOUTADOUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2 is
  signal dec_del_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dlti_load_2_reg_379[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[13]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dlti_load_4_reg_396[9]_i_1\ : label is "soft_lutpair35";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of \tmp_product_i_10__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_product_i_11__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_product_i_12__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_product_i_13__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_product_i_14__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_product_i_15__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_product_i_16__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_product_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_product_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_product_i_3__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_product_i_4__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_product_i_5__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_product_i_6__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_product_i_7__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_product_i_8__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_product_i_9__0\ : label is "soft_lutpair24";
begin
\dlti_load_2_reg_379[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(0),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(0),
      O => ram_reg_bram_0_0(0)
    );
\dlti_load_2_reg_379[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(10),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(10),
      O => ram_reg_bram_0_0(10)
    );
\dlti_load_2_reg_379[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(11),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(11),
      O => ram_reg_bram_0_0(11)
    );
\dlti_load_2_reg_379[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(12),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(12),
      O => ram_reg_bram_0_0(12)
    );
\dlti_load_2_reg_379[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(13),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(13),
      O => ram_reg_bram_0_0(13)
    );
\dlti_load_2_reg_379[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(14),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(14),
      O => ram_reg_bram_0_0(14)
    );
\dlti_load_2_reg_379[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(15),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(15),
      O => ram_reg_bram_0_0(15)
    );
\dlti_load_2_reg_379[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(1),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(1),
      O => ram_reg_bram_0_0(1)
    );
\dlti_load_2_reg_379[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(2),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(2),
      O => ram_reg_bram_0_0(2)
    );
\dlti_load_2_reg_379[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(3),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(3),
      O => ram_reg_bram_0_0(3)
    );
\dlti_load_2_reg_379[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(4),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(4),
      O => ram_reg_bram_0_0(4)
    );
\dlti_load_2_reg_379[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(5),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(5),
      O => ram_reg_bram_0_0(5)
    );
\dlti_load_2_reg_379[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(6),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(6),
      O => ram_reg_bram_0_0(6)
    );
\dlti_load_2_reg_379[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(7),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(7),
      O => ram_reg_bram_0_0(7)
    );
\dlti_load_2_reg_379[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(8),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(8),
      O => ram_reg_bram_0_0(8)
    );
\dlti_load_2_reg_379[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(9),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTBDOUT(9),
      O => ram_reg_bram_0_0(9)
    );
\dlti_load_4_reg_396[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(0),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(0),
      O => ram_reg_bram_0_1(0)
    );
\dlti_load_4_reg_396[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(10),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(10),
      O => ram_reg_bram_0_1(10)
    );
\dlti_load_4_reg_396[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(11),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(11),
      O => ram_reg_bram_0_1(11)
    );
\dlti_load_4_reg_396[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(12),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(12),
      O => ram_reg_bram_0_1(12)
    );
\dlti_load_4_reg_396[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(13),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(13),
      O => ram_reg_bram_0_1(13)
    );
\dlti_load_4_reg_396[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(14),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(14),
      O => ram_reg_bram_0_1(14)
    );
\dlti_load_4_reg_396[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(15),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(15),
      O => ram_reg_bram_0_1(15)
    );
\dlti_load_4_reg_396[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(1),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(1),
      O => ram_reg_bram_0_1(1)
    );
\dlti_load_4_reg_396[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(2),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(2),
      O => ram_reg_bram_0_1(2)
    );
\dlti_load_4_reg_396[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(3),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(3),
      O => ram_reg_bram_0_1(3)
    );
\dlti_load_4_reg_396[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(4),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(4),
      O => ram_reg_bram_0_1(4)
    );
\dlti_load_4_reg_396[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(5),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(5),
      O => ram_reg_bram_0_1(5)
    );
\dlti_load_4_reg_396[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(6),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(6),
      O => ram_reg_bram_0_1(6)
    );
\dlti_load_4_reg_396[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(7),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(7),
      O => ram_reg_bram_0_1(7)
    );
\dlti_load_4_reg_396[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(8),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(8),
      O => ram_reg_bram_0_1(8)
    );
\dlti_load_4_reg_396[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q1(9),
      I1 => \dlti_load_4_reg_396_reg[15]\,
      I2 => DOUTADOUT(9),
      O => ram_reg_bram_0_1(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => dec_del_dltx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dltx_q0(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dltx_ce1,
      ENBWREN => dec_del_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(0),
      I1 => DOUTBDOUT(0),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(0),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(0),
      O => D(0)
    );
\reg_180[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(10),
      I1 => DOUTBDOUT(10),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(10),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(10),
      O => D(10)
    );
\reg_180[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(11),
      I1 => DOUTBDOUT(11),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(11),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(11),
      O => D(11)
    );
\reg_180[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(12),
      I1 => DOUTBDOUT(12),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(12),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(12),
      O => D(12)
    );
\reg_180[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(13),
      I1 => DOUTBDOUT(13),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(13),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(13),
      O => D(13)
    );
\reg_180[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(14),
      I1 => DOUTBDOUT(14),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(14),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(14),
      O => D(14)
    );
\reg_180[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(15),
      I1 => DOUTBDOUT(15),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(15),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(15),
      O => D(15)
    );
\reg_180[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(1),
      I1 => DOUTBDOUT(1),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(1),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(1),
      O => D(1)
    );
\reg_180[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(2),
      I1 => DOUTBDOUT(2),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(2),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(2),
      O => D(2)
    );
\reg_180[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(3),
      I1 => DOUTBDOUT(3),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(3),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(3),
      O => D(3)
    );
\reg_180[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(4),
      I1 => DOUTBDOUT(4),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(4),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(4),
      O => D(4)
    );
\reg_180[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(5),
      I1 => DOUTBDOUT(5),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(5),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(5),
      O => D(5)
    );
\reg_180[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(6),
      I1 => DOUTBDOUT(6),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(6),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(6),
      O => D(6)
    );
\reg_180[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(7),
      I1 => DOUTBDOUT(7),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(7),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(7),
      O => D(7)
    );
\reg_180[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(8),
      I1 => DOUTBDOUT(8),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(8),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(8),
      O => D(8)
    );
\reg_180[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dec_del_dltx_q0(9),
      I1 => DOUTBDOUT(9),
      I2 => Q(0),
      I3 => dec_del_dltx_q1(9),
      I4 => \dlti_load_4_reg_396_reg[15]\,
      I5 => DOUTADOUT(9),
      O => D(9)
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(6),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(6),
      O => A(6)
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(5),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(5),
      O => A(5)
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(4),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(4),
      O => A(4)
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(3),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(3),
      O => A(3)
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(2),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(2),
      O => A(2)
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(1),
      O => A(1)
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(0),
      O => A(0)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(15),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(15),
      O => A(15)
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(14),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(14),
      O => A(14)
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(13),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(13),
      O => A(13)
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(12),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(12),
      O => A(12)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(11),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(11),
      O => A(11)
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(10),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(10),
      O => A(10)
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(9),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(9),
      O => A(9)
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(8),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(8),
      O => A(8)
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dec_del_dltx_q0(7),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DOUTBDOUT(7),
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dhx_ce1 : in STD_LOGIC;
    delay_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_180[0]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_180[10]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_180[11]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \reg_180[12]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reg_180[13]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \reg_180[14]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \reg_180[15]_i_2__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \reg_180[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \reg_180[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_180[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \reg_180[4]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \reg_180[5]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \reg_180[6]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \reg_180[7]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_180[8]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \reg_180[9]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of tmp_product_i_10 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of tmp_product_i_11 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of tmp_product_i_12 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of tmp_product_i_13 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of tmp_product_i_14 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of tmp_product_i_15 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of tmp_product_i_16 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of tmp_product_i_4 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of tmp_product_i_5 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of tmp_product_i_6 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of tmp_product_i_7 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of tmp_product_i_8 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of tmp_product_i_9 : label is "soft_lutpair64";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  D(15 downto 0) <= \^d\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dhx_ce1,
      ENBWREN => delay_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(0),
      I1 => Q(0),
      I2 => \^d\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_180[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(10),
      I1 => Q(0),
      I2 => \^d\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_180[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(11),
      I1 => Q(0),
      I2 => \^d\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_180[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(12),
      I1 => Q(0),
      I2 => \^d\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_180[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(13),
      I1 => Q(0),
      I2 => \^d\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_180[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(14),
      I1 => Q(0),
      I2 => \^d\(14),
      O => ram_reg_bram_0_0(14)
    );
\reg_180[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(15),
      I1 => Q(0),
      I2 => \^d\(15),
      O => ram_reg_bram_0_0(15)
    );
\reg_180[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(1),
      I1 => Q(0),
      I2 => \^d\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_180[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(2),
      I1 => Q(0),
      I2 => \^d\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_180[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(3),
      I1 => Q(0),
      I2 => \^d\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_180[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(4),
      I1 => Q(0),
      I2 => \^d\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_180[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(5),
      I1 => Q(0),
      I2 => \^d\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_180[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(6),
      I1 => Q(0),
      I2 => \^d\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_180[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(7),
      I1 => Q(0),
      I2 => \^d\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_180[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(8),
      I1 => Q(0),
      I2 => \^d\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_180[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(9),
      I1 => Q(0),
      I2 => \^d\(9),
      O => ram_reg_bram_0_0(9)
    );
tmp_product_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(15),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => ram_reg_bram_0_1(15)
    );
tmp_product_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(6),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => ram_reg_bram_0_1(6)
    );
tmp_product_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(5),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => ram_reg_bram_0_1(5)
    );
tmp_product_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(4),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => ram_reg_bram_0_1(4)
    );
tmp_product_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(3),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => ram_reg_bram_0_1(3)
    );
tmp_product_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(2),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => ram_reg_bram_0_1(2)
    );
tmp_product_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => ram_reg_bram_0_1(1)
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => ram_reg_bram_0_1(0)
    );
tmp_product_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(14),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => ram_reg_bram_0_1(14)
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(13),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => ram_reg_bram_0_1(13)
    );
tmp_product_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(12),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => ram_reg_bram_0_1(12)
    );
tmp_product_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(11),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => ram_reg_bram_0_1(11)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(10),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => ram_reg_bram_0_1(10)
    );
tmp_product_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(9),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => ram_reg_bram_0_1(9)
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(8),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => ram_reg_bram_0_1(8)
    );
tmp_product_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^a\(7),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => ram_reg_bram_0_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dltx_ce1 : in STD_LOGIC;
    delay_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_180[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \reg_180[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_180[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \reg_180[12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_180[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_180[14]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_180[15]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \reg_180[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \reg_180[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \reg_180[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \reg_180[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \reg_180[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reg_180[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \reg_180[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \reg_180[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \reg_180[9]_i_1\ : label is "soft_lutpair77";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  ram_reg_bram_0_0(15 downto 0) <= \^ram_reg_bram_0_0\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^ram_reg_bram_0_0\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dltx_ce1,
      ENBWREN => delay_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => Q(0),
      I2 => \^d\(0),
      O => ram_reg_bram_0_1(0)
    );
\reg_180[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(10),
      I1 => Q(0),
      I2 => \^d\(10),
      O => ram_reg_bram_0_1(10)
    );
\reg_180[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(11),
      I1 => Q(0),
      I2 => \^d\(11),
      O => ram_reg_bram_0_1(11)
    );
\reg_180[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(12),
      I1 => Q(0),
      I2 => \^d\(12),
      O => ram_reg_bram_0_1(12)
    );
\reg_180[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(13),
      I1 => Q(0),
      I2 => \^d\(13),
      O => ram_reg_bram_0_1(13)
    );
\reg_180[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(14),
      I1 => Q(0),
      I2 => \^d\(14),
      O => ram_reg_bram_0_1(14)
    );
\reg_180[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(15),
      I1 => Q(0),
      I2 => \^d\(15),
      O => ram_reg_bram_0_1(15)
    );
\reg_180[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => Q(0),
      I2 => \^d\(1),
      O => ram_reg_bram_0_1(1)
    );
\reg_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => Q(0),
      I2 => \^d\(2),
      O => ram_reg_bram_0_1(2)
    );
\reg_180[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => Q(0),
      I2 => \^d\(3),
      O => ram_reg_bram_0_1(3)
    );
\reg_180[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => Q(0),
      I2 => \^d\(4),
      O => ram_reg_bram_0_1(4)
    );
\reg_180[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => Q(0),
      I2 => \^d\(5),
      O => ram_reg_bram_0_1(5)
    );
\reg_180[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => Q(0),
      I2 => \^d\(6),
      O => ram_reg_bram_0_1(6)
    );
\reg_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => Q(0),
      I2 => \^d\(7),
      O => ram_reg_bram_0_1(7)
    );
\reg_180[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => Q(0),
      I2 => \^d\(8),
      O => ram_reg_bram_0_1(8)
    );
\reg_180[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => Q(0),
      I2 => \^d\(9),
      O => ram_reg_bram_0_1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl_wl_code_table_ROM_AUTO_1R is
  port (
    \ap_return_preg_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_decode_fu_399_grp_logscl_fu_657_p_start : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    grp_encode_fu_333_grp_logscl_fu_657_p_start : in STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sext_ln512_fu_118_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[12]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl_wl_code_table_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl_wl_code_table_ROM_AUTO_1R is
  signal q0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal sext_ln513_fu_132_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tmp_3_reg_1403[10]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[10]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[11]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[8]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[8]_i_2_n_27\ : STD_LOGIC;
  signal wl_code_table_ce0 : STD_LOGIC;
  signal \NLW_tmp_3_reg_1403_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_tmp_3_reg_1403_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_3_reg_1403[10]_i_3\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \tmp_3_reg_1403[11]_i_1\ : label is "soft_lutpair518";
begin
\ap_return_preg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(0),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(0),
      O => \ap_return_preg_reg[14]\(0)
    );
\ap_return_preg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(1),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(1),
      O => \ap_return_preg_reg[14]\(1)
    );
\ap_return_preg[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(2),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(2),
      O => \ap_return_preg_reg[14]\(2)
    );
\ap_return_preg[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(3),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(3),
      O => \ap_return_preg_reg[14]\(3)
    );
\ap_return_preg[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(4),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(4),
      O => \ap_return_preg_reg[14]\(4)
    );
\ap_return_preg[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(5),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(5),
      O => \ap_return_preg_reg[14]\(5)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => Q(0),
      I1 => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      I2 => \q0_reg[1]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      O => wl_code_table_ce0
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(8),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(9),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(10),
      Q => q0(12),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(0),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(1),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(2),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(3),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(4),
      Q => q0(5),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(5),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(6),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wl_code_table_ce0,
      D => \q0_reg[12]_0\(7),
      Q => q0(9),
      R => '0'
    );
\tmp_3_reg_1403[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(10),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(10),
      O => \ap_return_preg_reg[14]\(10)
    );
\tmp_3_reg_1403[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040444"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(15),
      I1 => \tmp_3_reg_1403[10]_i_3_n_20\,
      I2 => sext_ln513_fu_132_p1(14),
      I3 => sext_ln513_fu_132_p1(13),
      I4 => sext_ln513_fu_132_p1(12),
      I5 => sext_ln513_fu_132_p1(11),
      O => \tmp_3_reg_1403[10]_i_2_n_20\
    );
\tmp_3_reg_1403[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I1 => Q(1),
      O => \tmp_3_reg_1403[10]_i_3_n_20\
    );
\tmp_3_reg_1403[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(11),
      I1 => sext_ln513_fu_132_p1(15),
      I2 => Q(1),
      I3 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I4 => \tmp_3_reg_1403[11]_i_2_n_20\,
      O => \ap_return_preg_reg[14]\(11)
    );
\tmp_3_reg_1403[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACA0A0A0A0A0A"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I2 => Q(1),
      I3 => sext_ln513_fu_132_p1(13),
      I4 => sext_ln513_fu_132_p1(12),
      I5 => sext_ln513_fu_132_p1(14),
      O => \tmp_3_reg_1403[11]_i_2_n_20\
    );
\tmp_3_reg_1403[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I1 => sext_ln513_fu_132_p1(15),
      I2 => sext_ln513_fu_132_p1(12),
      I3 => sext_ln513_fu_132_p1(14),
      I4 => Q(1),
      I5 => \ap_return_preg_reg[14]_0\(12),
      O => \ap_return_preg_reg[14]\(12)
    );
\tmp_3_reg_1403[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I1 => sext_ln513_fu_132_p1(15),
      I2 => sext_ln513_fu_132_p1(13),
      I3 => sext_ln513_fu_132_p1(14),
      I4 => Q(1),
      I5 => \ap_return_preg_reg[14]_0\(13),
      O => \ap_return_preg_reg[14]\(13)
    );
\tmp_3_reg_1403[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC00AAAA"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(14),
      I1 => sext_ln513_fu_132_p1(15),
      I2 => sext_ln513_fu_132_p1(14),
      I3 => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      I4 => Q(1),
      O => \ap_return_preg_reg[14]\(14)
    );
\tmp_3_reg_1403[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(10),
      I1 => sext_ln512_fu_118_p1(10),
      O => \tmp_3_reg_1403[14]_i_10_n_20\
    );
\tmp_3_reg_1403[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(9),
      I1 => sext_ln512_fu_118_p1(9),
      O => \tmp_3_reg_1403[14]_i_11_n_20\
    );
\tmp_3_reg_1403[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(12),
      I1 => q0(12),
      O => \tmp_3_reg_1403[14]_i_8_n_20\
    );
\tmp_3_reg_1403[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(11),
      I1 => sext_ln512_fu_118_p1(11),
      O => \tmp_3_reg_1403[14]_i_9_n_20\
    );
\tmp_3_reg_1403[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(6),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(6),
      O => \ap_return_preg_reg[14]\(6)
    );
\tmp_3_reg_1403[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(7),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(7),
      O => \ap_return_preg_reg[14]\(7)
    );
\tmp_3_reg_1403[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(8),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(8),
      O => \ap_return_preg_reg[14]\(8)
    );
\tmp_3_reg_1403[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(1),
      I1 => sext_ln512_fu_118_p1(1),
      O => \tmp_3_reg_1403[8]_i_10_n_20\
    );
\tmp_3_reg_1403[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(8),
      I1 => sext_ln512_fu_118_p1(8),
      O => \tmp_3_reg_1403[8]_i_3_n_20\
    );
\tmp_3_reg_1403[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => sext_ln512_fu_118_p1(7),
      O => \tmp_3_reg_1403[8]_i_4_n_20\
    );
\tmp_3_reg_1403[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(8),
      I1 => sext_ln512_fu_118_p1(6),
      O => \tmp_3_reg_1403[8]_i_5_n_20\
    );
\tmp_3_reg_1403[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(5),
      I1 => sext_ln512_fu_118_p1(5),
      O => \tmp_3_reg_1403[8]_i_6_n_20\
    );
\tmp_3_reg_1403[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(4),
      I1 => sext_ln512_fu_118_p1(4),
      O => \tmp_3_reg_1403[8]_i_7_n_20\
    );
\tmp_3_reg_1403[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(3),
      I1 => sext_ln512_fu_118_p1(3),
      O => \tmp_3_reg_1403[8]_i_8_n_20\
    );
\tmp_3_reg_1403[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(2),
      I1 => sext_ln512_fu_118_p1(2),
      O => \tmp_3_reg_1403[8]_i_9_n_20\
    );
\tmp_3_reg_1403[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => sext_ln513_fu_132_p1(9),
      I1 => \tmp_3_reg_1403[10]_i_2_n_20\,
      I2 => Q(1),
      I3 => \ap_return_preg_reg[14]_0\(9),
      O => \ap_return_preg_reg[14]\(9)
    );
\tmp_3_reg_1403_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_1403_reg[8]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_1403_reg[14]_i_2_n_20\,
      CO(6) => \NLW_tmp_3_reg_1403_reg[14]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \tmp_3_reg_1403_reg[14]_i_2_n_22\,
      CO(4) => \tmp_3_reg_1403_reg[14]_i_2_n_23\,
      CO(3) => \tmp_3_reg_1403_reg[14]_i_2_n_24\,
      CO(2) => \tmp_3_reg_1403_reg[14]_i_2_n_25\,
      CO(1) => \tmp_3_reg_1403_reg[14]_i_2_n_26\,
      CO(0) => \tmp_3_reg_1403_reg[14]_i_2_n_27\,
      DI(7) => '0',
      DI(6 downto 4) => sext_ln512_fu_118_p1(14 downto 12),
      DI(3) => DI(0),
      DI(2 downto 0) => q0(11 downto 9),
      O(7) => \NLW_tmp_3_reg_1403_reg[14]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln513_fu_132_p1(15 downto 9),
      S(7) => '1',
      S(6 downto 4) => S(2 downto 0),
      S(3) => \tmp_3_reg_1403[14]_i_8_n_20\,
      S(2) => \tmp_3_reg_1403[14]_i_9_n_20\,
      S(1) => \tmp_3_reg_1403[14]_i_10_n_20\,
      S(0) => \tmp_3_reg_1403[14]_i_11_n_20\
    );
\tmp_3_reg_1403_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_1403_reg[8]_i_2_n_20\,
      CO(6) => \tmp_3_reg_1403_reg[8]_i_2_n_21\,
      CO(5) => \tmp_3_reg_1403_reg[8]_i_2_n_22\,
      CO(4) => \tmp_3_reg_1403_reg[8]_i_2_n_23\,
      CO(3) => \tmp_3_reg_1403_reg[8]_i_2_n_24\,
      CO(2) => \tmp_3_reg_1403_reg[8]_i_2_n_25\,
      CO(1) => \tmp_3_reg_1403_reg[8]_i_2_n_26\,
      CO(0) => \tmp_3_reg_1403_reg[8]_i_2_n_27\,
      DI(7 downto 6) => q0(8 downto 7),
      DI(5) => q0(8),
      DI(4 downto 0) => q0(5 downto 1),
      O(7 downto 0) => sext_ln513_fu_132_p1(8 downto 1),
      S(7) => \tmp_3_reg_1403[8]_i_3_n_20\,
      S(6) => \tmp_3_reg_1403[8]_i_4_n_20\,
      S(5) => \tmp_3_reg_1403[8]_i_5_n_20\,
      S(4) => \tmp_3_reg_1403[8]_i_6_n_20\,
      S(3) => \tmp_3_reg_1403[8]_i_7_n_20\,
      S(2) => \tmp_3_reg_1403[8]_i_8_n_20\,
      S(1) => \tmp_3_reg_1403[8]_i_9_n_20\,
      S(0) => \tmp_3_reg_1403[8]_i_10_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[4]_rep\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rh1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rh1_reg[30]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rh1_reg[0]\ : in STD_LOGIC;
    \rh1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln321_fu_1023_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rh1[15]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_11_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_9_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[7]_i_9_n_20\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_27\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \rh1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_product_i_4__9_n_20\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rh1[10]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \rh1[11]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rh1[12]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rh1[13]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rh1[14]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rh1[15]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rh1[16]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rh1[17]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rh1[18]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rh1[19]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rh1[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rh1[20]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rh1[21]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rh1[22]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rh1[23]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rh1[24]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rh1[25]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rh1[26]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rh1[27]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rh1[28]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rh1[29]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rh1[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \rh1[30]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rh1[3]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rh1[4]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \rh1[5]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rh1[6]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \rh1[7]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rh1[8]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rh1[9]_i_1\ : label is "soft_lutpair401";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rh1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
\rh1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(0),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(0)
    );
\rh1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(10),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(10)
    );
\rh1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(11),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(11)
    );
\rh1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(12),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(12)
    );
\rh1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(13),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(13)
    );
\rh1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(14),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(14)
    );
\rh1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(15),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(15)
    );
\rh1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(9),
      O => \rh1[15]_i_10_n_20\
    );
\rh1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(8),
      O => \rh1[15]_i_11_n_20\
    );
\rh1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^d\(13),
      O => \rh1[15]_i_6_n_20\
    );
\rh1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(12),
      O => \rh1[15]_i_7_n_20\
    );
\rh1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(11),
      O => \rh1[15]_i_8_n_20\
    );
\rh1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(10),
      O => \rh1[15]_i_9_n_20\
    );
\rh1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(16),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(16)
    );
\rh1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(17),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(17)
    );
\rh1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(18),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(18)
    );
\rh1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(19),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(19)
    );
\rh1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(1),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(1)
    );
\rh1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(20),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(20)
    );
\rh1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(21),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(21)
    );
\rh1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(22),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(22)
    );
\rh1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(23),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(23)
    );
\rh1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(24),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(24)
    );
\rh1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(25),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(25)
    );
\rh1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(26),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(26)
    );
\rh1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(27),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(27)
    );
\rh1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(28),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(28)
    );
\rh1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(29),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(29)
    );
\rh1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(2),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(2)
    );
\rh1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(30),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(30)
    );
\rh1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(3),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(3)
    );
\rh1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(4),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(4)
    );
\rh1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(5),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(5)
    );
\rh1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(6),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(6)
    );
\rh1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(7),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(7)
    );
\rh1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      O => \rh1[7]_i_10_n_20\
    );
\rh1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(7),
      O => \rh1[7]_i_3_n_20\
    );
\rh1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(6),
      O => \rh1[7]_i_4_n_20\
    );
\rh1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(5),
      O => \rh1[7]_i_5_n_20\
    );
\rh1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(4),
      O => \rh1[7]_i_6_n_20\
    );
\rh1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(3),
      O => \rh1[7]_i_7_n_20\
    );
\rh1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      O => \rh1[7]_i_8_n_20\
    );
\rh1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(1),
      O => \rh1[7]_i_9_n_20\
    );
\rh1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(8),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(8)
    );
\rh1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln321_fu_1023_p2(9),
      I1 => \rh1_reg[0]\,
      I2 => \rh1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(9)
    );
\rh1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[15]_i_2_n_20\,
      CO(6) => \rh1_reg[15]_i_2_n_21\,
      CO(5) => \rh1_reg[15]_i_2_n_22\,
      CO(4) => \rh1_reg[15]_i_2_n_23\,
      CO(3) => \rh1_reg[15]_i_2_n_24\,
      CO(2) => \rh1_reg[15]_i_2_n_25\,
      CO(1) => \rh1_reg[15]_i_2_n_26\,
      CO(0) => \rh1_reg[15]_i_2_n_27\,
      DI(7 downto 6) => Q(14 downto 13),
      DI(5) => DI(0),
      DI(4 downto 0) => \^d\(12 downto 8),
      O(7 downto 0) => add_ln321_fu_1023_p2(15 downto 8),
      S(7 downto 6) => S(1 downto 0),
      S(5) => \rh1[15]_i_6_n_20\,
      S(4) => \rh1[15]_i_7_n_20\,
      S(3) => \rh1[15]_i_8_n_20\,
      S(2) => \rh1[15]_i_9_n_20\,
      S(1) => \rh1[15]_i_10_n_20\,
      S(0) => \rh1[15]_i_11_n_20\
    );
\rh1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[23]_i_2_n_20\,
      CO(6) => \rh1_reg[23]_i_2_n_21\,
      CO(5) => \rh1_reg[23]_i_2_n_22\,
      CO(4) => \rh1_reg[23]_i_2_n_23\,
      CO(3) => \rh1_reg[23]_i_2_n_24\,
      CO(2) => \rh1_reg[23]_i_2_n_25\,
      CO(1) => \rh1_reg[23]_i_2_n_26\,
      CO(0) => \rh1_reg[23]_i_2_n_27\,
      DI(7 downto 0) => Q(22 downto 15),
      O(7 downto 0) => add_ln321_fu_1023_p2(23 downto 16),
      S(7 downto 0) => \rh1_reg[23]\(7 downto 0)
    );
\rh1_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rh1_reg[30]_i_2_n_22\,
      CO(4) => \rh1_reg[30]_i_2_n_23\,
      CO(3) => \rh1_reg[30]_i_2_n_24\,
      CO(2) => \rh1_reg[30]_i_2_n_25\,
      CO(1) => \rh1_reg[30]_i_2_n_26\,
      CO(0) => \rh1_reg[30]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(28 downto 23),
      O(7) => \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln321_fu_1023_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \rh1_reg[30]\(6 downto 0)
    );
\rh1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rh1_reg[7]_i_2_n_20\,
      CO(6) => \rh1_reg[7]_i_2_n_21\,
      CO(5) => \rh1_reg[7]_i_2_n_22\,
      CO(4) => \rh1_reg[7]_i_2_n_23\,
      CO(3) => \rh1_reg[7]_i_2_n_24\,
      CO(2) => \rh1_reg[7]_i_2_n_25\,
      CO(1) => \rh1_reg[7]_i_2_n_26\,
      CO(0) => \rh1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => \^d\(7 downto 0),
      O(7 downto 0) => add_ln321_fu_1023_p2(7 downto 0),
      S(7) => \rh1[7]_i_3_n_20\,
      S(6) => \rh1[7]_i_4_n_20\,
      S(5) => \rh1[7]_i_5_n_20\,
      S(4) => \rh1[7]_i_6_n_20\,
      S(3) => \rh1[7]_i_7_n_20\,
      S(2) => \rh1[7]_i_8_n_20\,
      S(1) => \rh1[7]_i_9_n_20\,
      S(0) => \rh1[7]_i_10_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => A(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13 downto 12) => B(2 downto 1),
      B(11 downto 10) => B(1 downto 0),
      B(9) => \tmp_product_i_4__9_n_20\,
      B(8 downto 6) => B(2 downto 0),
      B(5) => B(1),
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_96,
      P(28 downto 15) => \^d\(13 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => B(0),
      O => \tmp_product_i_4__9_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_20 : entity is "adpcm_main_mul_14s_15ns_29_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_20 is
  signal \tmp_product_i_4__10_n_20\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => A(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13 downto 12) => B(2 downto 1),
      B(11 downto 10) => B(1 downto 0),
      B(9) => \tmp_product_i_4__10_n_20\,
      B(8 downto 6) => B(2 downto 0),
      B(5) => B(1),
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_96,
      P(28 downto 15) => D(13 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => B(0),
      O => \tmp_product_i_4__10_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 12 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1 is
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => A(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001000110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_tmp_product_P_UNCONNECTED(47 downto 27),
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24 downto 12) => P(12 downto 0),
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln493_reg_228_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mil_02_reg_1051 : out STD_LOGIC;
    \mil_fu_50_reg[0]\ : out STD_LOGIC;
    \mil_fu_50_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mil_fu_50_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_quantl_fu_336_ap_start_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mil_02_reg_105 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1 is
  signal \ap_CS_fsm[3]_i_20_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_22_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_21\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_22\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_23\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_24\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_25\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_26\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_27\ : STD_LOGIC;
  signal g0_b0_n_20 : STD_LOGIC;
  signal g0_b10_n_20 : STD_LOGIC;
  signal g0_b11_n_20 : STD_LOGIC;
  signal g0_b12_n_20 : STD_LOGIC;
  signal g0_b1_n_20 : STD_LOGIC;
  signal g0_b2_n_20 : STD_LOGIC;
  signal g0_b3_n_20 : STD_LOGIC;
  signal g0_b4_n_20 : STD_LOGIC;
  signal g0_b5_n_20 : STD_LOGIC;
  signal g0_b6_n_20 : STD_LOGIC;
  signal g0_b7_n_20 : STD_LOGIC;
  signal g0_b8_n_20 : STD_LOGIC;
  signal g0_b9_n_20 : STD_LOGIC;
  signal icmp_ln496_fu_174_p2 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair291";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \g0_b5__0_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \g0_b5__0_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \g0_b5__0_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mil_02_reg_105[4]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mil_fu_50[4]_i_2\ : label is "soft_lutpair289";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => icmp_ln496_fu_174_p2,
      I2 => Q(0),
      I3 => grp_quantl_fu_336_ap_start_reg,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => icmp_ln496_fu_174_p2,
      I1 => Q(2),
      I2 => \ap_CS_fsm_reg[1]\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      I1 => tmp_product_n_96,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      O => \ap_CS_fsm[3]_i_20_n_20\
    );
\ap_CS_fsm[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      I1 => tmp_product_n_98,
      I2 => tmp_product_n_97,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      O => \ap_CS_fsm[3]_i_21_n_20\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      I1 => tmp_product_n_100,
      I2 => tmp_product_n_99,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      O => \ap_CS_fsm[3]_i_22_n_20\
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      I1 => tmp_product_n_102,
      I2 => tmp_product_n_101,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      O => \ap_CS_fsm[3]_i_23_n_20\
    );
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      I1 => tmp_product_n_104,
      I2 => tmp_product_n_103,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      O => \ap_CS_fsm[3]_i_24_n_20\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      I1 => tmp_product_n_106,
      I2 => tmp_product_n_105,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      O => \ap_CS_fsm[3]_i_25_n_20\
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      I1 => tmp_product_n_108,
      I2 => tmp_product_n_107,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      O => \ap_CS_fsm[3]_i_26_n_20\
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      I1 => tmp_product_n_110,
      I2 => tmp_product_n_109,
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      O => \ap_CS_fsm[3]_i_27_n_20\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      I1 => tmp_product_n_96,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      O => \ap_CS_fsm[3]_i_28_n_20\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      I1 => tmp_product_n_98,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      I3 => tmp_product_n_97,
      O => \ap_CS_fsm[3]_i_29_n_20\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      I1 => tmp_product_n_100,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      I3 => tmp_product_n_99,
      O => \ap_CS_fsm[3]_i_30_n_20\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      I1 => tmp_product_n_102,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      I3 => tmp_product_n_101,
      O => \ap_CS_fsm[3]_i_31_n_20\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      I1 => tmp_product_n_104,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      I3 => tmp_product_n_103,
      O => \ap_CS_fsm[3]_i_32_n_20\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      I1 => tmp_product_n_106,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      I3 => tmp_product_n_105,
      O => \ap_CS_fsm[3]_i_33_n_20\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      I1 => tmp_product_n_108,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      I3 => tmp_product_n_107,
      O => \ap_CS_fsm[3]_i_34_n_20\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      I1 => tmp_product_n_110,
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      I3 => tmp_product_n_109,
      O => \ap_CS_fsm[3]_i_35_n_20\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => icmp_ln496_fu_174_p2,
      CO(6) => \ap_CS_fsm_reg[3]_i_2_n_21\,
      CO(5) => \ap_CS_fsm_reg[3]_i_2_n_22\,
      CO(4) => \ap_CS_fsm_reg[3]_i_2_n_23\,
      CO(3) => \ap_CS_fsm_reg[3]_i_2_n_24\,
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_25\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_26\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_27\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[3]_i_3_n_20\,
      CO(6) => \ap_CS_fsm_reg[3]_i_3_n_21\,
      CO(5) => \ap_CS_fsm_reg[3]_i_3_n_22\,
      CO(4) => \ap_CS_fsm_reg[3]_i_3_n_23\,
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_24\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_25\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_26\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_27\,
      DI(7) => \ap_CS_fsm[3]_i_20_n_20\,
      DI(6) => \ap_CS_fsm[3]_i_21_n_20\,
      DI(5) => \ap_CS_fsm[3]_i_22_n_20\,
      DI(4) => \ap_CS_fsm[3]_i_23_n_20\,
      DI(3) => \ap_CS_fsm[3]_i_24_n_20\,
      DI(2) => \ap_CS_fsm[3]_i_25_n_20\,
      DI(1) => \ap_CS_fsm[3]_i_26_n_20\,
      DI(0) => \ap_CS_fsm[3]_i_27_n_20\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[3]_i_28_n_20\,
      S(6) => \ap_CS_fsm[3]_i_29_n_20\,
      S(5) => \ap_CS_fsm[3]_i_30_n_20\,
      S(4) => \ap_CS_fsm[3]_i_31_n_20\,
      S(3) => \ap_CS_fsm[3]_i_32_n_20\,
      S(2) => \ap_CS_fsm[3]_i_33_n_20\,
      S(1) => \ap_CS_fsm[3]_i_34_n_20\,
      S(0) => \ap_CS_fsm[3]_i_35_n_20\
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b0_n_20
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_50_reg[0]\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D3C14A1"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b1_n_20
    );
g0_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3387F800"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b10_n_20
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23F80000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b11_n_20
    );
g0_b12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => \q0_reg[2]\(2),
      I2 => \q0_reg[2]\(3),
      I3 => \q0_reg[2]\(4),
      O => g0_b12_n_20
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[0]_0\(0)
    );
\g0_b1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[1]\(0)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3475FB9D"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b2_n_20
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1999"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[0]_0\(1)
    );
\g0_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C3C3C3F"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_50_reg[1]\(1)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B86025C"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b3_n_20
    );
\g0_b3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0787"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[0]_0\(2)
    );
\g0_b3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E1F"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[1]\(2)
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA77436"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b4_n_20
    );
\g0_b4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[0]_0\(3)
    );
\g0_b4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[1]\(3)
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E658D58"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b5_n_20
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      O => \mil_fu_50_reg[0]_0\(4)
    );
\g0_b5__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => mil_02_reg_105(0),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_174_p2,
      O => sel(0)
    );
\g0_b5__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => mil_02_reg_105(1),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_174_p2,
      O => sel(1)
    );
\g0_b5__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(2),
      I1 => mil_02_reg_105(2),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_174_p2,
      O => sel(2)
    );
\g0_b5__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(3),
      I1 => mil_02_reg_105(3),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_174_p2,
      O => sel(3)
    );
\g0_b5__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \q0_reg[2]\(4),
      I1 => mil_02_reg_105(4),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(2),
      I4 => icmp_ln496_fu_174_p2,
      O => sel(4)
    );
\g0_b5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel(1),
      I1 => sel(2),
      I2 => sel(3),
      I3 => sel(4),
      O => \mil_fu_50_reg[1]\(4)
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B6E0335"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b6_n_20
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399D55A6"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b7_n_20
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F566638"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b8_n_20
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A6787C0"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b9_n_20
    );
\mil_02_reg_105[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(2),
      I2 => icmp_ln496_fu_174_p2,
      O => mil_02_reg_1051
    );
\mil_fu_50[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => Q(2),
      I2 => icmp_ln496_fu_174_p2,
      O => \icmp_ln493_reg_228_reg[0]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => g0_b12_n_20,
      A(13) => g0_b11_n_20,
      A(12) => g0_b10_n_20,
      A(11) => g0_b9_n_20,
      A(10) => g0_b8_n_20,
      A(9) => g0_b7_n_20,
      A(8) => g0_b6_n_20,
      A(7) => g0_b5_n_20,
      A(6) => g0_b4_n_20,
      A(5) => g0_b3_n_20,
      A(4) => g0_b2_n_20,
      A(3) => g0_b1_n_20,
      A(2) => g0_b0_n_20,
      A(1) => g0_b0_n_20,
      A(0) => g0_b0_n_20,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => detl(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \add_ln367_reg_1153_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    pl_2_fu_100_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln371_reg_1260_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1 is
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln371_reg_1260[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pl_2_fu_100_p2(0),
      I1 => \add_ln371_reg_1260_reg[31]\(0),
      O => \add_ln367_reg_1153_reg[31]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => rlt2(15 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST_0(14),
      B(16) => DSP_ALU_INST_0(14),
      B(15) => DSP_ALU_INST_0(14),
      B(14 downto 0) => DSP_ALU_INST_0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => DSP_ALU_INST(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(14),
      A(28) => DSP_ALU_INST_0(14),
      A(27) => DSP_ALU_INST_0(14),
      A(26) => DSP_ALU_INST_0(14),
      A(25) => DSP_ALU_INST_0(14),
      A(24) => DSP_ALU_INST_0(14),
      A(23) => DSP_ALU_INST_0(14),
      A(22) => DSP_ALU_INST_0(14),
      A(21) => DSP_ALU_INST_0(14),
      A(20) => DSP_ALU_INST_0(14),
      A(19) => DSP_ALU_INST_0(14),
      A(18) => DSP_ALU_INST_0(14),
      A(17) => DSP_ALU_INST_0(14),
      A(16) => DSP_ALU_INST_0(14),
      A(15) => DSP_ALU_INST_0(14),
      A(14 downto 0) => DSP_ALU_INST_0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => rlt2(30),
      B(16) => rlt2(30),
      B(15) => rlt2(30),
      B(14 downto 0) => rlt2(30 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29 downto 0) => DSP_ALU_INST(46 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_12 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    sext_ln244_fu_499_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_12 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_12 is
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[40]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_10_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_11_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_12_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_13_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_14_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_15_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_16_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_17_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_2_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_3_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_4_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_5_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_6_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_7_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_8_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_9_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa_1_fu_204_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xa_1_fu_204_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DOUTADOUT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(11),
      B(16) => DSP_ALU_INST(11),
      B(15) => DSP_ALU_INST(11),
      B(14 downto 13) => DSP_ALU_INST(11 downto 10),
      B(12 downto 2) => DSP_ALU_INST(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(11),
      A(28) => DSP_ALU_INST(11),
      A(27) => DSP_ALU_INST(11),
      A(26) => DSP_ALU_INST(11),
      A(25) => DSP_ALU_INST(11),
      A(24) => DSP_ALU_INST(11),
      A(23) => DSP_ALU_INST(11),
      A(22) => DSP_ALU_INST(11),
      A(21) => DSP_ALU_INST(11),
      A(20) => DSP_ALU_INST(11),
      A(19) => DSP_ALU_INST(11),
      A(18) => DSP_ALU_INST(11),
      A(17) => DSP_ALU_INST(11),
      A(16) => DSP_ALU_INST(11),
      A(15) => DSP_ALU_INST(11),
      A(14 downto 13) => DSP_ALU_INST(11 downto 10),
      A(12 downto 2) => DSP_ALU_INST(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOUTADOUT(31),
      B(16) => DOUTADOUT(31),
      B(15) => DOUTADOUT(31),
      B(14 downto 0) => DOUTADOUT(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29 downto 0) => \tmp_product__1\(46 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\xa_1_fu_204[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(5),
      O => \xa_1_fu_204[0]_i_10_n_20\
    );
\xa_1_fu_204[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(4),
      O => \xa_1_fu_204[0]_i_11_n_20\
    );
\xa_1_fu_204[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(3),
      O => \xa_1_fu_204[0]_i_12_n_20\
    );
\xa_1_fu_204[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(2),
      O => \xa_1_fu_204[0]_i_13_n_20\
    );
\xa_1_fu_204[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(1),
      O => \xa_1_fu_204[0]_i_14_n_20\
    );
\xa_1_fu_204[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(0),
      O => \xa_1_fu_204[0]_i_15_n_20\
    );
\xa_1_fu_204[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xa_1_fu_204[0]_i_16_n_20\
    );
\xa_1_fu_204[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xa_1_fu_204[0]_i_17_n_20\
    );
\xa_1_fu_204[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_2_n_20\
    );
\xa_1_fu_204[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_3_n_20\
    );
\xa_1_fu_204[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_4_n_20\
    );
\xa_1_fu_204[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_5_n_20\
    );
\xa_1_fu_204[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_6_n_20\
    );
\xa_1_fu_204[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_7_n_20\
    );
\xa_1_fu_204[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_8_n_20\
    );
\xa_1_fu_204[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      O => \xa_1_fu_204[0]_i_9_n_20\
    );
\xa_1_fu_204[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(21),
      O => \xa_1_fu_204[16]_i_10_n_20\
    );
\xa_1_fu_204[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(20),
      O => \xa_1_fu_204[16]_i_11_n_20\
    );
\xa_1_fu_204[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(19),
      O => \xa_1_fu_204[16]_i_12_n_20\
    );
\xa_1_fu_204[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(18),
      O => \xa_1_fu_204[16]_i_13_n_20\
    );
\xa_1_fu_204[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(17),
      O => \xa_1_fu_204[16]_i_14_n_20\
    );
\xa_1_fu_204[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(16),
      O => \xa_1_fu_204[16]_i_15_n_20\
    );
\xa_1_fu_204[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(15),
      O => \xa_1_fu_204[16]_i_16_n_20\
    );
\xa_1_fu_204[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(14),
      O => \xa_1_fu_204[16]_i_17_n_20\
    );
\xa_1_fu_204[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_2_n_20\
    );
\xa_1_fu_204[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_3_n_20\
    );
\xa_1_fu_204[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_4_n_20\
    );
\xa_1_fu_204[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_5_n_20\
    );
\xa_1_fu_204[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_6_n_20\
    );
\xa_1_fu_204[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_7_n_20\
    );
\xa_1_fu_204[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_8_n_20\
    );
\xa_1_fu_204[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => Q(0),
      O => \xa_1_fu_204[16]_i_9_n_20\
    );
\xa_1_fu_204[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(29),
      O => \xa_1_fu_204[24]_i_10_n_20\
    );
\xa_1_fu_204[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(28),
      O => \xa_1_fu_204[24]_i_11_n_20\
    );
\xa_1_fu_204[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(27),
      O => \xa_1_fu_204[24]_i_12_n_20\
    );
\xa_1_fu_204[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(26),
      O => \xa_1_fu_204[24]_i_13_n_20\
    );
\xa_1_fu_204[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(25),
      O => \xa_1_fu_204[24]_i_14_n_20\
    );
\xa_1_fu_204[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(24),
      O => \xa_1_fu_204[24]_i_15_n_20\
    );
\xa_1_fu_204[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(23),
      O => \xa_1_fu_204[24]_i_16_n_20\
    );
\xa_1_fu_204[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(22),
      O => \xa_1_fu_204[24]_i_17_n_20\
    );
\xa_1_fu_204[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_2_n_20\
    );
\xa_1_fu_204[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_3_n_20\
    );
\xa_1_fu_204[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_4_n_20\
    );
\xa_1_fu_204[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_5_n_20\
    );
\xa_1_fu_204[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_6_n_20\
    );
\xa_1_fu_204[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_7_n_20\
    );
\xa_1_fu_204[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_8_n_20\
    );
\xa_1_fu_204[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => Q(0),
      O => \xa_1_fu_204[24]_i_9_n_20\
    );
\xa_1_fu_204[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[32]_i_10_n_20\
    );
\xa_1_fu_204[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[32]_i_11_n_20\
    );
\xa_1_fu_204[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[32]_i_12_n_20\
    );
\xa_1_fu_204[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[32]_i_13_n_20\
    );
\xa_1_fu_204[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => O(2),
      O => \xa_1_fu_204[32]_i_14_n_20\
    );
\xa_1_fu_204[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => O(1),
      O => \xa_1_fu_204[32]_i_15_n_20\
    );
\xa_1_fu_204[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => O(0),
      O => \xa_1_fu_204[32]_i_16_n_20\
    );
\xa_1_fu_204[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(30),
      O => \xa_1_fu_204[32]_i_17_n_20\
    );
\xa_1_fu_204[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_2_n_20\
    );
\xa_1_fu_204[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_3_n_20\
    );
\xa_1_fu_204[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_4_n_20\
    );
\xa_1_fu_204[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_5_n_20\
    );
\xa_1_fu_204[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_6_n_20\
    );
\xa_1_fu_204[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_7_n_20\
    );
\xa_1_fu_204[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_8_n_20\
    );
\xa_1_fu_204[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => Q(0),
      O => \xa_1_fu_204[32]_i_9_n_20\
    );
\xa_1_fu_204[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_10_n_20\
    );
\xa_1_fu_204[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_11_n_20\
    );
\xa_1_fu_204[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_12_n_20\
    );
\xa_1_fu_204[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_13_n_20\
    );
\xa_1_fu_204[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_14_n_20\
    );
\xa_1_fu_204[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_2_n_20\
    );
\xa_1_fu_204[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_3_n_20\
    );
\xa_1_fu_204[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_4_n_20\
    );
\xa_1_fu_204[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_5_n_20\
    );
\xa_1_fu_204[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_6_n_20\
    );
\xa_1_fu_204[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => Q(0),
      O => \xa_1_fu_204[40]_i_7_n_20\
    );
\xa_1_fu_204[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => O(3),
      I1 => Q(0),
      I2 => D(46),
      I3 => \tmp_product__1\(46),
      O => \xa_1_fu_204[40]_i_8_n_20\
    );
\xa_1_fu_204[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_204[40]_i_9_n_20\
    );
\xa_1_fu_204[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(13),
      O => \xa_1_fu_204[8]_i_10_n_20\
    );
\xa_1_fu_204[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(12),
      O => \xa_1_fu_204[8]_i_11_n_20\
    );
\xa_1_fu_204[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(11),
      O => \xa_1_fu_204[8]_i_12_n_20\
    );
\xa_1_fu_204[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(10),
      O => \xa_1_fu_204[8]_i_13_n_20\
    );
\xa_1_fu_204[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(9),
      O => \xa_1_fu_204[8]_i_14_n_20\
    );
\xa_1_fu_204[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(8),
      O => \xa_1_fu_204[8]_i_15_n_20\
    );
\xa_1_fu_204[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(7),
      O => \xa_1_fu_204[8]_i_16_n_20\
    );
\xa_1_fu_204[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_fu_499_p1(6),
      O => \xa_1_fu_204[8]_i_17_n_20\
    );
\xa_1_fu_204[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_2_n_20\
    );
\xa_1_fu_204[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_3_n_20\
    );
\xa_1_fu_204[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_4_n_20\
    );
\xa_1_fu_204[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_5_n_20\
    );
\xa_1_fu_204[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_6_n_20\
    );
\xa_1_fu_204[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_7_n_20\
    );
\xa_1_fu_204[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_8_n_20\
    );
\xa_1_fu_204[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => Q(0),
      O => \xa_1_fu_204[8]_i_9_n_20\
    );
\xa_1_fu_204_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[0]_i_1_n_20\,
      CO(6) => \xa_1_fu_204_reg[0]_i_1_n_21\,
      CO(5) => \xa_1_fu_204_reg[0]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[0]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[0]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[0]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[0]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[0]_i_1_n_27\,
      DI(7) => \xa_1_fu_204[0]_i_2_n_20\,
      DI(6) => \xa_1_fu_204[0]_i_3_n_20\,
      DI(5) => \xa_1_fu_204[0]_i_4_n_20\,
      DI(4) => \xa_1_fu_204[0]_i_5_n_20\,
      DI(3) => \xa_1_fu_204[0]_i_6_n_20\,
      DI(2) => \xa_1_fu_204[0]_i_7_n_20\,
      DI(1) => \xa_1_fu_204[0]_i_8_n_20\,
      DI(0) => \xa_1_fu_204[0]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xa_1_fu_204[0]_i_10_n_20\,
      S(6) => \xa_1_fu_204[0]_i_11_n_20\,
      S(5) => \xa_1_fu_204[0]_i_12_n_20\,
      S(4) => \xa_1_fu_204[0]_i_13_n_20\,
      S(3) => \xa_1_fu_204[0]_i_14_n_20\,
      S(2) => \xa_1_fu_204[0]_i_15_n_20\,
      S(1) => \xa_1_fu_204[0]_i_16_n_20\,
      S(0) => \xa_1_fu_204[0]_i_17_n_20\
    );
\xa_1_fu_204_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[16]_i_1_n_20\,
      CO(6) => \xa_1_fu_204_reg[16]_i_1_n_21\,
      CO(5) => \xa_1_fu_204_reg[16]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[16]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[16]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[16]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[16]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[16]_i_1_n_27\,
      DI(7) => \xa_1_fu_204[16]_i_2_n_20\,
      DI(6) => \xa_1_fu_204[16]_i_3_n_20\,
      DI(5) => \xa_1_fu_204[16]_i_4_n_20\,
      DI(4) => \xa_1_fu_204[16]_i_5_n_20\,
      DI(3) => \xa_1_fu_204[16]_i_6_n_20\,
      DI(2) => \xa_1_fu_204[16]_i_7_n_20\,
      DI(1) => \xa_1_fu_204[16]_i_8_n_20\,
      DI(0) => \xa_1_fu_204[16]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xa_1_fu_204[16]_i_10_n_20\,
      S(6) => \xa_1_fu_204[16]_i_11_n_20\,
      S(5) => \xa_1_fu_204[16]_i_12_n_20\,
      S(4) => \xa_1_fu_204[16]_i_13_n_20\,
      S(3) => \xa_1_fu_204[16]_i_14_n_20\,
      S(2) => \xa_1_fu_204[16]_i_15_n_20\,
      S(1) => \xa_1_fu_204[16]_i_16_n_20\,
      S(0) => \xa_1_fu_204[16]_i_17_n_20\
    );
\xa_1_fu_204_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[24]_i_1_n_20\,
      CO(6) => \xa_1_fu_204_reg[24]_i_1_n_21\,
      CO(5) => \xa_1_fu_204_reg[24]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[24]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[24]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[24]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[24]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[24]_i_1_n_27\,
      DI(7) => \xa_1_fu_204[24]_i_2_n_20\,
      DI(6) => \xa_1_fu_204[24]_i_3_n_20\,
      DI(5) => \xa_1_fu_204[24]_i_4_n_20\,
      DI(4) => \xa_1_fu_204[24]_i_5_n_20\,
      DI(3) => \xa_1_fu_204[24]_i_6_n_20\,
      DI(2) => \xa_1_fu_204[24]_i_7_n_20\,
      DI(1) => \xa_1_fu_204[24]_i_8_n_20\,
      DI(0) => \xa_1_fu_204[24]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xa_1_fu_204[24]_i_10_n_20\,
      S(6) => \xa_1_fu_204[24]_i_11_n_20\,
      S(5) => \xa_1_fu_204[24]_i_12_n_20\,
      S(4) => \xa_1_fu_204[24]_i_13_n_20\,
      S(3) => \xa_1_fu_204[24]_i_14_n_20\,
      S(2) => \xa_1_fu_204[24]_i_15_n_20\,
      S(1) => \xa_1_fu_204[24]_i_16_n_20\,
      S(0) => \xa_1_fu_204[24]_i_17_n_20\
    );
\xa_1_fu_204_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[32]_i_1_n_20\,
      CO(6) => \xa_1_fu_204_reg[32]_i_1_n_21\,
      CO(5) => \xa_1_fu_204_reg[32]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[32]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[32]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[32]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[32]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[32]_i_1_n_27\,
      DI(7) => \xa_1_fu_204[32]_i_2_n_20\,
      DI(6) => \xa_1_fu_204[32]_i_3_n_20\,
      DI(5) => \xa_1_fu_204[32]_i_4_n_20\,
      DI(4) => \xa_1_fu_204[32]_i_5_n_20\,
      DI(3) => \xa_1_fu_204[32]_i_6_n_20\,
      DI(2) => \xa_1_fu_204[32]_i_7_n_20\,
      DI(1) => \xa_1_fu_204[32]_i_8_n_20\,
      DI(0) => \xa_1_fu_204[32]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_3\(7 downto 0),
      S(7) => \xa_1_fu_204[32]_i_10_n_20\,
      S(6) => \xa_1_fu_204[32]_i_11_n_20\,
      S(5) => \xa_1_fu_204[32]_i_12_n_20\,
      S(4) => \xa_1_fu_204[32]_i_13_n_20\,
      S(3) => \xa_1_fu_204[32]_i_14_n_20\,
      S(2) => \xa_1_fu_204[32]_i_15_n_20\,
      S(1) => \xa_1_fu_204[32]_i_16_n_20\,
      S(0) => \xa_1_fu_204[32]_i_17_n_20\
    );
\xa_1_fu_204_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xa_1_fu_204_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xa_1_fu_204_reg[40]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[40]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[40]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[40]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[40]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[40]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5) => \xa_1_fu_204[40]_i_2_n_20\,
      DI(4) => \xa_1_fu_204[40]_i_3_n_20\,
      DI(3) => \xa_1_fu_204[40]_i_4_n_20\,
      DI(2) => \xa_1_fu_204[40]_i_5_n_20\,
      DI(1) => \xa_1_fu_204[40]_i_6_n_20\,
      DI(0) => \xa_1_fu_204[40]_i_7_n_20\,
      O(7) => \NLW_xa_1_fu_204_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_4\(6 downto 0),
      S(7) => '0',
      S(6) => \xa_1_fu_204[40]_i_8_n_20\,
      S(5) => \xa_1_fu_204[40]_i_9_n_20\,
      S(4) => \xa_1_fu_204[40]_i_10_n_20\,
      S(3) => \xa_1_fu_204[40]_i_11_n_20\,
      S(2) => \xa_1_fu_204[40]_i_12_n_20\,
      S(1) => \xa_1_fu_204[40]_i_13_n_20\,
      S(0) => \xa_1_fu_204[40]_i_14_n_20\
    );
\xa_1_fu_204_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[8]_i_1_n_20\,
      CO(6) => \xa_1_fu_204_reg[8]_i_1_n_21\,
      CO(5) => \xa_1_fu_204_reg[8]_i_1_n_22\,
      CO(4) => \xa_1_fu_204_reg[8]_i_1_n_23\,
      CO(3) => \xa_1_fu_204_reg[8]_i_1_n_24\,
      CO(2) => \xa_1_fu_204_reg[8]_i_1_n_25\,
      CO(1) => \xa_1_fu_204_reg[8]_i_1_n_26\,
      CO(0) => \xa_1_fu_204_reg[8]_i_1_n_27\,
      DI(7) => \xa_1_fu_204[8]_i_2_n_20\,
      DI(6) => \xa_1_fu_204[8]_i_3_n_20\,
      DI(5) => \xa_1_fu_204[8]_i_4_n_20\,
      DI(4) => \xa_1_fu_204[8]_i_5_n_20\,
      DI(3) => \xa_1_fu_204[8]_i_6_n_20\,
      DI(2) => \xa_1_fu_204[8]_i_7_n_20\,
      DI(1) => \xa_1_fu_204[8]_i_8_n_20\,
      DI(0) => \xa_1_fu_204[8]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xa_1_fu_204[8]_i_10_n_20\,
      S(6) => \xa_1_fu_204[8]_i_11_n_20\,
      S(5) => \xa_1_fu_204[8]_i_12_n_20\,
      S(4) => \xa_1_fu_204[8]_i_13_n_20\,
      S(3) => \xa_1_fu_204[8]_i_14_n_20\,
      S(2) => \xa_1_fu_204[8]_i_15_n_20\,
      S(1) => \xa_1_fu_204[8]_i_16_n_20\,
      S(0) => \xa_1_fu_204[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \xb_1_fu_208_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_508_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_13 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_13 is
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[0]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[16]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[24]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[32]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[40]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_10_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_11_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_12_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_13_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_14_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_15_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_16_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_17_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_2_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_3_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_4_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_5_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_6_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_7_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_8_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208[8]_i_9_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xb_1_fu_208_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xb_1_fu_208_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xb_1_fu_208_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DOUTBDOUT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(11),
      B(16) => DSP_ALU_INST(11),
      B(15) => DSP_ALU_INST(11),
      B(14 downto 13) => DSP_ALU_INST(11 downto 10),
      B(12 downto 2) => DSP_ALU_INST(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(11),
      A(28) => DSP_ALU_INST(11),
      A(27) => DSP_ALU_INST(11),
      A(26) => DSP_ALU_INST(11),
      A(25) => DSP_ALU_INST(11),
      A(24) => DSP_ALU_INST(11),
      A(23) => DSP_ALU_INST(11),
      A(22) => DSP_ALU_INST(11),
      A(21) => DSP_ALU_INST(11),
      A(20) => DSP_ALU_INST(11),
      A(19) => DSP_ALU_INST(11),
      A(18) => DSP_ALU_INST(11),
      A(17) => DSP_ALU_INST(11),
      A(16) => DSP_ALU_INST(11),
      A(15) => DSP_ALU_INST(11),
      A(14 downto 13) => DSP_ALU_INST(11 downto 10),
      A(12 downto 2) => DSP_ALU_INST(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOUTBDOUT(31),
      B(16) => DOUTBDOUT(31),
      B(15) => DOUTBDOUT(31),
      B(14 downto 0) => DOUTBDOUT(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => P(0),
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\xb_1_fu_208[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(3),
      O => \xb_1_fu_208[0]_i_10_n_20\
    );
\xb_1_fu_208[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(2),
      O => \xb_1_fu_208[0]_i_11_n_20\
    );
\xb_1_fu_208[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(1),
      O => \xb_1_fu_208[0]_i_12_n_20\
    );
\xb_1_fu_208[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(0),
      O => \xb_1_fu_208[0]_i_13_n_20\
    );
\xb_1_fu_208[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => DOUTBDOUT(1),
      I4 => Q(1),
      I5 => \xb_1_fu_208_reg[7]\(1),
      O => \xb_1_fu_208[0]_i_14_n_20\
    );
\xb_1_fu_208[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => DOUTBDOUT(0),
      I4 => Q(1),
      I5 => \xb_1_fu_208_reg[7]\(0),
      O => \xb_1_fu_208[0]_i_15_n_20\
    );
\xb_1_fu_208[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xb_1_fu_208[0]_i_16_n_20\
    );
\xb_1_fu_208[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xb_1_fu_208[0]_i_17_n_20\
    );
\xb_1_fu_208[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_2_n_20\
    );
\xb_1_fu_208[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_3_n_20\
    );
\xb_1_fu_208[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_4_n_20\
    );
\xb_1_fu_208[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_5_n_20\
    );
\xb_1_fu_208[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_6_n_20\
    );
\xb_1_fu_208[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_7_n_20\
    );
\xb_1_fu_208[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_8_n_20\
    );
\xb_1_fu_208[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      O => \xb_1_fu_208[0]_i_9_n_20\
    );
\xb_1_fu_208[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(19),
      O => \xb_1_fu_208[16]_i_10_n_20\
    );
\xb_1_fu_208[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(18),
      O => \xb_1_fu_208[16]_i_11_n_20\
    );
\xb_1_fu_208[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(17),
      O => \xb_1_fu_208[16]_i_12_n_20\
    );
\xb_1_fu_208[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(16),
      O => \xb_1_fu_208[16]_i_13_n_20\
    );
\xb_1_fu_208[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(15),
      O => \xb_1_fu_208[16]_i_14_n_20\
    );
\xb_1_fu_208[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(14),
      O => \xb_1_fu_208[16]_i_15_n_20\
    );
\xb_1_fu_208[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(13),
      O => \xb_1_fu_208[16]_i_16_n_20\
    );
\xb_1_fu_208[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(12),
      O => \xb_1_fu_208[16]_i_17_n_20\
    );
\xb_1_fu_208[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_2_n_20\
    );
\xb_1_fu_208[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_3_n_20\
    );
\xb_1_fu_208[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_4_n_20\
    );
\xb_1_fu_208[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_5_n_20\
    );
\xb_1_fu_208[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_6_n_20\
    );
\xb_1_fu_208[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_7_n_20\
    );
\xb_1_fu_208[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_8_n_20\
    );
\xb_1_fu_208[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => Q(0),
      O => \xb_1_fu_208[16]_i_9_n_20\
    );
\xb_1_fu_208[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(27),
      O => \xb_1_fu_208[24]_i_10_n_20\
    );
\xb_1_fu_208[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(26),
      O => \xb_1_fu_208[24]_i_11_n_20\
    );
\xb_1_fu_208[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(25),
      O => \xb_1_fu_208[24]_i_12_n_20\
    );
\xb_1_fu_208[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(24),
      O => \xb_1_fu_208[24]_i_13_n_20\
    );
\xb_1_fu_208[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(23),
      O => \xb_1_fu_208[24]_i_14_n_20\
    );
\xb_1_fu_208[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(22),
      O => \xb_1_fu_208[24]_i_15_n_20\
    );
\xb_1_fu_208[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(21),
      O => \xb_1_fu_208[24]_i_16_n_20\
    );
\xb_1_fu_208[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(20),
      O => \xb_1_fu_208[24]_i_17_n_20\
    );
\xb_1_fu_208[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_2_n_20\
    );
\xb_1_fu_208[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_3_n_20\
    );
\xb_1_fu_208[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_4_n_20\
    );
\xb_1_fu_208[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_5_n_20\
    );
\xb_1_fu_208[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_6_n_20\
    );
\xb_1_fu_208[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_7_n_20\
    );
\xb_1_fu_208[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_8_n_20\
    );
\xb_1_fu_208[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => Q(0),
      O => \xb_1_fu_208[24]_i_9_n_20\
    );
\xb_1_fu_208[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[32]_i_10_n_20\
    );
\xb_1_fu_208[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[32]_i_11_n_20\
    );
\xb_1_fu_208[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(33),
      O => \xb_1_fu_208[32]_i_12_n_20\
    );
\xb_1_fu_208[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(32),
      O => \xb_1_fu_208[32]_i_13_n_20\
    );
\xb_1_fu_208[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(31),
      O => \xb_1_fu_208[32]_i_14_n_20\
    );
\xb_1_fu_208[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(30),
      O => \xb_1_fu_208[32]_i_15_n_20\
    );
\xb_1_fu_208[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(29),
      O => \xb_1_fu_208[32]_i_16_n_20\
    );
\xb_1_fu_208[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(28),
      O => \xb_1_fu_208[32]_i_17_n_20\
    );
\xb_1_fu_208[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_2_n_20\
    );
\xb_1_fu_208[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_3_n_20\
    );
\xb_1_fu_208[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_4_n_20\
    );
\xb_1_fu_208[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_5_n_20\
    );
\xb_1_fu_208[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_6_n_20\
    );
\xb_1_fu_208[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_7_n_20\
    );
\xb_1_fu_208[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_8_n_20\
    );
\xb_1_fu_208[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => Q(0),
      O => \xb_1_fu_208[32]_i_9_n_20\
    );
\xb_1_fu_208[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_10_n_20\
    );
\xb_1_fu_208[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_11_n_20\
    );
\xb_1_fu_208[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_12_n_20\
    );
\xb_1_fu_208[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_13_n_20\
    );
\xb_1_fu_208[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_14_n_20\
    );
\xb_1_fu_208[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_2_n_20\
    );
\xb_1_fu_208[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_3_n_20\
    );
\xb_1_fu_208[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_4_n_20\
    );
\xb_1_fu_208[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_5_n_20\
    );
\xb_1_fu_208[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_6_n_20\
    );
\xb_1_fu_208[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => Q(0),
      O => \xb_1_fu_208[40]_i_7_n_20\
    );
\xb_1_fu_208[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(34),
      O => \xb_1_fu_208[40]_i_9_n_20\
    );
\xb_1_fu_208[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(11),
      O => \xb_1_fu_208[8]_i_10_n_20\
    );
\xb_1_fu_208[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(10),
      O => \xb_1_fu_208[8]_i_11_n_20\
    );
\xb_1_fu_208[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(9),
      O => \xb_1_fu_208[8]_i_12_n_20\
    );
\xb_1_fu_208[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(8),
      O => \xb_1_fu_208[8]_i_13_n_20\
    );
\xb_1_fu_208[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(7),
      O => \xb_1_fu_208[8]_i_14_n_20\
    );
\xb_1_fu_208[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(6),
      O => \xb_1_fu_208[8]_i_15_n_20\
    );
\xb_1_fu_208[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(5),
      O => \xb_1_fu_208[8]_i_16_n_20\
    );
\xb_1_fu_208[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_508_p1(4),
      O => \xb_1_fu_208[8]_i_17_n_20\
    );
\xb_1_fu_208[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_2_n_20\
    );
\xb_1_fu_208[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_3_n_20\
    );
\xb_1_fu_208[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_4_n_20\
    );
\xb_1_fu_208[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_5_n_20\
    );
\xb_1_fu_208[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_6_n_20\
    );
\xb_1_fu_208[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_7_n_20\
    );
\xb_1_fu_208[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_8_n_20\
    );
\xb_1_fu_208[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => Q(0),
      O => \xb_1_fu_208[8]_i_9_n_20\
    );
\xb_1_fu_208_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xb_1_fu_208_reg[0]_i_1_n_20\,
      CO(6) => \xb_1_fu_208_reg[0]_i_1_n_21\,
      CO(5) => \xb_1_fu_208_reg[0]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[0]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[0]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[0]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[0]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[0]_i_1_n_27\,
      DI(7) => \xb_1_fu_208[0]_i_2_n_20\,
      DI(6) => \xb_1_fu_208[0]_i_3_n_20\,
      DI(5) => \xb_1_fu_208[0]_i_4_n_20\,
      DI(4) => \xb_1_fu_208[0]_i_5_n_20\,
      DI(3) => \xb_1_fu_208[0]_i_6_n_20\,
      DI(2) => \xb_1_fu_208[0]_i_7_n_20\,
      DI(1) => \xb_1_fu_208[0]_i_8_n_20\,
      DI(0) => \xb_1_fu_208[0]_i_9_n_20\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xb_1_fu_208[0]_i_10_n_20\,
      S(6) => \xb_1_fu_208[0]_i_11_n_20\,
      S(5) => \xb_1_fu_208[0]_i_12_n_20\,
      S(4) => \xb_1_fu_208[0]_i_13_n_20\,
      S(3) => \xb_1_fu_208[0]_i_14_n_20\,
      S(2) => \xb_1_fu_208[0]_i_15_n_20\,
      S(1) => \xb_1_fu_208[0]_i_16_n_20\,
      S(0) => \xb_1_fu_208[0]_i_17_n_20\
    );
\xb_1_fu_208_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_208_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_208_reg[16]_i_1_n_20\,
      CO(6) => \xb_1_fu_208_reg[16]_i_1_n_21\,
      CO(5) => \xb_1_fu_208_reg[16]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[16]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[16]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[16]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[16]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[16]_i_1_n_27\,
      DI(7) => \xb_1_fu_208[16]_i_2_n_20\,
      DI(6) => \xb_1_fu_208[16]_i_3_n_20\,
      DI(5) => \xb_1_fu_208[16]_i_4_n_20\,
      DI(4) => \xb_1_fu_208[16]_i_5_n_20\,
      DI(3) => \xb_1_fu_208[16]_i_6_n_20\,
      DI(2) => \xb_1_fu_208[16]_i_7_n_20\,
      DI(1) => \xb_1_fu_208[16]_i_8_n_20\,
      DI(0) => \xb_1_fu_208[16]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xb_1_fu_208[16]_i_10_n_20\,
      S(6) => \xb_1_fu_208[16]_i_11_n_20\,
      S(5) => \xb_1_fu_208[16]_i_12_n_20\,
      S(4) => \xb_1_fu_208[16]_i_13_n_20\,
      S(3) => \xb_1_fu_208[16]_i_14_n_20\,
      S(2) => \xb_1_fu_208[16]_i_15_n_20\,
      S(1) => \xb_1_fu_208[16]_i_16_n_20\,
      S(0) => \xb_1_fu_208[16]_i_17_n_20\
    );
\xb_1_fu_208_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_208_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_208_reg[24]_i_1_n_20\,
      CO(6) => \xb_1_fu_208_reg[24]_i_1_n_21\,
      CO(5) => \xb_1_fu_208_reg[24]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[24]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[24]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[24]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[24]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[24]_i_1_n_27\,
      DI(7) => \xb_1_fu_208[24]_i_2_n_20\,
      DI(6) => \xb_1_fu_208[24]_i_3_n_20\,
      DI(5) => \xb_1_fu_208[24]_i_4_n_20\,
      DI(4) => \xb_1_fu_208[24]_i_5_n_20\,
      DI(3) => \xb_1_fu_208[24]_i_6_n_20\,
      DI(2) => \xb_1_fu_208[24]_i_7_n_20\,
      DI(1) => \xb_1_fu_208[24]_i_8_n_20\,
      DI(0) => \xb_1_fu_208[24]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xb_1_fu_208[24]_i_10_n_20\,
      S(6) => \xb_1_fu_208[24]_i_11_n_20\,
      S(5) => \xb_1_fu_208[24]_i_12_n_20\,
      S(4) => \xb_1_fu_208[24]_i_13_n_20\,
      S(3) => \xb_1_fu_208[24]_i_14_n_20\,
      S(2) => \xb_1_fu_208[24]_i_15_n_20\,
      S(1) => \xb_1_fu_208[24]_i_16_n_20\,
      S(0) => \xb_1_fu_208[24]_i_17_n_20\
    );
\xb_1_fu_208_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_208_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_208_reg[32]_i_1_n_20\,
      CO(6) => \xb_1_fu_208_reg[32]_i_1_n_21\,
      CO(5) => \xb_1_fu_208_reg[32]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[32]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[32]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[32]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[32]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[32]_i_1_n_27\,
      DI(7) => \xb_1_fu_208[32]_i_2_n_20\,
      DI(6) => \xb_1_fu_208[32]_i_3_n_20\,
      DI(5) => \xb_1_fu_208[32]_i_4_n_20\,
      DI(4) => \xb_1_fu_208[32]_i_5_n_20\,
      DI(3) => \xb_1_fu_208[32]_i_6_n_20\,
      DI(2) => \xb_1_fu_208[32]_i_7_n_20\,
      DI(1) => \xb_1_fu_208[32]_i_8_n_20\,
      DI(0) => \xb_1_fu_208[32]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xb_1_fu_208[32]_i_10_n_20\,
      S(6) => \xb_1_fu_208[32]_i_11_n_20\,
      S(5) => \xb_1_fu_208[32]_i_12_n_20\,
      S(4) => \xb_1_fu_208[32]_i_13_n_20\,
      S(3) => \xb_1_fu_208[32]_i_14_n_20\,
      S(2) => \xb_1_fu_208[32]_i_15_n_20\,
      S(1) => \xb_1_fu_208[32]_i_16_n_20\,
      S(0) => \xb_1_fu_208[32]_i_17_n_20\
    );
\xb_1_fu_208_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_208_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xb_1_fu_208_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xb_1_fu_208_reg[40]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[40]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[40]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[40]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[40]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[40]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5) => \xb_1_fu_208[40]_i_2_n_20\,
      DI(4) => \xb_1_fu_208[40]_i_3_n_20\,
      DI(3) => \xb_1_fu_208[40]_i_4_n_20\,
      DI(2) => \xb_1_fu_208[40]_i_5_n_20\,
      DI(1) => \xb_1_fu_208[40]_i_6_n_20\,
      DI(0) => \xb_1_fu_208[40]_i_7_n_20\,
      O(7) => \NLW_xb_1_fu_208_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_3\(6 downto 0),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \xb_1_fu_208[40]_i_9_n_20\,
      S(4) => \xb_1_fu_208[40]_i_10_n_20\,
      S(3) => \xb_1_fu_208[40]_i_11_n_20\,
      S(2) => \xb_1_fu_208[40]_i_12_n_20\,
      S(1) => \xb_1_fu_208[40]_i_13_n_20\,
      S(0) => \xb_1_fu_208[40]_i_14_n_20\
    );
\xb_1_fu_208_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_208_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_208_reg[8]_i_1_n_20\,
      CO(6) => \xb_1_fu_208_reg[8]_i_1_n_21\,
      CO(5) => \xb_1_fu_208_reg[8]_i_1_n_22\,
      CO(4) => \xb_1_fu_208_reg[8]_i_1_n_23\,
      CO(3) => \xb_1_fu_208_reg[8]_i_1_n_24\,
      CO(2) => \xb_1_fu_208_reg[8]_i_1_n_25\,
      CO(1) => \xb_1_fu_208_reg[8]_i_1_n_26\,
      CO(0) => \xb_1_fu_208_reg[8]_i_1_n_27\,
      DI(7) => \xb_1_fu_208[8]_i_2_n_20\,
      DI(6) => \xb_1_fu_208[8]_i_3_n_20\,
      DI(5) => \xb_1_fu_208[8]_i_4_n_20\,
      DI(4) => \xb_1_fu_208[8]_i_5_n_20\,
      DI(3) => \xb_1_fu_208[8]_i_6_n_20\,
      DI(2) => \xb_1_fu_208[8]_i_7_n_20\,
      DI(1) => \xb_1_fu_208[8]_i_8_n_20\,
      DI(0) => \xb_1_fu_208[8]_i_9_n_20\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xb_1_fu_208[8]_i_10_n_20\,
      S(6) => \xb_1_fu_208[8]_i_11_n_20\,
      S(5) => \xb_1_fu_208[8]_i_12_n_20\,
      S(4) => \xb_1_fu_208[8]_i_13_n_20\,
      S(3) => \xb_1_fu_208[8]_i_14_n_20\,
      S(2) => \xb_1_fu_208[8]_i_15_n_20\,
      S(1) => \xb_1_fu_208[8]_i_16_n_20\,
      S(0) => \xb_1_fu_208[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_21 is
  port (
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    h_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 45 downto 0 );
    CEA2 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product_i_5__15\ : in STD_LOGIC;
    \tmp_product_i_5__15_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_180_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_180_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_180_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_180_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_180_reg[45]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xa1_2_fu_180_reg[45]_0\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \xa1_2_fu_180_reg[45]_1\ : in STD_LOGIC;
    sext_ln333_fu_810_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_21 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_21 is
  signal \^b\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^h_address0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mul_ln391_fu_388_p2 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_13_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_13_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_13_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_13_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_10_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_11_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_12_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_13_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_17_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_1_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa1_2_fu_180_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa1_2_fu_180_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
  B(11 downto 0) <= \^b\(11 downto 0);
  h_address0(0) <= \^h_address0\(0);
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(11),
      B(16) => \^b\(11),
      B(15) => \^b\(11),
      B(14 downto 13) => \^b\(11 downto 10),
      B(12 downto 2) => \^b\(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => mul_ln391_fu_388_p2(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(11),
      A(28) => \^b\(11),
      A(27) => \^b\(11),
      A(26) => \^b\(11),
      A(25) => \^b\(11),
      A(24) => \^b\(11),
      A(23) => \^b\(11),
      A(22) => \^b\(11),
      A(21) => \^b\(11),
      A(20) => \^b\(11),
      A(19) => \^b\(11),
      A(18) => \^b\(11),
      A(17) => \^b\(11),
      A(16) => \^b\(11),
      A(15) => \^b\(11),
      A(14 downto 13) => \^b\(11 downto 10),
      A(12 downto 2) => \^b\(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28 downto 0) => mul_ln391_fu_388_p2(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1616162020201620"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => DSP_A_B_DATA_INST(1),
      I2 => DSP_A_B_DATA_INST(0),
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => \tmp_product_i_5__15\,
      I5 => Q(0),
      O => \^b\(3)
    );
\tmp_product_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABFDFD59A95"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(2)
    );
\tmp_product_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C555CCC0C000CCC"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(0),
      I3 => \tmp_product_i_5__15\,
      I4 => \tmp_product_i_5__15_0\(0),
      I5 => DSP_A_B_DATA_INST_1,
      O => \^b\(1)
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FAAAA5555"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(1),
      I5 => DSP_A_B_DATA_INST(0),
      O => \^b\(0)
    );
\tmp_product_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => \tmp_product_i_5__15_0\(1),
      O => \^h_address0\(0)
    );
\tmp_product_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303F656A1015"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(11)
    );
\tmp_product_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FEFEA1015"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(10)
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FDFD51015"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(9)
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000757FDFD51015"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(8)
    );
\tmp_product_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006363630063"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => DSP_A_B_DATA_INST(1),
      I2 => \^h_address0\(0),
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => \tmp_product_i_5__15\,
      I5 => Q(0),
      O => \^b\(7)
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A757F1015"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(1),
      I5 => DSP_A_B_DATA_INST(0),
      O => \^b\(6)
    );
\tmp_product_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFDFD5303F"
    )
        port map (
      I0 => \^h_address0\(0),
      I1 => Q(0),
      I2 => \tmp_product_i_5__15\,
      I3 => \tmp_product_i_5__15_0\(0),
      I4 => DSP_A_B_DATA_INST(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(5)
    );
\tmp_product_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444000BBB0B"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address0\(0),
      I2 => \tmp_product_i_5__15_0\(0),
      I3 => \tmp_product_i_5__15\,
      I4 => Q(0),
      I5 => DSP_A_B_DATA_INST(1),
      O => \^b\(4)
    );
\xa1_2_fu_180[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(15),
      I1 => mul_ln391_fu_388_p2(15),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(13),
      O => \xa1_2_fu_180[15]_i_10_n_20\
    );
\xa1_2_fu_180[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(14),
      I1 => mul_ln391_fu_388_p2(14),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(12),
      O => \xa1_2_fu_180[15]_i_11_n_20\
    );
\xa1_2_fu_180[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(13),
      I1 => mul_ln391_fu_388_p2(13),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(11),
      O => \xa1_2_fu_180[15]_i_12_n_20\
    );
\xa1_2_fu_180[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(12),
      I1 => mul_ln391_fu_388_p2(12),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(10),
      O => \xa1_2_fu_180[15]_i_13_n_20\
    );
\xa1_2_fu_180[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(11),
      I1 => mul_ln391_fu_388_p2(11),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(9),
      O => \xa1_2_fu_180[15]_i_14_n_20\
    );
\xa1_2_fu_180[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(10),
      I1 => mul_ln391_fu_388_p2(10),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(8),
      O => \xa1_2_fu_180[15]_i_15_n_20\
    );
\xa1_2_fu_180[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(9),
      I1 => mul_ln391_fu_388_p2(9),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(7),
      O => \xa1_2_fu_180[15]_i_16_n_20\
    );
\xa1_2_fu_180[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(8),
      I1 => mul_ln391_fu_388_p2(8),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(6),
      O => \xa1_2_fu_180[15]_i_17_n_20\
    );
\xa1_2_fu_180[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(23),
      I1 => mul_ln391_fu_388_p2(23),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(21),
      O => \xa1_2_fu_180[23]_i_10_n_20\
    );
\xa1_2_fu_180[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(22),
      I1 => mul_ln391_fu_388_p2(22),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(20),
      O => \xa1_2_fu_180[23]_i_11_n_20\
    );
\xa1_2_fu_180[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(21),
      I1 => mul_ln391_fu_388_p2(21),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(19),
      O => \xa1_2_fu_180[23]_i_12_n_20\
    );
\xa1_2_fu_180[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(20),
      I1 => mul_ln391_fu_388_p2(20),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(18),
      O => \xa1_2_fu_180[23]_i_13_n_20\
    );
\xa1_2_fu_180[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(19),
      I1 => mul_ln391_fu_388_p2(19),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(17),
      O => \xa1_2_fu_180[23]_i_14_n_20\
    );
\xa1_2_fu_180[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(18),
      I1 => mul_ln391_fu_388_p2(18),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(16),
      O => \xa1_2_fu_180[23]_i_15_n_20\
    );
\xa1_2_fu_180[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(17),
      I1 => mul_ln391_fu_388_p2(17),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(15),
      O => \xa1_2_fu_180[23]_i_16_n_20\
    );
\xa1_2_fu_180[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(16),
      I1 => mul_ln391_fu_388_p2(16),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(14),
      O => \xa1_2_fu_180[23]_i_17_n_20\
    );
\xa1_2_fu_180[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(31),
      I1 => mul_ln391_fu_388_p2(31),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(29),
      O => \xa1_2_fu_180[31]_i_10_n_20\
    );
\xa1_2_fu_180[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(30),
      I1 => mul_ln391_fu_388_p2(30),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(28),
      O => \xa1_2_fu_180[31]_i_11_n_20\
    );
\xa1_2_fu_180[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(29),
      I1 => mul_ln391_fu_388_p2(29),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(27),
      O => \xa1_2_fu_180[31]_i_12_n_20\
    );
\xa1_2_fu_180[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(28),
      I1 => mul_ln391_fu_388_p2(28),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(26),
      O => \xa1_2_fu_180[31]_i_13_n_20\
    );
\xa1_2_fu_180[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(27),
      I1 => mul_ln391_fu_388_p2(27),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(25),
      O => \xa1_2_fu_180[31]_i_14_n_20\
    );
\xa1_2_fu_180[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(26),
      I1 => mul_ln391_fu_388_p2(26),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(24),
      O => \xa1_2_fu_180[31]_i_15_n_20\
    );
\xa1_2_fu_180[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(25),
      I1 => mul_ln391_fu_388_p2(25),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(23),
      O => \xa1_2_fu_180[31]_i_16_n_20\
    );
\xa1_2_fu_180[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(24),
      I1 => mul_ln391_fu_388_p2(24),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(22),
      O => \xa1_2_fu_180[31]_i_17_n_20\
    );
\xa1_2_fu_180[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(39),
      I1 => mul_ln391_fu_388_p2(39),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[39]_i_10_n_20\
    );
\xa1_2_fu_180[39]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(38),
      I1 => mul_ln391_fu_388_p2(38),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[39]_i_11_n_20\
    );
\xa1_2_fu_180[39]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(37),
      I1 => mul_ln391_fu_388_p2(37),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[39]_i_12_n_20\
    );
\xa1_2_fu_180[39]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(36),
      I1 => mul_ln391_fu_388_p2(36),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[39]_i_13_n_20\
    );
\xa1_2_fu_180[39]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(35),
      I1 => mul_ln391_fu_388_p2(35),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(33),
      O => \xa1_2_fu_180[39]_i_14_n_20\
    );
\xa1_2_fu_180[39]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(34),
      I1 => mul_ln391_fu_388_p2(34),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(32),
      O => \xa1_2_fu_180[39]_i_15_n_20\
    );
\xa1_2_fu_180[39]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(33),
      I1 => mul_ln391_fu_388_p2(33),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(31),
      O => \xa1_2_fu_180[39]_i_16_n_20\
    );
\xa1_2_fu_180[39]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(32),
      I1 => mul_ln391_fu_388_p2(32),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(30),
      O => \xa1_2_fu_180[39]_i_17_n_20\
    );
\xa1_2_fu_180[45]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(42),
      I1 => mul_ln391_fu_388_p2(42),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_10_n_20\
    );
\xa1_2_fu_180[45]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(41),
      I1 => mul_ln391_fu_388_p2(41),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_11_n_20\
    );
\xa1_2_fu_180[45]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(40),
      I1 => mul_ln391_fu_388_p2(40),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_12_n_20\
    );
\xa1_2_fu_180[45]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(45),
      I1 => mul_ln391_fu_388_p2(45),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_7_n_20\
    );
\xa1_2_fu_180[45]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(44),
      I1 => mul_ln391_fu_388_p2(44),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_8_n_20\
    );
\xa1_2_fu_180[45]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(43),
      I1 => mul_ln391_fu_388_p2(43),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(34),
      O => \xa1_2_fu_180[45]_i_9_n_20\
    );
\xa1_2_fu_180[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(7),
      I1 => mul_ln391_fu_388_p2(7),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(5),
      O => \xa1_2_fu_180[7]_i_10_n_20\
    );
\xa1_2_fu_180[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(6),
      I1 => mul_ln391_fu_388_p2(6),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(4),
      O => \xa1_2_fu_180[7]_i_11_n_20\
    );
\xa1_2_fu_180[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(5),
      I1 => mul_ln391_fu_388_p2(5),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(3),
      O => \xa1_2_fu_180[7]_i_12_n_20\
    );
\xa1_2_fu_180[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(4),
      I1 => mul_ln391_fu_388_p2(4),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(2),
      O => \xa1_2_fu_180[7]_i_13_n_20\
    );
\xa1_2_fu_180[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(3),
      I1 => mul_ln391_fu_388_p2(3),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(1),
      O => \xa1_2_fu_180[7]_i_14_n_20\
    );
\xa1_2_fu_180[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(2),
      I1 => mul_ln391_fu_388_p2(2),
      I2 => \xa1_2_fu_180_reg[45]_1\,
      I3 => sext_ln333_fu_810_p1(0),
      O => \xa1_2_fu_180[7]_i_15_n_20\
    );
\xa1_2_fu_180[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(1),
      I1 => \xa1_2_fu_180_reg[45]_1\,
      I2 => mul_ln391_fu_388_p2(1),
      O => \xa1_2_fu_180[7]_i_16_n_20\
    );
\xa1_2_fu_180[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_180_reg[45]_0\(0),
      I1 => \xa1_2_fu_180_reg[45]_1\,
      I2 => mul_ln391_fu_388_p2(0),
      O => \xa1_2_fu_180[7]_i_17_n_20\
    );
\xa1_2_fu_180_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[15]_i_1_n_20\,
      CO(6) => \xa1_2_fu_180_reg[15]_i_1_n_21\,
      CO(5) => \xa1_2_fu_180_reg[15]_i_1_n_22\,
      CO(4) => \xa1_2_fu_180_reg[15]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[15]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[15]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[15]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \xa1_2_fu_180_reg[15]\(7 downto 0),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \xa1_2_fu_180[15]_i_10_n_20\,
      S(6) => \xa1_2_fu_180[15]_i_11_n_20\,
      S(5) => \xa1_2_fu_180[15]_i_12_n_20\,
      S(4) => \xa1_2_fu_180[15]_i_13_n_20\,
      S(3) => \xa1_2_fu_180[15]_i_14_n_20\,
      S(2) => \xa1_2_fu_180[15]_i_15_n_20\,
      S(1) => \xa1_2_fu_180[15]_i_16_n_20\,
      S(0) => \xa1_2_fu_180[15]_i_17_n_20\
    );
\xa1_2_fu_180_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[23]_i_1_n_20\,
      CO(6) => \xa1_2_fu_180_reg[23]_i_1_n_21\,
      CO(5) => \xa1_2_fu_180_reg[23]_i_1_n_22\,
      CO(4) => \xa1_2_fu_180_reg[23]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[23]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[23]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[23]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \xa1_2_fu_180_reg[23]\(7 downto 0),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \xa1_2_fu_180[23]_i_10_n_20\,
      S(6) => \xa1_2_fu_180[23]_i_11_n_20\,
      S(5) => \xa1_2_fu_180[23]_i_12_n_20\,
      S(4) => \xa1_2_fu_180[23]_i_13_n_20\,
      S(3) => \xa1_2_fu_180[23]_i_14_n_20\,
      S(2) => \xa1_2_fu_180[23]_i_15_n_20\,
      S(1) => \xa1_2_fu_180[23]_i_16_n_20\,
      S(0) => \xa1_2_fu_180[23]_i_17_n_20\
    );
\xa1_2_fu_180_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[31]_i_1_n_20\,
      CO(6) => \xa1_2_fu_180_reg[31]_i_1_n_21\,
      CO(5) => \xa1_2_fu_180_reg[31]_i_1_n_22\,
      CO(4) => \xa1_2_fu_180_reg[31]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[31]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[31]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[31]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[31]_i_1_n_27\,
      DI(7 downto 0) => \xa1_2_fu_180_reg[31]\(7 downto 0),
      O(7 downto 0) => D(31 downto 24),
      S(7) => \xa1_2_fu_180[31]_i_10_n_20\,
      S(6) => \xa1_2_fu_180[31]_i_11_n_20\,
      S(5) => \xa1_2_fu_180[31]_i_12_n_20\,
      S(4) => \xa1_2_fu_180[31]_i_13_n_20\,
      S(3) => \xa1_2_fu_180[31]_i_14_n_20\,
      S(2) => \xa1_2_fu_180[31]_i_15_n_20\,
      S(1) => \xa1_2_fu_180[31]_i_16_n_20\,
      S(0) => \xa1_2_fu_180[31]_i_17_n_20\
    );
\xa1_2_fu_180_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[31]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[39]_i_1_n_20\,
      CO(6) => \xa1_2_fu_180_reg[39]_i_1_n_21\,
      CO(5) => \xa1_2_fu_180_reg[39]_i_1_n_22\,
      CO(4) => \xa1_2_fu_180_reg[39]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[39]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[39]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[39]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[39]_i_1_n_27\,
      DI(7 downto 0) => \xa1_2_fu_180_reg[39]\(7 downto 0),
      O(7 downto 0) => D(39 downto 32),
      S(7) => \xa1_2_fu_180[39]_i_10_n_20\,
      S(6) => \xa1_2_fu_180[39]_i_11_n_20\,
      S(5) => \xa1_2_fu_180[39]_i_12_n_20\,
      S(4) => \xa1_2_fu_180[39]_i_13_n_20\,
      S(3) => \xa1_2_fu_180[39]_i_14_n_20\,
      S(2) => \xa1_2_fu_180[39]_i_15_n_20\,
      S(1) => \xa1_2_fu_180[39]_i_16_n_20\,
      S(0) => \xa1_2_fu_180[39]_i_17_n_20\
    );
\xa1_2_fu_180_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[39]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa1_2_fu_180_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa1_2_fu_180_reg[45]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[45]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[45]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[45]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[45]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \xa1_2_fu_180_reg[45]\(4 downto 0),
      O(7 downto 6) => \NLW_xa1_2_fu_180_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \xa1_2_fu_180[45]_i_7_n_20\,
      S(4) => \xa1_2_fu_180[45]_i_8_n_20\,
      S(3) => \xa1_2_fu_180[45]_i_9_n_20\,
      S(2) => \xa1_2_fu_180[45]_i_10_n_20\,
      S(1) => \xa1_2_fu_180[45]_i_11_n_20\,
      S(0) => \xa1_2_fu_180[45]_i_12_n_20\
    );
\xa1_2_fu_180_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[7]_i_1_n_20\,
      CO(6) => \xa1_2_fu_180_reg[7]_i_1_n_21\,
      CO(5) => \xa1_2_fu_180_reg[7]_i_1_n_22\,
      CO(4) => \xa1_2_fu_180_reg[7]_i_1_n_23\,
      CO(3) => \xa1_2_fu_180_reg[7]_i_1_n_24\,
      CO(2) => \xa1_2_fu_180_reg[7]_i_1_n_25\,
      CO(1) => \xa1_2_fu_180_reg[7]_i_1_n_26\,
      CO(0) => \xa1_2_fu_180_reg[7]_i_1_n_27\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \xa1_2_fu_180[7]_i_10_n_20\,
      S(6) => \xa1_2_fu_180[7]_i_11_n_20\,
      S(5) => \xa1_2_fu_180[7]_i_12_n_20\,
      S(4) => \xa1_2_fu_180[7]_i_13_n_20\,
      S(3) => \xa1_2_fu_180[7]_i_14_n_20\,
      S(2) => \xa1_2_fu_180[7]_i_15_n_20\,
      S(1) => \xa1_2_fu_180[7]_i_16_n_20\,
      S(0) => \xa1_2_fu_180[7]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB2 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_176_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_176_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_176_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_176_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa2_2_fu_176_reg[45]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \idx_fu_172_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_172_reg[2]\ : out STD_LOGIC;
    \idx_fu_172_reg[4]_0\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa2_2_fu_176_reg[45]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    xa2_2_fu_176_reg_7_sp_1 : in STD_LOGIC;
    \xa2_2_fu_176_reg[7]_0\ : in STD_LOGIC;
    \xa2_2_fu_176_reg[39]_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \xa2_2_fu_176_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_819_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    xa2_2_fu_176_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_product_i_6__15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product_i_6__15_0\ : in STD_LOGIC;
    \tmp_product_i_6__15_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    h_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_22 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_22 is
  signal \^b\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ceb2\ : STD_LOGIC;
  signal \^idx_fu_172_reg[2]\ : STD_LOGIC;
  signal \^idx_fu_172_reg[4]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx_fu_172_reg[4]_0\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[0]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[16]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[24]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[32]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[40]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_10_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_11_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_12_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_13_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_14_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_15_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_16_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_17_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_2_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_3_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_4_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_5_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_6_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_7_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_8_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176[8]_i_9_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[32]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[40]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[40]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[40]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[40]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[40]_i_1_n_27\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal xa2_2_fu_176_reg_7_sn_1 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa2_2_fu_176_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa2_2_fu_176_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_17__9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_product_i_18__6\ : label is "soft_lutpair103";
begin
  B(11 downto 0) <= \^b\(11 downto 0);
  CEB2 <= \^ceb2\;
  \idx_fu_172_reg[2]\ <= \^idx_fu_172_reg[2]\;
  \idx_fu_172_reg[4]\(1 downto 0) <= \^idx_fu_172_reg[4]\(1 downto 0);
  \idx_fu_172_reg[4]_0\ <= \^idx_fu_172_reg[4]_0\;
  xa2_2_fu_176_reg_7_sn_1 <= xa2_2_fu_176_reg_7_sp_1;
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DSP_ALU_INST(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(11),
      B(16) => \^b\(11),
      B(15) => \^b\(11),
      B(14 downto 13) => \^b\(11 downto 10),
      B(12 downto 2) => \^b\(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ceb2\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(11),
      A(28) => \^b\(11),
      A(27) => \^b\(11),
      A(26) => \^b\(11),
      A(25) => \^b\(11),
      A(24) => \^b\(11),
      A(23) => \^b\(11),
      A(22) => \^b\(11),
      A(21) => \^b\(11),
      A(20) => \^b\(11),
      A(19) => \^b\(11),
      A(18) => \^b\(11),
      A(17) => \^b\(11),
      A(16) => \^b\(11),
      A(15) => \^b\(11),
      A(14 downto 13) => \^b\(11 downto 10),
      A(12 downto 2) => \^b\(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(31),
      B(16) => DSP_ALU_INST(31),
      B(15) => DSP_ALU_INST(31),
      B(14 downto 0) => DSP_ALU_INST(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ceb2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28) => P(0),
      P(27 downto 0) => \tmp_product__1\(44 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF9A95DFD5"
    )
        port map (
      I0 => h_address0(0),
      I1 => \tmp_product_i_6__15\(0),
      I2 => \tmp_product_i_6__15_0\,
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \^idx_fu_172_reg[4]\(1),
      I5 => \^idx_fu_172_reg[4]\(0),
      O => \^b\(2)
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0888888F088"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]_0\,
      I1 => h_address0(0),
      I2 => \^idx_fu_172_reg[2]\,
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \tmp_product_i_6__15_0\,
      I5 => \tmp_product_i_6__15\(0),
      O => \^b\(1)
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222D1DDD111"
    )
        port map (
      I0 => h_address0(0),
      I1 => \^idx_fu_172_reg[4]\(0),
      I2 => \tmp_product_i_6__15\(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => DSP_A_B_DATA_INST_1(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(0)
    );
\tmp_product_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \tmp_product_i_6__15\(1),
      I1 => \tmp_product_i_6__15\(0),
      I2 => \tmp_product_i_6__15\(2),
      I3 => \tmp_product_i_6__15_0\,
      I4 => \tmp_product_i_6__15_1\(0),
      O => \^idx_fu_172_reg[4]\(0)
    );
\tmp_product_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \tmp_product_i_6__15\(3),
      I1 => \tmp_product_i_6__15\(1),
      I2 => \tmp_product_i_6__15\(0),
      I3 => \tmp_product_i_6__15\(2),
      I4 => \tmp_product_i_6__15_0\,
      I5 => \tmp_product_i_6__15_1\(1),
      O => \^idx_fu_172_reg[4]\(1)
    );
\tmp_product_i_17__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]\(0),
      I1 => \^idx_fu_172_reg[4]\(1),
      O => \^idx_fu_172_reg[2]\
    );
\tmp_product_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]\(1),
      I1 => \^idx_fu_172_reg[4]\(0),
      O => \^idx_fu_172_reg[4]_0\
    );
\tmp_product_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_product_i_6__15_0\,
      I2 => DSP_A_B_DATA_INST,
      I3 => DSP_A_B_DATA_INST_0(0),
      O => \^ceb2\
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077788878"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]\(0),
      I1 => h_address0(0),
      I2 => DSP_A_B_DATA_INST_1(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => \tmp_product_i_6__15\(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(11)
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202220007C777CCC"
    )
        port map (
      I0 => h_address0(0),
      I1 => \^idx_fu_172_reg[4]\(0),
      I2 => \tmp_product_i_6__15\(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => DSP_A_B_DATA_INST_1(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(10)
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80CFC0"
    )
        port map (
      I0 => h_address0(0),
      I1 => \tmp_product_i_6__15\(0),
      I2 => \tmp_product_i_6__15_0\,
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \^idx_fu_172_reg[4]\(1),
      I5 => \^idx_fu_172_reg[4]\(0),
      O => \^b\(9)
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80EFEA"
    )
        port map (
      I0 => h_address0(0),
      I1 => \tmp_product_i_6__15\(0),
      I2 => \tmp_product_i_6__15_0\,
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \^idx_fu_172_reg[4]\(1),
      I5 => \^idx_fu_172_reg[4]\(0),
      O => \^b\(8)
    );
\tmp_product_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6363630000006300"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]\(0),
      I1 => \^idx_fu_172_reg[4]\(1),
      I2 => h_address0(0),
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \tmp_product_i_6__15_0\,
      I5 => \tmp_product_i_6__15\(0),
      O => \^b\(7)
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077744474"
    )
        port map (
      I0 => \^idx_fu_172_reg[4]\(0),
      I1 => h_address0(0),
      I2 => DSP_A_B_DATA_INST_1(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => \tmp_product_i_6__15\(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(6)
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23222333F3FFF333"
    )
        port map (
      I0 => h_address0(0),
      I1 => \^idx_fu_172_reg[4]\(1),
      I2 => \tmp_product_i_6__15\(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => DSP_A_B_DATA_INST_1(0),
      I5 => \^idx_fu_172_reg[4]\(0),
      O => \^b\(5)
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000D1DDD111"
    )
        port map (
      I0 => h_address0(0),
      I1 => \^idx_fu_172_reg[4]\(0),
      I2 => \tmp_product_i_6__15\(0),
      I3 => \tmp_product_i_6__15_0\,
      I4 => DSP_A_B_DATA_INST_1(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(4)
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001015656A202A"
    )
        port map (
      I0 => h_address0(0),
      I1 => \tmp_product_i_6__15\(0),
      I2 => \tmp_product_i_6__15_0\,
      I3 => DSP_A_B_DATA_INST_1(0),
      I4 => \^idx_fu_172_reg[4]\(0),
      I5 => \^idx_fu_172_reg[4]\(1),
      O => \^b\(3)
    );
\xa2_2_fu_176[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => \xa2_2_fu_176_reg[39]_0\(5),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(3),
      O => \xa2_2_fu_176[0]_i_10_n_20\
    );
\xa2_2_fu_176[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => \xa2_2_fu_176_reg[39]_0\(4),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(2),
      O => \xa2_2_fu_176[0]_i_11_n_20\
    );
\xa2_2_fu_176[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => \xa2_2_fu_176_reg[39]_0\(3),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(1),
      O => \xa2_2_fu_176[0]_i_12_n_20\
    );
\xa2_2_fu_176[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => \xa2_2_fu_176_reg[39]_0\(2),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(0),
      O => \xa2_2_fu_176[0]_i_13_n_20\
    );
\xa2_2_fu_176[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => \xa2_2_fu_176_reg[39]_0\(1),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => \xa2_2_fu_176_reg[7]_1\(1),
      I4 => Q(1),
      I5 => q0(1),
      O => \xa2_2_fu_176[0]_i_14_n_20\
    );
\xa2_2_fu_176[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => \xa2_2_fu_176_reg[39]_0\(0),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => \xa2_2_fu_176_reg[7]_1\(0),
      I4 => Q(1),
      I5 => q0(0),
      O => \xa2_2_fu_176[0]_i_15_n_20\
    );
\xa2_2_fu_176[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      I2 => \xa2_2_fu_176_reg[7]_0\,
      O => \xa2_2_fu_176[0]_i_16_n_20\
    );
\xa2_2_fu_176[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      I2 => xa2_2_fu_176_reg_7_sn_1,
      O => \xa2_2_fu_176[0]_i_17_n_20\
    );
\xa2_2_fu_176[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_2_n_20\
    );
\xa2_2_fu_176[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_3_n_20\
    );
\xa2_2_fu_176[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_4_n_20\
    );
\xa2_2_fu_176[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_5_n_20\
    );
\xa2_2_fu_176[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_6_n_20\
    );
\xa2_2_fu_176[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_7_n_20\
    );
\xa2_2_fu_176[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_8_n_20\
    );
\xa2_2_fu_176[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[0]_i_9_n_20\
    );
\xa2_2_fu_176[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => \xa2_2_fu_176_reg[39]_0\(21),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(19),
      O => \xa2_2_fu_176[16]_i_10_n_20\
    );
\xa2_2_fu_176[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => \xa2_2_fu_176_reg[39]_0\(20),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(18),
      O => \xa2_2_fu_176[16]_i_11_n_20\
    );
\xa2_2_fu_176[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => \xa2_2_fu_176_reg[39]_0\(19),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(17),
      O => \xa2_2_fu_176[16]_i_12_n_20\
    );
\xa2_2_fu_176[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => \xa2_2_fu_176_reg[39]_0\(18),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(16),
      O => \xa2_2_fu_176[16]_i_13_n_20\
    );
\xa2_2_fu_176[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => \xa2_2_fu_176_reg[39]_0\(17),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(15),
      O => \xa2_2_fu_176[16]_i_14_n_20\
    );
\xa2_2_fu_176[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => \xa2_2_fu_176_reg[39]_0\(16),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(14),
      O => \xa2_2_fu_176[16]_i_15_n_20\
    );
\xa2_2_fu_176[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => \xa2_2_fu_176_reg[39]_0\(15),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(13),
      O => \xa2_2_fu_176[16]_i_16_n_20\
    );
\xa2_2_fu_176[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => \xa2_2_fu_176_reg[39]_0\(14),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(12),
      O => \xa2_2_fu_176[16]_i_17_n_20\
    );
\xa2_2_fu_176[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_2_n_20\
    );
\xa2_2_fu_176[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_3_n_20\
    );
\xa2_2_fu_176[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_4_n_20\
    );
\xa2_2_fu_176[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_5_n_20\
    );
\xa2_2_fu_176[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_6_n_20\
    );
\xa2_2_fu_176[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_7_n_20\
    );
\xa2_2_fu_176[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_8_n_20\
    );
\xa2_2_fu_176[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[16]_i_9_n_20\
    );
\xa2_2_fu_176[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => \xa2_2_fu_176_reg[39]_0\(29),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(27),
      O => \xa2_2_fu_176[24]_i_10_n_20\
    );
\xa2_2_fu_176[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => \xa2_2_fu_176_reg[39]_0\(28),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(26),
      O => \xa2_2_fu_176[24]_i_11_n_20\
    );
\xa2_2_fu_176[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => \xa2_2_fu_176_reg[39]_0\(27),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(25),
      O => \xa2_2_fu_176[24]_i_12_n_20\
    );
\xa2_2_fu_176[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => \xa2_2_fu_176_reg[39]_0\(26),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(24),
      O => \xa2_2_fu_176[24]_i_13_n_20\
    );
\xa2_2_fu_176[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => \xa2_2_fu_176_reg[39]_0\(25),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(23),
      O => \xa2_2_fu_176[24]_i_14_n_20\
    );
\xa2_2_fu_176[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => \xa2_2_fu_176_reg[39]_0\(24),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(22),
      O => \xa2_2_fu_176[24]_i_15_n_20\
    );
\xa2_2_fu_176[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => \xa2_2_fu_176_reg[39]_0\(23),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(21),
      O => \xa2_2_fu_176[24]_i_16_n_20\
    );
\xa2_2_fu_176[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => \xa2_2_fu_176_reg[39]_0\(22),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(20),
      O => \xa2_2_fu_176[24]_i_17_n_20\
    );
\xa2_2_fu_176[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_2_n_20\
    );
\xa2_2_fu_176[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_3_n_20\
    );
\xa2_2_fu_176[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_4_n_20\
    );
\xa2_2_fu_176[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_5_n_20\
    );
\xa2_2_fu_176[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_6_n_20\
    );
\xa2_2_fu_176[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_7_n_20\
    );
\xa2_2_fu_176[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_8_n_20\
    );
\xa2_2_fu_176[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[24]_i_9_n_20\
    );
\xa2_2_fu_176[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => xa2_2_fu_176_reg(3),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[32]_i_10_n_20\
    );
\xa2_2_fu_176[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => xa2_2_fu_176_reg(2),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[32]_i_11_n_20\
    );
\xa2_2_fu_176[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => xa2_2_fu_176_reg(1),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(33),
      O => \xa2_2_fu_176[32]_i_12_n_20\
    );
\xa2_2_fu_176[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => xa2_2_fu_176_reg(0),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(32),
      O => \xa2_2_fu_176[32]_i_13_n_20\
    );
\xa2_2_fu_176[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => \xa2_2_fu_176_reg[39]_0\(33),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(31),
      O => \xa2_2_fu_176[32]_i_14_n_20\
    );
\xa2_2_fu_176[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => \xa2_2_fu_176_reg[39]_0\(32),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(30),
      O => \xa2_2_fu_176[32]_i_15_n_20\
    );
\xa2_2_fu_176[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => \xa2_2_fu_176_reg[39]_0\(31),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(29),
      O => \xa2_2_fu_176[32]_i_16_n_20\
    );
\xa2_2_fu_176[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => \xa2_2_fu_176_reg[39]_0\(30),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(28),
      O => \xa2_2_fu_176[32]_i_17_n_20\
    );
\xa2_2_fu_176[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_2_n_20\
    );
\xa2_2_fu_176[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_3_n_20\
    );
\xa2_2_fu_176[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_4_n_20\
    );
\xa2_2_fu_176[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_5_n_20\
    );
\xa2_2_fu_176[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_6_n_20\
    );
\xa2_2_fu_176[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_7_n_20\
    );
\xa2_2_fu_176[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_8_n_20\
    );
\xa2_2_fu_176[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[32]_i_9_n_20\
    );
\xa2_2_fu_176[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => xa2_2_fu_176_reg(6),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[40]_i_10_n_20\
    );
\xa2_2_fu_176[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => xa2_2_fu_176_reg(5),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[40]_i_11_n_20\
    );
\xa2_2_fu_176[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => xa2_2_fu_176_reg(4),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[40]_i_12_n_20\
    );
\xa2_2_fu_176[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[40]_i_2_n_20\
    );
\xa2_2_fu_176[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[40]_i_3_n_20\
    );
\xa2_2_fu_176[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[40]_i_4_n_20\
    );
\xa2_2_fu_176[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[40]_i_5_n_20\
    );
\xa2_2_fu_176[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[40]_i_6_n_20\
    );
\xa2_2_fu_176[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => xa2_2_fu_176_reg(8),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[40]_i_8_n_20\
    );
\xa2_2_fu_176[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => xa2_2_fu_176_reg(7),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(34),
      O => \xa2_2_fu_176[40]_i_9_n_20\
    );
\xa2_2_fu_176[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => \xa2_2_fu_176_reg[39]_0\(13),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(11),
      O => \xa2_2_fu_176[8]_i_10_n_20\
    );
\xa2_2_fu_176[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => \xa2_2_fu_176_reg[39]_0\(12),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(10),
      O => \xa2_2_fu_176[8]_i_11_n_20\
    );
\xa2_2_fu_176[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => \xa2_2_fu_176_reg[39]_0\(11),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(9),
      O => \xa2_2_fu_176[8]_i_12_n_20\
    );
\xa2_2_fu_176[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => \xa2_2_fu_176_reg[39]_0\(10),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(8),
      O => \xa2_2_fu_176[8]_i_13_n_20\
    );
\xa2_2_fu_176[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => \xa2_2_fu_176_reg[39]_0\(9),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(7),
      O => \xa2_2_fu_176[8]_i_14_n_20\
    );
\xa2_2_fu_176[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => \xa2_2_fu_176_reg[39]_0\(8),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(6),
      O => \xa2_2_fu_176[8]_i_15_n_20\
    );
\xa2_2_fu_176[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => \xa2_2_fu_176_reg[39]_0\(7),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(5),
      O => \xa2_2_fu_176[8]_i_16_n_20\
    );
\xa2_2_fu_176[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => \xa2_2_fu_176_reg[39]_0\(6),
      I2 => \xa2_2_fu_176_reg[45]_0\,
      I3 => sext_ln333_1_fu_819_p1(4),
      O => \xa2_2_fu_176[8]_i_17_n_20\
    );
\xa2_2_fu_176[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_2_n_20\
    );
\xa2_2_fu_176[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_3_n_20\
    );
\xa2_2_fu_176[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_4_n_20\
    );
\xa2_2_fu_176[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_5_n_20\
    );
\xa2_2_fu_176[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_6_n_20\
    );
\xa2_2_fu_176[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_7_n_20\
    );
\xa2_2_fu_176[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_8_n_20\
    );
\xa2_2_fu_176[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      O => \xa2_2_fu_176[8]_i_9_n_20\
    );
\xa2_2_fu_176_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_176_reg[0]_i_1_n_20\,
      CO(6) => \xa2_2_fu_176_reg[0]_i_1_n_21\,
      CO(5) => \xa2_2_fu_176_reg[0]_i_1_n_22\,
      CO(4) => \xa2_2_fu_176_reg[0]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[0]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[0]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[0]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[0]_i_1_n_27\,
      DI(7) => \xa2_2_fu_176[0]_i_2_n_20\,
      DI(6) => \xa2_2_fu_176[0]_i_3_n_20\,
      DI(5) => \xa2_2_fu_176[0]_i_4_n_20\,
      DI(4) => \xa2_2_fu_176[0]_i_5_n_20\,
      DI(3) => \xa2_2_fu_176[0]_i_6_n_20\,
      DI(2) => \xa2_2_fu_176[0]_i_7_n_20\,
      DI(1) => \xa2_2_fu_176[0]_i_8_n_20\,
      DI(0) => \xa2_2_fu_176[0]_i_9_n_20\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xa2_2_fu_176[0]_i_10_n_20\,
      S(6) => \xa2_2_fu_176[0]_i_11_n_20\,
      S(5) => \xa2_2_fu_176[0]_i_12_n_20\,
      S(4) => \xa2_2_fu_176[0]_i_13_n_20\,
      S(3) => \xa2_2_fu_176[0]_i_14_n_20\,
      S(2) => \xa2_2_fu_176[0]_i_15_n_20\,
      S(1) => \xa2_2_fu_176[0]_i_16_n_20\,
      S(0) => \xa2_2_fu_176[0]_i_17_n_20\
    );
\xa2_2_fu_176_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_176_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_176_reg[16]_i_1_n_20\,
      CO(6) => \xa2_2_fu_176_reg[16]_i_1_n_21\,
      CO(5) => \xa2_2_fu_176_reg[16]_i_1_n_22\,
      CO(4) => \xa2_2_fu_176_reg[16]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[16]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[16]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[16]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[16]_i_1_n_27\,
      DI(7) => \xa2_2_fu_176[16]_i_2_n_20\,
      DI(6) => \xa2_2_fu_176[16]_i_3_n_20\,
      DI(5) => \xa2_2_fu_176[16]_i_4_n_20\,
      DI(4) => \xa2_2_fu_176[16]_i_5_n_20\,
      DI(3) => \xa2_2_fu_176[16]_i_6_n_20\,
      DI(2) => \xa2_2_fu_176[16]_i_7_n_20\,
      DI(1) => \xa2_2_fu_176[16]_i_8_n_20\,
      DI(0) => \xa2_2_fu_176[16]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_176_reg[23]\(7 downto 0),
      S(7) => \xa2_2_fu_176[16]_i_10_n_20\,
      S(6) => \xa2_2_fu_176[16]_i_11_n_20\,
      S(5) => \xa2_2_fu_176[16]_i_12_n_20\,
      S(4) => \xa2_2_fu_176[16]_i_13_n_20\,
      S(3) => \xa2_2_fu_176[16]_i_14_n_20\,
      S(2) => \xa2_2_fu_176[16]_i_15_n_20\,
      S(1) => \xa2_2_fu_176[16]_i_16_n_20\,
      S(0) => \xa2_2_fu_176[16]_i_17_n_20\
    );
\xa2_2_fu_176_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_176_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_176_reg[24]_i_1_n_20\,
      CO(6) => \xa2_2_fu_176_reg[24]_i_1_n_21\,
      CO(5) => \xa2_2_fu_176_reg[24]_i_1_n_22\,
      CO(4) => \xa2_2_fu_176_reg[24]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[24]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[24]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[24]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[24]_i_1_n_27\,
      DI(7) => \xa2_2_fu_176[24]_i_2_n_20\,
      DI(6) => \xa2_2_fu_176[24]_i_3_n_20\,
      DI(5) => \xa2_2_fu_176[24]_i_4_n_20\,
      DI(4) => \xa2_2_fu_176[24]_i_5_n_20\,
      DI(3) => \xa2_2_fu_176[24]_i_6_n_20\,
      DI(2) => \xa2_2_fu_176[24]_i_7_n_20\,
      DI(1) => \xa2_2_fu_176[24]_i_8_n_20\,
      DI(0) => \xa2_2_fu_176[24]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_176_reg[31]\(7 downto 0),
      S(7) => \xa2_2_fu_176[24]_i_10_n_20\,
      S(6) => \xa2_2_fu_176[24]_i_11_n_20\,
      S(5) => \xa2_2_fu_176[24]_i_12_n_20\,
      S(4) => \xa2_2_fu_176[24]_i_13_n_20\,
      S(3) => \xa2_2_fu_176[24]_i_14_n_20\,
      S(2) => \xa2_2_fu_176[24]_i_15_n_20\,
      S(1) => \xa2_2_fu_176[24]_i_16_n_20\,
      S(0) => \xa2_2_fu_176[24]_i_17_n_20\
    );
\xa2_2_fu_176_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_176_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_176_reg[32]_i_1_n_20\,
      CO(6) => \xa2_2_fu_176_reg[32]_i_1_n_21\,
      CO(5) => \xa2_2_fu_176_reg[32]_i_1_n_22\,
      CO(4) => \xa2_2_fu_176_reg[32]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[32]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[32]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[32]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[32]_i_1_n_27\,
      DI(7) => \xa2_2_fu_176[32]_i_2_n_20\,
      DI(6) => \xa2_2_fu_176[32]_i_3_n_20\,
      DI(5) => \xa2_2_fu_176[32]_i_4_n_20\,
      DI(4) => \xa2_2_fu_176[32]_i_5_n_20\,
      DI(3) => \xa2_2_fu_176[32]_i_6_n_20\,
      DI(2) => \xa2_2_fu_176[32]_i_7_n_20\,
      DI(1) => \xa2_2_fu_176[32]_i_8_n_20\,
      DI(0) => \xa2_2_fu_176[32]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_176_reg[39]\(7 downto 0),
      S(7) => \xa2_2_fu_176[32]_i_10_n_20\,
      S(6) => \xa2_2_fu_176[32]_i_11_n_20\,
      S(5) => \xa2_2_fu_176[32]_i_12_n_20\,
      S(4) => \xa2_2_fu_176[32]_i_13_n_20\,
      S(3) => \xa2_2_fu_176[32]_i_14_n_20\,
      S(2) => \xa2_2_fu_176[32]_i_15_n_20\,
      S(1) => \xa2_2_fu_176[32]_i_16_n_20\,
      S(0) => \xa2_2_fu_176[32]_i_17_n_20\
    );
\xa2_2_fu_176_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_176_reg[32]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa2_2_fu_176_reg[40]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa2_2_fu_176_reg[40]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[40]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[40]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[40]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[40]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4) => \xa2_2_fu_176[40]_i_2_n_20\,
      DI(3) => \xa2_2_fu_176[40]_i_3_n_20\,
      DI(2) => \xa2_2_fu_176[40]_i_4_n_20\,
      DI(1) => \xa2_2_fu_176[40]_i_5_n_20\,
      DI(0) => \xa2_2_fu_176[40]_i_6_n_20\,
      O(7 downto 6) => \NLW_xa2_2_fu_176_reg[40]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \xa2_2_fu_176_reg[45]\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4) => \xa2_2_fu_176[40]_i_8_n_20\,
      S(3) => \xa2_2_fu_176[40]_i_9_n_20\,
      S(2) => \xa2_2_fu_176[40]_i_10_n_20\,
      S(1) => \xa2_2_fu_176[40]_i_11_n_20\,
      S(0) => \xa2_2_fu_176[40]_i_12_n_20\
    );
\xa2_2_fu_176_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_176_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_176_reg[8]_i_1_n_20\,
      CO(6) => \xa2_2_fu_176_reg[8]_i_1_n_21\,
      CO(5) => \xa2_2_fu_176_reg[8]_i_1_n_22\,
      CO(4) => \xa2_2_fu_176_reg[8]_i_1_n_23\,
      CO(3) => \xa2_2_fu_176_reg[8]_i_1_n_24\,
      CO(2) => \xa2_2_fu_176_reg[8]_i_1_n_25\,
      CO(1) => \xa2_2_fu_176_reg[8]_i_1_n_26\,
      CO(0) => \xa2_2_fu_176_reg[8]_i_1_n_27\,
      DI(7) => \xa2_2_fu_176[8]_i_2_n_20\,
      DI(6) => \xa2_2_fu_176[8]_i_3_n_20\,
      DI(5) => \xa2_2_fu_176[8]_i_4_n_20\,
      DI(4) => \xa2_2_fu_176[8]_i_5_n_20\,
      DI(3) => \xa2_2_fu_176[8]_i_6_n_20\,
      DI(2) => \xa2_2_fu_176[8]_i_7_n_20\,
      DI(1) => \xa2_2_fu_176[8]_i_8_n_20\,
      DI(0) => \xa2_2_fu_176[8]_i_9_n_20\,
      O(7 downto 0) => \xa2_2_fu_176_reg[15]\(7 downto 0),
      S(7) => \xa2_2_fu_176[8]_i_10_n_20\,
      S(6) => \xa2_2_fu_176[8]_i_11_n_20\,
      S(5) => \xa2_2_fu_176[8]_i_12_n_20\,
      S(4) => \xa2_2_fu_176[8]_i_13_n_20\,
      S(3) => \xa2_2_fu_176[8]_i_14_n_20\,
      S(2) => \xa2_2_fu_176[8]_i_15_n_20\,
      S(1) => \xa2_2_fu_176[8]_i_16_n_20\,
      S(0) => \xa2_2_fu_176[8]_i_17_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[4]_rep\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rlt1_reg[30]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rlt1_reg[0]\ : in STD_LOGIC;
    \rlt1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln294_fu_972_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rlt1[15]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_11_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[7]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_22\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_23\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_24\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_25\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_26\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_3_n_27\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal \NLW_rlt1_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rlt1_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rlt1[10]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \rlt1[11]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \rlt1[12]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \rlt1[13]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \rlt1[14]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rlt1[15]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \rlt1[16]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rlt1[17]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rlt1[18]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \rlt1[19]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \rlt1[1]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rlt1[20]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \rlt1[21]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rlt1[22]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \rlt1[23]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rlt1[24]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \rlt1[25]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rlt1[26]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rlt1[27]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rlt1[28]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rlt1[29]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \rlt1[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rlt1[30]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \rlt1[3]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rlt1[4]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rlt1[5]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \rlt1[6]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \rlt1[7]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \rlt1[8]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \rlt1[9]_i_1\ : label is "soft_lutpair416";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rlt1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[30]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
\rlt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(0),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(0)
    );
\rlt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(10),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(10)
    );
\rlt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(11),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(11)
    );
\rlt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(12),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(12)
    );
\rlt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(13),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(13)
    );
\rlt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(14),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(14)
    );
\rlt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(15),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(15)
    );
\rlt1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(9),
      O => \rlt1[15]_i_10_n_20\
    );
\rlt1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(8),
      O => \rlt1[15]_i_11_n_20\
    );
\rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \^d\(15),
      O => \rlt1[15]_i_4_n_20\
    );
\rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(14),
      I1 => Q(14),
      O => \rlt1[15]_i_5_n_20\
    );
\rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(13),
      I1 => Q(13),
      O => \rlt1[15]_i_6_n_20\
    );
\rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(12),
      O => \rlt1[15]_i_7_n_20\
    );
\rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(11),
      O => \rlt1[15]_i_8_n_20\
    );
\rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(10),
      O => \rlt1[15]_i_9_n_20\
    );
\rlt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(16),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(16)
    );
\rlt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(17),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(17)
    );
\rlt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(18),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(18)
    );
\rlt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(19),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(19)
    );
\rlt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(1),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(1)
    );
\rlt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(20),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(20)
    );
\rlt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(21),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(21)
    );
\rlt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(22),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(22)
    );
\rlt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(23),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(23)
    );
\rlt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(24),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(24)
    );
\rlt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(25),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(25)
    );
\rlt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(26),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(26)
    );
\rlt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(27),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(27)
    );
\rlt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(28),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(28)
    );
\rlt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(29),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(29)
    );
\rlt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(2),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(2)
    );
\rlt1[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(30),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(30)
    );
\rlt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(3),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(3)
    );
\rlt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(4),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(4)
    );
\rlt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(5),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(5)
    );
\rlt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(6),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(6)
    );
\rlt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(7),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(7)
    );
\rlt1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      O => \rlt1[7]_i_10_n_20\
    );
\rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(7),
      O => \rlt1[7]_i_3_n_20\
    );
\rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(6),
      O => \rlt1[7]_i_4_n_20\
    );
\rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(5),
      O => \rlt1[7]_i_5_n_20\
    );
\rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(4),
      O => \rlt1[7]_i_6_n_20\
    );
\rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(3),
      O => \rlt1[7]_i_7_n_20\
    );
\rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(2),
      O => \rlt1[7]_i_8_n_20\
    );
\rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(1),
      O => \rlt1[7]_i_9_n_20\
    );
\rlt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(8),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(8)
    );
\rlt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln294_fu_972_p2(9),
      I1 => \rlt1_reg[0]\,
      I2 => \rlt1_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[4]_rep\(9)
    );
\rlt1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[15]_i_2_n_20\,
      CO(6) => \rlt1_reg[15]_i_2_n_21\,
      CO(5) => \rlt1_reg[15]_i_2_n_22\,
      CO(4) => \rlt1_reg[15]_i_2_n_23\,
      CO(3) => \rlt1_reg[15]_i_2_n_24\,
      CO(2) => \rlt1_reg[15]_i_2_n_25\,
      CO(1) => \rlt1_reg[15]_i_2_n_26\,
      CO(0) => \rlt1_reg[15]_i_2_n_27\,
      DI(7) => DI(0),
      DI(6 downto 0) => \^d\(14 downto 8),
      O(7 downto 0) => add_ln294_fu_972_p2(15 downto 8),
      S(7) => \rlt1[15]_i_4_n_20\,
      S(6) => \rlt1[15]_i_5_n_20\,
      S(5) => \rlt1[15]_i_6_n_20\,
      S(4) => \rlt1[15]_i_7_n_20\,
      S(3) => \rlt1[15]_i_8_n_20\,
      S(2) => \rlt1[15]_i_9_n_20\,
      S(1) => \rlt1[15]_i_10_n_20\,
      S(0) => \rlt1[15]_i_11_n_20\
    );
\rlt1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[23]_i_2_n_20\,
      CO(6) => \rlt1_reg[23]_i_2_n_21\,
      CO(5) => \rlt1_reg[23]_i_2_n_22\,
      CO(4) => \rlt1_reg[23]_i_2_n_23\,
      CO(3) => \rlt1_reg[23]_i_2_n_24\,
      CO(2) => \rlt1_reg[23]_i_2_n_25\,
      CO(1) => \rlt1_reg[23]_i_2_n_26\,
      CO(0) => \rlt1_reg[23]_i_2_n_27\,
      DI(7 downto 0) => Q(22 downto 15),
      O(7 downto 0) => add_ln294_fu_972_p2(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\rlt1_reg[30]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rlt1_reg[30]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rlt1_reg[30]_i_3_n_22\,
      CO(4) => \rlt1_reg[30]_i_3_n_23\,
      CO(3) => \rlt1_reg[30]_i_3_n_24\,
      CO(2) => \rlt1_reg[30]_i_3_n_25\,
      CO(1) => \rlt1_reg[30]_i_3_n_26\,
      CO(0) => \rlt1_reg[30]_i_3_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => Q(28 downto 23),
      O(7) => \NLW_rlt1_reg[30]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln294_fu_972_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \rlt1_reg[30]\(6 downto 0)
    );
\rlt1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rlt1_reg[7]_i_2_n_20\,
      CO(6) => \rlt1_reg[7]_i_2_n_21\,
      CO(5) => \rlt1_reg[7]_i_2_n_22\,
      CO(4) => \rlt1_reg[7]_i_2_n_23\,
      CO(3) => \rlt1_reg[7]_i_2_n_24\,
      CO(2) => \rlt1_reg[7]_i_2_n_25\,
      CO(1) => \rlt1_reg[7]_i_2_n_26\,
      CO(0) => \rlt1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => \^d\(7 downto 0),
      O(7 downto 0) => add_ln294_fu_972_p2(7 downto 0),
      S(7) => \rlt1[7]_i_3_n_20\,
      S(6) => \rlt1[7]_i_4_n_20\,
      S(5) => \rlt1[7]_i_5_n_20\,
      S(4) => \rlt1[7]_i_6_n_20\,
      S(3) => \rlt1[7]_i_7_n_20\,
      S(2) => \rlt1[7]_i_8_n_20\,
      S(1) => \rlt1[7]_i_9_n_20\,
      S(0) => \rlt1[7]_i_10_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(12),
      A(28) => DSP_ALU_INST_0(12),
      A(27) => DSP_ALU_INST_0(12),
      A(26) => DSP_ALU_INST_0(12),
      A(25) => DSP_ALU_INST_0(12),
      A(24) => DSP_ALU_INST_0(12),
      A(23) => DSP_ALU_INST_0(12),
      A(22) => DSP_ALU_INST_0(12),
      A(21) => DSP_ALU_INST_0(12),
      A(20) => DSP_ALU_INST_0(12),
      A(19) => DSP_ALU_INST_0(12),
      A(18) => DSP_ALU_INST_0(12),
      A(17) => DSP_ALU_INST_0(12),
      A(16) => DSP_ALU_INST_0(12),
      A(15 downto 3) => DSP_ALU_INST_0(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => detl(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => \^d\(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_23 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[5]_rep__1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    \icmp_ln535_reg_330_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \icmp_ln535_reg_330_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln535_reg_330 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln344_fu_654_p2 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dec_rlt1_reg[30]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln350_reg_1243_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln350_reg_1243_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \add_ln350_reg_1243_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln350_reg_1243_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_qq4_code4_table_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_rlt1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_23 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_23 is
  signal \^a\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln350_reg_1243[15]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln350_reg_1243_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal add_ln354_fu_693_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_rep__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dec_rlt1[15]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_11_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_2_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_3_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4__1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_5_n_20\ : STD_LOGIC;
  signal qq4_code4_table_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal trunc_ln345_1_reg_1220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln350_reg_1243_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dec_rlt1_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_dec_rlt1_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln350_reg_1243_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_1243_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_1243_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_1243_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_plt1[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dec_plt1[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dec_plt1[12]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dec_plt1[13]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dec_plt1[14]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_plt1[15]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_plt1[16]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dec_plt1[17]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dec_plt1[18]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dec_plt1[19]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dec_plt1[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dec_plt1[20]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dec_plt1[21]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dec_plt1[22]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dec_plt1[23]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dec_plt1[24]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dec_plt1[25]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dec_plt1[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dec_plt1[27]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dec_plt1[28]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dec_plt1[29]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dec_plt1[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dec_plt1[30]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dec_plt1[31]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dec_plt1[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dec_plt1[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dec_plt1[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dec_plt1[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \dec_plt1[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dec_plt1[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \dec_plt1[9]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dec_rlt1[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dec_rlt1[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dec_rlt1[11]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dec_rlt1[12]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dec_rlt1[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dec_rlt1[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dec_rlt1[15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dec_rlt1[16]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dec_rlt1[17]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dec_rlt1[18]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dec_rlt1[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dec_rlt1[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dec_rlt1[20]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dec_rlt1[21]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dec_rlt1[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dec_rlt1[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dec_rlt1[24]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dec_rlt1[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dec_rlt1[26]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \dec_rlt1[27]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dec_rlt1[28]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \dec_rlt1[29]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dec_rlt1[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dec_rlt1[30]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \dec_rlt1[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dec_rlt1[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dec_rlt1[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dec_rlt1[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dec_rlt1[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dec_rlt1[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dec_rlt1[9]_i_1\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[30]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute SOFT_HLUTNM of \tmp_product_i_10__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_product_i_11__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_product_i_12__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_product_i_13__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_product_i_14__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_product_i_15__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_product_i_15__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_product_i_16__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_product_i_16__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_product_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_product_i_2__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_product_i_3__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_product_i_4__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_product_i_5__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_product_i_6__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_product_i_7__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_product_i_8__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_product_i_9__1\ : label is "soft_lutpair110";
begin
  A(12 downto 0) <= \^a\(12 downto 0);
  D(31 downto 0) <= \^d\(31 downto 0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[5]_rep__1\(15 downto 0) <= \^ap_cs_fsm_reg[5]_rep__1\(15 downto 0);
\add_ln350_reg_1243[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(8),
      I1 => \add_ln350_reg_1243_reg[31]\(8),
      O => \add_ln350_reg_1243[15]_i_10_n_20\
    );
\add_ln350_reg_1243[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln350_reg_1243_reg[31]\(15),
      I1 => trunc_ln345_1_reg_1220(15),
      O => \add_ln350_reg_1243[15]_i_3_n_20\
    );
\add_ln350_reg_1243[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(14),
      I1 => \add_ln350_reg_1243_reg[31]\(14),
      O => \add_ln350_reg_1243[15]_i_4_n_20\
    );
\add_ln350_reg_1243[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(13),
      I1 => \add_ln350_reg_1243_reg[31]\(13),
      O => \add_ln350_reg_1243[15]_i_5_n_20\
    );
\add_ln350_reg_1243[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(12),
      I1 => \add_ln350_reg_1243_reg[31]\(12),
      O => \add_ln350_reg_1243[15]_i_6_n_20\
    );
\add_ln350_reg_1243[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(11),
      I1 => \add_ln350_reg_1243_reg[31]\(11),
      O => \add_ln350_reg_1243[15]_i_7_n_20\
    );
\add_ln350_reg_1243[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(10),
      I1 => \add_ln350_reg_1243_reg[31]\(10),
      O => \add_ln350_reg_1243[15]_i_8_n_20\
    );
\add_ln350_reg_1243[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(9),
      I1 => \add_ln350_reg_1243_reg[31]\(9),
      O => \add_ln350_reg_1243[15]_i_9_n_20\
    );
\add_ln350_reg_1243[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(7),
      I1 => \add_ln350_reg_1243_reg[31]\(7),
      O => \add_ln350_reg_1243[7]_i_2_n_20\
    );
\add_ln350_reg_1243[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(6),
      I1 => \add_ln350_reg_1243_reg[31]\(6),
      O => \add_ln350_reg_1243[7]_i_3_n_20\
    );
\add_ln350_reg_1243[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(5),
      I1 => \add_ln350_reg_1243_reg[31]\(5),
      O => \add_ln350_reg_1243[7]_i_4_n_20\
    );
\add_ln350_reg_1243[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(4),
      I1 => \add_ln350_reg_1243_reg[31]\(4),
      O => \add_ln350_reg_1243[7]_i_5_n_20\
    );
\add_ln350_reg_1243[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(3),
      I1 => \add_ln350_reg_1243_reg[31]\(3),
      O => \add_ln350_reg_1243[7]_i_6_n_20\
    );
\add_ln350_reg_1243[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(2),
      I1 => \add_ln350_reg_1243_reg[31]\(2),
      O => \add_ln350_reg_1243[7]_i_7_n_20\
    );
\add_ln350_reg_1243[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(1),
      I1 => \add_ln350_reg_1243_reg[31]\(1),
      O => \add_ln350_reg_1243[7]_i_8_n_20\
    );
\add_ln350_reg_1243[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(0),
      I1 => \add_ln350_reg_1243_reg[31]\(0),
      O => \add_ln350_reg_1243[7]_i_9_n_20\
    );
\add_ln350_reg_1243_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_1243_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_1243_reg[15]_i_1_n_20\,
      CO(6) => \add_ln350_reg_1243_reg[15]_i_1_n_21\,
      CO(5) => \add_ln350_reg_1243_reg[15]_i_1_n_22\,
      CO(4) => \add_ln350_reg_1243_reg[15]_i_1_n_23\,
      CO(3) => \add_ln350_reg_1243_reg[15]_i_1_n_24\,
      CO(2) => \add_ln350_reg_1243_reg[15]_i_1_n_25\,
      CO(1) => \add_ln350_reg_1243_reg[15]_i_1_n_26\,
      CO(0) => \add_ln350_reg_1243_reg[15]_i_1_n_27\,
      DI(7) => \add_ln350_reg_1243_reg[15]\(0),
      DI(6 downto 0) => trunc_ln345_1_reg_1220(14 downto 8),
      O(7 downto 0) => \^d\(15 downto 8),
      S(7) => \add_ln350_reg_1243[15]_i_3_n_20\,
      S(6) => \add_ln350_reg_1243[15]_i_4_n_20\,
      S(5) => \add_ln350_reg_1243[15]_i_5_n_20\,
      S(4) => \add_ln350_reg_1243[15]_i_6_n_20\,
      S(3) => \add_ln350_reg_1243[15]_i_7_n_20\,
      S(2) => \add_ln350_reg_1243[15]_i_8_n_20\,
      S(1) => \add_ln350_reg_1243[15]_i_9_n_20\,
      S(0) => \add_ln350_reg_1243[15]_i_10_n_20\
    );
\add_ln350_reg_1243_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_1243_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_1243_reg[23]_i_1_n_20\,
      CO(6) => \add_ln350_reg_1243_reg[23]_i_1_n_21\,
      CO(5) => \add_ln350_reg_1243_reg[23]_i_1_n_22\,
      CO(4) => \add_ln350_reg_1243_reg[23]_i_1_n_23\,
      CO(3) => \add_ln350_reg_1243_reg[23]_i_1_n_24\,
      CO(2) => \add_ln350_reg_1243_reg[23]_i_1_n_25\,
      CO(1) => \add_ln350_reg_1243_reg[23]_i_1_n_26\,
      CO(0) => \add_ln350_reg_1243_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \add_ln350_reg_1243_reg[31]\(22 downto 15),
      O(7 downto 0) => \^d\(23 downto 16),
      S(7 downto 0) => \add_ln350_reg_1243_reg[23]\(7 downto 0)
    );
\add_ln350_reg_1243_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_1243_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln350_reg_1243_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln350_reg_1243_reg[31]_i_1_n_21\,
      CO(5) => \add_ln350_reg_1243_reg[31]_i_1_n_22\,
      CO(4) => \add_ln350_reg_1243_reg[31]_i_1_n_23\,
      CO(3) => \add_ln350_reg_1243_reg[31]_i_1_n_24\,
      CO(2) => \add_ln350_reg_1243_reg[31]_i_1_n_25\,
      CO(1) => \add_ln350_reg_1243_reg[31]_i_1_n_26\,
      CO(0) => \add_ln350_reg_1243_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln350_reg_1243_reg[31]\(29 downto 23),
      O(7 downto 0) => \^d\(31 downto 24),
      S(7 downto 0) => \add_ln350_reg_1243_reg[31]_0\(7 downto 0)
    );
\add_ln350_reg_1243_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_1243_reg[7]_i_1_n_20\,
      CO(6) => \add_ln350_reg_1243_reg[7]_i_1_n_21\,
      CO(5) => \add_ln350_reg_1243_reg[7]_i_1_n_22\,
      CO(4) => \add_ln350_reg_1243_reg[7]_i_1_n_23\,
      CO(3) => \add_ln350_reg_1243_reg[7]_i_1_n_24\,
      CO(2) => \add_ln350_reg_1243_reg[7]_i_1_n_25\,
      CO(1) => \add_ln350_reg_1243_reg[7]_i_1_n_26\,
      CO(0) => \add_ln350_reg_1243_reg[7]_i_1_n_27\,
      DI(7 downto 0) => trunc_ln345_1_reg_1220(7 downto 0),
      O(7 downto 0) => \^d\(7 downto 0),
      S(7) => \add_ln350_reg_1243[7]_i_2_n_20\,
      S(6) => \add_ln350_reg_1243[7]_i_3_n_20\,
      S(5) => \add_ln350_reg_1243[7]_i_4_n_20\,
      S(4) => \add_ln350_reg_1243[7]_i_5_n_20\,
      S(3) => \add_ln350_reg_1243[7]_i_6_n_20\,
      S(2) => \add_ln350_reg_1243[7]_i_7_n_20\,
      S(1) => \add_ln350_reg_1243[7]_i_8_n_20\,
      S(0) => \add_ln350_reg_1243[7]_i_9_n_20\
    );
\dec_plt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(0),
      O => \ap_CS_fsm_reg[4]\(0)
    );
\dec_plt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(10),
      O => \ap_CS_fsm_reg[4]\(10)
    );
\dec_plt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(11),
      O => \ap_CS_fsm_reg[4]\(11)
    );
\dec_plt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(12),
      O => \ap_CS_fsm_reg[4]\(12)
    );
\dec_plt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(13),
      O => \ap_CS_fsm_reg[4]\(13)
    );
\dec_plt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(14),
      O => \ap_CS_fsm_reg[4]\(14)
    );
\dec_plt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(15),
      O => \ap_CS_fsm_reg[4]\(15)
    );
\dec_plt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(16),
      O => \ap_CS_fsm_reg[4]\(16)
    );
\dec_plt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(17),
      O => \ap_CS_fsm_reg[4]\(17)
    );
\dec_plt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(18),
      O => \ap_CS_fsm_reg[4]\(18)
    );
\dec_plt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(19),
      O => \ap_CS_fsm_reg[4]\(19)
    );
\dec_plt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(1),
      O => \ap_CS_fsm_reg[4]\(1)
    );
\dec_plt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(20),
      O => \ap_CS_fsm_reg[4]\(20)
    );
\dec_plt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(21),
      O => \ap_CS_fsm_reg[4]\(21)
    );
\dec_plt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(22),
      O => \ap_CS_fsm_reg[4]\(22)
    );
\dec_plt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(23),
      O => \ap_CS_fsm_reg[4]\(23)
    );
\dec_plt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(24),
      O => \ap_CS_fsm_reg[4]\(24)
    );
\dec_plt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(25),
      O => \ap_CS_fsm_reg[4]\(25)
    );
\dec_plt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(26),
      O => \ap_CS_fsm_reg[4]\(26)
    );
\dec_plt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(27),
      O => \ap_CS_fsm_reg[4]\(27)
    );
\dec_plt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(28),
      O => \ap_CS_fsm_reg[4]\(28)
    );
\dec_plt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(29),
      O => \ap_CS_fsm_reg[4]\(29)
    );
\dec_plt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(2),
      O => \ap_CS_fsm_reg[4]\(2)
    );
\dec_plt1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(30),
      O => \ap_CS_fsm_reg[4]\(30)
    );
\dec_plt1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(31),
      O => \ap_CS_fsm_reg[4]\(31)
    );
\dec_plt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(3),
      O => \ap_CS_fsm_reg[4]\(3)
    );
\dec_plt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(4),
      O => \ap_CS_fsm_reg[4]\(4)
    );
\dec_plt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(5),
      O => \ap_CS_fsm_reg[4]\(5)
    );
\dec_plt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(6),
      O => \ap_CS_fsm_reg[4]\(6)
    );
\dec_plt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(7),
      O => \ap_CS_fsm_reg[4]\(7)
    );
\dec_plt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(8),
      O => \ap_CS_fsm_reg[4]\(8)
    );
\dec_plt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => \^d\(9),
      O => \ap_CS_fsm_reg[4]\(9)
    );
\dec_rlt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(0),
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\dec_rlt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(10),
      O => \ap_CS_fsm_reg[4]_0\(10)
    );
\dec_rlt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(11),
      O => \ap_CS_fsm_reg[4]_0\(11)
    );
\dec_rlt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(12),
      O => \ap_CS_fsm_reg[4]_0\(12)
    );
\dec_rlt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(13),
      O => \ap_CS_fsm_reg[4]_0\(13)
    );
\dec_rlt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(14),
      O => \ap_CS_fsm_reg[4]_0\(14)
    );
\dec_rlt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(15),
      O => \ap_CS_fsm_reg[4]_0\(15)
    );
\dec_rlt1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(9),
      I1 => add_ln344_fu_654_p2(9),
      O => \dec_rlt1[15]_i_10_n_20\
    );
\dec_rlt1[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(8),
      I1 => add_ln344_fu_654_p2(8),
      O => \dec_rlt1[15]_i_11_n_20\
    );
\dec_rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln344_fu_654_p2(15),
      I1 => trunc_ln345_1_reg_1220(15),
      O => \dec_rlt1[15]_i_4_n_20\
    );
\dec_rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(14),
      I1 => add_ln344_fu_654_p2(14),
      O => \dec_rlt1[15]_i_5_n_20\
    );
\dec_rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(13),
      I1 => add_ln344_fu_654_p2(13),
      O => \dec_rlt1[15]_i_6_n_20\
    );
\dec_rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(12),
      I1 => add_ln344_fu_654_p2(12),
      O => \dec_rlt1[15]_i_7_n_20\
    );
\dec_rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(11),
      I1 => add_ln344_fu_654_p2(11),
      O => \dec_rlt1[15]_i_8_n_20\
    );
\dec_rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(10),
      I1 => add_ln344_fu_654_p2(10),
      O => \dec_rlt1[15]_i_9_n_20\
    );
\dec_rlt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(16),
      O => \ap_CS_fsm_reg[4]_0\(16)
    );
\dec_rlt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(17),
      O => \ap_CS_fsm_reg[4]_0\(17)
    );
\dec_rlt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(18),
      O => \ap_CS_fsm_reg[4]_0\(18)
    );
\dec_rlt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(19),
      O => \ap_CS_fsm_reg[4]_0\(19)
    );
\dec_rlt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(1),
      O => \ap_CS_fsm_reg[4]_0\(1)
    );
\dec_rlt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(20),
      O => \ap_CS_fsm_reg[4]_0\(20)
    );
\dec_rlt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(21),
      O => \ap_CS_fsm_reg[4]_0\(21)
    );
\dec_rlt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(22),
      O => \ap_CS_fsm_reg[4]_0\(22)
    );
\dec_rlt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(23),
      O => \ap_CS_fsm_reg[4]_0\(23)
    );
\dec_rlt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(24),
      O => \ap_CS_fsm_reg[4]_0\(24)
    );
\dec_rlt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(25),
      O => \ap_CS_fsm_reg[4]_0\(25)
    );
\dec_rlt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(26),
      O => \ap_CS_fsm_reg[4]_0\(26)
    );
\dec_rlt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(27),
      O => \ap_CS_fsm_reg[4]_0\(27)
    );
\dec_rlt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(28),
      O => \ap_CS_fsm_reg[4]_0\(28)
    );
\dec_rlt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(29),
      O => \ap_CS_fsm_reg[4]_0\(29)
    );
\dec_rlt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(2),
      O => \ap_CS_fsm_reg[4]_0\(2)
    );
\dec_rlt1[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(30),
      O => \ap_CS_fsm_reg[4]_0\(30)
    );
\dec_rlt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(3),
      O => \ap_CS_fsm_reg[4]_0\(3)
    );
\dec_rlt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(4),
      O => \ap_CS_fsm_reg[4]_0\(4)
    );
\dec_rlt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(5),
      O => \ap_CS_fsm_reg[4]_0\(5)
    );
\dec_rlt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(6),
      O => \ap_CS_fsm_reg[4]_0\(6)
    );
\dec_rlt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(7),
      O => \ap_CS_fsm_reg[4]_0\(7)
    );
\dec_rlt1[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(0),
      I1 => add_ln344_fu_654_p2(0),
      O => \dec_rlt1[7]_i_10_n_20\
    );
\dec_rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(7),
      I1 => add_ln344_fu_654_p2(7),
      O => \dec_rlt1[7]_i_3_n_20\
    );
\dec_rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(6),
      I1 => add_ln344_fu_654_p2(6),
      O => \dec_rlt1[7]_i_4_n_20\
    );
\dec_rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(5),
      I1 => add_ln344_fu_654_p2(5),
      O => \dec_rlt1[7]_i_5_n_20\
    );
\dec_rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(4),
      I1 => add_ln344_fu_654_p2(4),
      O => \dec_rlt1[7]_i_6_n_20\
    );
\dec_rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(3),
      I1 => add_ln344_fu_654_p2(3),
      O => \dec_rlt1[7]_i_7_n_20\
    );
\dec_rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(2),
      I1 => add_ln344_fu_654_p2(2),
      O => \dec_rlt1[7]_i_8_n_20\
    );
\dec_rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(1),
      I1 => add_ln344_fu_654_p2(1),
      O => \dec_rlt1[7]_i_9_n_20\
    );
\dec_rlt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(8),
      O => \ap_CS_fsm_reg[4]_0\(8)
    );
\dec_rlt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \dec_rlt1_reg[30]_0\(0),
      I2 => add_ln354_fu_693_p2(9),
      O => \ap_CS_fsm_reg[4]_0\(9)
    );
\dec_rlt1_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[15]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[15]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[15]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[15]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[15]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[15]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[15]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[15]_i_2_n_27\,
      DI(7) => DI(0),
      DI(6 downto 0) => trunc_ln345_1_reg_1220(14 downto 8),
      O(7 downto 0) => add_ln354_fu_693_p2(15 downto 8),
      S(7) => \dec_rlt1[15]_i_4_n_20\,
      S(6) => \dec_rlt1[15]_i_5_n_20\,
      S(5) => \dec_rlt1[15]_i_6_n_20\,
      S(4) => \dec_rlt1[15]_i_7_n_20\,
      S(3) => \dec_rlt1[15]_i_8_n_20\,
      S(2) => \dec_rlt1[15]_i_9_n_20\,
      S(1) => \dec_rlt1[15]_i_10_n_20\,
      S(0) => \dec_rlt1[15]_i_11_n_20\
    );
\dec_rlt1_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[15]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[23]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[23]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[23]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[23]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[23]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[23]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[23]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[23]_i_2_n_27\,
      DI(7 downto 0) => add_ln344_fu_654_p2(22 downto 15),
      O(7 downto 0) => add_ln354_fu_693_p2(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\dec_rlt1_reg[30]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[23]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_dec_rlt1_reg[30]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \dec_rlt1_reg[30]_i_3_n_22\,
      CO(4) => \dec_rlt1_reg[30]_i_3_n_23\,
      CO(3) => \dec_rlt1_reg[30]_i_3_n_24\,
      CO(2) => \dec_rlt1_reg[30]_i_3_n_25\,
      CO(1) => \dec_rlt1_reg[30]_i_3_n_26\,
      CO(0) => \dec_rlt1_reg[30]_i_3_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => add_ln344_fu_654_p2(28 downto 23),
      O(7) => \NLW_dec_rlt1_reg[30]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln354_fu_693_p2(30 downto 24),
      S(7) => '0',
      S(6 downto 0) => \dec_rlt1_reg[30]\(6 downto 0)
    );
\dec_rlt1_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[7]_i_2_n_20\,
      CO(6) => \dec_rlt1_reg[7]_i_2_n_21\,
      CO(5) => \dec_rlt1_reg[7]_i_2_n_22\,
      CO(4) => \dec_rlt1_reg[7]_i_2_n_23\,
      CO(3) => \dec_rlt1_reg[7]_i_2_n_24\,
      CO(2) => \dec_rlt1_reg[7]_i_2_n_25\,
      CO(1) => \dec_rlt1_reg[7]_i_2_n_26\,
      CO(0) => \dec_rlt1_reg[7]_i_2_n_27\,
      DI(7 downto 0) => trunc_ln345_1_reg_1220(7 downto 0),
      O(7 downto 0) => add_ln354_fu_693_p2(7 downto 0),
      S(7) => \dec_rlt1[7]_i_3_n_20\,
      S(6) => \dec_rlt1[7]_i_4_n_20\,
      S(5) => \dec_rlt1[7]_i_5_n_20\,
      S(4) => \dec_rlt1[7]_i_6_n_20\,
      S(3) => \dec_rlt1[7]_i_7_n_20\,
      S(2) => \dec_rlt1[7]_i_8_n_20\,
      S(1) => \dec_rlt1[7]_i_9_n_20\,
      S(0) => \dec_rlt1[7]_i_10_n_20\
    );
\icmp_ln535_reg_330[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2__1_n_20\,
      I1 => \^ap_cs_fsm_reg[5]_rep__1\(8),
      I2 => \^ap_cs_fsm_reg[5]_rep__1\(9),
      I3 => \icmp_ln535_reg_330[0]_i_3__1_n_20\,
      I4 => \icmp_ln535_reg_330_reg[0]_0\(0),
      I5 => icmp_ln535_reg_330,
      O => \ap_CS_fsm_reg[0]\
    );
\icmp_ln535_reg_330[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A220A00000000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_4__1_n_20\,
      I1 => trunc_ln345_1_reg_1220(14),
      I2 => \icmp_ln535_reg_330_reg[0]\(13),
      I3 => ram_reg_bram_0,
      I4 => trunc_ln345_1_reg_1220(15),
      I5 => \icmp_ln535_reg_330[0]_i_5_n_20\,
      O => \icmp_ln535_reg_330[0]_i_2__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_rep__1\(5),
      I1 => trunc_ln345_1_reg_1220(4),
      I2 => ram_reg_bram_0,
      I3 => \icmp_ln535_reg_330_reg[0]\(4),
      I4 => \^ap_cs_fsm_reg[5]_rep__1\(7),
      I5 => \^ap_cs_fsm_reg[5]_rep__1\(6),
      O => \icmp_ln535_reg_330[0]_i_3__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_rep__1\(1),
      I1 => trunc_ln345_1_reg_1220(0),
      I2 => ram_reg_bram_0,
      I3 => \icmp_ln535_reg_330_reg[0]\(0),
      I4 => \^ap_cs_fsm_reg[5]_rep__1\(3),
      I5 => \^ap_cs_fsm_reg[5]_rep__1\(2),
      O => \icmp_ln535_reg_330[0]_i_4__1_n_20\
    );
\icmp_ln535_reg_330[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_rep__1\(11),
      I1 => trunc_ln345_1_reg_1220(10),
      I2 => ram_reg_bram_0,
      I3 => \icmp_ln535_reg_330_reg[0]\(10),
      I4 => \^ap_cs_fsm_reg[5]_rep__1\(13),
      I5 => \^ap_cs_fsm_reg[5]_rep__1\(12),
      O => \icmp_ln535_reg_330[0]_i_5_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(12),
      A(28) => \^a\(12),
      A(27) => \^a\(12),
      A(26) => \^a\(12),
      A(25) => \^a\(12),
      A(24) => \^a\(12),
      A(23) => \^a\(12),
      A(22) => \^a\(12),
      A(21) => \^a\(12),
      A(20) => \^a\(12),
      A(19) => \^a\(12),
      A(18) => \^a\(12),
      A(17) => \^a\(12),
      A(16) => \^a\(12),
      A(15 downto 3) => \^a\(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => B(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => trunc_ln345_1_reg_1220(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(6),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(6),
      O => \^ap_cs_fsm_reg[5]_rep__1\(6)
    );
\tmp_product_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF4700B800B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(4)
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(5),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(5),
      O => \^ap_cs_fsm_reg[5]_rep__1\(5)
    );
\tmp_product_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474747B8470047B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(3)
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(4),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(4),
      O => \^ap_cs_fsm_reg[5]_rep__1\(4)
    );
\tmp_product_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47474747B8B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(2)
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(3),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(3),
      O => \^ap_cs_fsm_reg[5]_rep__1\(3)
    );
\tmp_product_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FFFF47B8FF0000"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(1)
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(2),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(2),
      O => \^ap_cs_fsm_reg[5]_rep__1\(2)
    );
\tmp_product_i_14__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B847474700B8B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(0)
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(1),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(1),
      O => \^ap_cs_fsm_reg[5]_rep__1\(1)
    );
\tmp_product_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(1),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(1),
      O => qq4_code4_table_address0(1)
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(0),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(0),
      O => \^ap_cs_fsm_reg[5]_rep__1\(0)
    );
\tmp_product_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(0),
      O => qq4_code4_table_address0(0)
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(2),
      O => qq4_code4_table_address0(2)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(15),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(13),
      O => \^ap_cs_fsm_reg[5]_rep__1\(15)
    );
\tmp_product_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1(0),
      O => \^ap_cs_fsm_reg[2]\
    );
\tmp_product_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(14),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(13),
      O => \^ap_cs_fsm_reg[5]_rep__1\(14)
    );
\tmp_product_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747474747474700"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(0),
      I5 => qq4_code4_table_address0(2),
      O => \^a\(12)
    );
\tmp_product_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(13),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(13),
      O => \^ap_cs_fsm_reg[5]_rep__1\(13)
    );
\tmp_product_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47474747474700B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(11)
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(12),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(12),
      O => \^ap_cs_fsm_reg[5]_rep__1\(12)
    );
\tmp_product_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF47B84700"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(10)
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(11),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(11),
      O => \^ap_cs_fsm_reg[5]_rep__1\(11)
    );
\tmp_product_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47B80000"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(1),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(9)
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(10),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(10),
      O => \^ap_cs_fsm_reg[5]_rep__1\(10)
    );
\tmp_product_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FF47FF0000B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(8)
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(9),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(9),
      O => \^ap_cs_fsm_reg[5]_rep__1\(9)
    );
\tmp_product_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4747474700B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(0),
      I4 => qq4_code4_table_address0(2),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(7)
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(8),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(8),
      O => \^ap_cs_fsm_reg[5]_rep__1\(8)
    );
\tmp_product_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFB800B847B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(1),
      I5 => qq4_code4_table_address0(0),
      O => \^a\(6)
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln345_1_reg_1220(7),
      I1 => ram_reg_bram_0,
      I2 => \icmp_ln535_reg_330_reg[0]\(7),
      O => \^ap_cs_fsm_reg[5]_rep__1\(7)
    );
\tmp_product_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF470047B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => qq4_code4_table_address0(2),
      I4 => qq4_code4_table_address0(0),
      I5 => qq4_code4_table_address0(1),
      O => \^a\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \add_ln347_reg_1237_reg[23]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \add_ln347_reg_1237_reg[23]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln347_reg_1237_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln347_reg_1237_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_24 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_24 is
  signal \add_ln347_reg_1237[15]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln347_reg_1237_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal trunc_ln2_reg_1227 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln347_reg_1237_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_12\ : label is "lutpair19";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_15\ : label is "lutpair16";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_16\ : label is "lutpair15";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_17\ : label is "lutpair14";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_6\ : label is "lutpair16";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_7\ : label is "lutpair15";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_8\ : label is "lutpair14";
  attribute HLUTNM of \add_ln347_reg_1237[15]_i_9\ : label is "lutpair13";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_17\ : label is "lutpair20";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_10\ : label is "lutpair12";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_11\ : label is "lutpair11";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_12\ : label is "lutpair10";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_13\ : label is "lutpair9";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_14\ : label is "lutpair8";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_15\ : label is "lutpair7";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_16\ : label is "lutpair6";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \add_ln347_reg_1237[7]_i_9\ : label is "lutpair13";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln347_reg_1237_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_1237_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_1237_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_1237_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
begin
\add_ln347_reg_1237[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => trunc_ln2_reg_1227(15),
      I1 => \add_ln347_reg_1237_reg[23]_0\(15),
      I2 => \add_ln347_reg_1237_reg[23]\(15),
      I3 => \add_ln347_reg_1237_reg[23]\(14),
      I4 => \add_ln347_reg_1237_reg[23]_0\(14),
      I5 => trunc_ln2_reg_1227(14),
      O => \add_ln347_reg_1237[15]_i_10_n_20\
    );
\add_ln347_reg_1237[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln347_reg_1237[15]_i_3_n_20\,
      I1 => trunc_ln2_reg_1227(14),
      I2 => \add_ln347_reg_1237_reg[23]_0\(14),
      I3 => \add_ln347_reg_1237_reg[23]\(14),
      O => \add_ln347_reg_1237[15]_i_11_n_20\
    );
\add_ln347_reg_1237[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(13),
      I1 => \add_ln347_reg_1237_reg[23]_0\(13),
      I2 => \add_ln347_reg_1237_reg[23]\(13),
      I3 => \add_ln347_reg_1237[15]_i_4_n_20\,
      O => \add_ln347_reg_1237[15]_i_12_n_20\
    );
\add_ln347_reg_1237[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(12),
      I1 => \add_ln347_reg_1237_reg[23]_0\(12),
      I2 => \add_ln347_reg_1237_reg[23]\(12),
      I3 => \add_ln347_reg_1237[15]_i_5_n_20\,
      O => \add_ln347_reg_1237[15]_i_13_n_20\
    );
\add_ln347_reg_1237[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(11),
      I1 => \add_ln347_reg_1237_reg[23]_0\(11),
      I2 => \add_ln347_reg_1237_reg[23]\(11),
      I3 => \add_ln347_reg_1237[15]_i_6_n_20\,
      O => \add_ln347_reg_1237[15]_i_14_n_20\
    );
\add_ln347_reg_1237[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(10),
      I1 => \add_ln347_reg_1237_reg[23]_0\(10),
      I2 => \add_ln347_reg_1237_reg[23]\(10),
      I3 => \add_ln347_reg_1237[15]_i_7_n_20\,
      O => \add_ln347_reg_1237[15]_i_15_n_20\
    );
\add_ln347_reg_1237[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(9),
      I1 => \add_ln347_reg_1237_reg[23]_0\(9),
      I2 => \add_ln347_reg_1237_reg[23]\(9),
      I3 => \add_ln347_reg_1237[15]_i_8_n_20\,
      O => \add_ln347_reg_1237[15]_i_16_n_20\
    );
\add_ln347_reg_1237[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(8),
      I1 => \add_ln347_reg_1237_reg[23]_0\(8),
      I2 => \add_ln347_reg_1237_reg[23]\(8),
      I3 => \add_ln347_reg_1237[15]_i_9_n_20\,
      O => \add_ln347_reg_1237[15]_i_17_n_20\
    );
\add_ln347_reg_1237[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln347_reg_1237_reg[23]\(15),
      I1 => \add_ln347_reg_1237_reg[23]_0\(15),
      I2 => trunc_ln2_reg_1227(15),
      O => \add_ln347_reg_1237[15]_i_2_n_20\
    );
\add_ln347_reg_1237[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(13),
      I1 => \add_ln347_reg_1237_reg[23]_0\(13),
      I2 => \add_ln347_reg_1237_reg[23]\(13),
      O => \add_ln347_reg_1237[15]_i_3_n_20\
    );
\add_ln347_reg_1237[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(12),
      I1 => \add_ln347_reg_1237_reg[23]_0\(12),
      I2 => \add_ln347_reg_1237_reg[23]\(12),
      O => \add_ln347_reg_1237[15]_i_4_n_20\
    );
\add_ln347_reg_1237[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(11),
      I1 => \add_ln347_reg_1237_reg[23]_0\(11),
      I2 => \add_ln347_reg_1237_reg[23]\(11),
      O => \add_ln347_reg_1237[15]_i_5_n_20\
    );
\add_ln347_reg_1237[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(10),
      I1 => \add_ln347_reg_1237_reg[23]_0\(10),
      I2 => \add_ln347_reg_1237_reg[23]\(10),
      O => \add_ln347_reg_1237[15]_i_6_n_20\
    );
\add_ln347_reg_1237[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(9),
      I1 => \add_ln347_reg_1237_reg[23]_0\(9),
      I2 => \add_ln347_reg_1237_reg[23]\(9),
      O => \add_ln347_reg_1237[15]_i_7_n_20\
    );
\add_ln347_reg_1237[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(8),
      I1 => \add_ln347_reg_1237_reg[23]_0\(8),
      I2 => \add_ln347_reg_1237_reg[23]\(8),
      O => \add_ln347_reg_1237[15]_i_8_n_20\
    );
\add_ln347_reg_1237[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(7),
      I1 => \add_ln347_reg_1237_reg[23]_0\(7),
      I2 => \add_ln347_reg_1237_reg[23]\(7),
      O => \add_ln347_reg_1237[15]_i_9_n_20\
    );
\add_ln347_reg_1237[23]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => \add_ln347_reg_1237_reg[23]\(16),
      I1 => \add_ln347_reg_1237_reg[23]_0\(16),
      I2 => \add_ln347_reg_1237_reg[23]_0\(15),
      I3 => \add_ln347_reg_1237_reg[23]\(15),
      I4 => \add_ln347_reg_1237[23]_i_9_n_20\,
      O => \add_ln347_reg_1237[23]_i_17_n_20\
    );
\add_ln347_reg_1237[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \add_ln347_reg_1237_reg[23]\(15),
      I1 => \add_ln347_reg_1237_reg[23]_0\(15),
      I2 => trunc_ln2_reg_1227(15),
      O => \add_ln347_reg_1237[23]_i_9_n_20\
    );
\add_ln347_reg_1237[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(6),
      I1 => \add_ln347_reg_1237_reg[23]_0\(6),
      I2 => \add_ln347_reg_1237_reg[23]\(6),
      I3 => \add_ln347_reg_1237[7]_i_3_n_20\,
      O => \add_ln347_reg_1237[7]_i_10_n_20\
    );
\add_ln347_reg_1237[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(5),
      I1 => \add_ln347_reg_1237_reg[23]_0\(5),
      I2 => \add_ln347_reg_1237_reg[23]\(5),
      I3 => \add_ln347_reg_1237[7]_i_4_n_20\,
      O => \add_ln347_reg_1237[7]_i_11_n_20\
    );
\add_ln347_reg_1237[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(4),
      I1 => \add_ln347_reg_1237_reg[23]_0\(4),
      I2 => \add_ln347_reg_1237_reg[23]\(4),
      I3 => \add_ln347_reg_1237[7]_i_5_n_20\,
      O => \add_ln347_reg_1237[7]_i_12_n_20\
    );
\add_ln347_reg_1237[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(3),
      I1 => \add_ln347_reg_1237_reg[23]_0\(3),
      I2 => \add_ln347_reg_1237_reg[23]\(3),
      I3 => \add_ln347_reg_1237[7]_i_6_n_20\,
      O => \add_ln347_reg_1237[7]_i_13_n_20\
    );
\add_ln347_reg_1237[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(2),
      I1 => \add_ln347_reg_1237_reg[23]_0\(2),
      I2 => \add_ln347_reg_1237_reg[23]\(2),
      I3 => \add_ln347_reg_1237[7]_i_7_n_20\,
      O => \add_ln347_reg_1237[7]_i_14_n_20\
    );
\add_ln347_reg_1237[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(1),
      I1 => \add_ln347_reg_1237_reg[23]_0\(1),
      I2 => \add_ln347_reg_1237_reg[23]\(1),
      I3 => \add_ln347_reg_1237[7]_i_8_n_20\,
      O => \add_ln347_reg_1237[7]_i_15_n_20\
    );
\add_ln347_reg_1237[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln347_reg_1237_reg[23]_0\(0),
      I1 => \add_ln347_reg_1237_reg[23]\(0),
      I2 => trunc_ln2_reg_1227(0),
      O => \add_ln347_reg_1237[7]_i_16_n_20\
    );
\add_ln347_reg_1237[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(6),
      I1 => \add_ln347_reg_1237_reg[23]_0\(6),
      I2 => \add_ln347_reg_1237_reg[23]\(6),
      O => \add_ln347_reg_1237[7]_i_2_n_20\
    );
\add_ln347_reg_1237[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(5),
      I1 => \add_ln347_reg_1237_reg[23]_0\(5),
      I2 => \add_ln347_reg_1237_reg[23]\(5),
      O => \add_ln347_reg_1237[7]_i_3_n_20\
    );
\add_ln347_reg_1237[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(4),
      I1 => \add_ln347_reg_1237_reg[23]_0\(4),
      I2 => \add_ln347_reg_1237_reg[23]\(4),
      O => \add_ln347_reg_1237[7]_i_4_n_20\
    );
\add_ln347_reg_1237[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(3),
      I1 => \add_ln347_reg_1237_reg[23]_0\(3),
      I2 => \add_ln347_reg_1237_reg[23]\(3),
      O => \add_ln347_reg_1237[7]_i_5_n_20\
    );
\add_ln347_reg_1237[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(2),
      I1 => \add_ln347_reg_1237_reg[23]_0\(2),
      I2 => \add_ln347_reg_1237_reg[23]\(2),
      O => \add_ln347_reg_1237[7]_i_6_n_20\
    );
\add_ln347_reg_1237[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => trunc_ln2_reg_1227(1),
      I1 => \add_ln347_reg_1237_reg[23]_0\(1),
      I2 => \add_ln347_reg_1237_reg[23]\(1),
      O => \add_ln347_reg_1237[7]_i_7_n_20\
    );
\add_ln347_reg_1237[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln347_reg_1237_reg[23]_0\(0),
      I1 => \add_ln347_reg_1237_reg[23]\(0),
      I2 => trunc_ln2_reg_1227(0),
      O => \add_ln347_reg_1237[7]_i_8_n_20\
    );
\add_ln347_reg_1237[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln2_reg_1227(7),
      I1 => \add_ln347_reg_1237_reg[23]_0\(7),
      I2 => \add_ln347_reg_1237_reg[23]\(7),
      I3 => \add_ln347_reg_1237[7]_i_2_n_20\,
      O => \add_ln347_reg_1237[7]_i_9_n_20\
    );
\add_ln347_reg_1237_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_1237_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_1237_reg[15]_i_1_n_20\,
      CO(6) => \add_ln347_reg_1237_reg[15]_i_1_n_21\,
      CO(5) => \add_ln347_reg_1237_reg[15]_i_1_n_22\,
      CO(4) => \add_ln347_reg_1237_reg[15]_i_1_n_23\,
      CO(3) => \add_ln347_reg_1237_reg[15]_i_1_n_24\,
      CO(2) => \add_ln347_reg_1237_reg[15]_i_1_n_25\,
      CO(1) => \add_ln347_reg_1237_reg[15]_i_1_n_26\,
      CO(0) => \add_ln347_reg_1237_reg[15]_i_1_n_27\,
      DI(7) => \add_ln347_reg_1237[15]_i_2_n_20\,
      DI(6) => \add_ln347_reg_1237[15]_i_3_n_20\,
      DI(5) => \add_ln347_reg_1237[15]_i_4_n_20\,
      DI(4) => \add_ln347_reg_1237[15]_i_5_n_20\,
      DI(3) => \add_ln347_reg_1237[15]_i_6_n_20\,
      DI(2) => \add_ln347_reg_1237[15]_i_7_n_20\,
      DI(1) => \add_ln347_reg_1237[15]_i_8_n_20\,
      DI(0) => \add_ln347_reg_1237[15]_i_9_n_20\,
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln347_reg_1237[15]_i_10_n_20\,
      S(6) => \add_ln347_reg_1237[15]_i_11_n_20\,
      S(5) => \add_ln347_reg_1237[15]_i_12_n_20\,
      S(4) => \add_ln347_reg_1237[15]_i_13_n_20\,
      S(3) => \add_ln347_reg_1237[15]_i_14_n_20\,
      S(2) => \add_ln347_reg_1237[15]_i_15_n_20\,
      S(1) => \add_ln347_reg_1237[15]_i_16_n_20\,
      S(0) => \add_ln347_reg_1237[15]_i_17_n_20\
    );
\add_ln347_reg_1237_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_1237_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_1237_reg[23]_i_1_n_20\,
      CO(6) => \add_ln347_reg_1237_reg[23]_i_1_n_21\,
      CO(5) => \add_ln347_reg_1237_reg[23]_i_1_n_22\,
      CO(4) => \add_ln347_reg_1237_reg[23]_i_1_n_23\,
      CO(3) => \add_ln347_reg_1237_reg[23]_i_1_n_24\,
      CO(2) => \add_ln347_reg_1237_reg[23]_i_1_n_25\,
      CO(1) => \add_ln347_reg_1237_reg[23]_i_1_n_26\,
      CO(0) => \add_ln347_reg_1237_reg[23]_i_1_n_27\,
      DI(7 downto 1) => DI(6 downto 0),
      DI(0) => \add_ln347_reg_1237[23]_i_9_n_20\,
      O(7 downto 0) => D(23 downto 16),
      S(7 downto 1) => S(6 downto 0),
      S(0) => \add_ln347_reg_1237[23]_i_17_n_20\
    );
\add_ln347_reg_1237_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_1237_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln347_reg_1237_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln347_reg_1237_reg[31]_i_1_n_21\,
      CO(5) => \add_ln347_reg_1237_reg[31]_i_1_n_22\,
      CO(4) => \add_ln347_reg_1237_reg[31]_i_1_n_23\,
      CO(3) => \add_ln347_reg_1237_reg[31]_i_1_n_24\,
      CO(2) => \add_ln347_reg_1237_reg[31]_i_1_n_25\,
      CO(1) => \add_ln347_reg_1237_reg[31]_i_1_n_26\,
      CO(0) => \add_ln347_reg_1237_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln347_reg_1237_reg[31]\(6 downto 0),
      O(7 downto 0) => D(31 downto 24),
      S(7 downto 0) => \add_ln347_reg_1237_reg[31]_0\(7 downto 0)
    );
\add_ln347_reg_1237_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_1237_reg[7]_i_1_n_20\,
      CO(6) => \add_ln347_reg_1237_reg[7]_i_1_n_21\,
      CO(5) => \add_ln347_reg_1237_reg[7]_i_1_n_22\,
      CO(4) => \add_ln347_reg_1237_reg[7]_i_1_n_23\,
      CO(3) => \add_ln347_reg_1237_reg[7]_i_1_n_24\,
      CO(2) => \add_ln347_reg_1237_reg[7]_i_1_n_25\,
      CO(1) => \add_ln347_reg_1237_reg[7]_i_1_n_26\,
      CO(0) => \add_ln347_reg_1237_reg[7]_i_1_n_27\,
      DI(7) => \add_ln347_reg_1237[7]_i_2_n_20\,
      DI(6) => \add_ln347_reg_1237[7]_i_3_n_20\,
      DI(5) => \add_ln347_reg_1237[7]_i_4_n_20\,
      DI(4) => \add_ln347_reg_1237[7]_i_5_n_20\,
      DI(3) => \add_ln347_reg_1237[7]_i_6_n_20\,
      DI(2) => \add_ln347_reg_1237[7]_i_7_n_20\,
      DI(1) => \add_ln347_reg_1237[7]_i_8_n_20\,
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln347_reg_1237[7]_i_9_n_20\,
      S(6) => \add_ln347_reg_1237[7]_i_10_n_20\,
      S(5) => \add_ln347_reg_1237[7]_i_11_n_20\,
      S(4) => \add_ln347_reg_1237[7]_i_12_n_20\,
      S(3) => \add_ln347_reg_1237[7]_i_13_n_20\,
      S(2) => \add_ln347_reg_1237[7]_i_14_n_20\,
      S(1) => \add_ln347_reg_1237[7]_i_15_n_20\,
      S(0) => \add_ln347_reg_1237[7]_i_16_n_20\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => B(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_94,
      P(30 downto 15) => trunc_ln2_reg_1227(15 downto 0),
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__0_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(7),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
\ram_reg_0_7_14_14_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(6),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_0_7_14_14_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(13),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
\ram_reg_0_7_14_14_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(12),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
\ram_reg_0_7_14_14_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(11),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
\ram_reg_0_7_14_14_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(10),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
\ram_reg_0_7_14_14_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(9),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
\ram_reg_0_7_14_14_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(8),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
\ram_reg_0_7_22_22_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(15),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(1)
    );
\ram_reg_0_7_22_22_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(14),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_0_7_22_22_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(21),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(7)
    );
\ram_reg_0_7_22_22_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(20),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(6)
    );
\ram_reg_0_7_22_22_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(19),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(5)
    );
\ram_reg_0_7_22_22_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(18),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(4)
    );
\ram_reg_0_7_22_22_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(17),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(3)
    );
\ram_reg_0_7_22_22_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(16),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_2\(2)
    );
\ram_reg_0_7_30_30_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(23),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
\ram_reg_0_7_30_30_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(22),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ram_reg_0_7_6_6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(5),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
\ram_reg_0_7_6_6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(4),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
\ram_reg_0_7_6_6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(3),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
\ram_reg_0_7_6_6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(2),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_0_7_6_6_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(1),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_0_7_6_6_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0_0\(0),
      I1 => \ram_reg_0_7_30_30_i_2__0\(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(13),
      B(16) => DSP_ALU_INST(13),
      B(15) => DSP_ALU_INST(13),
      B(14) => DSP_ALU_INST(13),
      B(13 downto 0) => DSP_ALU_INST(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => \ram_reg_0_7_30_30_i_2__0\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_14 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_30_30_i_2_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_14 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_14 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
ram_reg_0_7_14_14_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(7),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
ram_reg_0_7_14_14_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(6),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
ram_reg_0_7_14_14_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(13),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(7)
    );
ram_reg_0_7_14_14_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(12),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(6)
    );
ram_reg_0_7_14_14_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(11),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
ram_reg_0_7_14_14_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(10),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
ram_reg_0_7_14_14_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(9),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
ram_reg_0_7_14_14_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(8),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
ram_reg_0_7_22_22_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(15),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
ram_reg_0_7_22_22_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(14),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
ram_reg_0_7_22_22_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(21),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
ram_reg_0_7_22_22_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(20),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
ram_reg_0_7_22_22_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(19),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
ram_reg_0_7_22_22_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(18),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
ram_reg_0_7_22_22_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(17),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
ram_reg_0_7_22_22_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(16),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
ram_reg_0_7_30_30_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(23),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
ram_reg_0_7_30_30_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(22),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
ram_reg_0_7_6_6_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(5),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(5)
    );
ram_reg_0_7_6_6_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(4),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(4)
    );
ram_reg_0_7_6_6_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(3),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(3)
    );
ram_reg_0_7_6_6_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(2),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(2)
    );
ram_reg_0_7_6_6_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(1),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(1)
    );
ram_reg_0_7_6_6_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2_0(0),
      I1 => ram_reg_0_7_30_30_i_2(1),
      I2 => sel,
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(15),
      B(16) => P(15),
      B(15 downto 0) => P(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => ram_reg_0_7_30_30_i_2(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_27 is
  port (
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_27 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_27 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(7),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_0_7_14_14_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(6),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_0_7_14_14_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(13),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(7)
    );
\ram_reg_0_7_14_14_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(12),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(6)
    );
\ram_reg_0_7_14_14_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(11),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(5)
    );
\ram_reg_0_7_14_14_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(10),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(4)
    );
\ram_reg_0_7_14_14_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(9),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(3)
    );
\ram_reg_0_7_14_14_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(8),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_0_7_22_22_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(15),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
\ram_reg_0_7_22_22_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(14),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_0_7_22_22_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(21),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(7)
    );
\ram_reg_0_7_22_22_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(20),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(6)
    );
\ram_reg_0_7_22_22_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(19),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(5)
    );
\ram_reg_0_7_22_22_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(18),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(4)
    );
\ram_reg_0_7_22_22_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(17),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(3)
    );
\ram_reg_0_7_22_22_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(16),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
\ram_reg_0_7_30_30_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(23),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(1)
    );
\ram_reg_0_7_30_30_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(22),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ram_reg_0_7_6_6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(5),
      I1 => Q(1),
      I2 => sel,
      O => S(5)
    );
\ram_reg_0_7_6_6_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(4),
      I1 => Q(1),
      I2 => sel,
      O => S(4)
    );
\ram_reg_0_7_6_6_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(3),
      I1 => Q(1),
      I2 => sel,
      O => S(3)
    );
\ram_reg_0_7_6_6_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(2),
      I1 => Q(1),
      I2 => sel,
      O => S(2)
    );
\ram_reg_0_7_6_6_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(1),
      I1 => Q(1),
      I2 => sel,
      O => S(1)
    );
\ram_reg_0_7_6_6_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(0),
      I1 => Q(1),
      I2 => sel,
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 46 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1 is
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => rlt1(15 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST_0(15),
      B(16) => DSP_ALU_INST_0(15),
      B(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => DSP_ALU_INST(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => rlt1(30),
      B(16) => rlt1(30),
      B(15) => rlt1(30),
      B(14 downto 0) => rlt1(30 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_78\,
      P(46) => \tmp_product__0_n_79\,
      P(45) => \tmp_product__0_n_80\,
      P(44) => \tmp_product__0_n_81\,
      P(43) => \tmp_product__0_n_82\,
      P(42) => \tmp_product__0_n_83\,
      P(41) => \tmp_product__0_n_84\,
      P(40) => \tmp_product__0_n_85\,
      P(39) => \tmp_product__0_n_86\,
      P(38) => \tmp_product__0_n_87\,
      P(37) => \tmp_product__0_n_88\,
      P(36) => \tmp_product__0_n_89\,
      P(35) => \tmp_product__0_n_90\,
      P(34) => \tmp_product__0_n_91\,
      P(33) => \tmp_product__0_n_92\,
      P(32) => \tmp_product__0_n_93\,
      P(31) => \tmp_product__0_n_94\,
      P(30) => \tmp_product__0_n_95\,
      P(29 downto 0) => DSP_ALU_INST(46 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_1_fu_36_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1 is
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_2_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_3_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_4_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_5_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_6_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_7_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_8_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_9_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => bpl_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => bpl_q0(31),
      B(16) => bpl_q0(31),
      B(15) => bpl_q0(31),
      B(14 downto 0) => bpl_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_1_fu_36[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_1_fu_36[15]_i_2_n_20\
    );
\zl_1_fu_36[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_1_fu_36[15]_i_3_n_20\
    );
\zl_1_fu_36[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_1_fu_36[15]_i_4_n_20\
    );
\zl_1_fu_36[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_1_fu_36[15]_i_5_n_20\
    );
\zl_1_fu_36[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_1_fu_36[15]_i_6_n_20\
    );
\zl_1_fu_36[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_1_fu_36[15]_i_7_n_20\
    );
\zl_1_fu_36[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_1_fu_36[15]_i_8_n_20\
    );
\zl_1_fu_36[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_1_fu_36[15]_i_9_n_20\
    );
\zl_1_fu_36[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_1_fu_36[23]_i_2_n_20\
    );
\zl_1_fu_36[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_1_fu_36[23]_i_3_n_20\
    );
\zl_1_fu_36[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_1_fu_36[23]_i_4_n_20\
    );
\zl_1_fu_36[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_1_fu_36[23]_i_5_n_20\
    );
\zl_1_fu_36[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_1_fu_36[23]_i_6_n_20\
    );
\zl_1_fu_36[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_1_fu_36[23]_i_7_n_20\
    );
\zl_1_fu_36[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_1_fu_36[23]_i_8_n_20\
    );
\zl_1_fu_36[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_1_fu_36[23]_i_9_n_20\
    );
\zl_1_fu_36[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_1_fu_36[31]_i_2_n_20\
    );
\zl_1_fu_36[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_1_fu_36[31]_i_3_n_20\
    );
\zl_1_fu_36[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_1_fu_36[31]_i_4_n_20\
    );
\zl_1_fu_36[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_1_fu_36[31]_i_5_n_20\
    );
\zl_1_fu_36[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_1_fu_36[31]_i_6_n_20\
    );
\zl_1_fu_36[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_1_fu_36[31]_i_7_n_20\
    );
\zl_1_fu_36[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_1_fu_36[31]_i_8_n_20\
    );
\zl_1_fu_36[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_1_fu_36[31]_i_9_n_20\
    );
\zl_1_fu_36[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_1_fu_36[39]_i_2_n_20\
    );
\zl_1_fu_36[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_1_fu_36[39]_i_3_n_20\
    );
\zl_1_fu_36[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_1_fu_36[39]_i_4_n_20\
    );
\zl_1_fu_36[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_1_fu_36[39]_i_5_n_20\
    );
\zl_1_fu_36[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_1_fu_36[39]_i_6_n_20\
    );
\zl_1_fu_36[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_1_fu_36[39]_i_7_n_20\
    );
\zl_1_fu_36[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_1_fu_36[39]_i_8_n_20\
    );
\zl_1_fu_36[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_1_fu_36[39]_i_9_n_20\
    );
\zl_1_fu_36[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_1_fu_36[45]_i_2_n_20\
    );
\zl_1_fu_36[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_1_fu_36[45]_i_3_n_20\
    );
\zl_1_fu_36[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_1_fu_36[45]_i_4_n_20\
    );
\zl_1_fu_36[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_1_fu_36[45]_i_5_n_20\
    );
\zl_1_fu_36[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_1_fu_36[45]_i_6_n_20\
    );
\zl_1_fu_36[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_1_fu_36[45]_i_7_n_20\
    );
\zl_1_fu_36[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_1_fu_36[7]_i_2_n_20\
    );
\zl_1_fu_36[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_1_fu_36[7]_i_3_n_20\
    );
\zl_1_fu_36[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_1_fu_36[7]_i_4_n_20\
    );
\zl_1_fu_36[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_1_fu_36[7]_i_5_n_20\
    );
\zl_1_fu_36[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_1_fu_36[7]_i_6_n_20\
    );
\zl_1_fu_36[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_1_fu_36[7]_i_7_n_20\
    );
\zl_1_fu_36[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_1_fu_36[7]_i_8_n_20\
    );
\zl_1_fu_36[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_1_fu_36[7]_i_9_n_20\
    );
\zl_1_fu_36_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[15]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[15]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[15]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[15]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[15]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[15]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[15]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \zl_1_fu_36[15]_i_2_n_20\,
      S(6) => \zl_1_fu_36[15]_i_3_n_20\,
      S(5) => \zl_1_fu_36[15]_i_4_n_20\,
      S(4) => \zl_1_fu_36[15]_i_5_n_20\,
      S(3) => \zl_1_fu_36[15]_i_6_n_20\,
      S(2) => \zl_1_fu_36[15]_i_7_n_20\,
      S(1) => \zl_1_fu_36[15]_i_8_n_20\,
      S(0) => \zl_1_fu_36[15]_i_9_n_20\
    );
\zl_1_fu_36_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[23]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[23]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[23]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[23]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[23]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[23]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[23]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \zl_1_fu_36[23]_i_2_n_20\,
      S(6) => \zl_1_fu_36[23]_i_3_n_20\,
      S(5) => \zl_1_fu_36[23]_i_4_n_20\,
      S(4) => \zl_1_fu_36[23]_i_5_n_20\,
      S(3) => \zl_1_fu_36[23]_i_6_n_20\,
      S(2) => \zl_1_fu_36[23]_i_7_n_20\,
      S(1) => \zl_1_fu_36[23]_i_8_n_20\,
      S(0) => \zl_1_fu_36[23]_i_9_n_20\
    );
\zl_1_fu_36_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[31]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[31]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[31]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[31]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[31]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[31]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[31]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[31]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => \zl_1_fu_36[31]_i_2_n_20\,
      S(6) => \zl_1_fu_36[31]_i_3_n_20\,
      S(5) => \zl_1_fu_36[31]_i_4_n_20\,
      S(4) => \zl_1_fu_36[31]_i_5_n_20\,
      S(3) => \zl_1_fu_36[31]_i_6_n_20\,
      S(2) => \zl_1_fu_36[31]_i_7_n_20\,
      S(1) => \zl_1_fu_36[31]_i_8_n_20\,
      S(0) => \zl_1_fu_36[31]_i_9_n_20\
    );
\zl_1_fu_36_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[31]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[39]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[39]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[39]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[39]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[39]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[39]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[39]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[39]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => \out\(39 downto 32),
      S(7) => \zl_1_fu_36[39]_i_2_n_20\,
      S(6) => \zl_1_fu_36[39]_i_3_n_20\,
      S(5) => \zl_1_fu_36[39]_i_4_n_20\,
      S(4) => \zl_1_fu_36[39]_i_5_n_20\,
      S(3) => \zl_1_fu_36[39]_i_6_n_20\,
      S(2) => \zl_1_fu_36[39]_i_7_n_20\,
      S(1) => \zl_1_fu_36[39]_i_8_n_20\,
      S(0) => \zl_1_fu_36[39]_i_9_n_20\
    );
\zl_1_fu_36_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[39]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_1_fu_36_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_1_fu_36_reg[45]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[45]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[45]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[45]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[45]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_1_fu_36_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \out\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_1_fu_36[45]_i_2_n_20\,
      S(4) => \zl_1_fu_36[45]_i_3_n_20\,
      S(3) => \zl_1_fu_36[45]_i_4_n_20\,
      S(2) => \zl_1_fu_36[45]_i_5_n_20\,
      S(1) => \zl_1_fu_36[45]_i_6_n_20\,
      S(0) => \zl_1_fu_36[45]_i_7_n_20\
    );
\zl_1_fu_36_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[7]_i_1_n_20\,
      CO(6) => \zl_1_fu_36_reg[7]_i_1_n_21\,
      CO(5) => \zl_1_fu_36_reg[7]_i_1_n_22\,
      CO(4) => \zl_1_fu_36_reg[7]_i_1_n_23\,
      CO(3) => \zl_1_fu_36_reg[7]_i_1_n_24\,
      CO(2) => \zl_1_fu_36_reg[7]_i_1_n_25\,
      CO(1) => \zl_1_fu_36_reg[7]_i_1_n_26\,
      CO(0) => \zl_1_fu_36_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \zl_1_fu_36[7]_i_2_n_20\,
      S(6) => \zl_1_fu_36[7]_i_3_n_20\,
      S(5) => \zl_1_fu_36[7]_i_4_n_20\,
      S(4) => \zl_1_fu_36[7]_i_5_n_20\,
      S(3) => \zl_1_fu_36[7]_i_6_n_20\,
      S(2) => \zl_1_fu_36[7]_i_7_n_20\,
      S(1) => \zl_1_fu_36[7]_i_8_n_20\,
      S(0) => \zl_1_fu_36[7]_i_9_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 45 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_1_fu_36_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_28 : entity is "adpcm_main_mul_16s_32s_48_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_28 is
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[15]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[23]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[31]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[39]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[45]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_2__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_3__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_4__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_5__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_6__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_7__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_8__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36[7]_i_9__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[15]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[23]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[31]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[39]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[45]_i_1__0_n_27\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_20\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_21\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_22\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_23\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_24\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_25\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_26\ : STD_LOGIC;
  signal \zl_1_fu_36_reg[7]_i_1__0_n_27\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_1_fu_36_reg[45]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => bpl_q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => bpl_q0(31),
      B(16) => bpl_q0(31),
      B(15) => bpl_q0(31),
      B(14 downto 0) => bpl_q0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 31) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 31),
      P(30) => \tmp_product__0_n_95\,
      P(29) => \tmp_product__0_n_96\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_1_fu_36[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_1_fu_36[15]_i_2__0_n_20\
    );
\zl_1_fu_36[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_1_fu_36[15]_i_3__0_n_20\
    );
\zl_1_fu_36[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_1_fu_36[15]_i_4__0_n_20\
    );
\zl_1_fu_36[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_1_fu_36[15]_i_5__0_n_20\
    );
\zl_1_fu_36[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_1_fu_36[15]_i_6__0_n_20\
    );
\zl_1_fu_36[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_1_fu_36[15]_i_7__0_n_20\
    );
\zl_1_fu_36[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_1_fu_36[15]_i_8__0_n_20\
    );
\zl_1_fu_36[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_1_fu_36[15]_i_9__0_n_20\
    );
\zl_1_fu_36[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_1_fu_36[23]_i_2__0_n_20\
    );
\zl_1_fu_36[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_1_fu_36[23]_i_3__0_n_20\
    );
\zl_1_fu_36[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_1_fu_36[23]_i_4__0_n_20\
    );
\zl_1_fu_36[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_1_fu_36[23]_i_5__0_n_20\
    );
\zl_1_fu_36[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_1_fu_36[23]_i_6__0_n_20\
    );
\zl_1_fu_36[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_1_fu_36[23]_i_7__0_n_20\
    );
\zl_1_fu_36[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_1_fu_36[23]_i_8__0_n_20\
    );
\zl_1_fu_36[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_1_fu_36[23]_i_9__0_n_20\
    );
\zl_1_fu_36[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_1_fu_36[31]_i_2__0_n_20\
    );
\zl_1_fu_36[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_1_fu_36[31]_i_3__0_n_20\
    );
\zl_1_fu_36[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_1_fu_36[31]_i_4__0_n_20\
    );
\zl_1_fu_36[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_1_fu_36[31]_i_5__0_n_20\
    );
\zl_1_fu_36[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_1_fu_36[31]_i_6__0_n_20\
    );
\zl_1_fu_36[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_1_fu_36[31]_i_7__0_n_20\
    );
\zl_1_fu_36[31]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_1_fu_36[31]_i_8__0_n_20\
    );
\zl_1_fu_36[31]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_1_fu_36[31]_i_9__0_n_20\
    );
\zl_1_fu_36[39]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_1_fu_36[39]_i_2__0_n_20\
    );
\zl_1_fu_36[39]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_1_fu_36[39]_i_3__0_n_20\
    );
\zl_1_fu_36[39]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_1_fu_36[39]_i_4__0_n_20\
    );
\zl_1_fu_36[39]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_1_fu_36[39]_i_5__0_n_20\
    );
\zl_1_fu_36[39]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_1_fu_36[39]_i_6__0_n_20\
    );
\zl_1_fu_36[39]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_1_fu_36[39]_i_7__0_n_20\
    );
\zl_1_fu_36[39]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_1_fu_36[39]_i_8__0_n_20\
    );
\zl_1_fu_36[39]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_1_fu_36[39]_i_9__0_n_20\
    );
\zl_1_fu_36[45]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_1_fu_36[45]_i_2__0_n_20\
    );
\zl_1_fu_36[45]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_1_fu_36[45]_i_3__0_n_20\
    );
\zl_1_fu_36[45]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_1_fu_36[45]_i_4__0_n_20\
    );
\zl_1_fu_36[45]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_1_fu_36[45]_i_5__0_n_20\
    );
\zl_1_fu_36[45]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_1_fu_36[45]_i_6__0_n_20\
    );
\zl_1_fu_36[45]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_1_fu_36[45]_i_7__0_n_20\
    );
\zl_1_fu_36[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_1_fu_36[7]_i_2__0_n_20\
    );
\zl_1_fu_36[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_1_fu_36[7]_i_3__0_n_20\
    );
\zl_1_fu_36[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_1_fu_36[7]_i_4__0_n_20\
    );
\zl_1_fu_36[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_1_fu_36[7]_i_5__0_n_20\
    );
\zl_1_fu_36[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_1_fu_36[7]_i_6__0_n_20\
    );
\zl_1_fu_36[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_1_fu_36[7]_i_7__0_n_20\
    );
\zl_1_fu_36[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_1_fu_36[7]_i_8__0_n_20\
    );
\zl_1_fu_36[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_36_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_1_fu_36[7]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[7]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[15]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[15]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[15]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[15]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[15]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[15]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[15]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[15]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \zl_1_fu_36[15]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[15]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[15]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[15]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[15]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[15]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[15]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[15]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[15]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[23]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[23]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[23]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[23]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[23]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[23]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[23]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[23]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \zl_1_fu_36[23]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[23]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[23]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[23]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[23]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[23]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[23]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[23]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[31]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[23]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[31]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[31]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[31]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[31]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[31]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[31]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[31]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[31]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => D(31 downto 24),
      S(7) => \zl_1_fu_36[31]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[31]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[31]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[31]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[31]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[31]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[31]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[31]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[39]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[31]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[39]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[39]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[39]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[39]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[39]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[39]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[39]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[39]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => D(39 downto 32),
      S(7) => \zl_1_fu_36[39]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[39]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[39]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[39]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[39]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[39]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[39]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[39]_i_9__0_n_20\
    );
\zl_1_fu_36_reg[45]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_36_reg[39]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_1_fu_36_reg[45]_i_1__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_1_fu_36_reg[45]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[45]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[45]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[45]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[45]_i_1__0_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_1_fu_36_reg[45]_i_1__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_1_fu_36[45]_i_2__0_n_20\,
      S(4) => \zl_1_fu_36[45]_i_3__0_n_20\,
      S(3) => \zl_1_fu_36[45]_i_4__0_n_20\,
      S(2) => \zl_1_fu_36[45]_i_5__0_n_20\,
      S(1) => \zl_1_fu_36[45]_i_6__0_n_20\,
      S(0) => \zl_1_fu_36[45]_i_7__0_n_20\
    );
\zl_1_fu_36_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_1_fu_36_reg[7]_i_1__0_n_20\,
      CO(6) => \zl_1_fu_36_reg[7]_i_1__0_n_21\,
      CO(5) => \zl_1_fu_36_reg[7]_i_1__0_n_22\,
      CO(4) => \zl_1_fu_36_reg[7]_i_1__0_n_23\,
      CO(3) => \zl_1_fu_36_reg[7]_i_1__0_n_24\,
      CO(2) => \zl_1_fu_36_reg[7]_i_1__0_n_25\,
      CO(1) => \zl_1_fu_36_reg[7]_i_1__0_n_26\,
      CO(0) => \zl_1_fu_36_reg[7]_i_1__0_n_27\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \zl_1_fu_36[7]_i_2__0_n_20\,
      S(6) => \zl_1_fu_36[7]_i_3__0_n_20\,
      S(5) => \zl_1_fu_36[7]_i_4__0_n_20\,
      S(4) => \zl_1_fu_36[7]_i_5__0_n_20\,
      S(3) => \zl_1_fu_36[7]_i_6__0_n_20\,
      S(2) => \zl_1_fu_36[7]_i_7__0_n_20\,
      S(1) => \zl_1_fu_36[7]_i_8__0_n_20\,
      S(0) => \zl_1_fu_36[7]_i_9__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1 is
  port (
    \tmp_2_reg_274[0]_i_10_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol2_fu_676_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1 is
  signal \tmp_2_reg_274[0]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_41_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_42_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_43_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_44_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_45_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_47_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_49_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_50_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_51_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_52_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_44\ : STD_LOGIC;
  signal \tmp_product__1_n_45\ : STD_LOGIC;
  signal \tmp_product__1_n_46\ : STD_LOGIC;
  signal \tmp_product__1_n_47\ : STD_LOGIC;
  signal \tmp_product__1_n_48\ : STD_LOGIC;
  signal \tmp_product__1_n_49\ : STD_LOGIC;
  signal \tmp_product__1_n_50\ : STD_LOGIC;
  signal \tmp_product__1_n_51\ : STD_LOGIC;
  signal \tmp_product__1_n_52\ : STD_LOGIC;
  signal \tmp_product__1_n_53\ : STD_LOGIC;
  signal \tmp_product__1_n_54\ : STD_LOGIC;
  signal \tmp_product__1_n_55\ : STD_LOGIC;
  signal \tmp_product__1_n_56\ : STD_LOGIC;
  signal \tmp_product__1_n_57\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_tmp_2_reg_274_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_38\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\tmp_2_reg_274[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_2_reg_274[0]_i_10_n_20\
    );
\tmp_2_reg_274[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_2_reg_274[0]_i_12_n_20\
    );
\tmp_2_reg_274[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_2_reg_274[0]_i_13_n_20\
    );
\tmp_2_reg_274[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_2_reg_274[0]_i_14_n_20\
    );
\tmp_2_reg_274[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_2_reg_274[0]_i_15_n_20\
    );
\tmp_2_reg_274[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_2_reg_274[0]_i_16_n_20\
    );
\tmp_2_reg_274[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_2_reg_274[0]_i_17_n_20\
    );
\tmp_2_reg_274[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_2_reg_274[0]_i_18_n_20\
    );
\tmp_2_reg_274[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_2_reg_274[0]_i_19_n_20\
    );
\tmp_2_reg_274[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_2_reg_274[0]_i_21_n_20\
    );
\tmp_2_reg_274[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_2_reg_274[0]_i_22_n_20\
    );
\tmp_2_reg_274[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_2_reg_274[0]_i_23_n_20\
    );
\tmp_2_reg_274[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_2_reg_274[0]_i_24_n_20\
    );
\tmp_2_reg_274[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_2_reg_274[0]_i_25_n_20\
    );
\tmp_2_reg_274[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_2_reg_274[0]_i_26_n_20\
    );
\tmp_2_reg_274[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_2_reg_274[0]_i_27_n_20\
    );
\tmp_2_reg_274[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_2_reg_274[0]_i_28_n_20\
    );
\tmp_2_reg_274[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_79\,
      I1 => \tmp_product__0_n_96\,
      O => \tmp_2_reg_274[0]_i_3_n_20\
    );
\tmp_2_reg_274[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_2_reg_274[0]_i_30_n_20\
    );
\tmp_2_reg_274[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_2_reg_274[0]_i_31_n_20\
    );
\tmp_2_reg_274[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_2_reg_274[0]_i_32_n_20\
    );
\tmp_2_reg_274[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_2_reg_274[0]_i_33_n_20\
    );
\tmp_2_reg_274[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_2_reg_274[0]_i_34_n_20\
    );
\tmp_2_reg_274[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_2_reg_274[0]_i_35_n_20\
    );
\tmp_2_reg_274[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_2_reg_274[0]_i_36_n_20\
    );
\tmp_2_reg_274[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_2_reg_274[0]_i_37_n_20\
    );
\tmp_2_reg_274[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_2_reg_274[0]_i_39_n_20\
    );
\tmp_2_reg_274[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_2_reg_274[0]_i_4_n_20\
    );
\tmp_2_reg_274[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_2_reg_274[0]_i_40_n_20\
    );
\tmp_2_reg_274[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_2_reg_274[0]_i_41_n_20\
    );
\tmp_2_reg_274[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_2_reg_274[0]_i_42_n_20\
    );
\tmp_2_reg_274[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_2_reg_274[0]_i_43_n_20\
    );
\tmp_2_reg_274[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_2_reg_274[0]_i_44_n_20\
    );
\tmp_2_reg_274[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_2_reg_274[0]_i_45_n_20\
    );
\tmp_2_reg_274[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_2_reg_274[0]_i_46_n_20\
    );
\tmp_2_reg_274[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_2_reg_274[0]_i_47_n_20\
    );
\tmp_2_reg_274[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_2_reg_274[0]_i_48_n_20\
    );
\tmp_2_reg_274[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_2_reg_274[0]_i_49_n_20\
    );
\tmp_2_reg_274[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_2_reg_274[0]_i_5_n_20\
    );
\tmp_2_reg_274[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_2_reg_274[0]_i_50_n_20\
    );
\tmp_2_reg_274[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_2_reg_274[0]_i_51_n_20\
    );
\tmp_2_reg_274[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_2_reg_274[0]_i_52_n_20\
    );
\tmp_2_reg_274[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_2_reg_274[0]_i_53_n_20\
    );
\tmp_2_reg_274[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_2_reg_274[0]_i_6_n_20\
    );
\tmp_2_reg_274[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_2_reg_274[0]_i_7_n_20\
    );
\tmp_2_reg_274[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_2_reg_274[0]_i_8_n_20\
    );
\tmp_2_reg_274[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_2_reg_274[0]_i_9_n_20\
    );
\tmp_2_reg_274_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_2_reg_274_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_2_reg_274_reg[0]_i_1_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_1_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_1_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_1_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_1_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_1_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_1_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => \tmp_2_reg_274[0]_i_10_0\(0),
      O(6 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_3_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_4_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_5_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_6_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_7_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_8_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_9_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_10_n_20\
    );
\tmp_2_reg_274_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_11_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_11_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_11_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_11_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_11_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_11_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_11_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_11_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_21_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_22_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_23_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_24_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_25_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_26_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_27_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_28_n_20\
    );
\tmp_2_reg_274_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_11_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_2_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_2_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_2_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_2_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_2_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_2_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_2_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_2_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_12_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_13_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_14_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_15_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_16_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_17_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_18_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_19_n_20\
    );
\tmp_2_reg_274_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_29_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_20_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_20_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_20_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_20_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_20_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_20_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_20_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_20_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_30_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_31_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_32_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_33_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_34_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_35_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_36_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_37_n_20\
    );
\tmp_2_reg_274_reg[0]_i_29\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_38_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_29_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_29_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_29_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_29_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_29_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_29_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_29_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_29_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_29_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_39_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_40_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_41_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_42_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_43_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_44_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_45_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_46_n_20\
    );
\tmp_2_reg_274_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_38_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_38_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_38_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_38_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_38_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_38_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_38_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_38_n_27\,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_38_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_47_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_48_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_49_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_50_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_51_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_52_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_53_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol2_fu_676_plt(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt1(31),
      B(16) => grp_uppol2_fu_676_plt1(31),
      B(15) => grp_uppol2_fu_676_plt1(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_uppol2_fu_676_plt1(31),
      A(28) => grp_uppol2_fu_676_plt1(31),
      A(27) => grp_uppol2_fu_676_plt1(31),
      A(26) => grp_uppol2_fu_676_plt1(31),
      A(25) => grp_uppol2_fu_676_plt1(31),
      A(24) => grp_uppol2_fu_676_plt1(31),
      A(23) => grp_uppol2_fu_676_plt1(31),
      A(22) => grp_uppol2_fu_676_plt1(31),
      A(21) => grp_uppol2_fu_676_plt1(31),
      A(20) => grp_uppol2_fu_676_plt1(31),
      A(19) => grp_uppol2_fu_676_plt1(31),
      A(18) => grp_uppol2_fu_676_plt1(31),
      A(17) => grp_uppol2_fu_676_plt1(31),
      A(16) => grp_uppol2_fu_676_plt1(31),
      A(15) => grp_uppol2_fu_676_plt1(31),
      A(14 downto 0) => grp_uppol2_fu_676_plt1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt(31),
      B(16) => grp_uppol2_fu_676_plt(31),
      B(15) => grp_uppol2_fu_676_plt(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol2_fu_676_plt1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_44\,
      ACOUT(28) => \tmp_product__1_n_45\,
      ACOUT(27) => \tmp_product__1_n_46\,
      ACOUT(26) => \tmp_product__1_n_47\,
      ACOUT(25) => \tmp_product__1_n_48\,
      ACOUT(24) => \tmp_product__1_n_49\,
      ACOUT(23) => \tmp_product__1_n_50\,
      ACOUT(22) => \tmp_product__1_n_51\,
      ACOUT(21) => \tmp_product__1_n_52\,
      ACOUT(20) => \tmp_product__1_n_53\,
      ACOUT(19) => \tmp_product__1_n_54\,
      ACOUT(18) => \tmp_product__1_n_55\,
      ACOUT(17) => \tmp_product__1_n_56\,
      ACOUT(16) => \tmp_product__1_n_57\,
      ACOUT(15) => \tmp_product__1_n_58\,
      ACOUT(14) => \tmp_product__1_n_59\,
      ACOUT(13) => \tmp_product__1_n_60\,
      ACOUT(12) => \tmp_product__1_n_61\,
      ACOUT(11) => \tmp_product__1_n_62\,
      ACOUT(10) => \tmp_product__1_n_63\,
      ACOUT(9) => \tmp_product__1_n_64\,
      ACOUT(8) => \tmp_product__1_n_65\,
      ACOUT(7) => \tmp_product__1_n_66\,
      ACOUT(6) => \tmp_product__1_n_67\,
      ACOUT(5) => \tmp_product__1_n_68\,
      ACOUT(4) => \tmp_product__1_n_69\,
      ACOUT(3) => \tmp_product__1_n_70\,
      ACOUT(2) => \tmp_product__1_n_71\,
      ACOUT(1) => \tmp_product__1_n_72\,
      ACOUT(0) => \tmp_product__1_n_73\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_uppol2_fu_676_plt(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_44\,
      ACIN(28) => \tmp_product__1_n_45\,
      ACIN(27) => \tmp_product__1_n_46\,
      ACIN(26) => \tmp_product__1_n_47\,
      ACIN(25) => \tmp_product__1_n_48\,
      ACIN(24) => \tmp_product__1_n_49\,
      ACIN(23) => \tmp_product__1_n_50\,
      ACIN(22) => \tmp_product__1_n_51\,
      ACIN(21) => \tmp_product__1_n_52\,
      ACIN(20) => \tmp_product__1_n_53\,
      ACIN(19) => \tmp_product__1_n_54\,
      ACIN(18) => \tmp_product__1_n_55\,
      ACIN(17) => \tmp_product__1_n_56\,
      ACIN(16) => \tmp_product__1_n_57\,
      ACIN(15) => \tmp_product__1_n_58\,
      ACIN(14) => \tmp_product__1_n_59\,
      ACIN(13) => \tmp_product__1_n_60\,
      ACIN(12) => \tmp_product__1_n_61\,
      ACIN(11) => \tmp_product__1_n_62\,
      ACIN(10) => \tmp_product__1_n_63\,
      ACIN(9) => \tmp_product__1_n_64\,
      ACIN(8) => \tmp_product__1_n_65\,
      ACIN(7) => \tmp_product__1_n_66\,
      ACIN(6) => \tmp_product__1_n_67\,
      ACIN(5) => \tmp_product__1_n_68\,
      ACIN(4) => \tmp_product__1_n_69\,
      ACIN(3) => \tmp_product__1_n_70\,
      ACIN(2) => \tmp_product__1_n_71\,
      ACIN(1) => \tmp_product__1_n_72\,
      ACIN(0) => \tmp_product__1_n_73\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt(31),
      B(16) => grp_uppol2_fu_676_plt(31),
      B(15) => grp_uppol2_fu_676_plt(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_15 is
  port (
    CEA1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 16 downto 0 );
    B : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__0_i_1__0_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product_i_18__0_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \nbh_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \nbh_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_15 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_15 is
  signal \^a\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^b\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^cea1\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_41_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_42_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_43_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_44_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_45_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_47_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_49_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_50_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_51_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_52_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274[0]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_29_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_21\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_22\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_23\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_24\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_25\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_26\ : STD_LOGIC;
  signal \tmp_2_reg_274_reg[0]_i_38_n_27\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_21\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_22\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_23\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_24\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_25\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_26\ : STD_LOGIC;
  signal \tmp_product__0_i_1__0_n_27\ : STD_LOGIC;
  signal \tmp_product__0_i_2__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_3__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_4__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_5__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_6__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_7__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_8__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_i_9__5_n_20\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_79\ : STD_LOGIC;
  signal \tmp_product__2_n_80\ : STD_LOGIC;
  signal \tmp_product__2_n_81\ : STD_LOGIC;
  signal \tmp_product__2_n_82\ : STD_LOGIC;
  signal \tmp_product__2_n_83\ : STD_LOGIC;
  signal \tmp_product__2_n_84\ : STD_LOGIC;
  signal \tmp_product__2_n_85\ : STD_LOGIC;
  signal \tmp_product__2_n_86\ : STD_LOGIC;
  signal \tmp_product__2_n_87\ : STD_LOGIC;
  signal \tmp_product__2_n_88\ : STD_LOGIC;
  signal \tmp_product__2_n_89\ : STD_LOGIC;
  signal \tmp_product__2_n_90\ : STD_LOGIC;
  signal \tmp_product__2_n_91\ : STD_LOGIC;
  signal \tmp_product__2_n_92\ : STD_LOGIC;
  signal \tmp_product__2_n_93\ : STD_LOGIC;
  signal \tmp_product__2_n_94\ : STD_LOGIC;
  signal \tmp_product__2_n_95\ : STD_LOGIC;
  signal \tmp_product__2_n_96\ : STD_LOGIC;
  signal \tmp_product__2_n_97\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_21\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_22\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_23\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_24\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_25\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_26\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_27\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_21\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_22\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_23\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_24\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_25\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_26\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_27\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_21\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_22\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_23\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_24\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_25\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_26\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_27\ : STD_LOGIC;
  signal \tmp_product_i_20__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_21__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_22__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_23__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_24__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_25__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_26__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_27__5_n_20\ : STD_LOGIC;
  signal tmp_product_i_28_n_20 : STD_LOGIC;
  signal \tmp_product_i_29__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_30__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_31__5_n_20\ : STD_LOGIC;
  signal \tmp_product_i_32__0_n_20\ : STD_LOGIC;
  signal \tmp_product_i_33__0_n_20\ : STD_LOGIC;
  signal tmp_product_i_34_n_20 : STD_LOGIC;
  signal tmp_product_i_35_n_20 : STD_LOGIC;
  signal tmp_product_i_36_n_20 : STD_LOGIC;
  signal tmp_product_i_37_n_20 : STD_LOGIC;
  signal tmp_product_i_38_n_20 : STD_LOGIC;
  signal tmp_product_i_39_n_20 : STD_LOGIC;
  signal tmp_product_i_40_n_20 : STD_LOGIC;
  signal tmp_product_i_41_n_20 : STD_LOGIC;
  signal tmp_product_i_42_n_20 : STD_LOGIC;
  signal tmp_product_i_43_n_20 : STD_LOGIC;
  signal tmp_product_i_44_n_20 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_tmp_2_reg_274_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_2_reg_274_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_274_reg[0]_i_38\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_1__0\ : label is 35;
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD of \tmp_product_i_17__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_18__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_19__0\ : label is 35;
begin
  A(16 downto 0) <= \^a\(16 downto 0);
  B(14 downto 0) <= \^b\(14 downto 0);
  CEA1 <= \^cea1\;
\tmp_2_reg_274[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_86\,
      I1 => \tmp_product__0_n_103\,
      O => \tmp_2_reg_274[0]_i_10_n_20\
    );
\tmp_2_reg_274[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_87\,
      I1 => \tmp_product__0_n_104\,
      O => \tmp_2_reg_274[0]_i_12_n_20\
    );
\tmp_2_reg_274[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_88\,
      I1 => \tmp_product__0_n_105\,
      O => \tmp_2_reg_274[0]_i_13_n_20\
    );
\tmp_2_reg_274[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_89\,
      I1 => \tmp_product__0_n_106\,
      O => \tmp_2_reg_274[0]_i_14_n_20\
    );
\tmp_2_reg_274[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_90\,
      I1 => \tmp_product__0_n_107\,
      O => \tmp_2_reg_274[0]_i_15_n_20\
    );
\tmp_2_reg_274[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_91\,
      I1 => \tmp_product__0_n_108\,
      O => \tmp_2_reg_274[0]_i_16_n_20\
    );
\tmp_2_reg_274[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_92\,
      I1 => \tmp_product__0_n_109\,
      O => \tmp_2_reg_274[0]_i_17_n_20\
    );
\tmp_2_reg_274[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_93\,
      I1 => \tmp_product__0_n_110\,
      O => \tmp_2_reg_274[0]_i_18_n_20\
    );
\tmp_2_reg_274[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_94\,
      I1 => \tmp_product__0_n_111\,
      O => \tmp_2_reg_274[0]_i_19_n_20\
    );
\tmp_2_reg_274[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_95\,
      I1 => \tmp_product__0_n_112\,
      O => \tmp_2_reg_274[0]_i_21_n_20\
    );
\tmp_2_reg_274[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_96\,
      I1 => \tmp_product__0_n_113\,
      O => \tmp_2_reg_274[0]_i_22_n_20\
    );
\tmp_2_reg_274[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_97\,
      I1 => \tmp_product__0_n_114\,
      O => \tmp_2_reg_274[0]_i_23_n_20\
    );
\tmp_2_reg_274[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_98\,
      I1 => \tmp_product__0_n_115\,
      O => \tmp_2_reg_274[0]_i_24_n_20\
    );
\tmp_2_reg_274[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_99\,
      I1 => \tmp_product__0_n_116\,
      O => \tmp_2_reg_274[0]_i_25_n_20\
    );
\tmp_2_reg_274[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_2_reg_274[0]_i_26_n_20\
    );
\tmp_2_reg_274[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_2_reg_274[0]_i_27_n_20\
    );
\tmp_2_reg_274[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_2_reg_274[0]_i_28_n_20\
    );
\tmp_2_reg_274[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_79\,
      I1 => \tmp_product__0_n_96\,
      O => \tmp_2_reg_274[0]_i_3_n_20\
    );
\tmp_2_reg_274[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_2_reg_274[0]_i_30_n_20\
    );
\tmp_2_reg_274[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_2_reg_274[0]_i_31_n_20\
    );
\tmp_2_reg_274[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_2_reg_274[0]_i_32_n_20\
    );
\tmp_2_reg_274[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_2_reg_274[0]_i_33_n_20\
    );
\tmp_2_reg_274[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_2_reg_274[0]_i_34_n_20\
    );
\tmp_2_reg_274[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_2_reg_274[0]_i_35_n_20\
    );
\tmp_2_reg_274[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => tmp_product_n_109,
      O => \tmp_2_reg_274[0]_i_36_n_20\
    );
\tmp_2_reg_274[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => tmp_product_n_110,
      O => \tmp_2_reg_274[0]_i_37_n_20\
    );
\tmp_2_reg_274[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => tmp_product_n_111,
      O => \tmp_2_reg_274[0]_i_39_n_20\
    );
\tmp_2_reg_274[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_80\,
      I1 => \tmp_product__0_n_97\,
      O => \tmp_2_reg_274[0]_i_4_n_20\
    );
\tmp_2_reg_274[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => tmp_product_n_112,
      O => \tmp_2_reg_274[0]_i_40_n_20\
    );
\tmp_2_reg_274[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => tmp_product_n_113,
      O => \tmp_2_reg_274[0]_i_41_n_20\
    );
\tmp_2_reg_274[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => tmp_product_n_114,
      O => \tmp_2_reg_274[0]_i_42_n_20\
    );
\tmp_2_reg_274[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => tmp_product_n_115,
      O => \tmp_2_reg_274[0]_i_43_n_20\
    );
\tmp_2_reg_274[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => tmp_product_n_116,
      O => \tmp_2_reg_274[0]_i_44_n_20\
    );
\tmp_2_reg_274[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => tmp_product_n_117,
      O => \tmp_2_reg_274[0]_i_45_n_20\
    );
\tmp_2_reg_274[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => tmp_product_n_118,
      O => \tmp_2_reg_274[0]_i_46_n_20\
    );
\tmp_2_reg_274[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => tmp_product_n_119,
      O => \tmp_2_reg_274[0]_i_47_n_20\
    );
\tmp_2_reg_274[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => tmp_product_n_120,
      O => \tmp_2_reg_274[0]_i_48_n_20\
    );
\tmp_2_reg_274[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => tmp_product_n_121,
      O => \tmp_2_reg_274[0]_i_49_n_20\
    );
\tmp_2_reg_274[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_81\,
      I1 => \tmp_product__0_n_98\,
      O => \tmp_2_reg_274[0]_i_5_n_20\
    );
\tmp_2_reg_274[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => tmp_product_n_122,
      O => \tmp_2_reg_274[0]_i_50_n_20\
    );
\tmp_2_reg_274[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => tmp_product_n_123,
      O => \tmp_2_reg_274[0]_i_51_n_20\
    );
\tmp_2_reg_274[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => tmp_product_n_124,
      O => \tmp_2_reg_274[0]_i_52_n_20\
    );
\tmp_2_reg_274[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => tmp_product_n_125,
      O => \tmp_2_reg_274[0]_i_53_n_20\
    );
\tmp_2_reg_274[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_82\,
      I1 => \tmp_product__0_n_99\,
      O => \tmp_2_reg_274[0]_i_6_n_20\
    );
\tmp_2_reg_274[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_83\,
      I1 => \tmp_product__0_n_100\,
      O => \tmp_2_reg_274[0]_i_7_n_20\
    );
\tmp_2_reg_274[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_84\,
      I1 => \tmp_product__0_n_101\,
      O => \tmp_2_reg_274[0]_i_8_n_20\
    );
\tmp_2_reg_274[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_85\,
      I1 => \tmp_product__0_n_102\,
      O => \tmp_2_reg_274[0]_i_9_n_20\
    );
\tmp_2_reg_274_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_2_reg_274_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_2_reg_274_reg[0]_i_1_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_1_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_1_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_1_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_1_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_1_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_1_n_27\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_80\,
      DI(5) => \tmp_product__2_n_81\,
      DI(4) => \tmp_product__2_n_82\,
      DI(3) => \tmp_product__2_n_83\,
      DI(2) => \tmp_product__2_n_84\,
      DI(1) => \tmp_product__2_n_85\,
      DI(0) => \tmp_product__2_n_86\,
      O(7) => ap_clk_0(0),
      O(6 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_3_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_4_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_5_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_6_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_7_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_8_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_9_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_10_n_20\
    );
\tmp_2_reg_274_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_11_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_11_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_11_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_11_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_11_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_11_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_11_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_11_n_27\,
      DI(7) => \tmp_product__2_n_95\,
      DI(6) => \tmp_product__2_n_96\,
      DI(5) => \tmp_product__2_n_97\,
      DI(4) => \tmp_product__2_n_98\,
      DI(3) => \tmp_product__2_n_99\,
      DI(2) => \tmp_product__2_n_100\,
      DI(1) => \tmp_product__2_n_101\,
      DI(0) => \tmp_product__2_n_102\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_21_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_22_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_23_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_24_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_25_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_26_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_27_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_28_n_20\
    );
\tmp_2_reg_274_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_11_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_2_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_2_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_2_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_2_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_2_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_2_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_2_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_2_n_27\,
      DI(7) => \tmp_product__2_n_87\,
      DI(6) => \tmp_product__2_n_88\,
      DI(5) => \tmp_product__2_n_89\,
      DI(4) => \tmp_product__2_n_90\,
      DI(3) => \tmp_product__2_n_91\,
      DI(2) => \tmp_product__2_n_92\,
      DI(1) => \tmp_product__2_n_93\,
      DI(0) => \tmp_product__2_n_94\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_12_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_13_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_14_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_15_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_16_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_17_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_18_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_19_n_20\
    );
\tmp_2_reg_274_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_29_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_20_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_20_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_20_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_20_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_20_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_20_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_20_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_20_n_27\,
      DI(7) => \tmp_product__2_n_103\,
      DI(6) => \tmp_product__2_n_104\,
      DI(5) => \tmp_product__2_n_105\,
      DI(4) => \tmp_product__2_n_106\,
      DI(3) => \tmp_product__2_n_107\,
      DI(2) => \tmp_product__2_n_108\,
      DI(1) => \tmp_product__2_n_109\,
      DI(0) => \tmp_product__2_n_110\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_30_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_31_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_32_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_33_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_34_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_35_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_36_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_37_n_20\
    );
\tmp_2_reg_274_reg[0]_i_29\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_2_reg_274_reg[0]_i_38_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_29_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_29_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_29_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_29_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_29_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_29_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_29_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_29_n_27\,
      DI(7) => \tmp_product__2_n_111\,
      DI(6) => \tmp_product__2_n_112\,
      DI(5) => \tmp_product__2_n_113\,
      DI(4) => \tmp_product__2_n_114\,
      DI(3) => \tmp_product__2_n_115\,
      DI(2) => \tmp_product__2_n_116\,
      DI(1) => \tmp_product__2_n_117\,
      DI(0) => \tmp_product__2_n_118\,
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_29_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_39_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_40_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_41_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_42_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_43_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_44_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_45_n_20\,
      S(0) => \tmp_2_reg_274[0]_i_46_n_20\
    );
\tmp_2_reg_274_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_2_reg_274_reg[0]_i_38_n_20\,
      CO(6) => \tmp_2_reg_274_reg[0]_i_38_n_21\,
      CO(5) => \tmp_2_reg_274_reg[0]_i_38_n_22\,
      CO(4) => \tmp_2_reg_274_reg[0]_i_38_n_23\,
      CO(3) => \tmp_2_reg_274_reg[0]_i_38_n_24\,
      CO(2) => \tmp_2_reg_274_reg[0]_i_38_n_25\,
      CO(1) => \tmp_2_reg_274_reg[0]_i_38_n_26\,
      CO(0) => \tmp_2_reg_274_reg[0]_i_38_n_27\,
      DI(7) => \tmp_product__2_n_119\,
      DI(6) => \tmp_product__2_n_120\,
      DI(5) => \tmp_product__2_n_121\,
      DI(4) => \tmp_product__2_n_122\,
      DI(3) => \tmp_product__2_n_123\,
      DI(2) => \tmp_product__2_n_124\,
      DI(1) => \tmp_product__2_n_125\,
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_2_reg_274_reg[0]_i_38_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_2_reg_274[0]_i_47_n_20\,
      S(6) => \tmp_2_reg_274[0]_i_48_n_20\,
      S(5) => \tmp_2_reg_274[0]_i_49_n_20\,
      S(4) => \tmp_2_reg_274[0]_i_50_n_20\,
      S(3) => \tmp_2_reg_274[0]_i_51_n_20\,
      S(2) => \tmp_2_reg_274[0]_i_52_n_20\,
      S(1) => \tmp_2_reg_274[0]_i_53_n_20\,
      S(0) => \tmp_product__1_n_109\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^a\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => plt1(31),
      B(16) => plt1(31),
      B(15) => plt1(31),
      B(14 downto 0) => plt1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^cea1\,
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => plt1(31),
      A(28) => plt1(31),
      A(27) => plt1(31),
      A(26) => plt1(31),
      A(25) => plt1(31),
      A(24) => plt1(31),
      A(23) => plt1(31),
      A(22) => plt1(31),
      A(21) => plt1(31),
      A(20) => plt1(31),
      A(19) => plt1(31),
      A(18) => plt1(31),
      A(17) => plt1(31),
      A(16) => plt1(31),
      A(15) => plt1(31),
      A(14 downto 0) => plt1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_17__0_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product__0_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product__0_i_1__0_n_21\,
      CO(5) => \tmp_product__0_i_1__0_n_22\,
      CO(4) => \tmp_product__0_i_1__0_n_23\,
      CO(3) => \tmp_product__0_i_1__0_n_24\,
      CO(2) => \tmp_product__0_i_1__0_n_25\,
      CO(1) => \tmp_product__0_i_1__0_n_26\,
      CO(0) => \tmp_product__0_i_1__0_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \tmp_product__0_i_1__0_0\(29 downto 23),
      O(7 downto 0) => \^b\(14 downto 7),
      S(7) => \tmp_product__0_i_2__5_n_20\,
      S(6) => \tmp_product__0_i_3__5_n_20\,
      S(5) => \tmp_product__0_i_4__5_n_20\,
      S(4) => \tmp_product__0_i_5__5_n_20\,
      S(3) => \tmp_product__0_i_6__5_n_20\,
      S(2) => \tmp_product__0_i_7__5_n_20\,
      S(1) => \tmp_product__0_i_8__5_n_20\,
      S(0) => \tmp_product__0_i_9__5_n_20\
    );
\tmp_product__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(30),
      I1 => \tmp_product__0_i_1__0_0\(31),
      O => \tmp_product__0_i_2__5_n_20\
    );
\tmp_product__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(29),
      I1 => \tmp_product__0_i_1__0_0\(30),
      O => \tmp_product__0_i_3__5_n_20\
    );
\tmp_product__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(28),
      I1 => \tmp_product__0_i_1__0_0\(29),
      O => \tmp_product__0_i_4__5_n_20\
    );
\tmp_product__0_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(27),
      I1 => \tmp_product__0_i_1__0_0\(28),
      O => \tmp_product__0_i_5__5_n_20\
    );
\tmp_product__0_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(26),
      I1 => \tmp_product__0_i_1__0_0\(27),
      O => \tmp_product__0_i_6__5_n_20\
    );
\tmp_product__0_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(25),
      I1 => \tmp_product__0_i_1__0_0\(26),
      O => \tmp_product__0_i_7__5_n_20\
    );
\tmp_product__0_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(24),
      I1 => \tmp_product__0_i_1__0_0\(25),
      O => \tmp_product__0_i_8__5_n_20\
    );
\tmp_product__0_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(23),
      I1 => \tmp_product__0_i_1__0_0\(24),
      O => \tmp_product__0_i_9__5_n_20\
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => plt1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^a\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => \tmp_product__1_n_109\,
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => plt1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(14),
      B(16) => \^b\(14),
      B(15) => \^b\(14),
      B(14 downto 0) => \^b\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46) => \tmp_product__2_n_79\,
      P(45) => \tmp_product__2_n_80\,
      P(44) => \tmp_product__2_n_81\,
      P(43) => \tmp_product__2_n_82\,
      P(42) => \tmp_product__2_n_83\,
      P(41) => \tmp_product__2_n_84\,
      P(40) => \tmp_product__2_n_85\,
      P(39) => \tmp_product__2_n_86\,
      P(38) => \tmp_product__2_n_87\,
      P(37) => \tmp_product__2_n_88\,
      P(36) => \tmp_product__2_n_89\,
      P(35) => \tmp_product__2_n_90\,
      P(34) => \tmp_product__2_n_91\,
      P(33) => \tmp_product__2_n_92\,
      P(32) => \tmp_product__2_n_93\,
      P(31) => \tmp_product__2_n_94\,
      P(30) => \tmp_product__2_n_95\,
      P(29) => \tmp_product__2_n_96\,
      P(28) => \tmp_product__2_n_97\,
      P(27) => \tmp_product__2_n_98\,
      P(26) => \tmp_product__2_n_99\,
      P(25) => \tmp_product__2_n_100\,
      P(24) => \tmp_product__2_n_101\,
      P(23) => \tmp_product__2_n_102\,
      P(22) => \tmp_product__2_n_103\,
      P(21) => \tmp_product__2_n_104\,
      P(20) => \tmp_product__2_n_105\,
      P(19) => \tmp_product__2_n_106\,
      P(18) => \tmp_product__2_n_107\,
      P(17) => \tmp_product__2_n_108\,
      P(16) => \tmp_product__2_n_109\,
      P(15) => \tmp_product__2_n_110\,
      P(14) => \tmp_product__2_n_111\,
      P(13) => \tmp_product__2_n_112\,
      P(12) => \tmp_product__2_n_113\,
      P(11) => \tmp_product__2_n_114\,
      P(10) => \tmp_product__2_n_115\,
      P(9) => \tmp_product__2_n_116\,
      P(8) => \tmp_product__2_n_117\,
      P(7) => \tmp_product__2_n_118\,
      P(6) => \tmp_product__2_n_119\,
      P(5) => \tmp_product__2_n_120\,
      P(4) => \tmp_product__2_n_121\,
      P(3) => \tmp_product__2_n_122\,
      P(2) => \tmp_product__2_n_123\,
      P(1) => \tmp_product__2_n_124\,
      P(0) => \tmp_product__2_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_17__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_18__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_17__0_n_20\,
      CO(6) => \tmp_product_i_17__0_n_21\,
      CO(5) => \tmp_product_i_17__0_n_22\,
      CO(4) => \tmp_product_i_17__0_n_23\,
      CO(3) => \tmp_product_i_17__0_n_24\,
      CO(2) => \tmp_product_i_17__0_n_25\,
      CO(1) => \tmp_product_i_17__0_n_26\,
      CO(0) => \tmp_product_i_17__0_n_27\,
      DI(7 downto 0) => \tmp_product__0_i_1__0_0\(22 downto 15),
      O(7 downto 1) => \^b\(6 downto 0),
      O(0) => \^a\(16),
      S(7) => \tmp_product_i_20__5_n_20\,
      S(6) => \tmp_product_i_21__5_n_20\,
      S(5) => \tmp_product_i_22__5_n_20\,
      S(4) => \tmp_product_i_23__5_n_20\,
      S(3) => \tmp_product_i_24__5_n_20\,
      S(2) => \tmp_product_i_25__5_n_20\,
      S(1) => \tmp_product_i_26__5_n_20\,
      S(0) => \tmp_product_i_27__5_n_20\
    );
\tmp_product_i_18__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_i_19__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_i_18__0_n_20\,
      CO(6) => \tmp_product_i_18__0_n_21\,
      CO(5) => \tmp_product_i_18__0_n_22\,
      CO(4) => \tmp_product_i_18__0_n_23\,
      CO(3) => \tmp_product_i_18__0_n_24\,
      CO(2) => \tmp_product_i_18__0_n_25\,
      CO(1) => \tmp_product_i_18__0_n_26\,
      CO(0) => \tmp_product_i_18__0_n_27\,
      DI(7 downto 6) => \tmp_product__0_i_1__0_0\(14 downto 13),
      DI(5) => tmp_product_i_28_n_20,
      DI(4 downto 0) => \tmp_product_i_18__0_0\(12 downto 8),
      O(7 downto 0) => \^a\(15 downto 8),
      S(7) => \tmp_product_i_29__5_n_20\,
      S(6) => \tmp_product_i_30__5_n_20\,
      S(5) => \tmp_product_i_31__5_n_20\,
      S(4) => \tmp_product_i_32__0_n_20\,
      S(3) => \tmp_product_i_33__0_n_20\,
      S(2) => tmp_product_i_34_n_20,
      S(1) => tmp_product_i_35_n_20,
      S(0) => tmp_product_i_36_n_20
    );
\tmp_product_i_19__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product_i_19__0_n_20\,
      CO(6) => \tmp_product_i_19__0_n_21\,
      CO(5) => \tmp_product_i_19__0_n_22\,
      CO(4) => \tmp_product_i_19__0_n_23\,
      CO(3) => \tmp_product_i_19__0_n_24\,
      CO(2) => \tmp_product_i_19__0_n_25\,
      CO(1) => \tmp_product_i_19__0_n_26\,
      CO(0) => \tmp_product_i_19__0_n_27\,
      DI(7 downto 0) => \tmp_product_i_18__0_0\(7 downto 0),
      O(7 downto 0) => \^a\(7 downto 0),
      S(7) => tmp_product_i_37_n_20,
      S(6) => tmp_product_i_38_n_20,
      S(5) => tmp_product_i_39_n_20,
      S(4) => tmp_product_i_40_n_20,
      S(3) => tmp_product_i_41_n_20,
      S(2) => tmp_product_i_42_n_20,
      S(1) => tmp_product_i_43_n_20,
      S(0) => tmp_product_i_44_n_20
    );
\tmp_product_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => Q(0),
      I1 => \nbh_reg[0]\(1),
      I2 => \nbh_reg[0]\(0),
      I3 => \nbh_reg[0]_0\(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => \^cea1\
    );
\tmp_product_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(22),
      I1 => \tmp_product__0_i_1__0_0\(23),
      O => \tmp_product_i_20__5_n_20\
    );
\tmp_product_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(21),
      I1 => \tmp_product__0_i_1__0_0\(22),
      O => \tmp_product_i_21__5_n_20\
    );
\tmp_product_i_22__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(20),
      I1 => \tmp_product__0_i_1__0_0\(21),
      O => \tmp_product_i_22__5_n_20\
    );
\tmp_product_i_23__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(19),
      I1 => \tmp_product__0_i_1__0_0\(20),
      O => \tmp_product_i_23__5_n_20\
    );
\tmp_product_i_24__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(18),
      I1 => \tmp_product__0_i_1__0_0\(19),
      O => \tmp_product_i_24__5_n_20\
    );
\tmp_product_i_25__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(17),
      I1 => \tmp_product__0_i_1__0_0\(18),
      O => \tmp_product_i_25__5_n_20\
    );
\tmp_product_i_26__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(16),
      I1 => \tmp_product__0_i_1__0_0\(17),
      O => \tmp_product_i_26__5_n_20\
    );
\tmp_product_i_27__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(15),
      I1 => \tmp_product__0_i_1__0_0\(16),
      O => \tmp_product_i_27__5_n_20\
    );
tmp_product_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(13),
      O => tmp_product_i_28_n_20
    );
\tmp_product_i_29__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(14),
      I1 => \tmp_product__0_i_1__0_0\(15),
      O => \tmp_product_i_29__5_n_20\
    );
\tmp_product_i_30__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(13),
      I1 => \tmp_product__0_i_1__0_0\(14),
      O => \tmp_product_i_30__5_n_20\
    );
\tmp_product_i_31__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_i_1__0_0\(13),
      I1 => \tmp_product_i_18__0_0\(13),
      O => \tmp_product_i_31__5_n_20\
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(12),
      I1 => \tmp_product__0_i_1__0_0\(12),
      O => \tmp_product_i_32__0_n_20\
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(11),
      I1 => \tmp_product__0_i_1__0_0\(11),
      O => \tmp_product_i_33__0_n_20\
    );
tmp_product_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(10),
      I1 => \tmp_product__0_i_1__0_0\(10),
      O => tmp_product_i_34_n_20
    );
tmp_product_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(9),
      I1 => \tmp_product__0_i_1__0_0\(9),
      O => tmp_product_i_35_n_20
    );
tmp_product_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(8),
      I1 => \tmp_product__0_i_1__0_0\(8),
      O => tmp_product_i_36_n_20
    );
tmp_product_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(7),
      I1 => \tmp_product__0_i_1__0_0\(7),
      O => tmp_product_i_37_n_20
    );
tmp_product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(6),
      I1 => \tmp_product__0_i_1__0_0\(6),
      O => tmp_product_i_38_n_20
    );
tmp_product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(5),
      I1 => \tmp_product__0_i_1__0_0\(5),
      O => tmp_product_i_39_n_20
    );
tmp_product_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(4),
      I1 => \tmp_product__0_i_1__0_0\(4),
      O => tmp_product_i_40_n_20
    );
tmp_product_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(3),
      I1 => \tmp_product__0_i_1__0_0\(3),
      O => tmp_product_i_41_n_20
    );
tmp_product_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(2),
      I1 => \tmp_product__0_i_1__0_0\(2),
      O => tmp_product_i_42_n_20
    );
tmp_product_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(1),
      I1 => \tmp_product__0_i_1__0_0\(1),
      O => tmp_product_i_43_n_20
    );
tmp_product_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product_i_18__0_0\(0),
      I1 => \tmp_product__0_i_1__0_0\(0),
      O => tmp_product_i_44_n_20
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_16 is
  port (
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_16 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_16 is
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \tmp_3_reg_279[0]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_41_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_42_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_43_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_44_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_45_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_47_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_49_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_50_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_51_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_52_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_i_10__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_11__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_12__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_13__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_14__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_15__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_16__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_17__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_7__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_8__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_i_9__2_n_20\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product_i_10__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_11__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_12__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_13__13_n_20\ : STD_LOGIC;
  signal \tmp_product_i_14__13_n_20\ : STD_LOGIC;
  signal \tmp_product_i_15__12_n_20\ : STD_LOGIC;
  signal \tmp_product_i_16__11_n_20\ : STD_LOGIC;
  signal \tmp_product_i_2__12_n_20\ : STD_LOGIC;
  signal \tmp_product_i_3__12_n_20\ : STD_LOGIC;
  signal \tmp_product_i_4__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_5__13_n_20\ : STD_LOGIC;
  signal \tmp_product_i_6__13_n_20\ : STD_LOGIC;
  signal \tmp_product_i_7__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_8__14_n_20\ : STD_LOGIC;
  signal \tmp_product_i_9__14_n_20\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_tmp_3_reg_279_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_38\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__2\ : label is "soft_lutpair350";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute SOFT_HLUTNM of \tmp_product_i_10__14\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \tmp_product_i_11__14\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \tmp_product_i_12__14\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \tmp_product_i_13__13\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \tmp_product_i_14__13\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tmp_product_i_15__12\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tmp_product_i_16__11\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \tmp_product_i_2__12\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_product_i_3__12\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \tmp_product_i_4__14\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \tmp_product_i_5__13\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \tmp_product_i_6__13\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tmp_product_i_7__14\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \tmp_product_i_8__14\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tmp_product_i_9__14\ : label is "soft_lutpair354";
begin
\tmp_3_reg_279[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => \tmp_product__0_n_103\,
      O => \tmp_3_reg_279[0]_i_10_n_20\
    );
\tmp_3_reg_279[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => \tmp_product__0_n_104\,
      O => \tmp_3_reg_279[0]_i_12_n_20\
    );
\tmp_3_reg_279[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => \tmp_product__0_n_105\,
      O => \tmp_3_reg_279[0]_i_13_n_20\
    );
\tmp_3_reg_279[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => \tmp_product__0_n_106\,
      O => \tmp_3_reg_279[0]_i_14_n_20\
    );
\tmp_3_reg_279[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => \tmp_product__0_n_107\,
      O => \tmp_3_reg_279[0]_i_15_n_20\
    );
\tmp_3_reg_279[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \tmp_product__0_n_108\,
      O => \tmp_3_reg_279[0]_i_16_n_20\
    );
\tmp_3_reg_279[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \tmp_product__0_n_109\,
      O => \tmp_3_reg_279[0]_i_17_n_20\
    );
\tmp_3_reg_279[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \tmp_product__0_n_110\,
      O => \tmp_3_reg_279[0]_i_18_n_20\
    );
\tmp_3_reg_279[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \tmp_product__0_n_111\,
      O => \tmp_3_reg_279[0]_i_19_n_20\
    );
\tmp_3_reg_279[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \tmp_product__0_n_112\,
      O => \tmp_3_reg_279[0]_i_21_n_20\
    );
\tmp_3_reg_279[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \tmp_product__0_n_113\,
      O => \tmp_3_reg_279[0]_i_22_n_20\
    );
\tmp_3_reg_279[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \tmp_product__0_n_114\,
      O => \tmp_3_reg_279[0]_i_23_n_20\
    );
\tmp_3_reg_279[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \tmp_product__0_n_115\,
      O => \tmp_3_reg_279[0]_i_24_n_20\
    );
\tmp_3_reg_279[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \tmp_product__0_n_116\,
      O => \tmp_3_reg_279[0]_i_25_n_20\
    );
\tmp_3_reg_279[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \tmp_product__0_n_117\,
      O => \tmp_3_reg_279[0]_i_26_n_20\
    );
\tmp_3_reg_279[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \tmp_product__0_n_118\,
      O => \tmp_3_reg_279[0]_i_27_n_20\
    );
\tmp_3_reg_279[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \tmp_product__0_n_119\,
      O => \tmp_3_reg_279[0]_i_28_n_20\
    );
\tmp_3_reg_279[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => \tmp_product__0_n_96\,
      O => \tmp_3_reg_279[0]_i_3_n_20\
    );
\tmp_3_reg_279[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \tmp_product__0_n_120\,
      O => \tmp_3_reg_279[0]_i_30_n_20\
    );
\tmp_3_reg_279[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \tmp_product__0_n_121\,
      O => \tmp_3_reg_279[0]_i_31_n_20\
    );
\tmp_3_reg_279[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \tmp_product__0_n_122\,
      O => \tmp_3_reg_279[0]_i_32_n_20\
    );
\tmp_3_reg_279[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \tmp_product__0_n_123\,
      O => \tmp_3_reg_279[0]_i_33_n_20\
    );
\tmp_3_reg_279[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \tmp_product__0_n_124\,
      O => \tmp_3_reg_279[0]_i_34_n_20\
    );
\tmp_3_reg_279[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \tmp_product__0_n_125\,
      O => \tmp_3_reg_279[0]_i_35_n_20\
    );
\tmp_3_reg_279[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => tmp_product_n_109,
      O => \tmp_3_reg_279[0]_i_36_n_20\
    );
\tmp_3_reg_279[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => tmp_product_n_110,
      O => \tmp_3_reg_279[0]_i_37_n_20\
    );
\tmp_3_reg_279[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => tmp_product_n_111,
      O => \tmp_3_reg_279[0]_i_39_n_20\
    );
\tmp_3_reg_279[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => \tmp_product__0_n_97\,
      O => \tmp_3_reg_279[0]_i_4_n_20\
    );
\tmp_3_reg_279[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => tmp_product_n_112,
      O => \tmp_3_reg_279[0]_i_40_n_20\
    );
\tmp_3_reg_279[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => tmp_product_n_113,
      O => \tmp_3_reg_279[0]_i_41_n_20\
    );
\tmp_3_reg_279[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => tmp_product_n_114,
      O => \tmp_3_reg_279[0]_i_42_n_20\
    );
\tmp_3_reg_279[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => tmp_product_n_115,
      O => \tmp_3_reg_279[0]_i_43_n_20\
    );
\tmp_3_reg_279[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => tmp_product_n_116,
      O => \tmp_3_reg_279[0]_i_44_n_20\
    );
\tmp_3_reg_279[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => tmp_product_n_117,
      O => \tmp_3_reg_279[0]_i_45_n_20\
    );
\tmp_3_reg_279[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => tmp_product_n_118,
      O => \tmp_3_reg_279[0]_i_46_n_20\
    );
\tmp_3_reg_279[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => tmp_product_n_119,
      O => \tmp_3_reg_279[0]_i_47_n_20\
    );
\tmp_3_reg_279[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => tmp_product_n_120,
      O => \tmp_3_reg_279[0]_i_48_n_20\
    );
\tmp_3_reg_279[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => tmp_product_n_121,
      O => \tmp_3_reg_279[0]_i_49_n_20\
    );
\tmp_3_reg_279[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => \tmp_product__0_n_98\,
      O => \tmp_3_reg_279[0]_i_5_n_20\
    );
\tmp_3_reg_279[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => tmp_product_n_122,
      O => \tmp_3_reg_279[0]_i_50_n_20\
    );
\tmp_3_reg_279[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => tmp_product_n_123,
      O => \tmp_3_reg_279[0]_i_51_n_20\
    );
\tmp_3_reg_279[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => tmp_product_n_124,
      O => \tmp_3_reg_279[0]_i_52_n_20\
    );
\tmp_3_reg_279[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => tmp_product_n_125,
      O => \tmp_3_reg_279[0]_i_53_n_20\
    );
\tmp_3_reg_279[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => \tmp_product__0_n_99\,
      O => \tmp_3_reg_279[0]_i_6_n_20\
    );
\tmp_3_reg_279[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => \tmp_product__0_n_100\,
      O => \tmp_3_reg_279[0]_i_7_n_20\
    );
\tmp_3_reg_279[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => \tmp_product__0_n_101\,
      O => \tmp_3_reg_279[0]_i_8_n_20\
    );
\tmp_3_reg_279[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => \tmp_product__0_n_102\,
      O => \tmp_3_reg_279[0]_i_9_n_20\
    );
\tmp_3_reg_279_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_3_reg_279_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_3_reg_279_reg[0]_i_1_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_1_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_1_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_1_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_1_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_1_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => p_1_in(62 downto 56),
      O(7) => ap_clk_0(0),
      O(6 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_3_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_4_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_5_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_6_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_7_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_8_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_9_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_10_n_20\
    );
\tmp_3_reg_279_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_11_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_11_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_11_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_11_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_11_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_11_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_11_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_11_n_27\,
      DI(7 downto 0) => p_1_in(47 downto 40),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_21_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_22_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_23_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_24_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_25_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_26_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_27_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_28_n_20\
    );
\tmp_3_reg_279_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_11_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_2_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_2_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_2_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_2_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_2_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_2_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_2_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_2_n_27\,
      DI(7 downto 0) => p_1_in(55 downto 48),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_12_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_13_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_14_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_15_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_16_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_17_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_18_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_19_n_20\
    );
\tmp_3_reg_279_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_29_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_20_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_20_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_20_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_20_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_20_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_20_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_20_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_20_n_27\,
      DI(7 downto 0) => p_1_in(39 downto 32),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_30_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_31_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_32_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_33_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_34_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_35_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_36_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_37_n_20\
    );
\tmp_3_reg_279_reg[0]_i_29\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_38_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_29_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_29_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_29_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_29_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_29_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_29_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_29_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_29_n_27\,
      DI(7 downto 0) => p_1_in(31 downto 24),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_29_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_39_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_40_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_41_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_42_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_43_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_44_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_45_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_46_n_20\
    );
\tmp_3_reg_279_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_38_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_38_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_38_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_38_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_38_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_38_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_38_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_38_n_27\,
      DI(7 downto 1) => p_1_in(23 downto 17),
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_38_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_47_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_48_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_49_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_50_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_51_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_52_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_53_n_20\,
      S(0) => p_1_in(16)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => plt(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \tmp_product_i_2__12_n_20\,
      B(16) => \tmp_product_i_2__12_n_20\,
      B(15) => \tmp_product_i_2__12_n_20\,
      B(14) => \tmp_product_i_2__12_n_20\,
      B(13) => \tmp_product_i_3__12_n_20\,
      B(12) => \tmp_product_i_4__14_n_20\,
      B(11) => \tmp_product_i_5__13_n_20\,
      B(10) => \tmp_product_i_6__13_n_20\,
      B(9) => \tmp_product_i_7__14_n_20\,
      B(8) => \tmp_product_i_8__14_n_20\,
      B(7) => \tmp_product_i_9__14_n_20\,
      B(6) => \tmp_product_i_10__14_n_20\,
      B(5) => \tmp_product_i_11__14_n_20\,
      B(4) => \tmp_product_i_12__14_n_20\,
      B(3) => \tmp_product_i_13__13_n_20\,
      B(2) => \tmp_product_i_14__13_n_20\,
      B(1) => \tmp_product_i_15__12_n_20\,
      B(0) => \tmp_product_i_16__11_n_20\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA1,
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \tmp_product_i_2__12_n_20\,
      A(28) => \tmp_product_i_2__12_n_20\,
      A(27) => \tmp_product_i_2__12_n_20\,
      A(26) => \tmp_product_i_2__12_n_20\,
      A(25) => \tmp_product_i_2__12_n_20\,
      A(24) => \tmp_product_i_2__12_n_20\,
      A(23) => \tmp_product_i_2__12_n_20\,
      A(22) => \tmp_product_i_2__12_n_20\,
      A(21) => \tmp_product_i_2__12_n_20\,
      A(20) => \tmp_product_i_2__12_n_20\,
      A(19) => \tmp_product_i_2__12_n_20\,
      A(18) => \tmp_product_i_2__12_n_20\,
      A(17) => \tmp_product_i_2__12_n_20\,
      A(16) => \tmp_product_i_2__12_n_20\,
      A(15) => \tmp_product_i_2__12_n_20\,
      A(14) => \tmp_product_i_2__12_n_20\,
      A(13) => \tmp_product_i_3__12_n_20\,
      A(12) => \tmp_product_i_4__14_n_20\,
      A(11) => \tmp_product_i_5__13_n_20\,
      A(10) => \tmp_product_i_6__13_n_20\,
      A(9) => \tmp_product_i_7__14_n_20\,
      A(8) => \tmp_product_i_8__14_n_20\,
      A(7) => \tmp_product_i_9__14_n_20\,
      A(6) => \tmp_product_i_10__14_n_20\,
      A(5) => \tmp_product_i_11__14_n_20\,
      A(4) => \tmp_product_i_12__14_n_20\,
      A(3) => \tmp_product_i_13__13_n_20\,
      A(2) => \tmp_product_i_14__13_n_20\,
      A(1) => \tmp_product_i_15__12_n_20\,
      A(0) => \tmp_product_i_16__11_n_20\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => plt(31),
      B(16) => plt(31),
      B(15) => plt(31),
      B(14 downto 0) => plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product__1_i_1__2_n_20\,
      A(15) => \tmp_product__1_i_2__2_n_20\,
      A(14) => \tmp_product__1_i_3__2_n_20\,
      A(13) => \tmp_product__1_i_4__2_n_20\,
      A(12) => \tmp_product__1_i_5__2_n_20\,
      A(11) => \tmp_product__1_i_6__2_n_20\,
      A(10) => \tmp_product__1_i_7__2_n_20\,
      A(9) => \tmp_product__1_i_8__2_n_20\,
      A(8) => \tmp_product__1_i_9__2_n_20\,
      A(7) => \tmp_product__1_i_10__2_n_20\,
      A(6) => \tmp_product__1_i_11__2_n_20\,
      A(5) => \tmp_product__1_i_12__2_n_20\,
      A(4) => \tmp_product__1_i_13__2_n_20\,
      A(3) => \tmp_product__1_i_14__2_n_20\,
      A(2) => \tmp_product__1_i_15__2_n_20\,
      A(1) => \tmp_product__1_i_16__2_n_20\,
      A(0) => \tmp_product__1_i_17__2_n_20\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => plt(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => p_1_in(16),
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => \tmp_product__1_i_10__2_n_20\
    );
\tmp_product__1_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => \tmp_product__1_i_11__2_n_20\
    );
\tmp_product__1_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => \tmp_product__1_i_12__2_n_20\
    );
\tmp_product__1_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => \tmp_product__1_i_13__2_n_20\
    );
\tmp_product__1_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => \tmp_product__1_i_14__2_n_20\
    );
\tmp_product__1_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => \tmp_product__1_i_15__2_n_20\
    );
\tmp_product__1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => \tmp_product__1_i_16__2_n_20\
    );
\tmp_product__1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => \tmp_product__1_i_17__2_n_20\
    );
\tmp_product__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(16),
      O => \tmp_product__1_i_1__2_n_20\
    );
\tmp_product__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => \tmp_product__1_i_2__2_n_20\
    );
\tmp_product__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => \tmp_product__1_i_3__2_n_20\
    );
\tmp_product__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => \tmp_product__1_i_4__2_n_20\
    );
\tmp_product__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => \tmp_product__1_i_5__2_n_20\
    );
\tmp_product__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => \tmp_product__1_i_6__2_n_20\
    );
\tmp_product__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => \tmp_product__1_i_7__2_n_20\
    );
\tmp_product__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => \tmp_product__1_i_8__2_n_20\
    );
\tmp_product__1_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => \tmp_product__1_i_9__2_n_20\
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \tmp_product__1_i_1__2_n_20\,
      A(15) => \tmp_product__1_i_2__2_n_20\,
      A(14) => \tmp_product__1_i_3__2_n_20\,
      A(13) => \tmp_product__1_i_4__2_n_20\,
      A(12) => \tmp_product__1_i_5__2_n_20\,
      A(11) => \tmp_product__1_i_6__2_n_20\,
      A(10) => \tmp_product__1_i_7__2_n_20\,
      A(9) => \tmp_product__1_i_8__2_n_20\,
      A(8) => \tmp_product__1_i_9__2_n_20\,
      A(7) => \tmp_product__1_i_10__2_n_20\,
      A(6) => \tmp_product__1_i_11__2_n_20\,
      A(5) => \tmp_product__1_i_12__2_n_20\,
      A(4) => \tmp_product__1_i_13__2_n_20\,
      A(3) => \tmp_product__1_i_14__2_n_20\,
      A(2) => \tmp_product__1_i_15__2_n_20\,
      A(1) => \tmp_product__1_i_16__2_n_20\,
      A(0) => \tmp_product__1_i_17__2_n_20\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => plt(31),
      B(16) => plt(31),
      B(15) => plt(31),
      B(14 downto 0) => plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEA1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_10__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(23),
      O => \tmp_product_i_10__14_n_20\
    );
\tmp_product_i_11__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(22),
      O => \tmp_product_i_11__14_n_20\
    );
\tmp_product_i_12__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(21),
      O => \tmp_product_i_12__14_n_20\
    );
\tmp_product_i_13__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(20),
      O => \tmp_product_i_13__13_n_20\
    );
\tmp_product_i_14__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(19),
      O => \tmp_product_i_14__13_n_20\
    );
\tmp_product_i_15__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(18),
      O => \tmp_product_i_15__12_n_20\
    );
\tmp_product_i_16__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(17),
      O => \tmp_product_i_16__11_n_20\
    );
\tmp_product_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(31),
      O => \tmp_product_i_2__12_n_20\
    );
\tmp_product_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(30),
      O => \tmp_product_i_3__12_n_20\
    );
\tmp_product_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(29),
      O => \tmp_product_i_4__14_n_20\
    );
\tmp_product_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(28),
      O => \tmp_product_i_5__13_n_20\
    );
\tmp_product_i_6__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(27),
      O => \tmp_product_i_6__13_n_20\
    );
\tmp_product_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(26),
      O => \tmp_product_i_7__14_n_20\
    );
\tmp_product_i_8__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(25),
      O => \tmp_product_i_8__14_n_20\
    );
\tmp_product_i_9__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(24),
      O => \tmp_product_i_9__14_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_17 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    plt1 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln599_2_fu_104_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ph1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \apl1_reg_194_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_17 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_17 is
  signal \^a\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \apl1_reg_194[12]_i_7_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_8_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1_n_27\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \^plt1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal sel : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal tmp_product_carry_i_1_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_2_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_3_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_4_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_5_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_6_n_20 : STD_LOGIC;
  signal tmp_product_carry_i_7_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl1_reg_194_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_reg_194_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__3\ : label is "soft_lutpair321";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__15\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_product_i_11__15\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tmp_product_i_12__15\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_product_i_13__14\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_product_i_14__14\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_product_i_15__13\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tmp_product_i_1__15\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_product_i_2__13\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_product_i_3__13\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_product_i_4__15\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_product_i_5__14\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_product_i_6__14\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_product_i_7__15\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_product_i_8__15\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_product_i_9__15\ : label is "soft_lutpair312";
begin
  A(14 downto 0) <= \^a\(14 downto 0);
  plt1(16 downto 0) <= \^plt1\(16 downto 0);
\apl1_reg_194[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(3),
      I1 => sel,
      O => \apl1_reg_194[12]_i_7_n_20\
    );
\apl1_reg_194[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel,
      I1 => sext_ln599_2_fu_104_p1(2),
      O => \apl1_reg_194[12]_i_8_n_20\
    );
\apl1_reg_194_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[12]_i_1_n_20\,
      CO(6) => \apl1_reg_194_reg[12]_i_1_n_21\,
      CO(5) => \apl1_reg_194_reg[12]_i_1_n_22\,
      CO(4) => \apl1_reg_194_reg[12]_i_1_n_23\,
      CO(3) => \apl1_reg_194_reg[12]_i_1_n_24\,
      CO(2) => \apl1_reg_194_reg[12]_i_1_n_25\,
      CO(1) => \apl1_reg_194_reg[12]_i_1_n_26\,
      CO(0) => \apl1_reg_194_reg[12]_i_1_n_27\,
      DI(7 downto 4) => sext_ln599_2_fu_104_p1(6 downto 3),
      DI(3) => DI(0),
      DI(2 downto 1) => sext_ln599_2_fu_104_p1(2 downto 1),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 4) => S(4 downto 1),
      S(3) => \apl1_reg_194[12]_i_7_n_20\,
      S(2) => \apl1_reg_194[12]_i_8_n_20\,
      S(1) => S(0),
      S(0) => sext_ln599_2_fu_104_p1(0)
    );
\apl1_reg_194_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[12]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_reg_194_reg[17]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_reg_194_reg[17]_i_1_n_24\,
      CO(2) => \apl1_reg_194_reg[17]_i_1_n_25\,
      CO(1) => \apl1_reg_194_reg[17]_i_1_n_26\,
      CO(0) => \apl1_reg_194_reg[17]_i_1_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_2_fu_104_p1(10 downto 7),
      O(7 downto 5) => \NLW_apl1_reg_194_reg[17]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => D(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3 downto 0) => \apl1_reg_194_reg[17]\(3 downto 0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => plt(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^a\(14),
      B(16) => \^a\(14),
      B(15) => \^a\(14),
      B(14 downto 0) => \^a\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(14),
      A(28) => \^a\(14),
      A(27) => \^a\(14),
      A(26) => \^a\(14),
      A(25) => \^a\(14),
      A(24) => \^a\(14),
      A(23) => \^a\(14),
      A(22) => \^a\(14),
      A(21) => \^a\(14),
      A(20) => \^a\(14),
      A(19) => \^a\(14),
      A(18) => \^a\(14),
      A(17) => \^a\(14),
      A(16) => \^a\(14),
      A(15) => \^a\(14),
      A(14 downto 0) => \^a\(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => plt(31),
      B(16) => plt(31),
      B(15) => plt(31),
      B(14 downto 0) => plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEB1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^plt1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => plt(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEB1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => p_1_in(16),
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(7),
      O => \^plt1\(7)
    );
\tmp_product__1_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(6),
      O => \^plt1\(6)
    );
\tmp_product__1_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(5),
      O => \^plt1\(5)
    );
\tmp_product__1_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(4),
      O => \^plt1\(4)
    );
\tmp_product__1_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(3),
      O => \^plt1\(3)
    );
\tmp_product__1_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(2),
      O => \^plt1\(2)
    );
\tmp_product__1_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(1),
      O => \^plt1\(1)
    );
\tmp_product__1_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(0),
      O => \^plt1\(0)
    );
\tmp_product__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(16),
      O => \^plt1\(16)
    );
\tmp_product__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(15),
      O => \^plt1\(15)
    );
\tmp_product__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(14),
      O => \^plt1\(14)
    );
\tmp_product__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(13),
      O => \^plt1\(13)
    );
\tmp_product__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(12),
      O => \^plt1\(12)
    );
\tmp_product__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(11),
      O => \^plt1\(11)
    );
\tmp_product__1_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(10),
      O => \^plt1\(10)
    );
\tmp_product__1_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(9),
      O => \^plt1\(9)
    );
\tmp_product__1_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(8),
      O => \^plt1\(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^plt1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => plt(31),
      B(16) => plt(31),
      B(15) => plt(31),
      B(14 downto 0) => plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => CEB1,
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 1) => p_1_in(23 downto 17),
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => tmp_product_carry_i_1_n_20,
      S(6) => tmp_product_carry_i_2_n_20,
      S(5) => tmp_product_carry_i_3_n_20,
      S(4) => tmp_product_carry_i_4_n_20,
      S(3) => tmp_product_carry_i_5_n_20,
      S(2) => tmp_product_carry_i_6_n_20,
      S(1) => tmp_product_carry_i_7_n_20,
      S(0) => p_1_in(16)
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7 downto 0) => p_1_in(31 downto 24),
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1_n_20\,
      S(6) => \tmp_product_carry__0_i_2_n_20\,
      S(5) => \tmp_product_carry__0_i_3_n_20\,
      S(4) => \tmp_product_carry__0_i_4_n_20\,
      S(3) => \tmp_product_carry__0_i_5_n_20\,
      S(2) => \tmp_product_carry__0_i_6_n_20\,
      S(1) => \tmp_product_carry__0_i_7_n_20\,
      S(0) => \tmp_product_carry__0_i_8_n_20\
    );
\tmp_product_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1_n_20\
    );
\tmp_product_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2_n_20\
    );
\tmp_product_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3_n_20\
    );
\tmp_product_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4_n_20\
    );
\tmp_product_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5_n_20\
    );
\tmp_product_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6_n_20\
    );
\tmp_product_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7_n_20\
    );
\tmp_product_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7 downto 0) => p_1_in(39 downto 32),
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1_n_20\,
      S(6) => \tmp_product_carry__1_i_2_n_20\,
      S(5) => \tmp_product_carry__1_i_3_n_20\,
      S(4) => \tmp_product_carry__1_i_4_n_20\,
      S(3) => \tmp_product_carry__1_i_5_n_20\,
      S(2) => \tmp_product_carry__1_i_6_n_20\,
      S(1) => \tmp_product_carry__1_i_7_n_20\,
      S(0) => \tmp_product_carry__1_i_8_n_20\
    );
\tmp_product_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1_n_20\
    );
\tmp_product_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2_n_20\
    );
\tmp_product_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3_n_20\
    );
\tmp_product_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4_n_20\
    );
\tmp_product_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5_n_20\
    );
\tmp_product_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6_n_20\
    );
\tmp_product_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7_n_20\
    );
\tmp_product_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7 downto 0) => p_1_in(47 downto 40),
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1_n_20\,
      S(6) => \tmp_product_carry__2_i_2_n_20\,
      S(5) => \tmp_product_carry__2_i_3_n_20\,
      S(4) => \tmp_product_carry__2_i_4_n_20\,
      S(3) => \tmp_product_carry__2_i_5_n_20\,
      S(2) => \tmp_product_carry__2_i_6_n_20\,
      S(1) => \tmp_product_carry__2_i_7_n_20\,
      S(0) => \tmp_product_carry__2_i_8_n_20\
    );
\tmp_product_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1_n_20\
    );
\tmp_product_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2_n_20\
    );
\tmp_product_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3_n_20\
    );
\tmp_product_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4_n_20\
    );
\tmp_product_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5_n_20\
    );
\tmp_product_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6_n_20\
    );
\tmp_product_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7_n_20\
    );
\tmp_product_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7 downto 0) => p_1_in(55 downto 48),
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1_n_20\,
      S(6) => \tmp_product_carry__3_i_2_n_20\,
      S(5) => \tmp_product_carry__3_i_3_n_20\,
      S(4) => \tmp_product_carry__3_i_4_n_20\,
      S(3) => \tmp_product_carry__3_i_5_n_20\,
      S(2) => \tmp_product_carry__3_i_6_n_20\,
      S(1) => \tmp_product_carry__3_i_7_n_20\,
      S(0) => \tmp_product_carry__3_i_8_n_20\
    );
\tmp_product_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1_n_20\
    );
\tmp_product_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2_n_20\
    );
\tmp_product_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3_n_20\
    );
\tmp_product_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4_n_20\
    );
\tmp_product_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5_n_20\
    );
\tmp_product_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6_n_20\
    );
\tmp_product_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7_n_20\
    );
\tmp_product_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => p_1_in(62 downto 56),
      O(7) => sel,
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1_n_20\,
      S(6) => \tmp_product_carry__4_i_2_n_20\,
      S(5) => \tmp_product_carry__4_i_3_n_20\,
      S(4) => \tmp_product_carry__4_i_4_n_20\,
      S(3) => \tmp_product_carry__4_i_5_n_20\,
      S(2) => \tmp_product_carry__4_i_6_n_20\,
      S(1) => \tmp_product_carry__4_i_7_n_20\,
      S(0) => \tmp_product_carry__4_i_8_n_20\
    );
\tmp_product_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => \tmp_product__0_n_96\,
      O => \tmp_product_carry__4_i_1_n_20\
    );
\tmp_product_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2_n_20\
    );
\tmp_product_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3_n_20\
    );
\tmp_product_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4_n_20\
    );
\tmp_product_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5_n_20\
    );
\tmp_product_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6_n_20\
    );
\tmp_product_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7_n_20\
    );
\tmp_product_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8_n_20\
    );
tmp_product_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => tmp_product_n_119,
      O => tmp_product_carry_i_1_n_20
    );
tmp_product_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => tmp_product_n_120,
      O => tmp_product_carry_i_2_n_20
    );
tmp_product_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => tmp_product_n_121,
      O => tmp_product_carry_i_3_n_20
    );
tmp_product_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => tmp_product_n_122,
      O => tmp_product_carry_i_4_n_20
    );
tmp_product_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => tmp_product_n_123,
      O => tmp_product_carry_i_5_n_20
    );
tmp_product_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => tmp_product_n_124,
      O => tmp_product_carry_i_6_n_20
    );
tmp_product_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => tmp_product_n_125,
      O => tmp_product_carry_i_7_n_20
    );
\tmp_product_i_10__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(22),
      O => \^a\(5)
    );
\tmp_product_i_11__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(21),
      O => \^a\(4)
    );
\tmp_product_i_12__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(20),
      O => \^a\(3)
    );
\tmp_product_i_13__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(19),
      O => \^a\(2)
    );
\tmp_product_i_14__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(18),
      O => \^a\(1)
    );
\tmp_product_i_15__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(17),
      O => \^a\(0)
    );
\tmp_product_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(31),
      O => \^a\(14)
    );
\tmp_product_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(30),
      O => \^a\(13)
    );
\tmp_product_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(29),
      O => \^a\(12)
    );
\tmp_product_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(28),
      O => \^a\(11)
    );
\tmp_product_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(27),
      O => \^a\(10)
    );
\tmp_product_i_6__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(26),
      O => \^a\(9)
    );
\tmp_product_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(25),
      O => \^a\(8)
    );
\tmp_product_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(24),
      O => \^a\(7)
    );
\tmp_product_i_9__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(0),
      I1 => \ph1_reg[0]\(0),
      I2 => plt(23),
      O => \^a\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_7 is
  port (
    \tmp_3_reg_279[0]_i_10_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol2_fu_676_plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_7 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_7 is
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \tmp_3_reg_279[0]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_41_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_42_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_43_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_44_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_45_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_47_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_49_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_50_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_51_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_52_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279[0]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_20_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_29_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_279_reg[0]_i_38_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_44\ : STD_LOGIC;
  signal \tmp_product__1_n_45\ : STD_LOGIC;
  signal \tmp_product__1_n_46\ : STD_LOGIC;
  signal \tmp_product__1_n_47\ : STD_LOGIC;
  signal \tmp_product__1_n_48\ : STD_LOGIC;
  signal \tmp_product__1_n_49\ : STD_LOGIC;
  signal \tmp_product__1_n_50\ : STD_LOGIC;
  signal \tmp_product__1_n_51\ : STD_LOGIC;
  signal \tmp_product__1_n_52\ : STD_LOGIC;
  signal \tmp_product__1_n_53\ : STD_LOGIC;
  signal \tmp_product__1_n_54\ : STD_LOGIC;
  signal \tmp_product__1_n_55\ : STD_LOGIC;
  signal \tmp_product__1_n_56\ : STD_LOGIC;
  signal \tmp_product__1_n_57\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_tmp_3_reg_279_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_3_reg_279_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_29\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_3_reg_279_reg[0]_i_38\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
begin
\tmp_3_reg_279[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => \tmp_product__0_n_103\,
      O => \tmp_3_reg_279[0]_i_10_n_20\
    );
\tmp_3_reg_279[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => \tmp_product__0_n_104\,
      O => \tmp_3_reg_279[0]_i_12_n_20\
    );
\tmp_3_reg_279[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => \tmp_product__0_n_105\,
      O => \tmp_3_reg_279[0]_i_13_n_20\
    );
\tmp_3_reg_279[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => \tmp_product__0_n_106\,
      O => \tmp_3_reg_279[0]_i_14_n_20\
    );
\tmp_3_reg_279[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => \tmp_product__0_n_107\,
      O => \tmp_3_reg_279[0]_i_15_n_20\
    );
\tmp_3_reg_279[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \tmp_product__0_n_108\,
      O => \tmp_3_reg_279[0]_i_16_n_20\
    );
\tmp_3_reg_279[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \tmp_product__0_n_109\,
      O => \tmp_3_reg_279[0]_i_17_n_20\
    );
\tmp_3_reg_279[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \tmp_product__0_n_110\,
      O => \tmp_3_reg_279[0]_i_18_n_20\
    );
\tmp_3_reg_279[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \tmp_product__0_n_111\,
      O => \tmp_3_reg_279[0]_i_19_n_20\
    );
\tmp_3_reg_279[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \tmp_product__0_n_112\,
      O => \tmp_3_reg_279[0]_i_21_n_20\
    );
\tmp_3_reg_279[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \tmp_product__0_n_113\,
      O => \tmp_3_reg_279[0]_i_22_n_20\
    );
\tmp_3_reg_279[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \tmp_product__0_n_114\,
      O => \tmp_3_reg_279[0]_i_23_n_20\
    );
\tmp_3_reg_279[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \tmp_product__0_n_115\,
      O => \tmp_3_reg_279[0]_i_24_n_20\
    );
\tmp_3_reg_279[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \tmp_product__0_n_116\,
      O => \tmp_3_reg_279[0]_i_25_n_20\
    );
\tmp_3_reg_279[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \tmp_product__0_n_117\,
      O => \tmp_3_reg_279[0]_i_26_n_20\
    );
\tmp_3_reg_279[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \tmp_product__0_n_118\,
      O => \tmp_3_reg_279[0]_i_27_n_20\
    );
\tmp_3_reg_279[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \tmp_product__0_n_119\,
      O => \tmp_3_reg_279[0]_i_28_n_20\
    );
\tmp_3_reg_279[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => \tmp_product__0_n_96\,
      O => \tmp_3_reg_279[0]_i_3_n_20\
    );
\tmp_3_reg_279[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \tmp_product__0_n_120\,
      O => \tmp_3_reg_279[0]_i_30_n_20\
    );
\tmp_3_reg_279[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \tmp_product__0_n_121\,
      O => \tmp_3_reg_279[0]_i_31_n_20\
    );
\tmp_3_reg_279[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \tmp_product__0_n_122\,
      O => \tmp_3_reg_279[0]_i_32_n_20\
    );
\tmp_3_reg_279[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \tmp_product__0_n_123\,
      O => \tmp_3_reg_279[0]_i_33_n_20\
    );
\tmp_3_reg_279[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \tmp_product__0_n_124\,
      O => \tmp_3_reg_279[0]_i_34_n_20\
    );
\tmp_3_reg_279[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \tmp_product__0_n_125\,
      O => \tmp_3_reg_279[0]_i_35_n_20\
    );
\tmp_3_reg_279[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => tmp_product_n_109,
      O => \tmp_3_reg_279[0]_i_36_n_20\
    );
\tmp_3_reg_279[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => tmp_product_n_110,
      O => \tmp_3_reg_279[0]_i_37_n_20\
    );
\tmp_3_reg_279[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => tmp_product_n_111,
      O => \tmp_3_reg_279[0]_i_39_n_20\
    );
\tmp_3_reg_279[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => \tmp_product__0_n_97\,
      O => \tmp_3_reg_279[0]_i_4_n_20\
    );
\tmp_3_reg_279[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => tmp_product_n_112,
      O => \tmp_3_reg_279[0]_i_40_n_20\
    );
\tmp_3_reg_279[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => tmp_product_n_113,
      O => \tmp_3_reg_279[0]_i_41_n_20\
    );
\tmp_3_reg_279[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => tmp_product_n_114,
      O => \tmp_3_reg_279[0]_i_42_n_20\
    );
\tmp_3_reg_279[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => tmp_product_n_115,
      O => \tmp_3_reg_279[0]_i_43_n_20\
    );
\tmp_3_reg_279[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => tmp_product_n_116,
      O => \tmp_3_reg_279[0]_i_44_n_20\
    );
\tmp_3_reg_279[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => tmp_product_n_117,
      O => \tmp_3_reg_279[0]_i_45_n_20\
    );
\tmp_3_reg_279[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => tmp_product_n_118,
      O => \tmp_3_reg_279[0]_i_46_n_20\
    );
\tmp_3_reg_279[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => tmp_product_n_119,
      O => \tmp_3_reg_279[0]_i_47_n_20\
    );
\tmp_3_reg_279[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => tmp_product_n_120,
      O => \tmp_3_reg_279[0]_i_48_n_20\
    );
\tmp_3_reg_279[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => tmp_product_n_121,
      O => \tmp_3_reg_279[0]_i_49_n_20\
    );
\tmp_3_reg_279[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => \tmp_product__0_n_98\,
      O => \tmp_3_reg_279[0]_i_5_n_20\
    );
\tmp_3_reg_279[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => tmp_product_n_122,
      O => \tmp_3_reg_279[0]_i_50_n_20\
    );
\tmp_3_reg_279[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => tmp_product_n_123,
      O => \tmp_3_reg_279[0]_i_51_n_20\
    );
\tmp_3_reg_279[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => tmp_product_n_124,
      O => \tmp_3_reg_279[0]_i_52_n_20\
    );
\tmp_3_reg_279[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => tmp_product_n_125,
      O => \tmp_3_reg_279[0]_i_53_n_20\
    );
\tmp_3_reg_279[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => \tmp_product__0_n_99\,
      O => \tmp_3_reg_279[0]_i_6_n_20\
    );
\tmp_3_reg_279[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => \tmp_product__0_n_100\,
      O => \tmp_3_reg_279[0]_i_7_n_20\
    );
\tmp_3_reg_279[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => \tmp_product__0_n_101\,
      O => \tmp_3_reg_279[0]_i_8_n_20\
    );
\tmp_3_reg_279[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => \tmp_product__0_n_102\,
      O => \tmp_3_reg_279[0]_i_9_n_20\
    );
\tmp_3_reg_279_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_3_reg_279_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_3_reg_279_reg[0]_i_1_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_1_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_1_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_1_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_1_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_1_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => p_1_in(62 downto 56),
      O(7) => \tmp_3_reg_279[0]_i_10_0\(0),
      O(6 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_3_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_4_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_5_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_6_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_7_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_8_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_9_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_10_n_20\
    );
\tmp_3_reg_279_reg[0]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_20_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_11_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_11_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_11_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_11_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_11_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_11_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_11_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_11_n_27\,
      DI(7 downto 0) => p_1_in(47 downto 40),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_21_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_22_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_23_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_24_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_25_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_26_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_27_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_28_n_20\
    );
\tmp_3_reg_279_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_11_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_2_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_2_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_2_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_2_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_2_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_2_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_2_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_2_n_27\,
      DI(7 downto 0) => p_1_in(55 downto 48),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_12_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_13_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_14_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_15_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_16_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_17_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_18_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_19_n_20\
    );
\tmp_3_reg_279_reg[0]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_29_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_20_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_20_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_20_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_20_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_20_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_20_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_20_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_20_n_27\,
      DI(7 downto 0) => p_1_in(39 downto 32),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_20_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_30_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_31_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_32_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_33_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_34_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_35_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_36_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_37_n_20\
    );
\tmp_3_reg_279_reg[0]_i_29\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_279_reg[0]_i_38_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_29_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_29_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_29_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_29_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_29_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_29_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_29_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_29_n_27\,
      DI(7 downto 0) => p_1_in(31 downto 24),
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_29_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_39_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_40_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_41_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_42_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_43_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_44_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_45_n_20\,
      S(0) => \tmp_3_reg_279[0]_i_46_n_20\
    );
\tmp_3_reg_279_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_279_reg[0]_i_38_n_20\,
      CO(6) => \tmp_3_reg_279_reg[0]_i_38_n_21\,
      CO(5) => \tmp_3_reg_279_reg[0]_i_38_n_22\,
      CO(4) => \tmp_3_reg_279_reg[0]_i_38_n_23\,
      CO(3) => \tmp_3_reg_279_reg[0]_i_38_n_24\,
      CO(2) => \tmp_3_reg_279_reg[0]_i_38_n_25\,
      CO(1) => \tmp_3_reg_279_reg[0]_i_38_n_26\,
      CO(0) => \tmp_3_reg_279_reg[0]_i_38_n_27\,
      DI(7 downto 1) => p_1_in(23 downto 17),
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_3_reg_279_reg[0]_i_38_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_3_reg_279[0]_i_47_n_20\,
      S(6) => \tmp_3_reg_279[0]_i_48_n_20\,
      S(5) => \tmp_3_reg_279[0]_i_49_n_20\,
      S(4) => \tmp_3_reg_279[0]_i_50_n_20\,
      S(3) => \tmp_3_reg_279[0]_i_51_n_20\,
      S(2) => \tmp_3_reg_279[0]_i_52_n_20\,
      S(1) => \tmp_3_reg_279[0]_i_53_n_20\,
      S(0) => p_1_in(16)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol2_fu_676_plt(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt2(31),
      B(16) => grp_uppol2_fu_676_plt2(31),
      B(15) => grp_uppol2_fu_676_plt2(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt2(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_uppol2_fu_676_plt2(31),
      A(28) => grp_uppol2_fu_676_plt2(31),
      A(27) => grp_uppol2_fu_676_plt2(31),
      A(26) => grp_uppol2_fu_676_plt2(31),
      A(25) => grp_uppol2_fu_676_plt2(31),
      A(24) => grp_uppol2_fu_676_plt2(31),
      A(23) => grp_uppol2_fu_676_plt2(31),
      A(22) => grp_uppol2_fu_676_plt2(31),
      A(21) => grp_uppol2_fu_676_plt2(31),
      A(20) => grp_uppol2_fu_676_plt2(31),
      A(19) => grp_uppol2_fu_676_plt2(31),
      A(18) => grp_uppol2_fu_676_plt2(31),
      A(17) => grp_uppol2_fu_676_plt2(31),
      A(16) => grp_uppol2_fu_676_plt2(31),
      A(15) => grp_uppol2_fu_676_plt2(31),
      A(14 downto 0) => grp_uppol2_fu_676_plt2(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt(31),
      B(16) => grp_uppol2_fu_676_plt(31),
      B(15) => grp_uppol2_fu_676_plt(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol2_fu_676_plt2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_44\,
      ACOUT(28) => \tmp_product__1_n_45\,
      ACOUT(27) => \tmp_product__1_n_46\,
      ACOUT(26) => \tmp_product__1_n_47\,
      ACOUT(25) => \tmp_product__1_n_48\,
      ACOUT(24) => \tmp_product__1_n_49\,
      ACOUT(23) => \tmp_product__1_n_50\,
      ACOUT(22) => \tmp_product__1_n_51\,
      ACOUT(21) => \tmp_product__1_n_52\,
      ACOUT(20) => \tmp_product__1_n_53\,
      ACOUT(19) => \tmp_product__1_n_54\,
      ACOUT(18) => \tmp_product__1_n_55\,
      ACOUT(17) => \tmp_product__1_n_56\,
      ACOUT(16) => \tmp_product__1_n_57\,
      ACOUT(15) => \tmp_product__1_n_58\,
      ACOUT(14) => \tmp_product__1_n_59\,
      ACOUT(13) => \tmp_product__1_n_60\,
      ACOUT(12) => \tmp_product__1_n_61\,
      ACOUT(11) => \tmp_product__1_n_62\,
      ACOUT(10) => \tmp_product__1_n_63\,
      ACOUT(9) => \tmp_product__1_n_64\,
      ACOUT(8) => \tmp_product__1_n_65\,
      ACOUT(7) => \tmp_product__1_n_66\,
      ACOUT(6) => \tmp_product__1_n_67\,
      ACOUT(5) => \tmp_product__1_n_68\,
      ACOUT(4) => \tmp_product__1_n_69\,
      ACOUT(3) => \tmp_product__1_n_70\,
      ACOUT(2) => \tmp_product__1_n_71\,
      ACOUT(1) => \tmp_product__1_n_72\,
      ACOUT(0) => \tmp_product__1_n_73\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_uppol2_fu_676_plt(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => p_1_in(16),
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_44\,
      ACIN(28) => \tmp_product__1_n_45\,
      ACIN(27) => \tmp_product__1_n_46\,
      ACIN(26) => \tmp_product__1_n_47\,
      ACIN(25) => \tmp_product__1_n_48\,
      ACIN(24) => \tmp_product__1_n_49\,
      ACIN(23) => \tmp_product__1_n_50\,
      ACIN(22) => \tmp_product__1_n_51\,
      ACIN(21) => \tmp_product__1_n_52\,
      ACIN(20) => \tmp_product__1_n_53\,
      ACIN(19) => \tmp_product__1_n_54\,
      ACIN(18) => \tmp_product__1_n_55\,
      ACIN(17) => \tmp_product__1_n_56\,
      ACIN(16) => \tmp_product__1_n_57\,
      ACIN(15) => \tmp_product__1_n_58\,
      ACIN(14) => \tmp_product__1_n_59\,
      ACIN(13) => \tmp_product__1_n_60\,
      ACIN(12) => \tmp_product__1_n_61\,
      ACIN(11) => \tmp_product__1_n_62\,
      ACIN(10) => \tmp_product__1_n_63\,
      ACIN(9) => \tmp_product__1_n_64\,
      ACIN(8) => \tmp_product__1_n_65\,
      ACIN(7) => \tmp_product__1_n_66\,
      ACIN(6) => \tmp_product__1_n_67\,
      ACIN(5) => \tmp_product__1_n_68\,
      ACIN(4) => \tmp_product__1_n_69\,
      ACIN(3) => \tmp_product__1_n_70\,
      ACIN(2) => \tmp_product__1_n_71\,
      ACIN(1) => \tmp_product__1_n_72\,
      ACIN(0) => \tmp_product__1_n_73\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol2_fu_676_plt(31),
      B(16) => grp_uppol2_fu_676_plt(31),
      B(15) => grp_uppol2_fu_676_plt(31),
      B(14 downto 0) => grp_uppol2_fu_676_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_8 is
  port (
    \tmp_product_carry__4_i_8__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \apl1_reg_194_reg[4]_i_1__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol1_fu_669_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol1_fu_669_plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_8 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_8 is
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_44\ : STD_LOGIC;
  signal \tmp_product__1_n_45\ : STD_LOGIC;
  signal \tmp_product__1_n_46\ : STD_LOGIC;
  signal \tmp_product__1_n_47\ : STD_LOGIC;
  signal \tmp_product__1_n_48\ : STD_LOGIC;
  signal \tmp_product__1_n_49\ : STD_LOGIC;
  signal \tmp_product__1_n_50\ : STD_LOGIC;
  signal \tmp_product__1_n_51\ : STD_LOGIC;
  signal \tmp_product__1_n_52\ : STD_LOGIC;
  signal \tmp_product__1_n_53\ : STD_LOGIC;
  signal \tmp_product__1_n_54\ : STD_LOGIC;
  signal \tmp_product__1_n_55\ : STD_LOGIC;
  signal \tmp_product__1_n_56\ : STD_LOGIC;
  signal \tmp_product__1_n_57\ : STD_LOGIC;
  signal \tmp_product__1_n_58\ : STD_LOGIC;
  signal \tmp_product__1_n_59\ : STD_LOGIC;
  signal \tmp_product__1_n_60\ : STD_LOGIC;
  signal \tmp_product__1_n_61\ : STD_LOGIC;
  signal \tmp_product__1_n_62\ : STD_LOGIC;
  signal \tmp_product__1_n_63\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_94\ : STD_LOGIC;
  signal \tmp_product__1_n_95\ : STD_LOGIC;
  signal \tmp_product__1_n_96\ : STD_LOGIC;
  signal \tmp_product__1_n_97\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__0_n_20\ : STD_LOGIC;
  signal \^tmp_product_carry__4_i_8__0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product_carry__4_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_21\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_22\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_23\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_24\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_25\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_26\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_27\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__2_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__0_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_20 : STD_LOGIC;
  signal tmp_product_carry_n_21 : STD_LOGIC;
  signal tmp_product_carry_n_22 : STD_LOGIC;
  signal tmp_product_carry_n_23 : STD_LOGIC;
  signal tmp_product_carry_n_24 : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
begin
  \tmp_product_carry__4_i_8__0_0\(0) <= \^tmp_product_carry__4_i_8__0_0\(0);
\apl1_reg_194[12]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8__0_0\(0),
      I1 => O(0),
      O => \apl1_reg_194_reg[4]_i_1__0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol1_fu_669_plt(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol1_fu_669_plt1(31),
      B(16) => grp_uppol1_fu_669_plt1(31),
      B(15) => grp_uppol1_fu_669_plt1(31),
      B(14 downto 0) => grp_uppol1_fu_669_plt1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_78,
      P(46) => tmp_product_n_79,
      P(45) => tmp_product_n_80,
      P(44) => tmp_product_n_81,
      P(43) => tmp_product_n_82,
      P(42) => tmp_product_n_83,
      P(41) => tmp_product_n_84,
      P(40) => tmp_product_n_85,
      P(39) => tmp_product_n_86,
      P(38) => tmp_product_n_87,
      P(37) => tmp_product_n_88,
      P(36) => tmp_product_n_89,
      P(35) => tmp_product_n_90,
      P(34) => tmp_product_n_91,
      P(33) => tmp_product_n_92,
      P(32) => tmp_product_n_93,
      P(31) => tmp_product_n_94,
      P(30) => tmp_product_n_95,
      P(29) => tmp_product_n_96,
      P(28) => tmp_product_n_97,
      P(27) => tmp_product_n_98,
      P(26) => tmp_product_n_99,
      P(25) => tmp_product_n_100,
      P(24) => tmp_product_n_101,
      P(23) => tmp_product_n_102,
      P(22) => tmp_product_n_103,
      P(21) => tmp_product_n_104,
      P(20) => tmp_product_n_105,
      P(19) => tmp_product_n_106,
      P(18) => tmp_product_n_107,
      P(17) => tmp_product_n_108,
      P(16) => tmp_product_n_109,
      P(15) => tmp_product_n_110,
      P(14) => tmp_product_n_111,
      P(13) => tmp_product_n_112,
      P(12) => tmp_product_n_113,
      P(11) => tmp_product_n_114,
      P(10) => tmp_product_n_115,
      P(9) => tmp_product_n_116,
      P(8) => tmp_product_n_117,
      P(7) => tmp_product_n_118,
      P(6) => tmp_product_n_119,
      P(5) => tmp_product_n_120,
      P(4) => tmp_product_n_121,
      P(3) => tmp_product_n_122,
      P(2) => tmp_product_n_123,
      P(1) => tmp_product_n_124,
      P(0) => tmp_product_n_125,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_126,
      PCOUT(46) => tmp_product_n_127,
      PCOUT(45) => tmp_product_n_128,
      PCOUT(44) => tmp_product_n_129,
      PCOUT(43) => tmp_product_n_130,
      PCOUT(42) => tmp_product_n_131,
      PCOUT(41) => tmp_product_n_132,
      PCOUT(40) => tmp_product_n_133,
      PCOUT(39) => tmp_product_n_134,
      PCOUT(38) => tmp_product_n_135,
      PCOUT(37) => tmp_product_n_136,
      PCOUT(36) => tmp_product_n_137,
      PCOUT(35) => tmp_product_n_138,
      PCOUT(34) => tmp_product_n_139,
      PCOUT(33) => tmp_product_n_140,
      PCOUT(32) => tmp_product_n_141,
      PCOUT(31) => tmp_product_n_142,
      PCOUT(30) => tmp_product_n_143,
      PCOUT(29) => tmp_product_n_144,
      PCOUT(28) => tmp_product_n_145,
      PCOUT(27) => tmp_product_n_146,
      PCOUT(26) => tmp_product_n_147,
      PCOUT(25) => tmp_product_n_148,
      PCOUT(24) => tmp_product_n_149,
      PCOUT(23) => tmp_product_n_150,
      PCOUT(22) => tmp_product_n_151,
      PCOUT(21) => tmp_product_n_152,
      PCOUT(20) => tmp_product_n_153,
      PCOUT(19) => tmp_product_n_154,
      PCOUT(18) => tmp_product_n_155,
      PCOUT(17) => tmp_product_n_156,
      PCOUT(16) => tmp_product_n_157,
      PCOUT(15) => tmp_product_n_158,
      PCOUT(14) => tmp_product_n_159,
      PCOUT(13) => tmp_product_n_160,
      PCOUT(12) => tmp_product_n_161,
      PCOUT(11) => tmp_product_n_162,
      PCOUT(10) => tmp_product_n_163,
      PCOUT(9) => tmp_product_n_164,
      PCOUT(8) => tmp_product_n_165,
      PCOUT(7) => tmp_product_n_166,
      PCOUT(6) => tmp_product_n_167,
      PCOUT(5) => tmp_product_n_168,
      PCOUT(4) => tmp_product_n_169,
      PCOUT(3) => tmp_product_n_170,
      PCOUT(2) => tmp_product_n_171,
      PCOUT(1) => tmp_product_n_172,
      PCOUT(0) => tmp_product_n_173,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_uppol1_fu_669_plt1(31),
      A(28) => grp_uppol1_fu_669_plt1(31),
      A(27) => grp_uppol1_fu_669_plt1(31),
      A(26) => grp_uppol1_fu_669_plt1(31),
      A(25) => grp_uppol1_fu_669_plt1(31),
      A(24) => grp_uppol1_fu_669_plt1(31),
      A(23) => grp_uppol1_fu_669_plt1(31),
      A(22) => grp_uppol1_fu_669_plt1(31),
      A(21) => grp_uppol1_fu_669_plt1(31),
      A(20) => grp_uppol1_fu_669_plt1(31),
      A(19) => grp_uppol1_fu_669_plt1(31),
      A(18) => grp_uppol1_fu_669_plt1(31),
      A(17) => grp_uppol1_fu_669_plt1(31),
      A(16) => grp_uppol1_fu_669_plt1(31),
      A(15) => grp_uppol1_fu_669_plt1(31),
      A(14 downto 0) => grp_uppol1_fu_669_plt1(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol1_fu_669_plt(31),
      B(16) => grp_uppol1_fu_669_plt(31),
      B(15) => grp_uppol1_fu_669_plt(31),
      B(14 downto 0) => grp_uppol1_fu_669_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 30) => \NLW_tmp_product__0_P_UNCONNECTED\(47 downto 30),
      P(29) => \tmp_product__0_n_96\,
      P(28) => \tmp_product__0_n_97\,
      P(27) => \tmp_product__0_n_98\,
      P(26) => \tmp_product__0_n_99\,
      P(25) => \tmp_product__0_n_100\,
      P(24) => \tmp_product__0_n_101\,
      P(23) => \tmp_product__0_n_102\,
      P(22) => \tmp_product__0_n_103\,
      P(21) => \tmp_product__0_n_104\,
      P(20) => \tmp_product__0_n_105\,
      P(19) => \tmp_product__0_n_106\,
      P(18) => \tmp_product__0_n_107\,
      P(17) => \tmp_product__0_n_108\,
      P(16) => \tmp_product__0_n_109\,
      P(15) => \tmp_product__0_n_110\,
      P(14) => \tmp_product__0_n_111\,
      P(13) => \tmp_product__0_n_112\,
      P(12) => \tmp_product__0_n_113\,
      P(11) => \tmp_product__0_n_114\,
      P(10) => \tmp_product__0_n_115\,
      P(9) => \tmp_product__0_n_116\,
      P(8) => \tmp_product__0_n_117\,
      P(7) => \tmp_product__0_n_118\,
      P(6) => \tmp_product__0_n_119\,
      P(5) => \tmp_product__0_n_120\,
      P(4) => \tmp_product__0_n_121\,
      P(3) => \tmp_product__0_n_122\,
      P(2) => \tmp_product__0_n_123\,
      P(1) => \tmp_product__0_n_124\,
      P(0) => \tmp_product__0_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_126,
      PCIN(46) => tmp_product_n_127,
      PCIN(45) => tmp_product_n_128,
      PCIN(44) => tmp_product_n_129,
      PCIN(43) => tmp_product_n_130,
      PCIN(42) => tmp_product_n_131,
      PCIN(41) => tmp_product_n_132,
      PCIN(40) => tmp_product_n_133,
      PCIN(39) => tmp_product_n_134,
      PCIN(38) => tmp_product_n_135,
      PCIN(37) => tmp_product_n_136,
      PCIN(36) => tmp_product_n_137,
      PCIN(35) => tmp_product_n_138,
      PCIN(34) => tmp_product_n_139,
      PCIN(33) => tmp_product_n_140,
      PCIN(32) => tmp_product_n_141,
      PCIN(31) => tmp_product_n_142,
      PCIN(30) => tmp_product_n_143,
      PCIN(29) => tmp_product_n_144,
      PCIN(28) => tmp_product_n_145,
      PCIN(27) => tmp_product_n_146,
      PCIN(26) => tmp_product_n_147,
      PCIN(25) => tmp_product_n_148,
      PCIN(24) => tmp_product_n_149,
      PCIN(23) => tmp_product_n_150,
      PCIN(22) => tmp_product_n_151,
      PCIN(21) => tmp_product_n_152,
      PCIN(20) => tmp_product_n_153,
      PCIN(19) => tmp_product_n_154,
      PCIN(18) => tmp_product_n_155,
      PCIN(17) => tmp_product_n_156,
      PCIN(16) => tmp_product_n_157,
      PCIN(15) => tmp_product_n_158,
      PCIN(14) => tmp_product_n_159,
      PCIN(13) => tmp_product_n_160,
      PCIN(12) => tmp_product_n_161,
      PCIN(11) => tmp_product_n_162,
      PCIN(10) => tmp_product_n_163,
      PCIN(9) => tmp_product_n_164,
      PCIN(8) => tmp_product_n_165,
      PCIN(7) => tmp_product_n_166,
      PCIN(6) => tmp_product_n_167,
      PCIN(5) => tmp_product_n_168,
      PCIN(4) => tmp_product_n_169,
      PCIN(3) => tmp_product_n_170,
      PCIN(2) => tmp_product_n_171,
      PCIN(1) => tmp_product_n_172,
      PCIN(0) => tmp_product_n_173,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_uppol1_fu_669_plt1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_44\,
      ACOUT(28) => \tmp_product__1_n_45\,
      ACOUT(27) => \tmp_product__1_n_46\,
      ACOUT(26) => \tmp_product__1_n_47\,
      ACOUT(25) => \tmp_product__1_n_48\,
      ACOUT(24) => \tmp_product__1_n_49\,
      ACOUT(23) => \tmp_product__1_n_50\,
      ACOUT(22) => \tmp_product__1_n_51\,
      ACOUT(21) => \tmp_product__1_n_52\,
      ACOUT(20) => \tmp_product__1_n_53\,
      ACOUT(19) => \tmp_product__1_n_54\,
      ACOUT(18) => \tmp_product__1_n_55\,
      ACOUT(17) => \tmp_product__1_n_56\,
      ACOUT(16) => \tmp_product__1_n_57\,
      ACOUT(15) => \tmp_product__1_n_58\,
      ACOUT(14) => \tmp_product__1_n_59\,
      ACOUT(13) => \tmp_product__1_n_60\,
      ACOUT(12) => \tmp_product__1_n_61\,
      ACOUT(11) => \tmp_product__1_n_62\,
      ACOUT(10) => \tmp_product__1_n_63\,
      ACOUT(9) => \tmp_product__1_n_64\,
      ACOUT(8) => \tmp_product__1_n_65\,
      ACOUT(7) => \tmp_product__1_n_66\,
      ACOUT(6) => \tmp_product__1_n_67\,
      ACOUT(5) => \tmp_product__1_n_68\,
      ACOUT(4) => \tmp_product__1_n_69\,
      ACOUT(3) => \tmp_product__1_n_70\,
      ACOUT(2) => \tmp_product__1_n_71\,
      ACOUT(1) => \tmp_product__1_n_72\,
      ACOUT(0) => \tmp_product__1_n_73\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_uppol1_fu_669_plt(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_78\,
      P(46) => \tmp_product__1_n_79\,
      P(45) => \tmp_product__1_n_80\,
      P(44) => \tmp_product__1_n_81\,
      P(43) => \tmp_product__1_n_82\,
      P(42) => \tmp_product__1_n_83\,
      P(41) => \tmp_product__1_n_84\,
      P(40) => \tmp_product__1_n_85\,
      P(39) => \tmp_product__1_n_86\,
      P(38) => \tmp_product__1_n_87\,
      P(37) => \tmp_product__1_n_88\,
      P(36) => \tmp_product__1_n_89\,
      P(35) => \tmp_product__1_n_90\,
      P(34) => \tmp_product__1_n_91\,
      P(33) => \tmp_product__1_n_92\,
      P(32) => \tmp_product__1_n_93\,
      P(31) => \tmp_product__1_n_94\,
      P(30) => \tmp_product__1_n_95\,
      P(29) => \tmp_product__1_n_96\,
      P(28) => \tmp_product__1_n_97\,
      P(27) => \tmp_product__1_n_98\,
      P(26) => \tmp_product__1_n_99\,
      P(25) => \tmp_product__1_n_100\,
      P(24) => \tmp_product__1_n_101\,
      P(23) => \tmp_product__1_n_102\,
      P(22) => \tmp_product__1_n_103\,
      P(21) => \tmp_product__1_n_104\,
      P(20) => \tmp_product__1_n_105\,
      P(19) => \tmp_product__1_n_106\,
      P(18) => \tmp_product__1_n_107\,
      P(17) => \tmp_product__1_n_108\,
      P(16) => p_1_in(16),
      P(15) => \tmp_product__1_n_110\,
      P(14) => \tmp_product__1_n_111\,
      P(13) => \tmp_product__1_n_112\,
      P(12) => \tmp_product__1_n_113\,
      P(11) => \tmp_product__1_n_114\,
      P(10) => \tmp_product__1_n_115\,
      P(9) => \tmp_product__1_n_116\,
      P(8) => \tmp_product__1_n_117\,
      P(7) => \tmp_product__1_n_118\,
      P(6) => \tmp_product__1_n_119\,
      P(5) => \tmp_product__1_n_120\,
      P(4) => \tmp_product__1_n_121\,
      P(3) => \tmp_product__1_n_122\,
      P(2) => \tmp_product__1_n_123\,
      P(1) => \tmp_product__1_n_124\,
      P(0) => \tmp_product__1_n_125\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_126\,
      PCOUT(46) => \tmp_product__1_n_127\,
      PCOUT(45) => \tmp_product__1_n_128\,
      PCOUT(44) => \tmp_product__1_n_129\,
      PCOUT(43) => \tmp_product__1_n_130\,
      PCOUT(42) => \tmp_product__1_n_131\,
      PCOUT(41) => \tmp_product__1_n_132\,
      PCOUT(40) => \tmp_product__1_n_133\,
      PCOUT(39) => \tmp_product__1_n_134\,
      PCOUT(38) => \tmp_product__1_n_135\,
      PCOUT(37) => \tmp_product__1_n_136\,
      PCOUT(36) => \tmp_product__1_n_137\,
      PCOUT(35) => \tmp_product__1_n_138\,
      PCOUT(34) => \tmp_product__1_n_139\,
      PCOUT(33) => \tmp_product__1_n_140\,
      PCOUT(32) => \tmp_product__1_n_141\,
      PCOUT(31) => \tmp_product__1_n_142\,
      PCOUT(30) => \tmp_product__1_n_143\,
      PCOUT(29) => \tmp_product__1_n_144\,
      PCOUT(28) => \tmp_product__1_n_145\,
      PCOUT(27) => \tmp_product__1_n_146\,
      PCOUT(26) => \tmp_product__1_n_147\,
      PCOUT(25) => \tmp_product__1_n_148\,
      PCOUT(24) => \tmp_product__1_n_149\,
      PCOUT(23) => \tmp_product__1_n_150\,
      PCOUT(22) => \tmp_product__1_n_151\,
      PCOUT(21) => \tmp_product__1_n_152\,
      PCOUT(20) => \tmp_product__1_n_153\,
      PCOUT(19) => \tmp_product__1_n_154\,
      PCOUT(18) => \tmp_product__1_n_155\,
      PCOUT(17) => \tmp_product__1_n_156\,
      PCOUT(16) => \tmp_product__1_n_157\,
      PCOUT(15) => \tmp_product__1_n_158\,
      PCOUT(14) => \tmp_product__1_n_159\,
      PCOUT(13) => \tmp_product__1_n_160\,
      PCOUT(12) => \tmp_product__1_n_161\,
      PCOUT(11) => \tmp_product__1_n_162\,
      PCOUT(10) => \tmp_product__1_n_163\,
      PCOUT(9) => \tmp_product__1_n_164\,
      PCOUT(8) => \tmp_product__1_n_165\,
      PCOUT(7) => \tmp_product__1_n_166\,
      PCOUT(6) => \tmp_product__1_n_167\,
      PCOUT(5) => \tmp_product__1_n_168\,
      PCOUT(4) => \tmp_product__1_n_169\,
      PCOUT(3) => \tmp_product__1_n_170\,
      PCOUT(2) => \tmp_product__1_n_171\,
      PCOUT(1) => \tmp_product__1_n_172\,
      PCOUT(0) => \tmp_product__1_n_173\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_44\,
      ACIN(28) => \tmp_product__1_n_45\,
      ACIN(27) => \tmp_product__1_n_46\,
      ACIN(26) => \tmp_product__1_n_47\,
      ACIN(25) => \tmp_product__1_n_48\,
      ACIN(24) => \tmp_product__1_n_49\,
      ACIN(23) => \tmp_product__1_n_50\,
      ACIN(22) => \tmp_product__1_n_51\,
      ACIN(21) => \tmp_product__1_n_52\,
      ACIN(20) => \tmp_product__1_n_53\,
      ACIN(19) => \tmp_product__1_n_54\,
      ACIN(18) => \tmp_product__1_n_55\,
      ACIN(17) => \tmp_product__1_n_56\,
      ACIN(16) => \tmp_product__1_n_57\,
      ACIN(15) => \tmp_product__1_n_58\,
      ACIN(14) => \tmp_product__1_n_59\,
      ACIN(13) => \tmp_product__1_n_60\,
      ACIN(12) => \tmp_product__1_n_61\,
      ACIN(11) => \tmp_product__1_n_62\,
      ACIN(10) => \tmp_product__1_n_63\,
      ACIN(9) => \tmp_product__1_n_64\,
      ACIN(8) => \tmp_product__1_n_65\,
      ACIN(7) => \tmp_product__1_n_66\,
      ACIN(6) => \tmp_product__1_n_67\,
      ACIN(5) => \tmp_product__1_n_68\,
      ACIN(4) => \tmp_product__1_n_69\,
      ACIN(3) => \tmp_product__1_n_70\,
      ACIN(2) => \tmp_product__1_n_71\,
      ACIN(1) => \tmp_product__1_n_72\,
      ACIN(0) => \tmp_product__1_n_73\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_uppol1_fu_669_plt(31),
      B(16) => grp_uppol1_fu_669_plt(31),
      B(15) => grp_uppol1_fu_669_plt(31),
      B(14 downto 0) => grp_uppol1_fu_669_plt(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \NLW_tmp_product__2_P_UNCONNECTED\(47),
      P(46 downto 0) => p_1_in(63 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_126\,
      PCIN(46) => \tmp_product__1_n_127\,
      PCIN(45) => \tmp_product__1_n_128\,
      PCIN(44) => \tmp_product__1_n_129\,
      PCIN(43) => \tmp_product__1_n_130\,
      PCIN(42) => \tmp_product__1_n_131\,
      PCIN(41) => \tmp_product__1_n_132\,
      PCIN(40) => \tmp_product__1_n_133\,
      PCIN(39) => \tmp_product__1_n_134\,
      PCIN(38) => \tmp_product__1_n_135\,
      PCIN(37) => \tmp_product__1_n_136\,
      PCIN(36) => \tmp_product__1_n_137\,
      PCIN(35) => \tmp_product__1_n_138\,
      PCIN(34) => \tmp_product__1_n_139\,
      PCIN(33) => \tmp_product__1_n_140\,
      PCIN(32) => \tmp_product__1_n_141\,
      PCIN(31) => \tmp_product__1_n_142\,
      PCIN(30) => \tmp_product__1_n_143\,
      PCIN(29) => \tmp_product__1_n_144\,
      PCIN(28) => \tmp_product__1_n_145\,
      PCIN(27) => \tmp_product__1_n_146\,
      PCIN(26) => \tmp_product__1_n_147\,
      PCIN(25) => \tmp_product__1_n_148\,
      PCIN(24) => \tmp_product__1_n_149\,
      PCIN(23) => \tmp_product__1_n_150\,
      PCIN(22) => \tmp_product__1_n_151\,
      PCIN(21) => \tmp_product__1_n_152\,
      PCIN(20) => \tmp_product__1_n_153\,
      PCIN(19) => \tmp_product__1_n_154\,
      PCIN(18) => \tmp_product__1_n_155\,
      PCIN(17) => \tmp_product__1_n_156\,
      PCIN(16) => \tmp_product__1_n_157\,
      PCIN(15) => \tmp_product__1_n_158\,
      PCIN(14) => \tmp_product__1_n_159\,
      PCIN(13) => \tmp_product__1_n_160\,
      PCIN(12) => \tmp_product__1_n_161\,
      PCIN(11) => \tmp_product__1_n_162\,
      PCIN(10) => \tmp_product__1_n_163\,
      PCIN(9) => \tmp_product__1_n_164\,
      PCIN(8) => \tmp_product__1_n_165\,
      PCIN(7) => \tmp_product__1_n_166\,
      PCIN(6) => \tmp_product__1_n_167\,
      PCIN(5) => \tmp_product__1_n_168\,
      PCIN(4) => \tmp_product__1_n_169\,
      PCIN(3) => \tmp_product__1_n_170\,
      PCIN(2) => \tmp_product__1_n_171\,
      PCIN(1) => \tmp_product__1_n_172\,
      PCIN(0) => \tmp_product__1_n_173\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_20,
      CO(6) => tmp_product_carry_n_21,
      CO(5) => tmp_product_carry_n_22,
      CO(4) => tmp_product_carry_n_23,
      CO(3) => tmp_product_carry_n_24,
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 1) => p_1_in(23 downto 17),
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__2_n_20\,
      S(6) => \tmp_product_carry_i_2__2_n_20\,
      S(5) => \tmp_product_carry_i_3__2_n_20\,
      S(4) => \tmp_product_carry_i_4__2_n_20\,
      S(3) => \tmp_product_carry_i_5__2_n_20\,
      S(2) => \tmp_product_carry_i_6__2_n_20\,
      S(1) => \tmp_product_carry_i_7__0_n_20\,
      S(0) => p_1_in(16)
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_20,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_20\,
      CO(6) => \tmp_product_carry__0_n_21\,
      CO(5) => \tmp_product_carry__0_n_22\,
      CO(4) => \tmp_product_carry__0_n_23\,
      CO(3) => \tmp_product_carry__0_n_24\,
      CO(2) => \tmp_product_carry__0_n_25\,
      CO(1) => \tmp_product_carry__0_n_26\,
      CO(0) => \tmp_product_carry__0_n_27\,
      DI(7 downto 0) => p_1_in(31 downto 24),
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__0_n_20\,
      S(6) => \tmp_product_carry__0_i_2__0_n_20\,
      S(5) => \tmp_product_carry__0_i_3__0_n_20\,
      S(4) => \tmp_product_carry__0_i_4__0_n_20\,
      S(3) => \tmp_product_carry__0_i_5__0_n_20\,
      S(2) => \tmp_product_carry__0_i_6__0_n_20\,
      S(1) => \tmp_product_carry__0_i_7__0_n_20\,
      S(0) => \tmp_product_carry__0_i_8__0_n_20\
    );
\tmp_product_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(31),
      I1 => tmp_product_n_111,
      O => \tmp_product_carry__0_i_1__0_n_20\
    );
\tmp_product_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(30),
      I1 => tmp_product_n_112,
      O => \tmp_product_carry__0_i_2__0_n_20\
    );
\tmp_product_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(29),
      I1 => tmp_product_n_113,
      O => \tmp_product_carry__0_i_3__0_n_20\
    );
\tmp_product_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(28),
      I1 => tmp_product_n_114,
      O => \tmp_product_carry__0_i_4__0_n_20\
    );
\tmp_product_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(27),
      I1 => tmp_product_n_115,
      O => \tmp_product_carry__0_i_5__0_n_20\
    );
\tmp_product_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(26),
      I1 => tmp_product_n_116,
      O => \tmp_product_carry__0_i_6__0_n_20\
    );
\tmp_product_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(25),
      I1 => tmp_product_n_117,
      O => \tmp_product_carry__0_i_7__0_n_20\
    );
\tmp_product_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(24),
      I1 => tmp_product_n_118,
      O => \tmp_product_carry__0_i_8__0_n_20\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_20\,
      CO(6) => \tmp_product_carry__1_n_21\,
      CO(5) => \tmp_product_carry__1_n_22\,
      CO(4) => \tmp_product_carry__1_n_23\,
      CO(3) => \tmp_product_carry__1_n_24\,
      CO(2) => \tmp_product_carry__1_n_25\,
      CO(1) => \tmp_product_carry__1_n_26\,
      CO(0) => \tmp_product_carry__1_n_27\,
      DI(7 downto 0) => p_1_in(39 downto 32),
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__0_n_20\,
      S(6) => \tmp_product_carry__1_i_2__0_n_20\,
      S(5) => \tmp_product_carry__1_i_3__0_n_20\,
      S(4) => \tmp_product_carry__1_i_4__0_n_20\,
      S(3) => \tmp_product_carry__1_i_5__0_n_20\,
      S(2) => \tmp_product_carry__1_i_6__0_n_20\,
      S(1) => \tmp_product_carry__1_i_7__0_n_20\,
      S(0) => \tmp_product_carry__1_i_8__0_n_20\
    );
\tmp_product_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(39),
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__1_i_1__0_n_20\
    );
\tmp_product_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(38),
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__1_i_2__0_n_20\
    );
\tmp_product_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(37),
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__1_i_3__0_n_20\
    );
\tmp_product_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(36),
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__1_i_4__0_n_20\
    );
\tmp_product_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(35),
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__1_i_5__0_n_20\
    );
\tmp_product_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(34),
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__1_i_6__0_n_20\
    );
\tmp_product_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(33),
      I1 => tmp_product_n_109,
      O => \tmp_product_carry__1_i_7__0_n_20\
    );
\tmp_product_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(32),
      I1 => tmp_product_n_110,
      O => \tmp_product_carry__1_i_8__0_n_20\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_20\,
      CO(6) => \tmp_product_carry__2_n_21\,
      CO(5) => \tmp_product_carry__2_n_22\,
      CO(4) => \tmp_product_carry__2_n_23\,
      CO(3) => \tmp_product_carry__2_n_24\,
      CO(2) => \tmp_product_carry__2_n_25\,
      CO(1) => \tmp_product_carry__2_n_26\,
      CO(0) => \tmp_product_carry__2_n_27\,
      DI(7 downto 0) => p_1_in(47 downto 40),
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__0_n_20\,
      S(6) => \tmp_product_carry__2_i_2__0_n_20\,
      S(5) => \tmp_product_carry__2_i_3__0_n_20\,
      S(4) => \tmp_product_carry__2_i_4__0_n_20\,
      S(3) => \tmp_product_carry__2_i_5__0_n_20\,
      S(2) => \tmp_product_carry__2_i_6__0_n_20\,
      S(1) => \tmp_product_carry__2_i_7__0_n_20\,
      S(0) => \tmp_product_carry__2_i_8__0_n_20\
    );
\tmp_product_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(47),
      I1 => \tmp_product__0_n_112\,
      O => \tmp_product_carry__2_i_1__0_n_20\
    );
\tmp_product_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(46),
      I1 => \tmp_product__0_n_113\,
      O => \tmp_product_carry__2_i_2__0_n_20\
    );
\tmp_product_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(45),
      I1 => \tmp_product__0_n_114\,
      O => \tmp_product_carry__2_i_3__0_n_20\
    );
\tmp_product_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(44),
      I1 => \tmp_product__0_n_115\,
      O => \tmp_product_carry__2_i_4__0_n_20\
    );
\tmp_product_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(43),
      I1 => \tmp_product__0_n_116\,
      O => \tmp_product_carry__2_i_5__0_n_20\
    );
\tmp_product_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(42),
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__2_i_6__0_n_20\
    );
\tmp_product_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(41),
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__2_i_7__0_n_20\
    );
\tmp_product_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(40),
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__2_i_8__0_n_20\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_20\,
      CO(6) => \tmp_product_carry__3_n_21\,
      CO(5) => \tmp_product_carry__3_n_22\,
      CO(4) => \tmp_product_carry__3_n_23\,
      CO(3) => \tmp_product_carry__3_n_24\,
      CO(2) => \tmp_product_carry__3_n_25\,
      CO(1) => \tmp_product_carry__3_n_26\,
      CO(0) => \tmp_product_carry__3_n_27\,
      DI(7 downto 0) => p_1_in(55 downto 48),
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__0_n_20\,
      S(6) => \tmp_product_carry__3_i_2__0_n_20\,
      S(5) => \tmp_product_carry__3_i_3__0_n_20\,
      S(4) => \tmp_product_carry__3_i_4__0_n_20\,
      S(3) => \tmp_product_carry__3_i_5__0_n_20\,
      S(2) => \tmp_product_carry__3_i_6__0_n_20\,
      S(1) => \tmp_product_carry__3_i_7__0_n_20\,
      S(0) => \tmp_product_carry__3_i_8__0_n_20\
    );
\tmp_product_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(55),
      I1 => \tmp_product__0_n_104\,
      O => \tmp_product_carry__3_i_1__0_n_20\
    );
\tmp_product_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(54),
      I1 => \tmp_product__0_n_105\,
      O => \tmp_product_carry__3_i_2__0_n_20\
    );
\tmp_product_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(53),
      I1 => \tmp_product__0_n_106\,
      O => \tmp_product_carry__3_i_3__0_n_20\
    );
\tmp_product_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(52),
      I1 => \tmp_product__0_n_107\,
      O => \tmp_product_carry__3_i_4__0_n_20\
    );
\tmp_product_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(51),
      I1 => \tmp_product__0_n_108\,
      O => \tmp_product_carry__3_i_5__0_n_20\
    );
\tmp_product_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(50),
      I1 => \tmp_product__0_n_109\,
      O => \tmp_product_carry__3_i_6__0_n_20\
    );
\tmp_product_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(49),
      I1 => \tmp_product__0_n_110\,
      O => \tmp_product_carry__3_i_7__0_n_20\
    );
\tmp_product_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(48),
      I1 => \tmp_product__0_n_111\,
      O => \tmp_product_carry__3_i_8__0_n_20\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_21\,
      CO(5) => \tmp_product_carry__4_n_22\,
      CO(4) => \tmp_product_carry__4_n_23\,
      CO(3) => \tmp_product_carry__4_n_24\,
      CO(2) => \tmp_product_carry__4_n_25\,
      CO(1) => \tmp_product_carry__4_n_26\,
      CO(0) => \tmp_product_carry__4_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => p_1_in(62 downto 56),
      O(7) => \^tmp_product_carry__4_i_8__0_0\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__0_n_20\,
      S(6) => \tmp_product_carry__4_i_2__0_n_20\,
      S(5) => \tmp_product_carry__4_i_3__0_n_20\,
      S(4) => \tmp_product_carry__4_i_4__0_n_20\,
      S(3) => \tmp_product_carry__4_i_5__0_n_20\,
      S(2) => \tmp_product_carry__4_i_6__0_n_20\,
      S(1) => \tmp_product_carry__4_i_7__0_n_20\,
      S(0) => \tmp_product_carry__4_i_8__0_n_20\
    );
\tmp_product_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(63),
      I1 => \tmp_product__0_n_96\,
      O => \tmp_product_carry__4_i_1__0_n_20\
    );
\tmp_product_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(62),
      I1 => \tmp_product__0_n_97\,
      O => \tmp_product_carry__4_i_2__0_n_20\
    );
\tmp_product_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(61),
      I1 => \tmp_product__0_n_98\,
      O => \tmp_product_carry__4_i_3__0_n_20\
    );
\tmp_product_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(60),
      I1 => \tmp_product__0_n_99\,
      O => \tmp_product_carry__4_i_4__0_n_20\
    );
\tmp_product_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(59),
      I1 => \tmp_product__0_n_100\,
      O => \tmp_product_carry__4_i_5__0_n_20\
    );
\tmp_product_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(58),
      I1 => \tmp_product__0_n_101\,
      O => \tmp_product_carry__4_i_6__0_n_20\
    );
\tmp_product_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(57),
      I1 => \tmp_product__0_n_102\,
      O => \tmp_product_carry__4_i_7__0_n_20\
    );
\tmp_product_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(56),
      I1 => \tmp_product__0_n_103\,
      O => \tmp_product_carry__4_i_8__0_n_20\
    );
\tmp_product_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(23),
      I1 => tmp_product_n_119,
      O => \tmp_product_carry_i_1__2_n_20\
    );
\tmp_product_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(22),
      I1 => tmp_product_n_120,
      O => \tmp_product_carry_i_2__2_n_20\
    );
\tmp_product_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(21),
      I1 => tmp_product_n_121,
      O => \tmp_product_carry_i_3__2_n_20\
    );
\tmp_product_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(20),
      I1 => tmp_product_n_122,
      O => \tmp_product_carry_i_4__2_n_20\
    );
\tmp_product_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(19),
      I1 => tmp_product_n_123,
      O => \tmp_product_carry_i_5__2_n_20\
    );
\tmp_product_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(18),
      I1 => tmp_product_n_124,
      O => \tmp_product_carry_i_6__2_n_20\
    );
\tmp_product_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => tmp_product_n_125,
      O => \tmp_product_carry_i_7__0_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tqmf_load_2_reg_1249_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_508_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \tqmf_load_2_reg_1249_reg[29]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln255_1_reg_1244_reg[44]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln255_1_reg_1244_reg[43]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln8_reg_1273_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_carry_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    xb_4_fu_736_p2 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln8_reg_1273_reg[31]\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln9_reg_1278_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln9_reg_1278_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln9_reg_1278_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln9_reg_1278_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln9_reg_1278_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln9_reg_1278_reg[31]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln8_reg_1273_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln8_reg_1273_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln8_reg_1273_reg[31]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln8_reg_1273_reg[31]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_fu_438_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^sext_ln244_1_fu_508_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \tmp_product__14_carry__0_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_23_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_24_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_35\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__0_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_carry_n_32 : STD_LOGIC;
  signal tmp_product_carry_n_33 : STD_LOGIC;
  signal tmp_product_carry_n_34 : STD_LOGIC;
  signal tmp_product_carry_n_35 : STD_LOGIC;
  signal \^tqmf_load_2_reg_1249_reg[29]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln8_reg_1273[0]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[16]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[24]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[8]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_2_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_1_n_27\ : STD_LOGIC;
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln8_reg_1273_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_trunc_ln8_reg_1273_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln8_reg_1273_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_trunc_ln8_reg_1273_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln9_reg_1278_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln9_reg_1278_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24\ : label is "soft_lutpair431";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22\ : label is "soft_lutpair433";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_20\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_21\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_23\ : label is "soft_lutpair434";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_24\ : label is "soft_lutpair430";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln8_reg_1273[24]_i_10\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_14\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_7\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln8_reg_1273_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[9]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  sext_ln244_1_fu_508_p1(34 downto 0) <= \^sext_ln244_1_fu_508_p1\(34 downto 0);
  \tqmf_load_2_reg_1249_reg[29]\(2 downto 0) <= \^tqmf_load_2_reg_1249_reg[29]\(2 downto 0);
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_20\,
      CO(6) => \tmp_product__14_carry_n_21\,
      CO(5) => \tmp_product__14_carry_n_22\,
      CO(4) => \tmp_product__14_carry_n_23\,
      CO(3) => \tmp_product__14_carry_n_24\,
      CO(2) => \tmp_product__14_carry_n_25\,
      CO(1) => \tmp_product__14_carry_n_26\,
      CO(0) => \tmp_product__14_carry_n_27\,
      DI(7) => \tmp_product__14_carry_i_1_n_20\,
      DI(6) => \tmp_product__14_carry_i_2_n_20\,
      DI(5) => \tmp_product__14_carry_i_3_n_20\,
      DI(4) => \tmp_product__14_carry_i_4_n_20\,
      DI(3) => \tmp_product__14_carry_i_5_n_20\,
      DI(2) => \tmp_product__14_carry_i_6_n_20\,
      DI(1) => \tmp_product__14_carry_i_7_n_20\,
      DI(0) => grp_fu_438_p0(2),
      O(7 downto 0) => \^sext_ln244_1_fu_508_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9_n_20\,
      S(6) => \tmp_product__14_carry_i_10_n_20\,
      S(5) => \tmp_product__14_carry_i_11_n_20\,
      S(4) => \tmp_product__14_carry_i_12_n_20\,
      S(3) => \tmp_product__14_carry_i_13_n_20\,
      S(2) => \tmp_product__14_carry_i_14_n_20\,
      S(1) => \tmp_product__14_carry_i_15_n_20\,
      S(0) => \tmp_product__14_carry_i_16_n_20\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_20\,
      CO(6) => \tmp_product__14_carry__0_n_21\,
      CO(5) => \tmp_product__14_carry__0_n_22\,
      CO(4) => \tmp_product__14_carry__0_n_23\,
      CO(3) => \tmp_product__14_carry__0_n_24\,
      CO(2) => \tmp_product__14_carry__0_n_25\,
      CO(1) => \tmp_product__14_carry__0_n_26\,
      CO(0) => \tmp_product__14_carry__0_n_27\,
      DI(7) => \tmp_product__14_carry__0_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__0_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__0_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__0_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__0_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__0_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__0_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__0_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_508_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9_n_20\,
      S(6) => \tmp_product__14_carry__0_i_10_n_20\,
      S(5) => \tmp_product__14_carry__0_i_11_n_20\,
      S(4) => \tmp_product__14_carry__0_i_12_n_20\,
      S(3) => \tmp_product__14_carry__0_i_13_n_20\,
      S(2) => \tmp_product__14_carry__0_i_14_n_20\,
      S(1) => \tmp_product__14_carry__0_i_15_n_20\,
      S(0) => \tmp_product__14_carry__0_i_16_n_20\
    );
\tmp_product__14_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_20\,
      O => \tmp_product__14_carry__0_i_1_n_20\
    );
\tmp_product__14_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2_n_20\,
      I1 => \tmp_product__14_carry__0_i_22_n_20\,
      I2 => \tmp_product__14_carry__0_i_17_n_20\,
      I3 => tmp_product_carry_0(12),
      I4 => Q(1),
      I5 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_10_n_20\
    );
\tmp_product__14_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3_n_20\,
      I1 => \tmp_product__14_carry__0_i_18_n_20\,
      I2 => \tmp_product__14_carry__0_i_20_n_20\,
      I3 => tmp_product_carry_0(11),
      I4 => Q(1),
      I5 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_11_n_20\
    );
\tmp_product__14_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4_n_20\,
      I1 => \tmp_product__14_carry__0_i_19_n_20\,
      I2 => \tmp_product__14_carry__0_i_22_n_20\,
      I3 => tmp_product_carry_0(10),
      I4 => Q(1),
      I5 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_12_n_20\
    );
\tmp_product__14_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5_n_20\,
      I1 => \tmp_product__14_carry__0_i_23_n_20\,
      I2 => \tmp_product__14_carry__0_i_18_n_20\,
      I3 => tmp_product_carry_0(9),
      I4 => Q(1),
      I5 => DOUTBDOUT(9),
      O => \tmp_product__14_carry__0_i_13_n_20\
    );
\tmp_product__14_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6_n_20\,
      I1 => \tmp_product__14_carry__0_i_24_n_20\,
      I2 => \tmp_product__14_carry__0_i_19_n_20\,
      I3 => tmp_product_carry_0(8),
      I4 => Q(1),
      I5 => DOUTBDOUT(8),
      O => \tmp_product__14_carry__0_i_14_n_20\
    );
\tmp_product__14_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7_n_20\,
      I1 => \tmp_product__14_carry_i_20_n_20\,
      I2 => \tmp_product__14_carry__0_i_23_n_20\,
      I3 => tmp_product_carry_0(7),
      I4 => Q(1),
      I5 => DOUTBDOUT(7),
      O => \tmp_product__14_carry__0_i_15_n_20\
    );
\tmp_product__14_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8_n_20\,
      I1 => \tmp_product__14_carry_i_21_n_20\,
      I2 => \tmp_product__14_carry__0_i_24_n_20\,
      I3 => tmp_product_carry_0(6),
      I4 => Q(1),
      I5 => DOUTBDOUT(6),
      O => \tmp_product__14_carry__0_i_16_n_20\
    );
\tmp_product__14_carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__0_i_17_n_20\
    );
\tmp_product__14_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_18_n_20\
    );
\tmp_product__14_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_19_n_20\
    );
\tmp_product__14_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_20\,
      O => \tmp_product__14_carry__0_i_2_n_20\
    );
\tmp_product__14_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__0_i_20_n_20\
    );
\tmp_product__14_carry__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__0_i_21_n_20\
    );
\tmp_product__14_carry__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__0_i_22_n_20\
    );
\tmp_product__14_carry__0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_23_n_20\
    );
\tmp_product__14_carry__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_24_n_20\
    );
\tmp_product__14_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_20\,
      O => \tmp_product__14_carry__0_i_3_n_20\
    );
\tmp_product__14_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_20\,
      O => \tmp_product__14_carry__0_i_4_n_20\
    );
\tmp_product__14_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_20\,
      O => \tmp_product__14_carry__0_i_5_n_20\
    );
\tmp_product__14_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      I3 => DOUTBDOUT(7),
      I4 => tmp_product_carry_0(7),
      I5 => \tmp_product__14_carry_i_20_n_20\,
      O => \tmp_product__14_carry__0_i_6_n_20\
    );
\tmp_product__14_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      I3 => DOUTBDOUT(6),
      I4 => tmp_product_carry_0(6),
      I5 => \tmp_product__14_carry_i_21_n_20\,
      O => \tmp_product__14_carry__0_i_7_n_20\
    );
\tmp_product__14_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200EEC0F322FFE2"
    )
        port map (
      I0 => DOUTBDOUT(9),
      I1 => Q(1),
      I2 => tmp_product_carry_0(9),
      I3 => \tmp_product__14_carry_i_18_n_20\,
      I4 => tmp_product_carry_0(5),
      I5 => DOUTBDOUT(5),
      O => \tmp_product__14_carry__0_i_8_n_20\
    );
\tmp_product__14_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1_n_20\,
      I1 => \tmp_product__14_carry__0_i_20_n_20\,
      I2 => \tmp_product__14_carry__0_i_21_n_20\,
      I3 => tmp_product_carry_0(13),
      I4 => Q(1),
      I5 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_9_n_20\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_20\,
      CO(6) => \tmp_product__14_carry__1_n_21\,
      CO(5) => \tmp_product__14_carry__1_n_22\,
      CO(4) => \tmp_product__14_carry__1_n_23\,
      CO(3) => \tmp_product__14_carry__1_n_24\,
      CO(2) => \tmp_product__14_carry__1_n_25\,
      CO(1) => \tmp_product__14_carry__1_n_26\,
      CO(0) => \tmp_product__14_carry__1_n_27\,
      DI(7) => \tmp_product__14_carry__1_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__1_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__1_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__1_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__1_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__1_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__1_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__1_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_508_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9_n_20\,
      S(6) => \tmp_product__14_carry__1_i_10_n_20\,
      S(5) => \tmp_product__14_carry__1_i_11_n_20\,
      S(4) => \tmp_product__14_carry__1_i_12_n_20\,
      S(3) => \tmp_product__14_carry__1_i_13_n_20\,
      S(2) => \tmp_product__14_carry__1_i_14_n_20\,
      S(1) => \tmp_product__14_carry__1_i_15_n_20\,
      S(0) => \tmp_product__14_carry__1_i_16_n_20\
    );
\tmp_product__14_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => DOUTBDOUT(22),
      I1 => tmp_product_carry_0(22),
      I2 => DOUTBDOUT(24),
      I3 => Q(1),
      I4 => tmp_product_carry_0(24),
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_1_n_20\
    );
\tmp_product__14_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2_n_20\,
      I1 => DOUTBDOUT(22),
      I2 => Q(1),
      I3 => tmp_product_carry_0(22),
      I4 => \tmp_product__14_carry__1_i_20_n_20\,
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_10_n_20\
    );
\tmp_product__14_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3_n_20\,
      I1 => \tmp_product__14_carry__1_i_18_n_20\,
      I2 => DOUTBDOUT(23),
      I3 => Q(1),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_11_n_20\
    );
\tmp_product__14_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4_n_20\,
      I1 => \tmp_product__14_carry__1_i_17_n_20\,
      I2 => DOUTBDOUT(22),
      I3 => Q(1),
      I4 => tmp_product_carry_0(22),
      I5 => \tmp_product__14_carry__1_i_22_n_20\,
      O => \tmp_product__14_carry__1_i_12_n_20\
    );
\tmp_product__14_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5_n_20\,
      I1 => \tmp_product__14_carry__1_i_21_n_20\,
      I2 => \tmp_product__14_carry__1_i_18_n_20\,
      I3 => tmp_product_carry_0(17),
      I4 => Q(1),
      I5 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__1_i_13_n_20\
    );
\tmp_product__14_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6_n_20\,
      I1 => \tmp_product__14_carry__1_i_22_n_20\,
      I2 => \tmp_product__14_carry__1_i_17_n_20\,
      I3 => tmp_product_carry_0(16),
      I4 => Q(1),
      I5 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__1_i_14_n_20\
    );
\tmp_product__14_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7_n_20\,
      I1 => \tmp_product__14_carry__0_i_21_n_20\,
      I2 => \tmp_product__14_carry__1_i_21_n_20\,
      I3 => tmp_product_carry_0(15),
      I4 => Q(1),
      I5 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__1_i_15_n_20\
    );
\tmp_product__14_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8_n_20\,
      I1 => \tmp_product__14_carry__0_i_17_n_20\,
      I2 => \tmp_product__14_carry__1_i_22_n_20\,
      I3 => tmp_product_carry_0(14),
      I4 => Q(1),
      I5 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__1_i_16_n_20\
    );
\tmp_product__14_carry__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(20),
      I1 => Q(1),
      I2 => DOUTBDOUT(20),
      O => \tmp_product__14_carry__1_i_17_n_20\
    );
\tmp_product__14_carry__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(21),
      I1 => Q(1),
      I2 => DOUTBDOUT(21),
      O => \tmp_product__14_carry__1_i_18_n_20\
    );
\tmp_product__14_carry__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(25),
      I1 => Q(1),
      I2 => DOUTBDOUT(25),
      O => \tmp_product__14_carry__1_i_19_n_20\
    );
\tmp_product__14_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(23),
      I1 => Q(1),
      I2 => DOUTBDOUT(23),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_2_n_20\
    );
\tmp_product__14_carry__1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(24),
      I1 => Q(1),
      I2 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__1_i_20_n_20\
    );
\tmp_product__14_carry__1_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      O => \tmp_product__14_carry__1_i_21_n_20\
    );
\tmp_product__14_carry__1_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      O => \tmp_product__14_carry__1_i_22_n_20\
    );
\tmp_product__14_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(22),
      I1 => Q(1),
      I2 => DOUTBDOUT(22),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_3_n_20\
    );
\tmp_product__14_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_4_n_20\
    );
\tmp_product__14_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_5_n_20\
    );
\tmp_product__14_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_6_n_20\
    );
\tmp_product__14_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003088B8B8BBFCFF"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_20\,
      O => \tmp_product__14_carry__1_i_7_n_20\
    );
\tmp_product__14_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_20\,
      O => \tmp_product__14_carry__1_i_8_n_20\
    );
\tmp_product__14_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1_n_20\,
      I1 => DOUTBDOUT(23),
      I2 => Q(1),
      I3 => tmp_product_carry_0(23),
      I4 => \tmp_product__14_carry__1_i_19_n_20\,
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__1_i_9_n_20\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_20\,
      CO(6) => \tmp_product__14_carry__2_n_21\,
      CO(5) => \tmp_product__14_carry__2_n_22\,
      CO(4) => \tmp_product__14_carry__2_n_23\,
      CO(3) => \tmp_product__14_carry__2_n_24\,
      CO(2) => \tmp_product__14_carry__2_n_25\,
      CO(1) => \tmp_product__14_carry__2_n_26\,
      CO(0) => \tmp_product__14_carry__2_n_27\,
      DI(7) => \tmp_product__14_carry__2_i_1_n_20\,
      DI(6) => \tmp_product__14_carry__2_i_2_n_20\,
      DI(5) => \tmp_product__14_carry__2_i_3_n_20\,
      DI(4) => \tmp_product__14_carry__2_i_4_n_20\,
      DI(3) => \tmp_product__14_carry__2_i_5_n_20\,
      DI(2) => \tmp_product__14_carry__2_i_6_n_20\,
      DI(1) => \tmp_product__14_carry__2_i_7_n_20\,
      DI(0) => \tmp_product__14_carry__2_i_8_n_20\,
      O(7 downto 0) => \^sext_ln244_1_fu_508_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9_n_20\,
      S(6) => \tmp_product__14_carry__2_i_10_n_20\,
      S(5) => \tmp_product__14_carry__2_i_11_n_20\,
      S(4) => \tmp_product__14_carry__2_i_12_n_20\,
      S(3) => \tmp_product__14_carry__2_i_13_n_20\,
      S(2) => \tmp_product__14_carry__2_i_14_n_20\,
      S(1) => \tmp_product__14_carry__2_i_15_n_20\,
      S(0) => \tmp_product__14_carry__2_i_16_n_20\
    );
\tmp_product__14_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900696900006900"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^o\(0),
      I2 => \^tqmf_load_2_reg_1249_reg[29]\(1),
      I3 => \tmp_product__8_carry_n_35\,
      I4 => \tmp_product__14_carry__2_i_18_n_20\,
      I5 => tmp_product_carry_n_32,
      O => \tmp_product__14_carry__2_i_1_n_20\
    );
\tmp_product__14_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A5965A6"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_2_n_20\,
      I1 => tmp_product_carry_n_32,
      I2 => \tmp_product__14_carry__2_i_18_n_20\,
      I3 => \tmp_product__8_carry_n_35\,
      I4 => \tmp_product__14_carry__2_i_21_n_20\,
      O => \tmp_product__14_carry__2_i_10_n_20\
    );
\tmp_product__14_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3_n_20\,
      I1 => \tmp_product__14_carry__2_i_22_n_20\,
      I2 => \tmp_product__14_carry__2_i_18_n_20\,
      I3 => tmp_product_carry_n_32,
      I4 => \tmp_product__8_carry_n_35\,
      O => \tmp_product__14_carry__2_i_11_n_20\
    );
\tmp_product__14_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4_n_20\,
      I1 => \tmp_product__14_carry__2_i_19_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \^tqmf_load_2_reg_1249_reg[29]\(1),
      I4 => tmp_product_carry_n_34,
      I5 => \tmp_product__14_carry__2_i_18_n_20\,
      O => \tmp_product__14_carry__2_i_12_n_20\
    );
\tmp_product__14_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_34,
      I1 => \tmp_product__14_carry__2_i_18_n_20\,
      I2 => \tmp_product__14_carry__1_i_19_n_20\,
      I3 => \tmp_product__14_carry__2_i_19_n_20\,
      I4 => tmp_product_carry_n_35,
      I5 => \tmp_product__14_carry__1_i_20_n_20\,
      O => \tmp_product__14_carry__2_i_13_n_20\
    );
\tmp_product__14_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6_n_20\,
      I1 => tmp_product_carry_n_35,
      I2 => \tmp_product__14_carry__2_i_19_n_20\,
      I3 => tmp_product_carry_0(24),
      I4 => Q(1),
      I5 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__2_i_14_n_20\
    );
\tmp_product__14_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_20_n_20\,
      I1 => \tmp_product__14_carry__2_i_23_n_20\,
      I2 => \tmp_product__14_carry__2_i_19_n_20\,
      I3 => \tmp_product__14_carry__2_i_18_n_20\,
      I4 => \tmp_product__14_carry__2_i_24_n_20\,
      I5 => \tmp_product__14_carry__1_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_15_n_20\
    );
\tmp_product__14_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18_n_20\,
      I1 => \tmp_product__14_carry__1_i_19_n_20\,
      I2 => \tmp_product__14_carry__2_i_24_n_20\,
      I3 => \tmp_product__14_carry__2_i_19_n_20\,
      I4 => \tmp_product__14_carry__2_i_23_n_20\,
      I5 => \tmp_product__14_carry__1_i_20_n_20\,
      O => \tmp_product__14_carry__2_i_16_n_20\
    );
\tmp_product__14_carry__2_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => \^tqmf_load_2_reg_1249_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      O => \tmp_product__14_carry__2_i_18_n_20\
    );
\tmp_product__14_carry__2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(26),
      I1 => Q(1),
      I2 => DOUTBDOUT(26),
      O => \tmp_product__14_carry__2_i_19_n_20\
    );
\tmp_product__14_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900696900006900"
    )
        port map (
      I0 => \tmp_product__8_carry_n_35\,
      I1 => tmp_product_carry_n_32,
      I2 => \tmp_product__14_carry__2_i_18_n_20\,
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19_n_20\,
      I5 => \^tqmf_load_2_reg_1249_reg[29]\(1),
      O => \tmp_product__14_carry__2_i_2_n_20\
    );
\tmp_product__14_carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \^tqmf_load_2_reg_1249_reg[29]\(2)
    );
\tmp_product__14_carry__2_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => DOUTBDOUT(28),
      I1 => Q(1),
      I2 => tmp_product_carry_0(28),
      I3 => \^o\(0),
      I4 => \^co\(0),
      O => \tmp_product__14_carry__2_i_21_n_20\
    );
\tmp_product__14_carry__2_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFFFAF000ACC0A"
    )
        port map (
      I0 => DOUTBDOUT(28),
      I1 => tmp_product_carry_0(28),
      I2 => DOUTBDOUT(26),
      I3 => Q(1),
      I4 => tmp_product_carry_0(26),
      I5 => tmp_product_carry_n_33,
      O => \tmp_product__14_carry__2_i_22_n_20\
    );
\tmp_product__14_carry__2_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(22),
      I1 => Q(1),
      I2 => DOUTBDOUT(22),
      O => \tmp_product__14_carry__2_i_23_n_20\
    );
\tmp_product__14_carry__2_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(23),
      I1 => Q(1),
      I2 => DOUTBDOUT(23),
      O => \tmp_product__14_carry__2_i_24_n_20\
    );
\tmp_product__14_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_18_n_20\,
      I1 => tmp_product_carry_n_34,
      I2 => \^tqmf_load_2_reg_1249_reg[29]\(1),
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_3_n_20\
    );
\tmp_product__14_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_4_n_20\
    );
\tmp_product__14_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_5_n_20\
    );
\tmp_product__14_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      I3 => DOUTBDOUT(23),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_19_n_20\,
      O => \tmp_product__14_carry__2_i_6_n_20\
    );
\tmp_product__14_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19_n_20\,
      I1 => DOUTBDOUT(22),
      I2 => tmp_product_carry_0(22),
      I3 => DOUTBDOUT(24),
      I4 => Q(1),
      I5 => tmp_product_carry_0(24),
      O => \tmp_product__14_carry__2_i_7_n_20\
    );
\tmp_product__14_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFACCFACCA000A0"
    )
        port map (
      I0 => DOUTBDOUT(23),
      I1 => tmp_product_carry_0(23),
      I2 => DOUTBDOUT(25),
      I3 => Q(1),
      I4 => tmp_product_carry_0(25),
      I5 => \tmp_product__14_carry__1_i_18_n_20\,
      O => \tmp_product__14_carry__2_i_8_n_20\
    );
\tmp_product__14_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1_n_20\,
      I1 => \^tqmf_load_2_reg_1249_reg[29]\(1),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => \^o\(1),
      I5 => \^tqmf_load_2_reg_1249_reg[29]\(2),
      O => \tmp_product__14_carry__2_i_9_n_20\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_20\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_26\,
      CO(0) => \tmp_product__14_carry__3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln244_1_fu_508_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200EEC0F322FFE2"
    )
        port map (
      I0 => DOUTBDOUT(8),
      I1 => Q(1),
      I2 => tmp_product_carry_0(8),
      I3 => \tmp_product__14_carry_i_17_n_20\,
      I4 => tmp_product_carry_0(4),
      I5 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_1_n_20\
    );
\tmp_product__14_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2_n_20\,
      I1 => \tmp_product__14_carry_i_17_n_20\,
      I2 => \tmp_product__14_carry_i_21_n_20\,
      I3 => tmp_product_carry_0(4),
      I4 => Q(1),
      I5 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_10_n_20\
    );
\tmp_product__14_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3_n_20\,
      I1 => \tmp_product__14_carry_i_18_n_20\,
      I2 => DOUTBDOUT(3),
      I3 => Q(1),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_19_n_20\,
      O => \tmp_product__14_carry_i_11_n_20\
    );
\tmp_product__14_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4_n_20\,
      I1 => \tmp_product__14_carry_i_17_n_20\,
      I2 => DOUTBDOUT(2),
      I3 => Q(1),
      I4 => tmp_product_carry_0(2),
      I5 => \tmp_product__14_carry_i_22_n_20\,
      O => \tmp_product__14_carry_i_12_n_20\
    );
\tmp_product__14_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5_n_20\,
      I1 => grp_fu_438_p0(3),
      I2 => \tmp_product__14_carry_i_19_n_20\,
      I3 => tmp_product_carry_0(1),
      I4 => Q(1),
      I5 => DOUTBDOUT(1),
      O => \tmp_product__14_carry_i_13_n_20\
    );
\tmp_product__14_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => tmp_product_carry_0(2),
      I4 => DOUTBDOUT(2),
      I5 => \^tqmf_load_2_reg_1249_reg[29]\(0),
      O => \tmp_product__14_carry_i_14_n_20\
    );
\tmp_product__14_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => tmp_product_carry_0(3),
      I2 => DOUTBDOUT(1),
      I3 => Q(1),
      I4 => tmp_product_carry_0(1),
      O => \tmp_product__14_carry_i_15_n_20\
    );
\tmp_product__14_carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(0),
      I3 => Q(1),
      I4 => tmp_product_carry_0(0),
      O => \tmp_product__14_carry_i_16_n_20\
    );
\tmp_product__14_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(6),
      I1 => Q(1),
      I2 => DOUTBDOUT(6),
      O => \tmp_product__14_carry_i_17_n_20\
    );
\tmp_product__14_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(7),
      I1 => Q(1),
      I2 => DOUTBDOUT(7),
      O => \tmp_product__14_carry_i_18_n_20\
    );
\tmp_product__14_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_19_n_20\
    );
\tmp_product__14_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18_n_20\,
      I1 => DOUTBDOUT(3),
      I2 => tmp_product_carry_0(3),
      I3 => DOUTBDOUT(5),
      I4 => Q(1),
      I5 => tmp_product_carry_0(5),
      O => \tmp_product__14_carry_i_2_n_20\
    );
\tmp_product__14_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      O => \tmp_product__14_carry_i_20_n_20\
    );
\tmp_product__14_carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      O => \tmp_product__14_carry_i_21_n_20\
    );
\tmp_product__14_carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_22_n_20\
    );
\tmp_product__14_carry_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => grp_fu_438_p0(3)
    );
\tmp_product__14_carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(0),
      I1 => Q(1),
      I2 => DOUTBDOUT(0),
      O => \^tqmf_load_2_reg_1249_reg[29]\(0)
    );
\tmp_product__14_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_17_n_20\,
      I1 => DOUTBDOUT(2),
      I2 => tmp_product_carry_0(2),
      I3 => DOUTBDOUT(4),
      I4 => Q(1),
      I5 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_3_n_20\
    );
\tmp_product__14_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440300FFCF7747"
    )
        port map (
      I0 => tmp_product_carry_0(1),
      I1 => Q(1),
      I2 => DOUTBDOUT(1),
      I3 => DOUTBDOUT(3),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_19_n_20\,
      O => \tmp_product__14_carry_i_4_n_20\
    );
\tmp_product__14_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_5_n_20\
    );
\tmp_product__14_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_6_n_20\
    );
\tmp_product__14_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => \tmp_product__14_carry_i_7_n_20\
    );
\tmp_product__14_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(2),
      I1 => Q(1),
      I2 => DOUTBDOUT(2),
      O => grp_fu_438_p0(2)
    );
\tmp_product__14_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1_n_20\,
      I1 => \tmp_product__14_carry_i_18_n_20\,
      I2 => \tmp_product__14_carry_i_20_n_20\,
      I3 => tmp_product_carry_0(5),
      I4 => Q(1),
      I5 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_9_n_20\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tqmf_load_2_reg_1249_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_26\,
      CO(0) => \tmp_product__8_carry_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1_n_20\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_35\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2_n_20\,
      S(1) => \tmp_product__8_carry_i_3_n_20\,
      S(0) => \tmp_product__8_carry_i_4_n_20\
    );
\tmp_product__8_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => \tmp_product__8_carry_i_1_n_20\
    );
\tmp_product__8_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => \tmp_product__8_carry_i_2_n_20\
    );
\tmp_product__8_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => \tmp_product__8_carry_i_3_n_20\
    );
\tmp_product__8_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \tmp_product__8_carry_i_4_n_20\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_product_carry_i_1__0_n_20\,
      DI(1) => \tmp_product_carry_i_2__0_n_20\,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_32,
      O(2) => tmp_product_carry_n_33,
      O(1) => tmp_product_carry_n_34,
      O(0) => tmp_product_carry_n_35,
      S(7 downto 4) => B"0001",
      S(3) => \tmp_product_carry_i_3__0_n_20\,
      S(2) => \tmp_product_carry_i_4__0_n_20\,
      S(1) => \tmp_product_carry_i_5__0_n_20\,
      S(0) => \tmp_product_carry_i_6__0_n_20\
    );
\tmp_product_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => \tmp_product_carry_i_1__0_n_20\
    );
\tmp_product_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \tmp_product_carry_i_2__0_n_20\
    );
\tmp_product_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => \tmp_product_carry_i_3__0_n_20\
    );
\tmp_product_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => \tmp_product_carry_i_4__0_n_20\
    );
\tmp_product_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(29),
      I1 => Q(1),
      I2 => tmp_product_carry_0(29),
      O => \tmp_product_carry_i_5__0_n_20\
    );
\tmp_product_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => \tmp_product_carry_i_6__0_n_20\
    );
\trunc_ln8_reg_1273[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(4),
      I1 => \trunc_ln8_reg_1273_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_508_p1\(3),
      O => \trunc_ln8_reg_1273[0]_i_10_n_20\
    );
\trunc_ln8_reg_1273[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(10),
      I1 => \trunc_ln8_reg_1273_reg[31]\(11),
      I2 => xb_4_fu_736_p2(11),
      I3 => \^sext_ln244_1_fu_508_p1\(11),
      I4 => \trunc_ln8_reg_1273_reg[31]\(12),
      I5 => xb_4_fu_736_p2(12),
      O => \trunc_ln8_reg_1273[0]_i_11_n_20\
    );
\trunc_ln8_reg_1273[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(9),
      I1 => \trunc_ln8_reg_1273_reg[31]\(10),
      I2 => xb_4_fu_736_p2(10),
      I3 => \^sext_ln244_1_fu_508_p1\(10),
      I4 => \trunc_ln8_reg_1273_reg[31]\(11),
      I5 => xb_4_fu_736_p2(11),
      O => \trunc_ln8_reg_1273[0]_i_12_n_20\
    );
\trunc_ln8_reg_1273[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(8),
      I1 => \trunc_ln8_reg_1273_reg[31]\(9),
      I2 => xb_4_fu_736_p2(9),
      I3 => \^sext_ln244_1_fu_508_p1\(9),
      I4 => \trunc_ln8_reg_1273_reg[31]\(10),
      I5 => xb_4_fu_736_p2(10),
      O => \trunc_ln8_reg_1273[0]_i_13_n_20\
    );
\trunc_ln8_reg_1273[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(7),
      I1 => \trunc_ln8_reg_1273_reg[31]\(8),
      I2 => xb_4_fu_736_p2(8),
      I3 => \^sext_ln244_1_fu_508_p1\(8),
      I4 => \trunc_ln8_reg_1273_reg[31]\(9),
      I5 => xb_4_fu_736_p2(9),
      O => \trunc_ln8_reg_1273[0]_i_14_n_20\
    );
\trunc_ln8_reg_1273[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(6),
      I1 => \trunc_ln8_reg_1273_reg[31]\(7),
      I2 => xb_4_fu_736_p2(7),
      I3 => \^sext_ln244_1_fu_508_p1\(7),
      I4 => \trunc_ln8_reg_1273_reg[31]\(8),
      I5 => xb_4_fu_736_p2(8),
      O => \trunc_ln8_reg_1273[0]_i_15_n_20\
    );
\trunc_ln8_reg_1273[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(5),
      I1 => \trunc_ln8_reg_1273_reg[31]\(6),
      I2 => xb_4_fu_736_p2(6),
      I3 => \^sext_ln244_1_fu_508_p1\(6),
      I4 => \trunc_ln8_reg_1273_reg[31]\(7),
      I5 => xb_4_fu_736_p2(7),
      O => \trunc_ln8_reg_1273[0]_i_16_n_20\
    );
\trunc_ln8_reg_1273[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(4),
      I1 => \trunc_ln8_reg_1273_reg[31]\(5),
      I2 => xb_4_fu_736_p2(5),
      I3 => \^sext_ln244_1_fu_508_p1\(5),
      I4 => \trunc_ln8_reg_1273_reg[31]\(6),
      I5 => xb_4_fu_736_p2(6),
      O => \trunc_ln8_reg_1273[0]_i_17_n_20\
    );
\trunc_ln8_reg_1273[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(3),
      I1 => \trunc_ln8_reg_1273_reg[31]\(4),
      I2 => xb_4_fu_736_p2(4),
      I3 => \^sext_ln244_1_fu_508_p1\(4),
      I4 => \trunc_ln8_reg_1273_reg[31]\(5),
      I5 => xb_4_fu_736_p2(5),
      O => \trunc_ln8_reg_1273[0]_i_18_n_20\
    );
\trunc_ln8_reg_1273[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(3),
      I1 => \trunc_ln8_reg_1273_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_508_p1\(2),
      O => \trunc_ln8_reg_1273[0]_i_19_n_20\
    );
\trunc_ln8_reg_1273[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(2),
      I1 => \trunc_ln8_reg_1273_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_508_p1\(1),
      O => \trunc_ln8_reg_1273[0]_i_20_n_20\
    );
\trunc_ln8_reg_1273[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(1),
      I1 => \trunc_ln8_reg_1273_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_508_p1\(0),
      O => \trunc_ln8_reg_1273[0]_i_21_n_20\
    );
\trunc_ln8_reg_1273[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(2),
      I1 => \trunc_ln8_reg_1273_reg[31]\(3),
      I2 => xb_4_fu_736_p2(3),
      I3 => \^sext_ln244_1_fu_508_p1\(3),
      I4 => \trunc_ln8_reg_1273_reg[31]\(4),
      I5 => xb_4_fu_736_p2(4),
      O => \trunc_ln8_reg_1273[0]_i_26_n_20\
    );
\trunc_ln8_reg_1273[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(1),
      I1 => \trunc_ln8_reg_1273_reg[31]\(2),
      I2 => xb_4_fu_736_p2(2),
      I3 => \^sext_ln244_1_fu_508_p1\(2),
      I4 => \trunc_ln8_reg_1273_reg[31]\(3),
      I5 => xb_4_fu_736_p2(3),
      O => \trunc_ln8_reg_1273[0]_i_27_n_20\
    );
\trunc_ln8_reg_1273[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(0),
      I1 => \trunc_ln8_reg_1273_reg[31]\(1),
      I2 => xb_4_fu_736_p2(1),
      I3 => \^sext_ln244_1_fu_508_p1\(1),
      I4 => \trunc_ln8_reg_1273_reg[31]\(2),
      I5 => xb_4_fu_736_p2(2),
      O => \trunc_ln8_reg_1273[0]_i_28_n_20\
    );
\trunc_ln8_reg_1273[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(0),
      I1 => \trunc_ln8_reg_1273_reg[0]_i_2_0\(0),
      I2 => \trunc_ln8_reg_1273_reg[31]\(0),
      I3 => \^sext_ln244_1_fu_508_p1\(0),
      I4 => \trunc_ln8_reg_1273_reg[31]\(1),
      I5 => xb_4_fu_736_p2(1),
      O => \trunc_ln8_reg_1273[0]_i_29_n_20\
    );
\trunc_ln8_reg_1273[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(11),
      I1 => \trunc_ln8_reg_1273_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_508_p1\(10),
      O => \trunc_ln8_reg_1273[0]_i_3_n_20\
    );
\trunc_ln8_reg_1273[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(10),
      I1 => \trunc_ln8_reg_1273_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_508_p1\(9),
      O => \trunc_ln8_reg_1273[0]_i_4_n_20\
    );
\trunc_ln8_reg_1273[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(9),
      I1 => \trunc_ln8_reg_1273_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_508_p1\(8),
      O => \trunc_ln8_reg_1273[0]_i_5_n_20\
    );
\trunc_ln8_reg_1273[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(8),
      I1 => \trunc_ln8_reg_1273_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_508_p1\(7),
      O => \trunc_ln8_reg_1273[0]_i_6_n_20\
    );
\trunc_ln8_reg_1273[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(7),
      I1 => \trunc_ln8_reg_1273_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_508_p1\(6),
      O => \trunc_ln8_reg_1273[0]_i_7_n_20\
    );
\trunc_ln8_reg_1273[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(6),
      I1 => \trunc_ln8_reg_1273_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_508_p1\(5),
      O => \trunc_ln8_reg_1273[0]_i_8_n_20\
    );
\trunc_ln8_reg_1273[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(5),
      I1 => \trunc_ln8_reg_1273_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_508_p1\(4),
      O => \trunc_ln8_reg_1273[0]_i_9_n_20\
    );
\trunc_ln8_reg_1273[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(26),
      I1 => \trunc_ln8_reg_1273_reg[31]\(27),
      I2 => xb_4_fu_736_p2(27),
      I3 => \^sext_ln244_1_fu_508_p1\(27),
      I4 => \trunc_ln8_reg_1273_reg[31]\(28),
      I5 => xb_4_fu_736_p2(28),
      O => \trunc_ln8_reg_1273[16]_i_10_n_20\
    );
\trunc_ln8_reg_1273[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(25),
      I1 => \trunc_ln8_reg_1273_reg[31]\(26),
      I2 => xb_4_fu_736_p2(26),
      I3 => \^sext_ln244_1_fu_508_p1\(26),
      I4 => \trunc_ln8_reg_1273_reg[31]\(27),
      I5 => xb_4_fu_736_p2(27),
      O => \trunc_ln8_reg_1273[16]_i_11_n_20\
    );
\trunc_ln8_reg_1273[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(24),
      I1 => \trunc_ln8_reg_1273_reg[31]\(25),
      I2 => xb_4_fu_736_p2(25),
      I3 => \^sext_ln244_1_fu_508_p1\(25),
      I4 => \trunc_ln8_reg_1273_reg[31]\(26),
      I5 => xb_4_fu_736_p2(26),
      O => \trunc_ln8_reg_1273[16]_i_12_n_20\
    );
\trunc_ln8_reg_1273[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(23),
      I1 => \trunc_ln8_reg_1273_reg[31]\(24),
      I2 => xb_4_fu_736_p2(24),
      I3 => \^sext_ln244_1_fu_508_p1\(24),
      I4 => \trunc_ln8_reg_1273_reg[31]\(25),
      I5 => xb_4_fu_736_p2(25),
      O => \trunc_ln8_reg_1273[16]_i_13_n_20\
    );
\trunc_ln8_reg_1273[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(22),
      I1 => \trunc_ln8_reg_1273_reg[31]\(23),
      I2 => xb_4_fu_736_p2(23),
      I3 => \^sext_ln244_1_fu_508_p1\(23),
      I4 => \trunc_ln8_reg_1273_reg[31]\(24),
      I5 => xb_4_fu_736_p2(24),
      O => \trunc_ln8_reg_1273[16]_i_14_n_20\
    );
\trunc_ln8_reg_1273[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(21),
      I1 => \trunc_ln8_reg_1273_reg[31]\(22),
      I2 => xb_4_fu_736_p2(22),
      I3 => \^sext_ln244_1_fu_508_p1\(22),
      I4 => \trunc_ln8_reg_1273_reg[31]\(23),
      I5 => xb_4_fu_736_p2(23),
      O => \trunc_ln8_reg_1273[16]_i_15_n_20\
    );
\trunc_ln8_reg_1273[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(20),
      I1 => \trunc_ln8_reg_1273_reg[31]\(21),
      I2 => xb_4_fu_736_p2(21),
      I3 => \^sext_ln244_1_fu_508_p1\(21),
      I4 => \trunc_ln8_reg_1273_reg[31]\(22),
      I5 => xb_4_fu_736_p2(22),
      O => \trunc_ln8_reg_1273[16]_i_16_n_20\
    );
\trunc_ln8_reg_1273[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(19),
      I1 => \trunc_ln8_reg_1273_reg[31]\(20),
      I2 => xb_4_fu_736_p2(20),
      I3 => \^sext_ln244_1_fu_508_p1\(20),
      I4 => \trunc_ln8_reg_1273_reg[31]\(21),
      I5 => xb_4_fu_736_p2(21),
      O => \trunc_ln8_reg_1273[16]_i_17_n_20\
    );
\trunc_ln8_reg_1273[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(27),
      I1 => \trunc_ln8_reg_1273_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_508_p1\(26),
      O => \trunc_ln8_reg_1273[16]_i_2_n_20\
    );
\trunc_ln8_reg_1273[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(26),
      I1 => \trunc_ln8_reg_1273_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_508_p1\(25),
      O => \trunc_ln8_reg_1273[16]_i_3_n_20\
    );
\trunc_ln8_reg_1273[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(25),
      I1 => \trunc_ln8_reg_1273_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_508_p1\(24),
      O => \trunc_ln8_reg_1273[16]_i_4_n_20\
    );
\trunc_ln8_reg_1273[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(24),
      I1 => \trunc_ln8_reg_1273_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_508_p1\(23),
      O => \trunc_ln8_reg_1273[16]_i_5_n_20\
    );
\trunc_ln8_reg_1273[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(23),
      I1 => \trunc_ln8_reg_1273_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_508_p1\(22),
      O => \trunc_ln8_reg_1273[16]_i_6_n_20\
    );
\trunc_ln8_reg_1273[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(22),
      I1 => \trunc_ln8_reg_1273_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_508_p1\(21),
      O => \trunc_ln8_reg_1273[16]_i_7_n_20\
    );
\trunc_ln8_reg_1273[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(21),
      I1 => \trunc_ln8_reg_1273_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_508_p1\(20),
      O => \trunc_ln8_reg_1273[16]_i_8_n_20\
    );
\trunc_ln8_reg_1273[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(20),
      I1 => \trunc_ln8_reg_1273_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_508_p1\(19),
      O => \trunc_ln8_reg_1273[16]_i_9_n_20\
    );
\trunc_ln8_reg_1273[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => \trunc_ln8_reg_1273_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_508_p1\(34),
      I2 => xb_4_fu_736_p2(36),
      I3 => \trunc_ln8_reg_1273_reg[31]\(36),
      I4 => \trunc_ln8_reg_1273[24]_i_2_n_20\,
      O => \trunc_ln8_reg_1273[24]_i_10_n_20\
    );
\trunc_ln8_reg_1273[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => xb_4_fu_736_p2(35),
      I1 => \trunc_ln8_reg_1273_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_508_p1\(34),
      I3 => \^sext_ln244_1_fu_508_p1\(33),
      I4 => \trunc_ln8_reg_1273_reg[31]\(34),
      I5 => xb_4_fu_736_p2(34),
      O => \trunc_ln8_reg_1273[24]_i_11_n_20\
    );
\trunc_ln8_reg_1273[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(32),
      I1 => \trunc_ln8_reg_1273_reg[31]\(33),
      I2 => xb_4_fu_736_p2(33),
      I3 => \^sext_ln244_1_fu_508_p1\(33),
      I4 => \trunc_ln8_reg_1273_reg[31]\(34),
      I5 => xb_4_fu_736_p2(34),
      O => \trunc_ln8_reg_1273[24]_i_12_n_20\
    );
\trunc_ln8_reg_1273[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(31),
      I1 => \trunc_ln8_reg_1273_reg[31]\(32),
      I2 => xb_4_fu_736_p2(32),
      I3 => \^sext_ln244_1_fu_508_p1\(32),
      I4 => \trunc_ln8_reg_1273_reg[31]\(33),
      I5 => xb_4_fu_736_p2(33),
      O => \trunc_ln8_reg_1273[24]_i_13_n_20\
    );
\trunc_ln8_reg_1273[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(30),
      I1 => \trunc_ln8_reg_1273_reg[31]\(31),
      I2 => xb_4_fu_736_p2(31),
      I3 => \^sext_ln244_1_fu_508_p1\(31),
      I4 => \trunc_ln8_reg_1273_reg[31]\(32),
      I5 => xb_4_fu_736_p2(32),
      O => \trunc_ln8_reg_1273[24]_i_14_n_20\
    );
\trunc_ln8_reg_1273[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(29),
      I1 => \trunc_ln8_reg_1273_reg[31]\(30),
      I2 => xb_4_fu_736_p2(30),
      I3 => \^sext_ln244_1_fu_508_p1\(30),
      I4 => \trunc_ln8_reg_1273_reg[31]\(31),
      I5 => xb_4_fu_736_p2(31),
      O => \trunc_ln8_reg_1273[24]_i_15_n_20\
    );
\trunc_ln8_reg_1273[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(28),
      I1 => \trunc_ln8_reg_1273_reg[31]\(29),
      I2 => xb_4_fu_736_p2(29),
      I3 => \^sext_ln244_1_fu_508_p1\(29),
      I4 => \trunc_ln8_reg_1273_reg[31]\(30),
      I5 => xb_4_fu_736_p2(30),
      O => \trunc_ln8_reg_1273[24]_i_16_n_20\
    );
\trunc_ln8_reg_1273[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(27),
      I1 => \trunc_ln8_reg_1273_reg[31]\(28),
      I2 => xb_4_fu_736_p2(28),
      I3 => \^sext_ln244_1_fu_508_p1\(28),
      I4 => \trunc_ln8_reg_1273_reg[31]\(29),
      I5 => xb_4_fu_736_p2(29),
      O => \trunc_ln8_reg_1273[24]_i_17_n_20\
    );
\trunc_ln8_reg_1273[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \trunc_ln8_reg_1273_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_508_p1\(34),
      I2 => xb_4_fu_736_p2(35),
      O => \trunc_ln8_reg_1273[24]_i_2_n_20\
    );
\trunc_ln8_reg_1273[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(34),
      I1 => \trunc_ln8_reg_1273_reg[31]\(35),
      I2 => xb_4_fu_736_p2(35),
      O => \trunc_ln8_reg_1273[24]_i_3_n_20\
    );
\trunc_ln8_reg_1273[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(33),
      I1 => \trunc_ln8_reg_1273_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_508_p1\(32),
      O => \trunc_ln8_reg_1273[24]_i_4_n_20\
    );
\trunc_ln8_reg_1273[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(32),
      I1 => \trunc_ln8_reg_1273_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_508_p1\(31),
      O => \trunc_ln8_reg_1273[24]_i_5_n_20\
    );
\trunc_ln8_reg_1273[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(31),
      I1 => \trunc_ln8_reg_1273_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_508_p1\(30),
      O => \trunc_ln8_reg_1273[24]_i_6_n_20\
    );
\trunc_ln8_reg_1273[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(30),
      I1 => \trunc_ln8_reg_1273_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_508_p1\(29),
      O => \trunc_ln8_reg_1273[24]_i_7_n_20\
    );
\trunc_ln8_reg_1273[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(29),
      I1 => \trunc_ln8_reg_1273_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_508_p1\(28),
      O => \trunc_ln8_reg_1273[24]_i_8_n_20\
    );
\trunc_ln8_reg_1273[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(28),
      I1 => \trunc_ln8_reg_1273_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_508_p1\(27),
      O => \trunc_ln8_reg_1273[24]_i_9_n_20\
    );
\trunc_ln8_reg_1273[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_736_p2(36),
      I1 => \trunc_ln8_reg_1273_reg[31]\(36),
      I2 => xb_4_fu_736_p2(37),
      I3 => \trunc_ln8_reg_1273_reg[31]\(37),
      I4 => \trunc_ln8_reg_1273[31]_i_7_n_20\,
      O => \trunc_ln8_reg_1273[31]_i_14_n_20\
    );
\trunc_ln8_reg_1273[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B00B"
    )
        port map (
      I0 => \trunc_ln8_reg_1273_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_508_p1\(34),
      I2 => xb_4_fu_736_p2(36),
      I3 => \trunc_ln8_reg_1273_reg[31]\(36),
      O => \trunc_ln8_reg_1273[31]_i_7_n_20\
    );
\trunc_ln8_reg_1273[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(18),
      I1 => \trunc_ln8_reg_1273_reg[31]\(19),
      I2 => xb_4_fu_736_p2(19),
      I3 => \^sext_ln244_1_fu_508_p1\(19),
      I4 => \trunc_ln8_reg_1273_reg[31]\(20),
      I5 => xb_4_fu_736_p2(20),
      O => \trunc_ln8_reg_1273[8]_i_10_n_20\
    );
\trunc_ln8_reg_1273[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(17),
      I1 => \trunc_ln8_reg_1273_reg[31]\(18),
      I2 => xb_4_fu_736_p2(18),
      I3 => \^sext_ln244_1_fu_508_p1\(18),
      I4 => \trunc_ln8_reg_1273_reg[31]\(19),
      I5 => xb_4_fu_736_p2(19),
      O => \trunc_ln8_reg_1273[8]_i_11_n_20\
    );
\trunc_ln8_reg_1273[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(16),
      I1 => \trunc_ln8_reg_1273_reg[31]\(17),
      I2 => xb_4_fu_736_p2(17),
      I3 => \^sext_ln244_1_fu_508_p1\(17),
      I4 => \trunc_ln8_reg_1273_reg[31]\(18),
      I5 => xb_4_fu_736_p2(18),
      O => \trunc_ln8_reg_1273[8]_i_12_n_20\
    );
\trunc_ln8_reg_1273[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(15),
      I1 => \trunc_ln8_reg_1273_reg[31]\(16),
      I2 => xb_4_fu_736_p2(16),
      I3 => \^sext_ln244_1_fu_508_p1\(16),
      I4 => \trunc_ln8_reg_1273_reg[31]\(17),
      I5 => xb_4_fu_736_p2(17),
      O => \trunc_ln8_reg_1273[8]_i_13_n_20\
    );
\trunc_ln8_reg_1273[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(14),
      I1 => \trunc_ln8_reg_1273_reg[31]\(15),
      I2 => xb_4_fu_736_p2(15),
      I3 => \^sext_ln244_1_fu_508_p1\(15),
      I4 => \trunc_ln8_reg_1273_reg[31]\(16),
      I5 => xb_4_fu_736_p2(16),
      O => \trunc_ln8_reg_1273[8]_i_14_n_20\
    );
\trunc_ln8_reg_1273[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(13),
      I1 => \trunc_ln8_reg_1273_reg[31]\(14),
      I2 => xb_4_fu_736_p2(14),
      I3 => \^sext_ln244_1_fu_508_p1\(14),
      I4 => \trunc_ln8_reg_1273_reg[31]\(15),
      I5 => xb_4_fu_736_p2(15),
      O => \trunc_ln8_reg_1273[8]_i_15_n_20\
    );
\trunc_ln8_reg_1273[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(12),
      I1 => \trunc_ln8_reg_1273_reg[31]\(13),
      I2 => xb_4_fu_736_p2(13),
      I3 => \^sext_ln244_1_fu_508_p1\(13),
      I4 => \trunc_ln8_reg_1273_reg[31]\(14),
      I5 => xb_4_fu_736_p2(14),
      O => \trunc_ln8_reg_1273[8]_i_16_n_20\
    );
\trunc_ln8_reg_1273[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(11),
      I1 => \trunc_ln8_reg_1273_reg[31]\(12),
      I2 => xb_4_fu_736_p2(12),
      I3 => \^sext_ln244_1_fu_508_p1\(12),
      I4 => \trunc_ln8_reg_1273_reg[31]\(13),
      I5 => xb_4_fu_736_p2(13),
      O => \trunc_ln8_reg_1273[8]_i_17_n_20\
    );
\trunc_ln8_reg_1273[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(19),
      I1 => \trunc_ln8_reg_1273_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_508_p1\(18),
      O => \trunc_ln8_reg_1273[8]_i_2_n_20\
    );
\trunc_ln8_reg_1273[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(18),
      I1 => \trunc_ln8_reg_1273_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_508_p1\(17),
      O => \trunc_ln8_reg_1273[8]_i_3_n_20\
    );
\trunc_ln8_reg_1273[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(17),
      I1 => \trunc_ln8_reg_1273_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_508_p1\(16),
      O => \trunc_ln8_reg_1273[8]_i_4_n_20\
    );
\trunc_ln8_reg_1273[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(16),
      I1 => \trunc_ln8_reg_1273_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_508_p1\(15),
      O => \trunc_ln8_reg_1273[8]_i_5_n_20\
    );
\trunc_ln8_reg_1273[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(15),
      I1 => \trunc_ln8_reg_1273_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_508_p1\(14),
      O => \trunc_ln8_reg_1273[8]_i_6_n_20\
    );
\trunc_ln8_reg_1273[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(14),
      I1 => \trunc_ln8_reg_1273_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_508_p1\(13),
      O => \trunc_ln8_reg_1273[8]_i_7_n_20\
    );
\trunc_ln8_reg_1273[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(13),
      I1 => \trunc_ln8_reg_1273_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_508_p1\(12),
      O => \trunc_ln8_reg_1273[8]_i_8_n_20\
    );
\trunc_ln8_reg_1273[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(12),
      I1 => \trunc_ln8_reg_1273_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_508_p1\(11),
      O => \trunc_ln8_reg_1273[8]_i_9_n_20\
    );
\trunc_ln8_reg_1273_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_1273_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_1273_reg[0]_i_1_n_20\,
      CO(6) => \trunc_ln8_reg_1273_reg[0]_i_1_n_21\,
      CO(5) => \trunc_ln8_reg_1273_reg[0]_i_1_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[0]_i_1_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[0]_i_1_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[0]_i_1_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[0]_i_1_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[0]_i_1_n_27\,
      DI(7) => \trunc_ln8_reg_1273[0]_i_3_n_20\,
      DI(6) => \trunc_ln8_reg_1273[0]_i_4_n_20\,
      DI(5) => \trunc_ln8_reg_1273[0]_i_5_n_20\,
      DI(4) => \trunc_ln8_reg_1273[0]_i_6_n_20\,
      DI(3) => \trunc_ln8_reg_1273[0]_i_7_n_20\,
      DI(2) => \trunc_ln8_reg_1273[0]_i_8_n_20\,
      DI(1) => \trunc_ln8_reg_1273[0]_i_9_n_20\,
      DI(0) => \trunc_ln8_reg_1273[0]_i_10_n_20\,
      O(7) => \trunc_ln255_1_reg_1244_reg[43]\(0),
      O(6 downto 0) => \NLW_trunc_ln8_reg_1273_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \trunc_ln8_reg_1273[0]_i_11_n_20\,
      S(6) => \trunc_ln8_reg_1273[0]_i_12_n_20\,
      S(5) => \trunc_ln8_reg_1273[0]_i_13_n_20\,
      S(4) => \trunc_ln8_reg_1273[0]_i_14_n_20\,
      S(3) => \trunc_ln8_reg_1273[0]_i_15_n_20\,
      S(2) => \trunc_ln8_reg_1273[0]_i_16_n_20\,
      S(1) => \trunc_ln8_reg_1273[0]_i_17_n_20\,
      S(0) => \trunc_ln8_reg_1273[0]_i_18_n_20\
    );
\trunc_ln8_reg_1273_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_1273_reg[0]_i_2_n_20\,
      CO(6) => \trunc_ln8_reg_1273_reg[0]_i_2_n_21\,
      CO(5) => \trunc_ln8_reg_1273_reg[0]_i_2_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[0]_i_2_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[0]_i_2_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[0]_i_2_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[0]_i_2_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[0]_i_2_n_27\,
      DI(7) => \trunc_ln8_reg_1273[0]_i_19_n_20\,
      DI(6) => \trunc_ln8_reg_1273[0]_i_20_n_20\,
      DI(5) => \trunc_ln8_reg_1273[0]_i_21_n_20\,
      DI(4 downto 1) => \trunc_ln8_reg_1273_reg[0]\(3 downto 0),
      DI(0) => '0',
      O(7 downto 0) => \NLW_trunc_ln8_reg_1273_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln8_reg_1273[0]_i_26_n_20\,
      S(6) => \trunc_ln8_reg_1273[0]_i_27_n_20\,
      S(5) => \trunc_ln8_reg_1273[0]_i_28_n_20\,
      S(4) => \trunc_ln8_reg_1273[0]_i_29_n_20\,
      S(3 downto 0) => \trunc_ln8_reg_1273_reg[0]_0\(3 downto 0)
    );
\trunc_ln8_reg_1273_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_1273_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_1273_reg[16]_i_1_n_20\,
      CO(6) => \trunc_ln8_reg_1273_reg[16]_i_1_n_21\,
      CO(5) => \trunc_ln8_reg_1273_reg[16]_i_1_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[16]_i_1_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[16]_i_1_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[16]_i_1_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[16]_i_1_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[16]_i_1_n_27\,
      DI(7) => \trunc_ln8_reg_1273[16]_i_2_n_20\,
      DI(6) => \trunc_ln8_reg_1273[16]_i_3_n_20\,
      DI(5) => \trunc_ln8_reg_1273[16]_i_4_n_20\,
      DI(4) => \trunc_ln8_reg_1273[16]_i_5_n_20\,
      DI(3) => \trunc_ln8_reg_1273[16]_i_6_n_20\,
      DI(2) => \trunc_ln8_reg_1273[16]_i_7_n_20\,
      DI(1) => \trunc_ln8_reg_1273[16]_i_8_n_20\,
      DI(0) => \trunc_ln8_reg_1273[16]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[43]\(16 downto 9),
      S(7) => \trunc_ln8_reg_1273[16]_i_10_n_20\,
      S(6) => \trunc_ln8_reg_1273[16]_i_11_n_20\,
      S(5) => \trunc_ln8_reg_1273[16]_i_12_n_20\,
      S(4) => \trunc_ln8_reg_1273[16]_i_13_n_20\,
      S(3) => \trunc_ln8_reg_1273[16]_i_14_n_20\,
      S(2) => \trunc_ln8_reg_1273[16]_i_15_n_20\,
      S(1) => \trunc_ln8_reg_1273[16]_i_16_n_20\,
      S(0) => \trunc_ln8_reg_1273[16]_i_17_n_20\
    );
\trunc_ln8_reg_1273_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_1273_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_1273_reg[24]_i_1_n_20\,
      CO(6) => \trunc_ln8_reg_1273_reg[24]_i_1_n_21\,
      CO(5) => \trunc_ln8_reg_1273_reg[24]_i_1_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[24]_i_1_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[24]_i_1_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[24]_i_1_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[24]_i_1_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[24]_i_1_n_27\,
      DI(7) => \trunc_ln8_reg_1273[24]_i_2_n_20\,
      DI(6) => \trunc_ln8_reg_1273[24]_i_3_n_20\,
      DI(5) => \trunc_ln8_reg_1273[24]_i_4_n_20\,
      DI(4) => \trunc_ln8_reg_1273[24]_i_5_n_20\,
      DI(3) => \trunc_ln8_reg_1273[24]_i_6_n_20\,
      DI(2) => \trunc_ln8_reg_1273[24]_i_7_n_20\,
      DI(1) => \trunc_ln8_reg_1273[24]_i_8_n_20\,
      DI(0) => \trunc_ln8_reg_1273[24]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[43]\(24 downto 17),
      S(7) => \trunc_ln8_reg_1273[24]_i_10_n_20\,
      S(6) => \trunc_ln8_reg_1273[24]_i_11_n_20\,
      S(5) => \trunc_ln8_reg_1273[24]_i_12_n_20\,
      S(4) => \trunc_ln8_reg_1273[24]_i_13_n_20\,
      S(3) => \trunc_ln8_reg_1273[24]_i_14_n_20\,
      S(2) => \trunc_ln8_reg_1273[24]_i_15_n_20\,
      S(1) => \trunc_ln8_reg_1273[24]_i_16_n_20\,
      S(0) => \trunc_ln8_reg_1273[24]_i_17_n_20\
    );
\trunc_ln8_reg_1273_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_1273_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln8_reg_1273_reg[31]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln8_reg_1273_reg[31]_i_1_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[31]_i_1_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[31]_i_1_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[31]_i_1_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[31]_i_1_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[31]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \trunc_ln8_reg_1273_reg[31]_0\(4 downto 0),
      DI(0) => \trunc_ln8_reg_1273[31]_i_7_n_20\,
      O(7) => \NLW_trunc_ln8_reg_1273_reg[31]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln255_1_reg_1244_reg[43]\(31 downto 25),
      S(7) => '0',
      S(6 downto 1) => \trunc_ln8_reg_1273_reg[31]_1\(5 downto 0),
      S(0) => \trunc_ln8_reg_1273[31]_i_14_n_20\
    );
\trunc_ln8_reg_1273_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln8_reg_1273_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln8_reg_1273_reg[8]_i_1_n_20\,
      CO(6) => \trunc_ln8_reg_1273_reg[8]_i_1_n_21\,
      CO(5) => \trunc_ln8_reg_1273_reg[8]_i_1_n_22\,
      CO(4) => \trunc_ln8_reg_1273_reg[8]_i_1_n_23\,
      CO(3) => \trunc_ln8_reg_1273_reg[8]_i_1_n_24\,
      CO(2) => \trunc_ln8_reg_1273_reg[8]_i_1_n_25\,
      CO(1) => \trunc_ln8_reg_1273_reg[8]_i_1_n_26\,
      CO(0) => \trunc_ln8_reg_1273_reg[8]_i_1_n_27\,
      DI(7) => \trunc_ln8_reg_1273[8]_i_2_n_20\,
      DI(6) => \trunc_ln8_reg_1273[8]_i_3_n_20\,
      DI(5) => \trunc_ln8_reg_1273[8]_i_4_n_20\,
      DI(4) => \trunc_ln8_reg_1273[8]_i_5_n_20\,
      DI(3) => \trunc_ln8_reg_1273[8]_i_6_n_20\,
      DI(2) => \trunc_ln8_reg_1273[8]_i_7_n_20\,
      DI(1) => \trunc_ln8_reg_1273[8]_i_8_n_20\,
      DI(0) => \trunc_ln8_reg_1273[8]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[43]\(8 downto 1),
      S(7) => \trunc_ln8_reg_1273[8]_i_10_n_20\,
      S(6) => \trunc_ln8_reg_1273[8]_i_11_n_20\,
      S(5) => \trunc_ln8_reg_1273[8]_i_12_n_20\,
      S(4) => \trunc_ln8_reg_1273[8]_i_13_n_20\,
      S(3) => \trunc_ln8_reg_1273[8]_i_14_n_20\,
      S(2) => \trunc_ln8_reg_1273[8]_i_15_n_20\,
      S(1) => \trunc_ln8_reg_1273[8]_i_16_n_20\,
      S(0) => \trunc_ln8_reg_1273[8]_i_17_n_20\
    );
\trunc_ln9_reg_1278[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(28),
      I1 => \trunc_ln8_reg_1273_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_508_p1\(27),
      I3 => \^sext_ln244_1_fu_508_p1\(28),
      I4 => \trunc_ln8_reg_1273_reg[31]\(29),
      I5 => xb_4_fu_736_p2(29),
      O => \trunc_ln9_reg_1278[17]_i_10_n_20\
    );
\trunc_ln9_reg_1278[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(27),
      I1 => \trunc_ln8_reg_1273_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_508_p1\(26),
      I3 => \^sext_ln244_1_fu_508_p1\(27),
      I4 => \trunc_ln8_reg_1273_reg[31]\(28),
      I5 => xb_4_fu_736_p2(28),
      O => \trunc_ln9_reg_1278[17]_i_11_n_20\
    );
\trunc_ln9_reg_1278[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(26),
      I1 => \trunc_ln8_reg_1273_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_508_p1\(25),
      I3 => \^sext_ln244_1_fu_508_p1\(26),
      I4 => \trunc_ln8_reg_1273_reg[31]\(27),
      I5 => xb_4_fu_736_p2(27),
      O => \trunc_ln9_reg_1278[17]_i_12_n_20\
    );
\trunc_ln9_reg_1278[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(25),
      I1 => \trunc_ln8_reg_1273_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_508_p1\(24),
      I3 => \^sext_ln244_1_fu_508_p1\(25),
      I4 => \trunc_ln8_reg_1273_reg[31]\(26),
      I5 => xb_4_fu_736_p2(26),
      O => \trunc_ln9_reg_1278[17]_i_13_n_20\
    );
\trunc_ln9_reg_1278[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(24),
      I1 => \trunc_ln8_reg_1273_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_508_p1\(23),
      I3 => \^sext_ln244_1_fu_508_p1\(24),
      I4 => \trunc_ln8_reg_1273_reg[31]\(25),
      I5 => xb_4_fu_736_p2(25),
      O => \trunc_ln9_reg_1278[17]_i_14_n_20\
    );
\trunc_ln9_reg_1278[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(23),
      I1 => \trunc_ln8_reg_1273_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_508_p1\(22),
      I3 => \^sext_ln244_1_fu_508_p1\(23),
      I4 => \trunc_ln8_reg_1273_reg[31]\(24),
      I5 => xb_4_fu_736_p2(24),
      O => \trunc_ln9_reg_1278[17]_i_15_n_20\
    );
\trunc_ln9_reg_1278[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(22),
      I1 => \trunc_ln8_reg_1273_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_508_p1\(21),
      I3 => \^sext_ln244_1_fu_508_p1\(22),
      I4 => \trunc_ln8_reg_1273_reg[31]\(23),
      I5 => xb_4_fu_736_p2(23),
      O => \trunc_ln9_reg_1278[17]_i_16_n_20\
    );
\trunc_ln9_reg_1278[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(21),
      I1 => \trunc_ln8_reg_1273_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_508_p1\(20),
      I3 => \^sext_ln244_1_fu_508_p1\(21),
      I4 => \trunc_ln8_reg_1273_reg[31]\(22),
      I5 => xb_4_fu_736_p2(22),
      O => \trunc_ln9_reg_1278[17]_i_17_n_20\
    );
\trunc_ln9_reg_1278[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(29),
      I1 => \trunc_ln8_reg_1273_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_508_p1\(28),
      O => \trunc_ln9_reg_1278[17]_i_2_n_20\
    );
\trunc_ln9_reg_1278[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(28),
      I1 => \trunc_ln8_reg_1273_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_508_p1\(27),
      O => \trunc_ln9_reg_1278[17]_i_3_n_20\
    );
\trunc_ln9_reg_1278[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(27),
      I1 => \trunc_ln8_reg_1273_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_508_p1\(26),
      O => \trunc_ln9_reg_1278[17]_i_4_n_20\
    );
\trunc_ln9_reg_1278[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(26),
      I1 => \trunc_ln8_reg_1273_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_508_p1\(25),
      O => \trunc_ln9_reg_1278[17]_i_5_n_20\
    );
\trunc_ln9_reg_1278[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(25),
      I1 => \trunc_ln8_reg_1273_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_508_p1\(24),
      O => \trunc_ln9_reg_1278[17]_i_6_n_20\
    );
\trunc_ln9_reg_1278[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(24),
      I1 => \trunc_ln8_reg_1273_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_508_p1\(23),
      O => \trunc_ln9_reg_1278[17]_i_7_n_20\
    );
\trunc_ln9_reg_1278[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(23),
      I1 => \trunc_ln8_reg_1273_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_508_p1\(22),
      O => \trunc_ln9_reg_1278[17]_i_8_n_20\
    );
\trunc_ln9_reg_1278[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(22),
      I1 => \trunc_ln8_reg_1273_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_508_p1\(21),
      O => \trunc_ln9_reg_1278[17]_i_9_n_20\
    );
\trunc_ln9_reg_1278[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(6),
      I1 => \trunc_ln8_reg_1273_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_508_p1\(5),
      O => \trunc_ln9_reg_1278[1]_i_10_n_20\
    );
\trunc_ln9_reg_1278[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(12),
      I1 => \trunc_ln8_reg_1273_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_508_p1\(11),
      I3 => \^sext_ln244_1_fu_508_p1\(12),
      I4 => \trunc_ln8_reg_1273_reg[31]\(13),
      I5 => xb_4_fu_736_p2(13),
      O => \trunc_ln9_reg_1278[1]_i_11_n_20\
    );
\trunc_ln9_reg_1278[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(11),
      I1 => \trunc_ln8_reg_1273_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_508_p1\(10),
      I3 => \^sext_ln244_1_fu_508_p1\(11),
      I4 => \trunc_ln8_reg_1273_reg[31]\(12),
      I5 => xb_4_fu_736_p2(12),
      O => \trunc_ln9_reg_1278[1]_i_12_n_20\
    );
\trunc_ln9_reg_1278[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(10),
      I1 => \trunc_ln8_reg_1273_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_508_p1\(9),
      I3 => \^sext_ln244_1_fu_508_p1\(10),
      I4 => \trunc_ln8_reg_1273_reg[31]\(11),
      I5 => xb_4_fu_736_p2(11),
      O => \trunc_ln9_reg_1278[1]_i_13_n_20\
    );
\trunc_ln9_reg_1278[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(9),
      I1 => \trunc_ln8_reg_1273_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_508_p1\(8),
      I3 => \^sext_ln244_1_fu_508_p1\(9),
      I4 => \trunc_ln8_reg_1273_reg[31]\(10),
      I5 => xb_4_fu_736_p2(10),
      O => \trunc_ln9_reg_1278[1]_i_14_n_20\
    );
\trunc_ln9_reg_1278[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(8),
      I1 => \trunc_ln8_reg_1273_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_508_p1\(7),
      I3 => \^sext_ln244_1_fu_508_p1\(8),
      I4 => \trunc_ln8_reg_1273_reg[31]\(9),
      I5 => xb_4_fu_736_p2(9),
      O => \trunc_ln9_reg_1278[1]_i_15_n_20\
    );
\trunc_ln9_reg_1278[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(7),
      I1 => \trunc_ln8_reg_1273_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_508_p1\(6),
      I3 => \^sext_ln244_1_fu_508_p1\(7),
      I4 => \trunc_ln8_reg_1273_reg[31]\(8),
      I5 => xb_4_fu_736_p2(8),
      O => \trunc_ln9_reg_1278[1]_i_16_n_20\
    );
\trunc_ln9_reg_1278[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(6),
      I1 => \trunc_ln8_reg_1273_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_508_p1\(5),
      I3 => \^sext_ln244_1_fu_508_p1\(6),
      I4 => \trunc_ln8_reg_1273_reg[31]\(7),
      I5 => xb_4_fu_736_p2(7),
      O => \trunc_ln9_reg_1278[1]_i_17_n_20\
    );
\trunc_ln9_reg_1278[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(5),
      I1 => \trunc_ln8_reg_1273_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_508_p1\(4),
      I3 => \^sext_ln244_1_fu_508_p1\(5),
      I4 => \trunc_ln8_reg_1273_reg[31]\(6),
      I5 => xb_4_fu_736_p2(6),
      O => \trunc_ln9_reg_1278[1]_i_18_n_20\
    );
\trunc_ln9_reg_1278[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(5),
      I1 => \trunc_ln8_reg_1273_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_508_p1\(4),
      O => \trunc_ln9_reg_1278[1]_i_19_n_20\
    );
\trunc_ln9_reg_1278[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(4),
      I1 => \trunc_ln8_reg_1273_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_508_p1\(3),
      O => \trunc_ln9_reg_1278[1]_i_20_n_20\
    );
\trunc_ln9_reg_1278[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(3),
      I1 => \trunc_ln8_reg_1273_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_508_p1\(2),
      O => \trunc_ln9_reg_1278[1]_i_21_n_20\
    );
\trunc_ln9_reg_1278[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(2),
      I1 => \trunc_ln8_reg_1273_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_508_p1\(1),
      O => \trunc_ln9_reg_1278[1]_i_22_n_20\
    );
\trunc_ln9_reg_1278[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(1),
      I1 => \trunc_ln8_reg_1273_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_508_p1\(0),
      O => \trunc_ln9_reg_1278[1]_i_23_n_20\
    );
\trunc_ln9_reg_1278[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(4),
      I1 => \trunc_ln8_reg_1273_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_508_p1\(3),
      I3 => \^sext_ln244_1_fu_508_p1\(4),
      I4 => \trunc_ln8_reg_1273_reg[31]\(5),
      I5 => xb_4_fu_736_p2(5),
      O => \trunc_ln9_reg_1278[1]_i_27_n_20\
    );
\trunc_ln9_reg_1278[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(3),
      I1 => \trunc_ln8_reg_1273_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_508_p1\(2),
      I3 => \^sext_ln244_1_fu_508_p1\(3),
      I4 => \trunc_ln8_reg_1273_reg[31]\(4),
      I5 => xb_4_fu_736_p2(4),
      O => \trunc_ln9_reg_1278[1]_i_28_n_20\
    );
\trunc_ln9_reg_1278[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(2),
      I1 => \trunc_ln8_reg_1273_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_508_p1\(1),
      I3 => \^sext_ln244_1_fu_508_p1\(2),
      I4 => \trunc_ln8_reg_1273_reg[31]\(3),
      I5 => xb_4_fu_736_p2(3),
      O => \trunc_ln9_reg_1278[1]_i_29_n_20\
    );
\trunc_ln9_reg_1278[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(13),
      I1 => \trunc_ln8_reg_1273_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_508_p1\(12),
      O => \trunc_ln9_reg_1278[1]_i_3_n_20\
    );
\trunc_ln9_reg_1278[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(1),
      I1 => \trunc_ln8_reg_1273_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_508_p1\(0),
      I3 => \^sext_ln244_1_fu_508_p1\(1),
      I4 => \trunc_ln8_reg_1273_reg[31]\(2),
      I5 => xb_4_fu_736_p2(2),
      O => \trunc_ln9_reg_1278[1]_i_30_n_20\
    );
\trunc_ln9_reg_1278[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(0),
      I1 => \trunc_ln8_reg_1273_reg[0]_i_2_0\(0),
      I2 => \trunc_ln8_reg_1273_reg[31]\(0),
      I3 => \^sext_ln244_1_fu_508_p1\(0),
      I4 => \trunc_ln8_reg_1273_reg[31]\(1),
      I5 => xb_4_fu_736_p2(1),
      O => \trunc_ln9_reg_1278[1]_i_31_n_20\
    );
\trunc_ln9_reg_1278[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(12),
      I1 => \trunc_ln8_reg_1273_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_508_p1\(11),
      O => \trunc_ln9_reg_1278[1]_i_4_n_20\
    );
\trunc_ln9_reg_1278[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(11),
      I1 => \trunc_ln8_reg_1273_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_508_p1\(10),
      O => \trunc_ln9_reg_1278[1]_i_5_n_20\
    );
\trunc_ln9_reg_1278[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(10),
      I1 => \trunc_ln8_reg_1273_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_508_p1\(9),
      O => \trunc_ln9_reg_1278[1]_i_6_n_20\
    );
\trunc_ln9_reg_1278[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(9),
      I1 => \trunc_ln8_reg_1273_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_508_p1\(8),
      O => \trunc_ln9_reg_1278[1]_i_7_n_20\
    );
\trunc_ln9_reg_1278[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(8),
      I1 => \trunc_ln8_reg_1273_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_508_p1\(7),
      O => \trunc_ln9_reg_1278[1]_i_8_n_20\
    );
\trunc_ln9_reg_1278[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(7),
      I1 => \trunc_ln8_reg_1273_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_508_p1\(6),
      O => \trunc_ln9_reg_1278[1]_i_9_n_20\
    );
\trunc_ln9_reg_1278[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C36996C3"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(34),
      I1 => xb_4_fu_736_p2(36),
      I2 => \trunc_ln8_reg_1273_reg[31]\(36),
      I3 => \trunc_ln8_reg_1273_reg[31]\(35),
      I4 => xb_4_fu_736_p2(35),
      O => \trunc_ln9_reg_1278[25]_i_11_n_20\
    );
\trunc_ln9_reg_1278[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(34),
      I1 => \trunc_ln8_reg_1273_reg[31]\(35),
      I2 => xb_4_fu_736_p2(35),
      I3 => xb_4_fu_736_p2(34),
      I4 => \trunc_ln8_reg_1273_reg[31]\(34),
      I5 => \^sext_ln244_1_fu_508_p1\(33),
      O => \trunc_ln9_reg_1278[25]_i_12_n_20\
    );
\trunc_ln9_reg_1278[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(33),
      I1 => \trunc_ln8_reg_1273_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_508_p1\(32),
      I3 => \^sext_ln244_1_fu_508_p1\(33),
      I4 => \trunc_ln8_reg_1273_reg[31]\(34),
      I5 => xb_4_fu_736_p2(34),
      O => \trunc_ln9_reg_1278[25]_i_13_n_20\
    );
\trunc_ln9_reg_1278[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(32),
      I1 => \trunc_ln8_reg_1273_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_508_p1\(31),
      I3 => \^sext_ln244_1_fu_508_p1\(32),
      I4 => \trunc_ln8_reg_1273_reg[31]\(33),
      I5 => xb_4_fu_736_p2(33),
      O => \trunc_ln9_reg_1278[25]_i_14_n_20\
    );
\trunc_ln9_reg_1278[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(31),
      I1 => \trunc_ln8_reg_1273_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_508_p1\(30),
      I3 => \^sext_ln244_1_fu_508_p1\(31),
      I4 => \trunc_ln8_reg_1273_reg[31]\(32),
      I5 => xb_4_fu_736_p2(32),
      O => \trunc_ln9_reg_1278[25]_i_15_n_20\
    );
\trunc_ln9_reg_1278[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(30),
      I1 => \trunc_ln8_reg_1273_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_508_p1\(29),
      I3 => \^sext_ln244_1_fu_508_p1\(30),
      I4 => \trunc_ln8_reg_1273_reg[31]\(31),
      I5 => xb_4_fu_736_p2(31),
      O => \trunc_ln9_reg_1278[25]_i_16_n_20\
    );
\trunc_ln9_reg_1278[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(29),
      I1 => \trunc_ln8_reg_1273_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_508_p1\(28),
      I3 => \^sext_ln244_1_fu_508_p1\(29),
      I4 => \trunc_ln8_reg_1273_reg[31]\(30),
      I5 => xb_4_fu_736_p2(30),
      O => \trunc_ln9_reg_1278[25]_i_17_n_20\
    );
\trunc_ln9_reg_1278[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => xb_4_fu_736_p2(35),
      I1 => \trunc_ln8_reg_1273_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_508_p1\(34),
      O => \trunc_ln9_reg_1278[25]_i_3_n_20\
    );
\trunc_ln9_reg_1278[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(35),
      I1 => \trunc_ln8_reg_1273_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_508_p1\(34),
      O => \trunc_ln9_reg_1278[25]_i_4_n_20\
    );
\trunc_ln9_reg_1278[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(34),
      I1 => \trunc_ln8_reg_1273_reg[31]\(34),
      I2 => \^sext_ln244_1_fu_508_p1\(33),
      O => \trunc_ln9_reg_1278[25]_i_5_n_20\
    );
\trunc_ln9_reg_1278[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(33),
      I1 => \trunc_ln8_reg_1273_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_508_p1\(32),
      O => \trunc_ln9_reg_1278[25]_i_6_n_20\
    );
\trunc_ln9_reg_1278[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(32),
      I1 => \trunc_ln8_reg_1273_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_508_p1\(31),
      O => \trunc_ln9_reg_1278[25]_i_7_n_20\
    );
\trunc_ln9_reg_1278[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(31),
      I1 => \trunc_ln8_reg_1273_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_508_p1\(30),
      O => \trunc_ln9_reg_1278[25]_i_8_n_20\
    );
\trunc_ln9_reg_1278[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(30),
      I1 => \trunc_ln8_reg_1273_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_508_p1\(29),
      O => \trunc_ln9_reg_1278[25]_i_9_n_20\
    );
\trunc_ln9_reg_1278[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(20),
      I1 => \trunc_ln8_reg_1273_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_508_p1\(19),
      I3 => \^sext_ln244_1_fu_508_p1\(20),
      I4 => \trunc_ln8_reg_1273_reg[31]\(21),
      I5 => xb_4_fu_736_p2(21),
      O => \trunc_ln9_reg_1278[9]_i_10_n_20\
    );
\trunc_ln9_reg_1278[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(19),
      I1 => \trunc_ln8_reg_1273_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_508_p1\(18),
      I3 => \^sext_ln244_1_fu_508_p1\(19),
      I4 => \trunc_ln8_reg_1273_reg[31]\(20),
      I5 => xb_4_fu_736_p2(20),
      O => \trunc_ln9_reg_1278[9]_i_11_n_20\
    );
\trunc_ln9_reg_1278[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(18),
      I1 => \trunc_ln8_reg_1273_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_508_p1\(17),
      I3 => \^sext_ln244_1_fu_508_p1\(18),
      I4 => \trunc_ln8_reg_1273_reg[31]\(19),
      I5 => xb_4_fu_736_p2(19),
      O => \trunc_ln9_reg_1278[9]_i_12_n_20\
    );
\trunc_ln9_reg_1278[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(17),
      I1 => \trunc_ln8_reg_1273_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_508_p1\(16),
      I3 => \^sext_ln244_1_fu_508_p1\(17),
      I4 => \trunc_ln8_reg_1273_reg[31]\(18),
      I5 => xb_4_fu_736_p2(18),
      O => \trunc_ln9_reg_1278[9]_i_13_n_20\
    );
\trunc_ln9_reg_1278[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(16),
      I1 => \trunc_ln8_reg_1273_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_508_p1\(15),
      I3 => \^sext_ln244_1_fu_508_p1\(16),
      I4 => \trunc_ln8_reg_1273_reg[31]\(17),
      I5 => xb_4_fu_736_p2(17),
      O => \trunc_ln9_reg_1278[9]_i_14_n_20\
    );
\trunc_ln9_reg_1278[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(15),
      I1 => \trunc_ln8_reg_1273_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_508_p1\(14),
      I3 => \^sext_ln244_1_fu_508_p1\(15),
      I4 => \trunc_ln8_reg_1273_reg[31]\(16),
      I5 => xb_4_fu_736_p2(16),
      O => \trunc_ln9_reg_1278[9]_i_15_n_20\
    );
\trunc_ln9_reg_1278[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(14),
      I1 => \trunc_ln8_reg_1273_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_508_p1\(13),
      I3 => \^sext_ln244_1_fu_508_p1\(14),
      I4 => \trunc_ln8_reg_1273_reg[31]\(15),
      I5 => xb_4_fu_736_p2(15),
      O => \trunc_ln9_reg_1278[9]_i_16_n_20\
    );
\trunc_ln9_reg_1278[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(13),
      I1 => \trunc_ln8_reg_1273_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_508_p1\(12),
      I3 => \^sext_ln244_1_fu_508_p1\(13),
      I4 => \trunc_ln8_reg_1273_reg[31]\(14),
      I5 => xb_4_fu_736_p2(14),
      O => \trunc_ln9_reg_1278[9]_i_17_n_20\
    );
\trunc_ln9_reg_1278[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(21),
      I1 => \trunc_ln8_reg_1273_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_508_p1\(20),
      O => \trunc_ln9_reg_1278[9]_i_2_n_20\
    );
\trunc_ln9_reg_1278[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(20),
      I1 => \trunc_ln8_reg_1273_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_508_p1\(19),
      O => \trunc_ln9_reg_1278[9]_i_3_n_20\
    );
\trunc_ln9_reg_1278[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(19),
      I1 => \trunc_ln8_reg_1273_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_508_p1\(18),
      O => \trunc_ln9_reg_1278[9]_i_4_n_20\
    );
\trunc_ln9_reg_1278[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(18),
      I1 => \trunc_ln8_reg_1273_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_508_p1\(17),
      O => \trunc_ln9_reg_1278[9]_i_5_n_20\
    );
\trunc_ln9_reg_1278[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(17),
      I1 => \trunc_ln8_reg_1273_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_508_p1\(16),
      O => \trunc_ln9_reg_1278[9]_i_6_n_20\
    );
\trunc_ln9_reg_1278[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(16),
      I1 => \trunc_ln8_reg_1273_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_508_p1\(15),
      O => \trunc_ln9_reg_1278[9]_i_7_n_20\
    );
\trunc_ln9_reg_1278[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(15),
      I1 => \trunc_ln8_reg_1273_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_508_p1\(14),
      O => \trunc_ln9_reg_1278[9]_i_8_n_20\
    );
\trunc_ln9_reg_1278[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_736_p2(14),
      I1 => \trunc_ln8_reg_1273_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_508_p1\(13),
      O => \trunc_ln9_reg_1278[9]_i_9_n_20\
    );
\trunc_ln9_reg_1278_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[9]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[17]_i_1_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[17]_i_1_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[17]_i_1_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[17]_i_1_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[17]_i_1_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[17]_i_1_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[17]_i_1_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[17]_i_1_n_27\,
      DI(7) => \trunc_ln9_reg_1278[17]_i_2_n_20\,
      DI(6) => \trunc_ln9_reg_1278[17]_i_3_n_20\,
      DI(5) => \trunc_ln9_reg_1278[17]_i_4_n_20\,
      DI(4) => \trunc_ln9_reg_1278[17]_i_5_n_20\,
      DI(3) => \trunc_ln9_reg_1278[17]_i_6_n_20\,
      DI(2) => \trunc_ln9_reg_1278[17]_i_7_n_20\,
      DI(1) => \trunc_ln9_reg_1278[17]_i_8_n_20\,
      DI(0) => \trunc_ln9_reg_1278[17]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[44]\(17 downto 10),
      S(7) => \trunc_ln9_reg_1278[17]_i_10_n_20\,
      S(6) => \trunc_ln9_reg_1278[17]_i_11_n_20\,
      S(5) => \trunc_ln9_reg_1278[17]_i_12_n_20\,
      S(4) => \trunc_ln9_reg_1278[17]_i_13_n_20\,
      S(3) => \trunc_ln9_reg_1278[17]_i_14_n_20\,
      S(2) => \trunc_ln9_reg_1278[17]_i_15_n_20\,
      S(1) => \trunc_ln9_reg_1278[17]_i_16_n_20\,
      S(0) => \trunc_ln9_reg_1278[17]_i_17_n_20\
    );
\trunc_ln9_reg_1278_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[1]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[1]_i_1_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[1]_i_1_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[1]_i_1_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[1]_i_1_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[1]_i_1_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[1]_i_1_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[1]_i_1_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[1]_i_1_n_27\,
      DI(7) => \trunc_ln9_reg_1278[1]_i_3_n_20\,
      DI(6) => \trunc_ln9_reg_1278[1]_i_4_n_20\,
      DI(5) => \trunc_ln9_reg_1278[1]_i_5_n_20\,
      DI(4) => \trunc_ln9_reg_1278[1]_i_6_n_20\,
      DI(3) => \trunc_ln9_reg_1278[1]_i_7_n_20\,
      DI(2) => \trunc_ln9_reg_1278[1]_i_8_n_20\,
      DI(1) => \trunc_ln9_reg_1278[1]_i_9_n_20\,
      DI(0) => \trunc_ln9_reg_1278[1]_i_10_n_20\,
      O(7 downto 6) => \trunc_ln255_1_reg_1244_reg[44]\(1 downto 0),
      O(5 downto 0) => \NLW_trunc_ln9_reg_1278_reg[1]_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \trunc_ln9_reg_1278[1]_i_11_n_20\,
      S(6) => \trunc_ln9_reg_1278[1]_i_12_n_20\,
      S(5) => \trunc_ln9_reg_1278[1]_i_13_n_20\,
      S(4) => \trunc_ln9_reg_1278[1]_i_14_n_20\,
      S(3) => \trunc_ln9_reg_1278[1]_i_15_n_20\,
      S(2) => \trunc_ln9_reg_1278[1]_i_16_n_20\,
      S(1) => \trunc_ln9_reg_1278[1]_i_17_n_20\,
      S(0) => \trunc_ln9_reg_1278[1]_i_18_n_20\
    );
\trunc_ln9_reg_1278_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[1]_i_2_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[1]_i_2_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[1]_i_2_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[1]_i_2_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[1]_i_2_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[1]_i_2_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[1]_i_2_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[1]_i_2_n_27\,
      DI(7) => \trunc_ln9_reg_1278[1]_i_19_n_20\,
      DI(6) => \trunc_ln9_reg_1278[1]_i_20_n_20\,
      DI(5) => \trunc_ln9_reg_1278[1]_i_21_n_20\,
      DI(4) => \trunc_ln9_reg_1278[1]_i_22_n_20\,
      DI(3) => \trunc_ln9_reg_1278[1]_i_23_n_20\,
      DI(2 downto 0) => \trunc_ln9_reg_1278_reg[1]\(2 downto 0),
      O(7 downto 0) => \NLW_trunc_ln9_reg_1278_reg[1]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln9_reg_1278[1]_i_27_n_20\,
      S(6) => \trunc_ln9_reg_1278[1]_i_28_n_20\,
      S(5) => \trunc_ln9_reg_1278[1]_i_29_n_20\,
      S(4) => \trunc_ln9_reg_1278[1]_i_30_n_20\,
      S(3) => \trunc_ln9_reg_1278[1]_i_31_n_20\,
      S(2 downto 0) => \trunc_ln9_reg_1278_reg[1]_0\(2 downto 0)
    );
\trunc_ln9_reg_1278_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[17]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[25]_i_1_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[25]_i_1_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[25]_i_1_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[25]_i_1_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[25]_i_1_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[25]_i_1_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[25]_i_1_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[25]_i_1_n_27\,
      DI(7) => \trunc_ln9_reg_1278_reg[25]\(0),
      DI(6) => \trunc_ln9_reg_1278[25]_i_3_n_20\,
      DI(5) => \trunc_ln9_reg_1278[25]_i_4_n_20\,
      DI(4) => \trunc_ln9_reg_1278[25]_i_5_n_20\,
      DI(3) => \trunc_ln9_reg_1278[25]_i_6_n_20\,
      DI(2) => \trunc_ln9_reg_1278[25]_i_7_n_20\,
      DI(1) => \trunc_ln9_reg_1278[25]_i_8_n_20\,
      DI(0) => \trunc_ln9_reg_1278[25]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[44]\(25 downto 18),
      S(7) => \trunc_ln9_reg_1278_reg[25]_0\(0),
      S(6) => \trunc_ln9_reg_1278[25]_i_11_n_20\,
      S(5) => \trunc_ln9_reg_1278[25]_i_12_n_20\,
      S(4) => \trunc_ln9_reg_1278[25]_i_13_n_20\,
      S(3) => \trunc_ln9_reg_1278[25]_i_14_n_20\,
      S(2) => \trunc_ln9_reg_1278[25]_i_15_n_20\,
      S(1) => \trunc_ln9_reg_1278[25]_i_16_n_20\,
      S(0) => \trunc_ln9_reg_1278[25]_i_17_n_20\
    );
\trunc_ln9_reg_1278_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[25]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_trunc_ln9_reg_1278_reg[31]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \trunc_ln9_reg_1278_reg[31]_i_1_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[31]_i_1_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[31]_i_1_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[31]_i_1_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[31]_i_1_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \trunc_ln9_reg_1278_reg[31]\(4 downto 0),
      O(7 downto 6) => \NLW_trunc_ln9_reg_1278_reg[31]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \trunc_ln255_1_reg_1244_reg[44]\(31 downto 26),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \trunc_ln9_reg_1278_reg[31]_0\(5 downto 0)
    );
\trunc_ln9_reg_1278_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[1]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[9]_i_1_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[9]_i_1_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[9]_i_1_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[9]_i_1_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[9]_i_1_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[9]_i_1_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[9]_i_1_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[9]_i_1_n_27\,
      DI(7) => \trunc_ln9_reg_1278[9]_i_2_n_20\,
      DI(6) => \trunc_ln9_reg_1278[9]_i_3_n_20\,
      DI(5) => \trunc_ln9_reg_1278[9]_i_4_n_20\,
      DI(4) => \trunc_ln9_reg_1278[9]_i_5_n_20\,
      DI(3) => \trunc_ln9_reg_1278[9]_i_6_n_20\,
      DI(2) => \trunc_ln9_reg_1278[9]_i_7_n_20\,
      DI(1) => \trunc_ln9_reg_1278[9]_i_8_n_20\,
      DI(0) => \trunc_ln9_reg_1278[9]_i_9_n_20\,
      O(7 downto 0) => \trunc_ln255_1_reg_1244_reg[44]\(9 downto 2),
      S(7) => \trunc_ln9_reg_1278[9]_i_10_n_20\,
      S(6) => \trunc_ln9_reg_1278[9]_i_11_n_20\,
      S(5) => \trunc_ln9_reg_1278[9]_i_12_n_20\,
      S(4) => \trunc_ln9_reg_1278[9]_i_13_n_20\,
      S(3) => \trunc_ln9_reg_1278[9]_i_14_n_20\,
      S(2) => \trunc_ln9_reg_1278[9]_i_15_n_20\,
      S(1) => \trunc_ln9_reg_1278[9]_i_16_n_20\,
      S(0) => \trunc_ln9_reg_1278[9]_i_17_n_20\
    );
\xb_1_fu_208[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_508_p1\(34),
      I1 => Q(0),
      I2 => D(0),
      I3 => P(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_25 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_819_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \q0_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xa2_2_fu_176_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln386_fu_814_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa1_2_fu_180_reg[43]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xa2_2_fu_176_reg[45]_0\ : in STD_LOGIC;
    xa2_2_fu_176_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln379_reg_1271_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__14_carry_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \xout1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[31]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \xout1_reg[27]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xout1_reg[27]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_25 : entity is "adpcm_main_mul_32s_7s_39_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_25 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln379_reg_1271[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln379_reg_1271_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal grp_fu_396_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^q0_reg[29]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sext_ln333_1_fu_819_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^sext_ln386_fu_814_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__14_carry__0_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_27\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_21\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_22\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_23\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_24\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_25\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_26\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_27\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_35\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__1_n_20\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__1_n_20\ : STD_LOGIC;
  signal tmp_product_carry_n_25 : STD_LOGIC;
  signal tmp_product_carry_n_26 : STD_LOGIC;
  signal tmp_product_carry_n_27 : STD_LOGIC;
  signal tmp_product_carry_n_32 : STD_LOGIC;
  signal tmp_product_carry_n_33 : STD_LOGIC;
  signal tmp_product_carry_n_34 : STD_LOGIC;
  signal tmp_product_carry_n_35 : STD_LOGIC;
  signal \xout1[11]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[11]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[19]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_10_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_9_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_10_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_13_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_14_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_15_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_16_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_17_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_18_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_6_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_7_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_8_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_9_n_20\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_20\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_21\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_22\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_23\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_24\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_25\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_26\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_27\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_20\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_21\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_22\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_23\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_24\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_25\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_26\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_27\ : STD_LOGIC;
  signal \NLW_add_ln379_reg_1271_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln379_reg_1271_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_1271_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_1271_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_1271_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24__0\ : label is "soft_lutpair154";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22__0\ : label is "soft_lutpair154";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_20__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_21__0\ : label is "soft_lutpair144";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23__0\ : label is "soft_lutpair156";
  attribute ADDER_THRESHOLD of \xout1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  \q0_reg[29]\(1 downto 0) <= \^q0_reg[29]\(1 downto 0);
  sext_ln333_1_fu_819_p1(34 downto 0) <= \^sext_ln333_1_fu_819_p1\(34 downto 0);
  sext_ln386_fu_814_p1(31 downto 0) <= \^sext_ln386_fu_814_p1\(31 downto 0);
\add_ln379_reg_1271[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(15),
      I1 => Q(15),
      O => \add_ln379_reg_1271[15]_i_2_n_20\
    );
\add_ln379_reg_1271[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(14),
      I1 => Q(14),
      O => \add_ln379_reg_1271[15]_i_3_n_20\
    );
\add_ln379_reg_1271[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(13),
      I1 => Q(13),
      O => \add_ln379_reg_1271[15]_i_4_n_20\
    );
\add_ln379_reg_1271[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(12),
      I1 => Q(12),
      O => \add_ln379_reg_1271[15]_i_5_n_20\
    );
\add_ln379_reg_1271[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(11),
      I1 => Q(11),
      O => \add_ln379_reg_1271[15]_i_6_n_20\
    );
\add_ln379_reg_1271[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(10),
      I1 => Q(10),
      O => \add_ln379_reg_1271[15]_i_7_n_20\
    );
\add_ln379_reg_1271[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(9),
      I1 => Q(9),
      O => \add_ln379_reg_1271[15]_i_8_n_20\
    );
\add_ln379_reg_1271[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(8),
      I1 => Q(8),
      O => \add_ln379_reg_1271[15]_i_9_n_20\
    );
\add_ln379_reg_1271[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(23),
      I1 => Q(23),
      O => \add_ln379_reg_1271[23]_i_2_n_20\
    );
\add_ln379_reg_1271[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(22),
      I1 => Q(22),
      O => \add_ln379_reg_1271[23]_i_3_n_20\
    );
\add_ln379_reg_1271[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(21),
      I1 => Q(21),
      O => \add_ln379_reg_1271[23]_i_4_n_20\
    );
\add_ln379_reg_1271[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(20),
      I1 => Q(20),
      O => \add_ln379_reg_1271[23]_i_5_n_20\
    );
\add_ln379_reg_1271[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(19),
      I1 => Q(19),
      O => \add_ln379_reg_1271[23]_i_6_n_20\
    );
\add_ln379_reg_1271[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(18),
      I1 => Q(18),
      O => \add_ln379_reg_1271[23]_i_7_n_20\
    );
\add_ln379_reg_1271[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(17),
      I1 => Q(17),
      O => \add_ln379_reg_1271[23]_i_8_n_20\
    );
\add_ln379_reg_1271[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(16),
      I1 => Q(16),
      O => \add_ln379_reg_1271[23]_i_9_n_20\
    );
\add_ln379_reg_1271[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \add_ln379_reg_1271_reg[31]\(31),
      O => \add_ln379_reg_1271[31]_i_2_n_20\
    );
\add_ln379_reg_1271[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(30),
      I1 => Q(30),
      O => \add_ln379_reg_1271[31]_i_3_n_20\
    );
\add_ln379_reg_1271[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(29),
      I1 => Q(29),
      O => \add_ln379_reg_1271[31]_i_4_n_20\
    );
\add_ln379_reg_1271[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(28),
      I1 => Q(28),
      O => \add_ln379_reg_1271[31]_i_5_n_20\
    );
\add_ln379_reg_1271[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(27),
      I1 => Q(27),
      O => \add_ln379_reg_1271[31]_i_6_n_20\
    );
\add_ln379_reg_1271[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(26),
      I1 => Q(26),
      O => \add_ln379_reg_1271[31]_i_7_n_20\
    );
\add_ln379_reg_1271[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(25),
      I1 => Q(25),
      O => \add_ln379_reg_1271[31]_i_8_n_20\
    );
\add_ln379_reg_1271[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(24),
      I1 => Q(24),
      O => \add_ln379_reg_1271[31]_i_9_n_20\
    );
\add_ln379_reg_1271[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(7),
      I1 => Q(7),
      O => \add_ln379_reg_1271[7]_i_2_n_20\
    );
\add_ln379_reg_1271[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(6),
      I1 => Q(6),
      O => \add_ln379_reg_1271[7]_i_3_n_20\
    );
\add_ln379_reg_1271[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(5),
      I1 => Q(5),
      O => \add_ln379_reg_1271[7]_i_4_n_20\
    );
\add_ln379_reg_1271[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(4),
      I1 => Q(4),
      O => \add_ln379_reg_1271[7]_i_5_n_20\
    );
\add_ln379_reg_1271[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(3),
      I1 => Q(3),
      O => \add_ln379_reg_1271[7]_i_6_n_20\
    );
\add_ln379_reg_1271[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(2),
      I1 => Q(2),
      O => \add_ln379_reg_1271[7]_i_7_n_20\
    );
\add_ln379_reg_1271[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(1),
      I1 => Q(1),
      O => \add_ln379_reg_1271[7]_i_8_n_20\
    );
\add_ln379_reg_1271[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_1271_reg[31]\(0),
      I1 => Q(0),
      O => \add_ln379_reg_1271[7]_i_9_n_20\
    );
\add_ln379_reg_1271_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_1271_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_1271_reg[15]_i_1_n_20\,
      CO(6) => \add_ln379_reg_1271_reg[15]_i_1_n_21\,
      CO(5) => \add_ln379_reg_1271_reg[15]_i_1_n_22\,
      CO(4) => \add_ln379_reg_1271_reg[15]_i_1_n_23\,
      CO(3) => \add_ln379_reg_1271_reg[15]_i_1_n_24\,
      CO(2) => \add_ln379_reg_1271_reg[15]_i_1_n_25\,
      CO(1) => \add_ln379_reg_1271_reg[15]_i_1_n_26\,
      CO(0) => \add_ln379_reg_1271_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_1271_reg[31]\(15 downto 8),
      O(7 downto 0) => \^sext_ln386_fu_814_p1\(15 downto 8),
      S(7) => \add_ln379_reg_1271[15]_i_2_n_20\,
      S(6) => \add_ln379_reg_1271[15]_i_3_n_20\,
      S(5) => \add_ln379_reg_1271[15]_i_4_n_20\,
      S(4) => \add_ln379_reg_1271[15]_i_5_n_20\,
      S(3) => \add_ln379_reg_1271[15]_i_6_n_20\,
      S(2) => \add_ln379_reg_1271[15]_i_7_n_20\,
      S(1) => \add_ln379_reg_1271[15]_i_8_n_20\,
      S(0) => \add_ln379_reg_1271[15]_i_9_n_20\
    );
\add_ln379_reg_1271_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_1271_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_1271_reg[23]_i_1_n_20\,
      CO(6) => \add_ln379_reg_1271_reg[23]_i_1_n_21\,
      CO(5) => \add_ln379_reg_1271_reg[23]_i_1_n_22\,
      CO(4) => \add_ln379_reg_1271_reg[23]_i_1_n_23\,
      CO(3) => \add_ln379_reg_1271_reg[23]_i_1_n_24\,
      CO(2) => \add_ln379_reg_1271_reg[23]_i_1_n_25\,
      CO(1) => \add_ln379_reg_1271_reg[23]_i_1_n_26\,
      CO(0) => \add_ln379_reg_1271_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_1271_reg[31]\(23 downto 16),
      O(7 downto 0) => \^sext_ln386_fu_814_p1\(23 downto 16),
      S(7) => \add_ln379_reg_1271[23]_i_2_n_20\,
      S(6) => \add_ln379_reg_1271[23]_i_3_n_20\,
      S(5) => \add_ln379_reg_1271[23]_i_4_n_20\,
      S(4) => \add_ln379_reg_1271[23]_i_5_n_20\,
      S(3) => \add_ln379_reg_1271[23]_i_6_n_20\,
      S(2) => \add_ln379_reg_1271[23]_i_7_n_20\,
      S(1) => \add_ln379_reg_1271[23]_i_8_n_20\,
      S(0) => \add_ln379_reg_1271[23]_i_9_n_20\
    );
\add_ln379_reg_1271_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_1271_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln379_reg_1271_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln379_reg_1271_reg[31]_i_1_n_21\,
      CO(5) => \add_ln379_reg_1271_reg[31]_i_1_n_22\,
      CO(4) => \add_ln379_reg_1271_reg[31]_i_1_n_23\,
      CO(3) => \add_ln379_reg_1271_reg[31]_i_1_n_24\,
      CO(2) => \add_ln379_reg_1271_reg[31]_i_1_n_25\,
      CO(1) => \add_ln379_reg_1271_reg[31]_i_1_n_26\,
      CO(0) => \add_ln379_reg_1271_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln379_reg_1271_reg[31]\(30 downto 24),
      O(7 downto 0) => \^sext_ln386_fu_814_p1\(31 downto 24),
      S(7) => \add_ln379_reg_1271[31]_i_2_n_20\,
      S(6) => \add_ln379_reg_1271[31]_i_3_n_20\,
      S(5) => \add_ln379_reg_1271[31]_i_4_n_20\,
      S(4) => \add_ln379_reg_1271[31]_i_5_n_20\,
      S(3) => \add_ln379_reg_1271[31]_i_6_n_20\,
      S(2) => \add_ln379_reg_1271[31]_i_7_n_20\,
      S(1) => \add_ln379_reg_1271[31]_i_8_n_20\,
      S(0) => \add_ln379_reg_1271[31]_i_9_n_20\
    );
\add_ln379_reg_1271_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_1271_reg[7]_i_1_n_20\,
      CO(6) => \add_ln379_reg_1271_reg[7]_i_1_n_21\,
      CO(5) => \add_ln379_reg_1271_reg[7]_i_1_n_22\,
      CO(4) => \add_ln379_reg_1271_reg[7]_i_1_n_23\,
      CO(3) => \add_ln379_reg_1271_reg[7]_i_1_n_24\,
      CO(2) => \add_ln379_reg_1271_reg[7]_i_1_n_25\,
      CO(1) => \add_ln379_reg_1271_reg[7]_i_1_n_26\,
      CO(0) => \add_ln379_reg_1271_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \add_ln379_reg_1271_reg[31]\(7 downto 0),
      O(7 downto 0) => \^sext_ln386_fu_814_p1\(7 downto 0),
      S(7) => \add_ln379_reg_1271[7]_i_2_n_20\,
      S(6) => \add_ln379_reg_1271[7]_i_3_n_20\,
      S(5) => \add_ln379_reg_1271[7]_i_4_n_20\,
      S(4) => \add_ln379_reg_1271[7]_i_5_n_20\,
      S(3) => \add_ln379_reg_1271[7]_i_6_n_20\,
      S(2) => \add_ln379_reg_1271[7]_i_7_n_20\,
      S(1) => \add_ln379_reg_1271[7]_i_8_n_20\,
      S(0) => \add_ln379_reg_1271[7]_i_9_n_20\
    );
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_20\,
      CO(6) => \tmp_product__14_carry_n_21\,
      CO(5) => \tmp_product__14_carry_n_22\,
      CO(4) => \tmp_product__14_carry_n_23\,
      CO(3) => \tmp_product__14_carry_n_24\,
      CO(2) => \tmp_product__14_carry_n_25\,
      CO(1) => \tmp_product__14_carry_n_26\,
      CO(0) => \tmp_product__14_carry_n_27\,
      DI(7) => \tmp_product__14_carry_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry_i_7__0_n_20\,
      DI(0) => grp_fu_396_p0(2),
      O(7 downto 0) => \^sext_ln333_1_fu_819_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry_i_16__0_n_20\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_20\,
      CO(6) => \tmp_product__14_carry__0_n_21\,
      CO(5) => \tmp_product__14_carry__0_n_22\,
      CO(4) => \tmp_product__14_carry__0_n_23\,
      CO(3) => \tmp_product__14_carry__0_n_24\,
      CO(2) => \tmp_product__14_carry__0_n_25\,
      CO(1) => \tmp_product__14_carry__0_n_26\,
      CO(0) => \tmp_product__14_carry__0_n_27\,
      DI(7) => \tmp_product__14_carry__0_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__0_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__0_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__0_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__0_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__0_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__0_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__0_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_819_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__0_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__0_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__0_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__0_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__0_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__0_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__0_i_16__0_n_20\
    );
\tmp_product__14_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_23__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_17__0_n_20\,
      I3 => q0(12),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(12),
      O => \tmp_product__14_carry__0_i_10__0_n_20\
    );
\tmp_product__14_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_18__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_21__0_n_20\,
      I3 => q0(11),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(11),
      O => \tmp_product__14_carry__0_i_11__0_n_20\
    );
\tmp_product__14_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_19__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_23__0_n_20\,
      I3 => q0(10),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(10),
      O => \tmp_product__14_carry__0_i_12__0_n_20\
    );
\tmp_product__14_carry__0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_24__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_18__0_n_20\,
      I3 => q0(9),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(9),
      O => \tmp_product__14_carry__0_i_13__0_n_20\
    );
\tmp_product__14_carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_20__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_19__0_n_20\,
      I3 => q0(8),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(8),
      O => \tmp_product__14_carry__0_i_14__0_n_20\
    );
\tmp_product__14_carry__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7__0_n_20\,
      I1 => \tmp_product__14_carry_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_24__0_n_20\,
      I3 => q0(7),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(7),
      O => \tmp_product__14_carry__0_i_15__0_n_20\
    );
\tmp_product__14_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_20__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(6),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_20\,
      O => \tmp_product__14_carry__0_i_16__0_n_20\
    );
\tmp_product__14_carry__0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(16),
      O => \tmp_product__14_carry__0_i_17__0_n_20\
    );
\tmp_product__14_carry__0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(13),
      O => \tmp_product__14_carry__0_i_18__0_n_20\
    );
\tmp_product__14_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(12),
      O => \tmp_product__14_carry__0_i_19__0_n_20\
    );
\tmp_product__14_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(12),
      I3 => \^sext_ln386_fu_814_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_20\,
      O => \tmp_product__14_carry__0_i_1__0_n_20\
    );
\tmp_product__14_carry__0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(10),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(10),
      O => \tmp_product__14_carry__0_i_20__0_n_20\
    );
\tmp_product__14_carry__0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(15),
      O => \tmp_product__14_carry__0_i_21__0_n_20\
    );
\tmp_product__14_carry__0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(17),
      O => \tmp_product__14_carry__0_i_22__0_n_20\
    );
\tmp_product__14_carry__0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(14),
      O => \tmp_product__14_carry__0_i_23__0_n_20\
    );
\tmp_product__14_carry__0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(11),
      O => \tmp_product__14_carry__0_i_24__0_n_20\
    );
\tmp_product__14_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(15),
      I3 => \^sext_ln386_fu_814_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_20\,
      O => \tmp_product__14_carry__0_i_2__0_n_20\
    );
\tmp_product__14_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(14),
      I3 => \^sext_ln386_fu_814_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_20\,
      O => \tmp_product__14_carry__0_i_3__0_n_20\
    );
\tmp_product__14_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(9),
      I3 => \^sext_ln386_fu_814_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_20\,
      O => \tmp_product__14_carry__0_i_4__0_n_20\
    );
\tmp_product__14_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(8),
      I3 => \^sext_ln386_fu_814_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_20\,
      O => \tmp_product__14_carry__0_i_5__0_n_20\
    );
\tmp_product__14_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(11),
      I3 => \^sext_ln386_fu_814_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_20\,
      O => \tmp_product__14_carry__0_i_6__0_n_20\
    );
\tmp_product__14_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_20__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(6),
      I2 => q0(6),
      I3 => \^sext_ln386_fu_814_p1\(8),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(8),
      O => \tmp_product__14_carry__0_i_7__0_n_20\
    );
\tmp_product__14_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(5),
      I3 => \^sext_ln386_fu_814_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_20\,
      O => \tmp_product__14_carry__0_i_8__0_n_20\
    );
\tmp_product__14_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__0_i_22__0_n_20\,
      I3 => q0(13),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(13),
      O => \tmp_product__14_carry__0_i_9__0_n_20\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_20\,
      CO(6) => \tmp_product__14_carry__1_n_21\,
      CO(5) => \tmp_product__14_carry__1_n_22\,
      CO(4) => \tmp_product__14_carry__1_n_23\,
      CO(3) => \tmp_product__14_carry__1_n_24\,
      CO(2) => \tmp_product__14_carry__1_n_25\,
      CO(1) => \tmp_product__14_carry__1_n_26\,
      CO(0) => \tmp_product__14_carry__1_n_27\,
      DI(7) => \tmp_product__14_carry__1_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__1_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__1_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__1_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__1_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__1_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__1_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__1_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_819_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__1_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__1_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__1_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__1_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__1_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__1_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__1_i_16__0_n_20\
    );
\tmp_product__14_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(22),
      I2 => \tmp_product__14_carry_0\(0),
      I3 => q0(22),
      I4 => \tmp_product__14_carry__1_i_20__0_n_20\,
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_10__0_n_20\
    );
\tmp_product__14_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(23),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_21__0_n_20\,
      O => \tmp_product__14_carry__1_i_11__0_n_20\
    );
\tmp_product__14_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(22),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_22__0_n_20\,
      O => \tmp_product__14_carry__1_i_12__0_n_20\
    );
\tmp_product__14_carry__1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_21__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I3 => q0(17),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(17),
      O => \tmp_product__14_carry__1_i_13__0_n_20\
    );
\tmp_product__14_carry__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6__0_n_20\,
      I1 => \tmp_product__14_carry__1_i_22__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I3 => q0(16),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(16),
      O => \tmp_product__14_carry__1_i_14__0_n_20\
    );
\tmp_product__14_carry__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_22__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_21__0_n_20\,
      I3 => q0(15),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(15),
      O => \tmp_product__14_carry__1_i_15__0_n_20\
    );
\tmp_product__14_carry__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8__0_n_20\,
      I1 => \tmp_product__14_carry__0_i_17__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_22__0_n_20\,
      I3 => q0(14),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(14),
      O => \tmp_product__14_carry__1_i_16__0_n_20\
    );
\tmp_product__14_carry__1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(20),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(20),
      O => \tmp_product__14_carry__1_i_17__0_n_20\
    );
\tmp_product__14_carry__1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(21),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(21),
      O => \tmp_product__14_carry__1_i_18__0_n_20\
    );
\tmp_product__14_carry__1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(25),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(25),
      O => \tmp_product__14_carry__1_i_19__0_n_20\
    );
\tmp_product__14_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_17__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_814_p1\(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(24),
      O => \tmp_product__14_carry__1_i_1__0_n_20\
    );
\tmp_product__14_carry__1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(24),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(24),
      O => \tmp_product__14_carry__1_i_20__0_n_20\
    );
\tmp_product__14_carry__1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(19),
      O => \tmp_product__14_carry__1_i_21__0_n_20\
    );
\tmp_product__14_carry__1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(18),
      O => \tmp_product__14_carry__1_i_22__0_n_20\
    );
\tmp_product__14_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(23),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(23),
      I3 => \^sext_ln386_fu_814_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_2__0_n_20\
    );
\tmp_product__14_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(22),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(22),
      I3 => \^sext_ln386_fu_814_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_3__0_n_20\
    );
\tmp_product__14_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(17),
      I3 => \^sext_ln386_fu_814_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_4__0_n_20\
    );
\tmp_product__14_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(16),
      I3 => \^sext_ln386_fu_814_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_5__0_n_20\
    );
\tmp_product__14_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(19),
      I3 => \^sext_ln386_fu_814_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_22__0_n_20\,
      O => \tmp_product__14_carry__1_i_6__0_n_20\
    );
\tmp_product__14_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(18),
      I3 => \^sext_ln386_fu_814_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_20\,
      O => \tmp_product__14_carry__1_i_7__0_n_20\
    );
\tmp_product__14_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(13),
      I3 => \^sext_ln386_fu_814_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_22__0_n_20\,
      O => \tmp_product__14_carry__1_i_8__0_n_20\
    );
\tmp_product__14_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(23),
      I2 => \tmp_product__14_carry_0\(0),
      I3 => q0(23),
      I4 => \tmp_product__14_carry__1_i_19__0_n_20\,
      I5 => \tmp_product__14_carry__1_i_18__0_n_20\,
      O => \tmp_product__14_carry__1_i_9__0_n_20\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_20\,
      CO(6) => \tmp_product__14_carry__2_n_21\,
      CO(5) => \tmp_product__14_carry__2_n_22\,
      CO(4) => \tmp_product__14_carry__2_n_23\,
      CO(3) => \tmp_product__14_carry__2_n_24\,
      CO(2) => \tmp_product__14_carry__2_n_25\,
      CO(1) => \tmp_product__14_carry__2_n_26\,
      CO(0) => \tmp_product__14_carry__2_n_27\,
      DI(7) => \tmp_product__14_carry__2_i_1__0_n_20\,
      DI(6) => \tmp_product__14_carry__2_i_2__0_n_20\,
      DI(5) => \tmp_product__14_carry__2_i_3__0_n_20\,
      DI(4) => \tmp_product__14_carry__2_i_4__0_n_20\,
      DI(3) => \tmp_product__14_carry__2_i_5__0_n_20\,
      DI(2) => \tmp_product__14_carry__2_i_6__0_n_20\,
      DI(1) => \tmp_product__14_carry__2_i_7__0_n_20\,
      DI(0) => \tmp_product__14_carry__2_i_8__0_n_20\,
      O(7 downto 0) => \^sext_ln333_1_fu_819_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9__0_n_20\,
      S(6) => \tmp_product__14_carry__2_i_10__0_n_20\,
      S(5) => \tmp_product__14_carry__2_i_11__0_n_20\,
      S(4) => \tmp_product__14_carry__2_i_12__0_n_20\,
      S(3) => \tmp_product__14_carry__2_i_13__0_n_20\,
      S(2) => \tmp_product__14_carry__2_i_14__0_n_20\,
      S(1) => \tmp_product__14_carry__2_i_15__0_n_20\,
      S(0) => \tmp_product__14_carry__2_i_16__0_n_20\
    );
\tmp_product__14_carry__2_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A5965A6"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_2__0_n_20\,
      I1 => tmp_product_carry_n_32,
      I2 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I3 => \tmp_product__8_carry_n_35\,
      I4 => \tmp_product__14_carry__2_i_21__0_n_20\,
      O => \tmp_product__14_carry__2_i_10__0_n_20\
    );
\tmp_product__14_carry__2_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_22__0_n_20\,
      I2 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I3 => tmp_product_carry_n_32,
      I4 => \tmp_product__8_carry_n_35\,
      O => \tmp_product__14_carry__2_i_11__0_n_20\
    );
\tmp_product__14_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I2 => tmp_product_carry_n_33,
      I3 => \^q0_reg[29]\(0),
      I4 => tmp_product_carry_n_34,
      I5 => \tmp_product__14_carry__2_i_18__0_n_20\,
      O => \tmp_product__14_carry__2_i_12__0_n_20\
    );
\tmp_product__14_carry__2_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_34,
      I1 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I2 => \tmp_product__14_carry__1_i_19__0_n_20\,
      I3 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I4 => tmp_product_carry_n_35,
      I5 => \tmp_product__14_carry__1_i_20__0_n_20\,
      O => \tmp_product__14_carry__2_i_13__0_n_20\
    );
\tmp_product__14_carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6__0_n_20\,
      I1 => tmp_product_carry_n_35,
      I2 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I3 => q0(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(24),
      O => \tmp_product__14_carry__2_i_14__0_n_20\
    );
\tmp_product__14_carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_7__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(23),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_15__0_n_20\
    );
\tmp_product__14_carry__2_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_8__0_n_20\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(22),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_20__0_n_20\,
      O => \tmp_product__14_carry__2_i_16__0_n_20\
    );
\tmp_product__14_carry__2_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(28),
      O => \^q0_reg[29]\(0)
    );
\tmp_product__14_carry__2_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(27),
      O => \tmp_product__14_carry__2_i_18__0_n_20\
    );
\tmp_product__14_carry__2_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(26),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(26),
      O => \tmp_product__14_carry__2_i_19__0_n_20\
    );
\tmp_product__14_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900696900006900"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^o\(0),
      I2 => \^q0_reg[29]\(0),
      I3 => \tmp_product__8_carry_n_35\,
      I4 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I5 => tmp_product_carry_n_32,
      O => \tmp_product__14_carry__2_i_1__0_n_20\
    );
\tmp_product__14_carry__2_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(29),
      O => \^q0_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(28),
      I3 => \^o\(0),
      I4 => \^co\(0),
      O => \tmp_product__14_carry__2_i_21__0_n_20\
    );
\tmp_product__14_carry__2_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAFFFAF000ACC0A"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(28),
      I1 => q0(28),
      I2 => \^sext_ln386_fu_814_p1\(26),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(26),
      I5 => tmp_product_carry_n_33,
      O => \tmp_product__14_carry__2_i_22__0_n_20\
    );
\tmp_product__14_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900696900006900"
    )
        port map (
      I0 => \tmp_product__8_carry_n_35\,
      I1 => tmp_product_carry_n_32,
      I2 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I5 => \^q0_reg[29]\(0),
      O => \tmp_product__14_carry__2_i_2__0_n_20\
    );
\tmp_product__14_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_18__0_n_20\,
      I1 => tmp_product_carry_n_34,
      I2 => \^q0_reg[29]\(0),
      I3 => tmp_product_carry_n_33,
      I4 => \tmp_product__14_carry__2_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_3__0_n_20\
    );
\tmp_product__14_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => \^sext_ln386_fu_814_p1\(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_4__0_n_20\
    );
\tmp_product__14_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => \^sext_ln386_fu_814_p1\(27),
      I5 => tmp_product_carry_n_34,
      O => \tmp_product__14_carry__2_i_5__0_n_20\
    );
\tmp_product__14_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(27),
      I3 => \^sext_ln386_fu_814_p1\(23),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_20\,
      O => \tmp_product__14_carry__2_i_6__0_n_20\
    );
\tmp_product__14_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_814_p1\(24),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(24),
      O => \tmp_product__14_carry__2_i_7__0_n_20\
    );
\tmp_product__14_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(23),
      I2 => q0(23),
      I3 => \^sext_ln386_fu_814_p1\(25),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(25),
      O => \tmp_product__14_carry__2_i_8__0_n_20\
    );
\tmp_product__14_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1__0_n_20\,
      I1 => \^q0_reg[29]\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => \^o\(1),
      I5 => \^q0_reg[29]\(1),
      O => \tmp_product__14_carry__2_i_9__0_n_20\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_20\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_26\,
      CO(0) => \tmp_product__14_carry__3_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \xout1_reg[27]\(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln333_1_fu_819_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2__0_n_20\,
      I1 => \tmp_product__14_carry_i_19__0_n_20\,
      I2 => \tmp_product__14_carry_i_17__0_n_20\,
      I3 => q0(4),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(4),
      O => \tmp_product__14_carry_i_10__0_n_20\
    );
\tmp_product__14_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3__0_n_20\,
      I1 => \tmp_product__14_carry_i_18__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(3),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_20\,
      O => \tmp_product__14_carry_i_11__0_n_20\
    );
\tmp_product__14_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4__0_n_20\,
      I1 => \tmp_product__14_carry_i_19__0_n_20\,
      I2 => \^sext_ln386_fu_814_p1\(2),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(2),
      I5 => \tmp_product__14_carry_i_22__0_n_20\,
      O => \tmp_product__14_carry_i_12__0_n_20\
    );
\tmp_product__14_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5__0_n_20\,
      I1 => grp_fu_396_p0(3),
      I2 => \tmp_product__14_carry_i_20__0_n_20\,
      I3 => q0(1),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(1),
      O => \tmp_product__14_carry_i_13__0_n_20\
    );
\tmp_product__14_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => \tmp_product__14_carry_i_22__0_n_20\,
      I1 => q0(2),
      I2 => \^sext_ln386_fu_814_p1\(2),
      I3 => \^sext_ln386_fu_814_p1\(0),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(0),
      O => \tmp_product__14_carry_i_14__0_n_20\
    );
\tmp_product__14_carry_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(3),
      I1 => q0(3),
      I2 => \^sext_ln386_fu_814_p1\(1),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(1),
      O => \tmp_product__14_carry_i_15__0_n_20\
    );
\tmp_product__14_carry_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_814_p1\(0),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(0),
      O => \tmp_product__14_carry_i_16__0_n_20\
    );
\tmp_product__14_carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(8),
      O => \tmp_product__14_carry_i_17__0_n_20\
    );
\tmp_product__14_carry_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(7),
      O => \tmp_product__14_carry_i_18__0_n_20\
    );
\tmp_product__14_carry_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(6),
      O => \tmp_product__14_carry_i_19__0_n_20\
    );
\tmp_product__14_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(4),
      I3 => \^sext_ln386_fu_814_p1\(6),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_20\,
      O => \tmp_product__14_carry_i_1__0_n_20\
    );
\tmp_product__14_carry_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(5),
      O => \tmp_product__14_carry_i_20__0_n_20\
    );
\tmp_product__14_carry_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(9),
      O => \tmp_product__14_carry_i_21__0_n_20\
    );
\tmp_product__14_carry_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(4),
      O => \tmp_product__14_carry_i_22__0_n_20\
    );
\tmp_product__14_carry_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(3),
      O => grp_fu_396_p0(3)
    );
\tmp_product__14_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(3),
      I2 => q0(3),
      I3 => \^sext_ln386_fu_814_p1\(5),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(5),
      O => \tmp_product__14_carry_i_2__0_n_20\
    );
\tmp_product__14_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_19__0_n_20\,
      I1 => \^sext_ln386_fu_814_p1\(2),
      I2 => q0(2),
      I3 => \^sext_ln386_fu_814_p1\(4),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => q0(4),
      O => \tmp_product__14_carry_i_3__0_n_20\
    );
\tmp_product__14_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(1),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(1),
      I3 => \^sext_ln386_fu_814_p1\(3),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_20\,
      O => \tmp_product__14_carry_i_4__0_n_20\
    );
\tmp_product__14_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_814_p1\(4),
      I3 => \tmp_product__14_carry_0\(0),
      I4 => q0(4),
      O => \tmp_product__14_carry_i_5__0_n_20\
    );
\tmp_product__14_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8748B47"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(4),
      I3 => q0(2),
      I4 => \^sext_ln386_fu_814_p1\(2),
      O => \tmp_product__14_carry_i_6__0_n_20\
    );
\tmp_product__14_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(3),
      O => \tmp_product__14_carry_i_7__0_n_20\
    );
\tmp_product__14_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(2),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(2),
      O => grp_fu_396_p0(2)
    );
\tmp_product__14_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1__0_n_20\,
      I1 => \tmp_product__14_carry_i_18__0_n_20\,
      I2 => \tmp_product__14_carry_i_21__0_n_20\,
      I3 => q0(5),
      I4 => \tmp_product__14_carry_0\(0),
      I5 => \^sext_ln386_fu_814_p1\(5),
      O => \tmp_product__14_carry_i_9__0_n_20\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \q0_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_26\,
      CO(0) => \tmp_product__8_carry_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1__0_n_20\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_35\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2__0_n_20\,
      S(1) => \tmp_product__8_carry_i_3__0_n_20\,
      S(0) => \tmp_product__8_carry_i_4__0_n_20\
    );
\tmp_product__8_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(30),
      O => \tmp_product__8_carry_i_1__0_n_20\
    );
\tmp_product__8_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(31),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(31),
      O => \tmp_product__8_carry_i_2__0_n_20\
    );
\tmp_product__8_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(30),
      O => \tmp_product__8_carry_i_3__0_n_20\
    );
\tmp_product__8_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(29),
      O => \tmp_product__8_carry_i_4__0_n_20\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_25,
      CO(1) => tmp_product_carry_n_26,
      CO(0) => tmp_product_carry_n_27,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_product_carry_i_1__1_n_20\,
      DI(1) => \tmp_product_carry_i_2__1_n_20\,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_32,
      O(2) => tmp_product_carry_n_33,
      O(1) => tmp_product_carry_n_34,
      O(0) => tmp_product_carry_n_35,
      S(7 downto 4) => B"0001",
      S(3) => \tmp_product_carry_i_3__1_n_20\,
      S(2) => \tmp_product_carry_i_4__1_n_20\,
      S(1) => \tmp_product_carry_i_5__1_n_20\,
      S(0) => \tmp_product_carry_i_6__1_n_20\
    );
\tmp_product_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(30),
      O => \tmp_product_carry_i_1__1_n_20\
    );
\tmp_product_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(29),
      O => \tmp_product_carry_i_2__1_n_20\
    );
\tmp_product_carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(31),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(31),
      O => \tmp_product_carry_i_3__1_n_20\
    );
\tmp_product_carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(30),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(30),
      O => \tmp_product_carry_i_4__1_n_20\
    );
\tmp_product_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_814_p1\(29),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => q0(29),
      O => \tmp_product_carry_i_5__1_n_20\
    );
\tmp_product_carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => \^sext_ln386_fu_814_p1\(28),
      O => \tmp_product_carry_i_6__1_n_20\
    );
\xa2_2_fu_176[40]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(34),
      I1 => \xa2_2_fu_176_reg[45]_0\,
      I2 => xa2_2_fu_176_reg(0),
      I3 => P(0),
      O => \xa2_2_fu_176_reg[45]\(0)
    );
\xout1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(21),
      I1 => \xout1_reg[31]\(21),
      O => \xout1[11]_i_2_n_20\
    );
\xout1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(20),
      I1 => \xout1_reg[31]\(20),
      O => \xout1[11]_i_3_n_20\
    );
\xout1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(19),
      I1 => \xout1_reg[31]\(19),
      O => \xout1[11]_i_4_n_20\
    );
\xout1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(18),
      I1 => \xout1_reg[31]\(18),
      O => \xout1[11]_i_5_n_20\
    );
\xout1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(17),
      I1 => \xout1_reg[31]\(17),
      O => \xout1[11]_i_6_n_20\
    );
\xout1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(16),
      I1 => \xout1_reg[31]\(16),
      O => \xout1[11]_i_7_n_20\
    );
\xout1[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(15),
      I1 => \xout1_reg[31]\(15),
      O => \xout1[11]_i_8_n_20\
    );
\xout1[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(14),
      I1 => \xout1_reg[31]\(14),
      O => \xout1[11]_i_9_n_20\
    );
\xout1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(29),
      I1 => \xout1_reg[31]\(29),
      O => \xout1[19]_i_2_n_20\
    );
\xout1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(28),
      I1 => \xout1_reg[31]\(28),
      O => \xout1[19]_i_3_n_20\
    );
\xout1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(27),
      I1 => \xout1_reg[31]\(27),
      O => \xout1[19]_i_4_n_20\
    );
\xout1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(26),
      I1 => \xout1_reg[31]\(26),
      O => \xout1[19]_i_5_n_20\
    );
\xout1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(25),
      I1 => \xout1_reg[31]\(25),
      O => \xout1[19]_i_6_n_20\
    );
\xout1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(24),
      I1 => \xout1_reg[31]\(24),
      O => \xout1[19]_i_7_n_20\
    );
\xout1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(23),
      I1 => \xout1_reg[31]\(23),
      O => \xout1[19]_i_8_n_20\
    );
\xout1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(22),
      I1 => \xout1_reg[31]\(22),
      O => \xout1[19]_i_9_n_20\
    );
\xout1[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(30),
      I1 => \xout1_reg[31]\(30),
      O => \xout1[27]_i_10_n_20\
    );
\xout1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xout1_reg[31]\(34),
      I1 => \^sext_ln333_1_fu_819_p1\(34),
      O => \xout1[27]_i_6_n_20\
    );
\xout1[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(33),
      I1 => \xout1_reg[31]\(33),
      O => \xout1[27]_i_7_n_20\
    );
\xout1[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(32),
      I1 => \xout1_reg[31]\(32),
      O => \xout1[27]_i_8_n_20\
    );
\xout1[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(31),
      I1 => \xout1_reg[31]\(31),
      O => \xout1[27]_i_9_n_20\
    );
\xout1[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(6),
      I1 => \xout1_reg[31]\(6),
      O => \xout1[3]_i_10_n_20\
    );
\xout1[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(5),
      I1 => \xout1_reg[31]\(5),
      O => \xout1[3]_i_13_n_20\
    );
\xout1[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(4),
      I1 => \xout1_reg[31]\(4),
      O => \xout1[3]_i_14_n_20\
    );
\xout1[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(3),
      I1 => \xout1_reg[31]\(3),
      O => \xout1[3]_i_15_n_20\
    );
\xout1[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(2),
      I1 => \xout1_reg[31]\(2),
      O => \xout1[3]_i_16_n_20\
    );
\xout1[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(1),
      I1 => \xout1_reg[31]\(1),
      O => \xout1[3]_i_17_n_20\
    );
\xout1[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(0),
      I1 => \xout1_reg[31]\(0),
      O => \xout1[3]_i_18_n_20\
    );
\xout1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(13),
      I1 => \xout1_reg[31]\(13),
      O => \xout1[3]_i_3_n_20\
    );
\xout1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(12),
      I1 => \xout1_reg[31]\(12),
      O => \xout1[3]_i_4_n_20\
    );
\xout1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(11),
      I1 => \xout1_reg[31]\(11),
      O => \xout1[3]_i_5_n_20\
    );
\xout1[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(10),
      I1 => \xout1_reg[31]\(10),
      O => \xout1[3]_i_6_n_20\
    );
\xout1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(9),
      I1 => \xout1_reg[31]\(9),
      O => \xout1[3]_i_7_n_20\
    );
\xout1[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(8),
      I1 => \xout1_reg[31]\(8),
      O => \xout1[3]_i_8_n_20\
    );
\xout1[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_819_p1\(7),
      I1 => \xout1_reg[31]\(7),
      O => \xout1[3]_i_9_n_20\
    );
\xout1_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[11]_i_1_n_20\,
      CO(6) => \xout1_reg[11]_i_1_n_21\,
      CO(5) => \xout1_reg[11]_i_1_n_22\,
      CO(4) => \xout1_reg[11]_i_1_n_23\,
      CO(3) => \xout1_reg[11]_i_1_n_24\,
      CO(2) => \xout1_reg[11]_i_1_n_25\,
      CO(1) => \xout1_reg[11]_i_1_n_26\,
      CO(0) => \xout1_reg[11]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_819_p1\(21 downto 14),
      O(7 downto 0) => \xa1_2_fu_180_reg[43]\(11 downto 4),
      S(7) => \xout1[11]_i_2_n_20\,
      S(6) => \xout1[11]_i_3_n_20\,
      S(5) => \xout1[11]_i_4_n_20\,
      S(4) => \xout1[11]_i_5_n_20\,
      S(3) => \xout1[11]_i_6_n_20\,
      S(2) => \xout1[11]_i_7_n_20\,
      S(1) => \xout1[11]_i_8_n_20\,
      S(0) => \xout1[11]_i_9_n_20\
    );
\xout1_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[11]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[19]_i_1_n_20\,
      CO(6) => \xout1_reg[19]_i_1_n_21\,
      CO(5) => \xout1_reg[19]_i_1_n_22\,
      CO(4) => \xout1_reg[19]_i_1_n_23\,
      CO(3) => \xout1_reg[19]_i_1_n_24\,
      CO(2) => \xout1_reg[19]_i_1_n_25\,
      CO(1) => \xout1_reg[19]_i_1_n_26\,
      CO(0) => \xout1_reg[19]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_819_p1\(29 downto 22),
      O(7 downto 0) => \xa1_2_fu_180_reg[43]\(19 downto 12),
      S(7) => \xout1[19]_i_2_n_20\,
      S(6) => \xout1[19]_i_3_n_20\,
      S(5) => \xout1[19]_i_4_n_20\,
      S(4) => \xout1[19]_i_5_n_20\,
      S(3) => \xout1[19]_i_6_n_20\,
      S(2) => \xout1[19]_i_7_n_20\,
      S(1) => \xout1[19]_i_8_n_20\,
      S(0) => \xout1[19]_i_9_n_20\
    );
\xout1_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[19]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[27]_i_1_n_20\,
      CO(6) => \xout1_reg[27]_i_1_n_21\,
      CO(5) => \xout1_reg[27]_i_1_n_22\,
      CO(4) => \xout1_reg[27]_i_1_n_23\,
      CO(3) => \xout1_reg[27]_i_1_n_24\,
      CO(2) => \xout1_reg[27]_i_1_n_25\,
      CO(1) => \xout1_reg[27]_i_1_n_26\,
      CO(0) => \xout1_reg[27]_i_1_n_27\,
      DI(7 downto 5) => \xout1_reg[31]\(36 downto 34),
      DI(4) => \xout1_reg[27]_0\(0),
      DI(3 downto 0) => \^sext_ln333_1_fu_819_p1\(33 downto 30),
      O(7 downto 0) => \xa1_2_fu_180_reg[43]\(27 downto 20),
      S(7 downto 5) => \xout1_reg[27]_1\(2 downto 0),
      S(4) => \xout1[27]_i_6_n_20\,
      S(3) => \xout1[27]_i_7_n_20\,
      S(2) => \xout1[27]_i_8_n_20\,
      S(1) => \xout1[27]_i_9_n_20\,
      S(0) => \xout1[27]_i_10_n_20\
    );
\xout1_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[27]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout1_reg[31]_i_1_n_25\,
      CO(1) => \xout1_reg[31]_i_1_n_26\,
      CO(0) => \xout1_reg[31]_i_1_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \xout1_reg[31]\(39 downto 37),
      O(7 downto 4) => \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \xa1_2_fu_180_reg[43]\(31 downto 28),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \xout1_reg[31]_0\(3 downto 0)
    );
\xout1_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_1_n_20\,
      CO(6) => \xout1_reg[3]_i_1_n_21\,
      CO(5) => \xout1_reg[3]_i_1_n_22\,
      CO(4) => \xout1_reg[3]_i_1_n_23\,
      CO(3) => \xout1_reg[3]_i_1_n_24\,
      CO(2) => \xout1_reg[3]_i_1_n_25\,
      CO(1) => \xout1_reg[3]_i_1_n_26\,
      CO(0) => \xout1_reg[3]_i_1_n_27\,
      DI(7 downto 0) => \^sext_ln333_1_fu_819_p1\(13 downto 6),
      O(7 downto 4) => \xa1_2_fu_180_reg[43]\(3 downto 0),
      O(3 downto 0) => \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout1[3]_i_3_n_20\,
      S(6) => \xout1[3]_i_4_n_20\,
      S(5) => \xout1[3]_i_5_n_20\,
      S(4) => \xout1[3]_i_6_n_20\,
      S(3) => \xout1[3]_i_7_n_20\,
      S(2) => \xout1[3]_i_8_n_20\,
      S(1) => \xout1[3]_i_9_n_20\,
      S(0) => \xout1[3]_i_10_n_20\
    );
\xout1_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_2_n_20\,
      CO(6) => \xout1_reg[3]_i_2_n_21\,
      CO(5) => \xout1_reg[3]_i_2_n_22\,
      CO(4) => \xout1_reg[3]_i_2_n_23\,
      CO(3) => \xout1_reg[3]_i_2_n_24\,
      CO(2) => \xout1_reg[3]_i_2_n_25\,
      CO(1) => \xout1_reg[3]_i_2_n_26\,
      CO(0) => \xout1_reg[3]_i_2_n_27\,
      DI(7 downto 2) => \^sext_ln333_1_fu_819_p1\(5 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 0) => \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout1[3]_i_13_n_20\,
      S(6) => \xout1[3]_i_14_n_20\,
      S(5) => \xout1[3]_i_15_n_20\,
      S(4) => \xout1[3]_i_16_n_20\,
      S(3) => \xout1[3]_i_17_n_20\,
      S(2) => \xout1[3]_i_18_n_20\,
      S(1 downto 0) => \xout1_reg[3]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair435";
begin
tmp_product_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => B(1)
    );
tmp_product_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1_26 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1_26 : entity is "adpcm_main_mux_4_2_14_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1_26 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair157";
begin
tmp_product_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      O => B(1)
    );
tmp_product_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => DSP_A_B_DATA_INST(0),
      O => B(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ril_2_fu_196_p3 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_reg_245 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_2_reg_1313_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R is
  signal quant26bt_neg_q0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tmp_2_reg_1313[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tmp_2_reg_1313[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tmp_2_reg_1313[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tmp_2_reg_1313[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tmp_2_reg_1313[5]_i_1\ : label is "soft_lutpair304";
begin
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(1),
      I1 => tmp_reg_245,
      I2 => Q(0),
      O => ril_2_fu_196_p3(0)
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(2),
      I1 => tmp_reg_245,
      I2 => Q(1),
      O => ril_2_fu_196_p3(1)
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(3),
      I1 => tmp_reg_245,
      I2 => Q(2),
      O => ril_2_fu_196_p3(2)
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(4),
      I1 => tmp_reg_245,
      I2 => Q(3),
      O => ril_2_fu_196_p3(3)
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(5),
      I1 => tmp_reg_245,
      I2 => Q(4),
      O => ril_2_fu_196_p3(4)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1313_reg[1]\(0),
      D => D(0),
      Q => quant26bt_neg_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1313_reg[1]\(0),
      D => D(1),
      Q => quant26bt_neg_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1313_reg[1]\(0),
      D => D(2),
      Q => quant26bt_neg_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1313_reg[1]\(0),
      D => D(3),
      Q => quant26bt_neg_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_2_reg_1313_reg[1]\(0),
      D => D(4),
      Q => quant26bt_neg_q0(5),
      R => '0'
    );
\tmp_2_reg_1313[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(1),
      I1 => tmp_reg_245,
      I2 => Q(0),
      I3 => \tmp_2_reg_1313_reg[1]\(1),
      I4 => ap_return_preg(0),
      O => \q0_reg[5]_0\(0)
    );
\tmp_2_reg_1313[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(2),
      I1 => tmp_reg_245,
      I2 => Q(1),
      I3 => \tmp_2_reg_1313_reg[1]\(1),
      I4 => ap_return_preg(1),
      O => \q0_reg[5]_0\(1)
    );
\tmp_2_reg_1313[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(3),
      I1 => tmp_reg_245,
      I2 => Q(2),
      I3 => \tmp_2_reg_1313_reg[1]\(1),
      I4 => ap_return_preg(2),
      O => \q0_reg[5]_0\(2)
    );
\tmp_2_reg_1313[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(4),
      I1 => tmp_reg_245,
      I2 => Q(3),
      I3 => \tmp_2_reg_1313_reg[1]\(1),
      I4 => ap_return_preg(3),
      O => \q0_reg[5]_0\(3)
    );
\tmp_2_reg_1313[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => quant26bt_neg_q0(5),
      I1 => tmp_reg_245,
      I2 => Q(4),
      I3 => \tmp_2_reg_1313_reg[1]\(1),
      I4 => ap_return_preg(4),
      O => \q0_reg[5]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R is
  port (
    quant26bt_pos_q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R is
  signal \^quant26bt_pos_q0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  quant26bt_pos_q0(5 downto 0) <= \^quant26bt_pos_q0\(5 downto 0);
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(2),
      I1 => \ap_CS_fsm_reg[3]_i_2\(3),
      O => DI(1)
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(0),
      I1 => \ap_CS_fsm_reg[3]_i_2\(1),
      O => DI(0)
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(14),
      I1 => \ap_CS_fsm_reg[3]_i_2\(15),
      O => S(7)
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(12),
      I1 => \ap_CS_fsm_reg[3]_i_2\(13),
      O => S(6)
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(10),
      I1 => \ap_CS_fsm_reg[3]_i_2\(11),
      O => S(5)
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(8),
      I1 => \ap_CS_fsm_reg[3]_i_2\(9),
      O => S(4)
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(6),
      I1 => \ap_CS_fsm_reg[3]_i_2\(7),
      O => S(3)
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(4),
      I1 => \ap_CS_fsm_reg[3]_i_2\(5),
      O => S(2)
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(2),
      I1 => \ap_CS_fsm_reg[3]_i_2\(3),
      O => S(1)
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(0),
      I1 => \ap_CS_fsm_reg[3]_i_2\(1),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(14),
      I1 => \ap_CS_fsm_reg[3]_i_2\(15),
      O => DI(7)
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(12),
      I1 => \ap_CS_fsm_reg[3]_i_2\(13),
      O => DI(6)
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(10),
      I1 => \ap_CS_fsm_reg[3]_i_2\(11),
      O => DI(5)
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(8),
      I1 => \ap_CS_fsm_reg[3]_i_2\(9),
      O => DI(4)
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(6),
      I1 => \ap_CS_fsm_reg[3]_i_2\(7),
      O => DI(3)
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(4),
      I1 => \ap_CS_fsm_reg[3]_i_2\(5),
      O => DI(2)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_1\,
      Q => \^quant26bt_pos_q0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(0),
      Q => \^quant26bt_pos_q0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(1),
      Q => \^quant26bt_pos_q0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(2),
      Q => \^quant26bt_pos_q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(3),
      Q => \^quant26bt_pos_q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(4),
      Q => \^quant26bt_pos_q0\(5),
      R => '0'
    );
\tmp_2_reg_1313[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^quant26bt_pos_q0\(0),
      I1 => Q(1),
      I2 => ap_return_preg(0),
      O => \q0_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    delay_dltx_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    delay_bpl_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    ap_start_0 : out STD_LOGIC;
    accumd_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tqmf_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : in STD_LOGIC;
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    encoded_we0 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^accumd_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln427_fu_518_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln436_fu_551_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln445_fu_584_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln451_fu_614_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[4]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \^delay_bpl_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^delay_dltx_address0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_reset_fu_243_ah1_ap_vld : STD_LOGIC;
  signal grp_reset_fu_243_ap_ready : STD_LOGIC;
  signal \i_2_fu_146[2]_i_2_n_20\ : STD_LOGIC;
  signal \i_4_fu_154[2]_i_1_n_20\ : STD_LOGIC;
  signal \i_fu_142[2]_i_2_n_20\ : STD_LOGIC;
  signal \^tqmf_address0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair521";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \i_2_fu_146[0]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \i_2_fu_146[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \i_2_fu_146[2]_i_3\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \i_3_fu_150[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \i_3_fu_150[2]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \i_3_fu_150[3]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \i_3_fu_150[4]_i_3\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \i_4_fu_154[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \i_4_fu_154[2]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \i_4_fu_154[3]_i_3\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \i_fu_142[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \i_fu_142[1]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \i_fu_142[2]_i_3\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_7__1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__1\ : label is "soft_lutpair519";
begin
  E(0) <= \^e\(0);
  accumd_address0(3 downto 0) <= \^accumd_address0\(3 downto 0);
  \ap_CS_fsm_reg[4]_0\(4 downto 0) <= \^ap_cs_fsm_reg[4]_0\(4 downto 0);
  \ap_CS_fsm_reg[4]_1\(0) <= \^ap_cs_fsm_reg[4]_1\(0);
  delay_bpl_address0(2 downto 0) <= \^delay_bpl_address0\(2 downto 0);
  delay_dltx_address0(2 downto 0) <= \^delay_dltx_address0\(2 downto 0);
  tqmf_address0(4 downto 0) <= \^tqmf_address0\(4 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => grp_reset_fu_243_ap_start_reg,
      I2 => grp_reset_fu_243_ap_ready,
      I3 => \^ap_cs_fsm_reg[4]_0\(4),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F888F8F8F8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => grp_reset_fu_243_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[4]_0\(1),
      I3 => \^delay_dltx_address0\(1),
      I4 => \^delay_dltx_address0\(2),
      I5 => \^delay_dltx_address0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FF8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      I2 => \^ap_cs_fsm_reg[4]_0\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      I4 => grp_reset_fu_243_ap_ready,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^delay_dltx_address0\(1),
      I2 => \^delay_dltx_address0\(2),
      I3 => \^delay_dltx_address0\(0),
      I4 => ap_NS_fsm10_out,
      I5 => \^ap_cs_fsm_reg[4]_0\(2),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF200F200F200"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => grp_reset_fu_243_ap_start_reg,
      I2 => grp_reset_fu_243_ap_ready,
      I3 => Q(1),
      I4 => encoded_we0,
      I5 => \ap_CS_fsm_reg[2]_0\,
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^accumd_address0\(1),
      I1 => \^accumd_address0\(0),
      I2 => \^accumd_address0\(2),
      I3 => \^accumd_address0\(3),
      I4 => \^ap_cs_fsm_reg[4]_0\(4),
      O => grp_reset_fu_243_ap_ready
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(2),
      I1 => \^delay_bpl_address0\(1),
      I2 => \^delay_bpl_address0\(2),
      I3 => \^delay_bpl_address0\(0),
      I4 => ap_NS_fsm1,
      I5 => \^ap_cs_fsm_reg[4]_0\(3),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \^ap_cs_fsm_reg[4]_0\(3),
      I2 => grp_reset_fu_243_ap_ready,
      I3 => \^ap_cs_fsm_reg[4]_0\(4),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[4]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[4]_0\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[4]_0\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[4]_0\(4),
      R => ap_rst
    );
grp_reset_fu_243_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => grp_reset_fu_243_ap_ready,
      I3 => grp_reset_fu_243_ap_start_reg,
      O => ap_start_0
    );
\i_2_fu_146[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delay_bpl_address0\(0),
      O => add_ln436_fu_551_p2(0)
    );
\i_2_fu_146[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^delay_bpl_address0\(0),
      I1 => \^delay_bpl_address0\(1),
      O => add_ln436_fu_551_p2(1)
    );
\i_2_fu_146[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^delay_dltx_address0\(1),
      I2 => \^delay_dltx_address0\(2),
      I3 => \^delay_dltx_address0\(0),
      O => ap_NS_fsm11_out
    );
\i_2_fu_146[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(2),
      I1 => \^delay_bpl_address0\(1),
      I2 => \^delay_bpl_address0\(2),
      I3 => \^delay_bpl_address0\(0),
      O => \i_2_fu_146[2]_i_2_n_20\
    );
\i_2_fu_146[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^delay_bpl_address0\(0),
      I1 => \^delay_bpl_address0\(1),
      I2 => \^delay_bpl_address0\(2),
      O => add_ln436_fu_551_p2(2)
    );
\i_2_fu_146_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_2_fu_146[2]_i_2_n_20\,
      D => add_ln436_fu_551_p2(0),
      Q => \^delay_bpl_address0\(0),
      R => ap_NS_fsm11_out
    );
\i_2_fu_146_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_2_fu_146[2]_i_2_n_20\,
      D => add_ln436_fu_551_p2(1),
      Q => \^delay_bpl_address0\(1),
      R => ap_NS_fsm11_out
    );
\i_2_fu_146_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_2_fu_146[2]_i_2_n_20\,
      D => add_ln436_fu_551_p2(2),
      Q => \^delay_bpl_address0\(2),
      R => ap_NS_fsm11_out
    );
\i_3_fu_150[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tqmf_address0\(0),
      O => add_ln445_fu_584_p2(0)
    );
\i_3_fu_150[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^tqmf_address0\(0),
      I1 => \^tqmf_address0\(1),
      O => add_ln445_fu_584_p2(1)
    );
\i_3_fu_150[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^tqmf_address0\(0),
      I1 => \^tqmf_address0\(1),
      I2 => \^tqmf_address0\(2),
      O => add_ln445_fu_584_p2(2)
    );
\i_3_fu_150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^tqmf_address0\(1),
      I1 => \^tqmf_address0\(0),
      I2 => \^tqmf_address0\(2),
      I3 => \^tqmf_address0\(3),
      O => add_ln445_fu_584_p2(3)
    );
\i_3_fu_150[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(2),
      I1 => \^delay_bpl_address0\(1),
      I2 => \^delay_bpl_address0\(2),
      I3 => \^delay_bpl_address0\(0),
      O => ap_NS_fsm10_out
    );
\i_3_fu_150[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(3),
      I1 => \^tqmf_address0\(0),
      I2 => \^tqmf_address0\(1),
      I3 => \^tqmf_address0\(3),
      I4 => \^tqmf_address0\(2),
      I5 => \^tqmf_address0\(4),
      O => \^e\(0)
    );
\i_3_fu_150[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tqmf_address0\(2),
      I1 => \^tqmf_address0\(0),
      I2 => \^tqmf_address0\(1),
      I3 => \^tqmf_address0\(3),
      I4 => \^tqmf_address0\(4),
      O => add_ln445_fu_584_p2(4)
    );
\i_3_fu_150_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln445_fu_584_p2(0),
      Q => \^tqmf_address0\(0),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln445_fu_584_p2(1),
      Q => \^tqmf_address0\(1),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln445_fu_584_p2(2),
      Q => \^tqmf_address0\(2),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln445_fu_584_p2(3),
      Q => \^tqmf_address0\(3),
      R => ap_NS_fsm10_out
    );
\i_3_fu_150_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln445_fu_584_p2(4),
      Q => \^tqmf_address0\(4),
      R => ap_NS_fsm10_out
    );
\i_4_fu_154[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^accumd_address0\(0),
      O => add_ln451_fu_614_p2(0)
    );
\i_4_fu_154[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^accumd_address0\(0),
      I1 => \^accumd_address0\(1),
      O => add_ln451_fu_614_p2(1)
    );
\i_4_fu_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^accumd_address0\(0),
      I1 => \^accumd_address0\(1),
      I2 => \^accumd_address0\(2),
      O => \i_4_fu_154[2]_i_1_n_20\
    );
\i_4_fu_154[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^tqmf_address0\(0),
      I1 => \^tqmf_address0\(1),
      I2 => \^tqmf_address0\(3),
      I3 => \^tqmf_address0\(2),
      I4 => \^tqmf_address0\(4),
      I5 => \^ap_cs_fsm_reg[4]_0\(3),
      O => ap_NS_fsm1
    );
\i_4_fu_154[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(4),
      I1 => \^accumd_address0\(1),
      I2 => \^accumd_address0\(0),
      I3 => \^accumd_address0\(2),
      I4 => \^accumd_address0\(3),
      O => \^ap_cs_fsm_reg[4]_1\(0)
    );
\i_4_fu_154[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^accumd_address0\(1),
      I1 => \^accumd_address0\(0),
      I2 => \^accumd_address0\(2),
      I3 => \^accumd_address0\(3),
      O => add_ln451_fu_614_p2(3)
    );
\i_4_fu_154_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_1\(0),
      D => add_ln451_fu_614_p2(0),
      Q => \^accumd_address0\(0),
      R => ap_NS_fsm1
    );
\i_4_fu_154_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_1\(0),
      D => add_ln451_fu_614_p2(1),
      Q => \^accumd_address0\(1),
      R => ap_NS_fsm1
    );
\i_4_fu_154_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_1\(0),
      D => \i_4_fu_154[2]_i_1_n_20\,
      Q => \^accumd_address0\(2),
      R => ap_NS_fsm1
    );
\i_4_fu_154_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_1\(0),
      D => add_ln451_fu_614_p2(3),
      Q => \^accumd_address0\(3),
      R => ap_NS_fsm1
    );
\i_fu_142[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^delay_dltx_address0\(0),
      O => add_ln427_fu_518_p2(0)
    );
\i_fu_142[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^delay_dltx_address0\(0),
      I1 => \^delay_dltx_address0\(1),
      O => add_ln427_fu_518_p2(1)
    );
\i_fu_142[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => grp_reset_fu_243_ap_start_reg,
      O => grp_reset_fu_243_ah1_ap_vld
    );
\i_fu_142[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^delay_dltx_address0\(1),
      I2 => \^delay_dltx_address0\(2),
      I3 => \^delay_dltx_address0\(0),
      O => \i_fu_142[2]_i_2_n_20\
    );
\i_fu_142[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^delay_dltx_address0\(0),
      I1 => \^delay_dltx_address0\(1),
      I2 => \^delay_dltx_address0\(2),
      O => add_ln427_fu_518_p2(2)
    );
\i_fu_142_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_142[2]_i_2_n_20\,
      D => add_ln427_fu_518_p2(0),
      Q => \^delay_dltx_address0\(0),
      R => grp_reset_fu_243_ah1_ap_vld
    );
\i_fu_142_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_142[2]_i_2_n_20\,
      D => add_ln427_fu_518_p2(1),
      Q => \^delay_dltx_address0\(1),
      R => grp_reset_fu_243_ah1_ap_vld
    );
\i_fu_142_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \i_fu_142[2]_i_2_n_20\,
      D => add_ln427_fu_518_p2(2),
      Q => \^delay_dltx_address0\(2),
      R => grp_reset_fu_243_ah1_ap_vld
    );
\q0[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[4]_0\(2),
      O => \ap_CS_fsm_reg[1]_2\
    );
\ram_reg_0_7_0_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \^delay_bpl_address0\(0),
      I2 => \^delay_bpl_address0\(2),
      I3 => \^delay_bpl_address0\(1),
      I4 => \^ap_cs_fsm_reg[4]_0\(2),
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_bram_0_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA0000"
    )
        port map (
      I0 => Q(1),
      I1 => \^delay_dltx_address0\(0),
      I2 => \^delay_dltx_address0\(2),
      I3 => \^delay_dltx_address0\(1),
      I4 => \^ap_cs_fsm_reg[4]_0\(1),
      O => \ap_CS_fsm_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel_ilb_table_ROM_AUTO_1R is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_scalel_fu_663_shift_constant : in STD_LOGIC_VECTOR ( 0 to 0 );
    \deth_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_deth_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dec_deth_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dec_deth_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_rlt21 : in STD_LOGIC;
    \dec_detl_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dec_detl_reg[3]\ : in STD_LOGIC;
    dec_ah11 : in STD_LOGIC;
    \detl_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \detl_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    al11 : in STD_LOGIC;
    \deth_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    deth1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel_ilb_table_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel_ilb_table_ROM_AUTO_1R is
  signal \ap_return_preg[10]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[6]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[6]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[6]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_3__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[8]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[8]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_3__0_n_20\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[10]_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \ap_return_preg[11]_i_1__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_3__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_3__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_4\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_1__3\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_3__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_4\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_1__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_3__0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_4\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \ap_return_preg[6]_i_1__1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \ap_return_preg[6]_i_3\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \ap_return_preg[6]_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_3__1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_1__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_3__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \ap_return_preg[9]_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \ap_return_preg[9]_i_3__0\ : label is "soft_lutpair531";
begin
  p_0_in(10 downto 0) <= \^p_0_in\(10 downto 0);
\ap_return_preg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[10]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[11]_i_2__0_n_20\,
      O => \^p_0_in\(7)
    );
\ap_return_preg[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E50040AD00AD00"
    )
        port map (
      I0 => Q(1),
      I1 => q0(9),
      I2 => grp_scalel_fu_663_shift_constant(0),
      I3 => Q(2),
      I4 => q0(7),
      I5 => Q(3),
      O => \ap_return_preg[10]_i_2__0_n_20\
    );
\ap_return_preg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[11]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[12]_i_2__0_n_20\,
      O => \^p_0_in\(8)
    );
\ap_return_preg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008E5004000"
    )
        port map (
      I0 => Q(1),
      I1 => q0(10),
      I2 => grp_scalel_fu_663_shift_constant(0),
      I3 => Q(3),
      I4 => q0(8),
      I5 => Q(2),
      O => \ap_return_preg[11]_i_2__0_n_20\
    );
\ap_return_preg[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888B88"
    )
        port map (
      I0 => \ap_return_preg[12]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ap_return_preg[12]_i_3__0_n_20\,
      I4 => grp_scalel_fu_663_shift_constant(0),
      O => \^p_0_in\(9)
    );
\ap_return_preg[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202D040"
    )
        port map (
      I0 => Q(1),
      I1 => grp_scalel_fu_663_shift_constant(0),
      I2 => Q(3),
      I3 => q0(9),
      I4 => Q(2),
      O => \ap_return_preg[12]_i_2__0_n_20\
    );
\ap_return_preg[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(3),
      I1 => q0(10),
      I2 => Q(2),
      O => \ap_return_preg[12]_i_3__0_n_20\
    );
\ap_return_preg[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B00000000B0000"
    )
        port map (
      I0 => q0(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => grp_scalel_fu_663_shift_constant(0),
      O => \^p_0_in\(10)
    );
\ap_return_preg[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[3]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[4]_i_2__0_n_20\,
      O => \^p_0_in\(0)
    );
\ap_return_preg[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ap_return_preg[3]_i_3__0_n_20\,
      I1 => Q(1),
      I2 => \ap_return_preg[5]_i_4_n_20\,
      I3 => grp_scalel_fu_663_shift_constant(0),
      I4 => \ap_return_preg[3]_i_4_n_20\,
      O => \ap_return_preg[3]_i_2__0_n_20\
    );
\ap_return_preg[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => q0(2),
      I1 => Q(2),
      I2 => q0(6),
      I3 => Q(3),
      O => \ap_return_preg[3]_i_3__0_n_20\
    );
\ap_return_preg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => q0(4),
      I1 => Q(2),
      I2 => q0(0),
      I3 => Q(3),
      I4 => q0(8),
      O => \ap_return_preg[3]_i_4_n_20\
    );
\ap_return_preg[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[4]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[5]_i_2__0_n_20\,
      O => \^p_0_in\(1)
    );
\ap_return_preg[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ap_return_preg[4]_i_3__0_n_20\,
      I1 => Q(1),
      I2 => \ap_return_preg[6]_i_4_n_20\,
      I3 => grp_scalel_fu_663_shift_constant(0),
      I4 => \ap_return_preg[4]_i_4_n_20\,
      O => \ap_return_preg[4]_i_2__0_n_20\
    );
\ap_return_preg[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => q0(3),
      I1 => Q(2),
      I2 => q0(7),
      I3 => Q(3),
      O => \ap_return_preg[4]_i_3__0_n_20\
    );
\ap_return_preg[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => q0(5),
      I1 => Q(2),
      I2 => q0(1),
      I3 => Q(3),
      I4 => q0(9),
      O => \ap_return_preg[4]_i_4_n_20\
    );
\ap_return_preg[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[5]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[6]_i_2__0_n_20\,
      O => \^p_0_in\(2)
    );
\ap_return_preg[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ap_return_preg[5]_i_3__0_n_20\,
      I1 => Q(1),
      I2 => \ap_return_preg[7]_i_4_n_20\,
      I3 => grp_scalel_fu_663_shift_constant(0),
      I4 => \ap_return_preg[5]_i_4_n_20\,
      O => \ap_return_preg[5]_i_2__0_n_20\
    );
\ap_return_preg[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => q0(4),
      I1 => Q(2),
      I2 => q0(8),
      I3 => Q(3),
      O => \ap_return_preg[5]_i_3__0_n_20\
    );
\ap_return_preg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => q0(6),
      I1 => Q(2),
      I2 => q0(2),
      I3 => Q(3),
      I4 => q0(10),
      O => \ap_return_preg[5]_i_4_n_20\
    );
\ap_return_preg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[6]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[7]_i_2__0_n_20\,
      O => \^p_0_in\(3)
    );
\ap_return_preg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ap_return_preg[6]_i_3_n_20\,
      I1 => Q(1),
      I2 => \ap_return_preg[8]_i_3__0_n_20\,
      I3 => grp_scalel_fu_663_shift_constant(0),
      I4 => \ap_return_preg[6]_i_4_n_20\,
      O => \ap_return_preg[6]_i_2__0_n_20\
    );
\ap_return_preg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => q0(5),
      I1 => Q(2),
      I2 => q0(9),
      I3 => Q(3),
      O => \ap_return_preg[6]_i_3_n_20\
    );
\ap_return_preg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30BB"
    )
        port map (
      I0 => q0(7),
      I1 => Q(2),
      I2 => q0(3),
      I3 => Q(3),
      O => \ap_return_preg[6]_i_4_n_20\
    );
\ap_return_preg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[7]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[8]_i_2__0_n_20\,
      O => \^p_0_in\(4)
    );
\ap_return_preg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \ap_return_preg[7]_i_3__1_n_20\,
      I1 => Q(1),
      I2 => \ap_return_preg[9]_i_3__0_n_20\,
      I3 => grp_scalel_fu_663_shift_constant(0),
      I4 => \ap_return_preg[7]_i_4_n_20\,
      O => \ap_return_preg[7]_i_2__0_n_20\
    );
\ap_return_preg[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => q0(6),
      I1 => Q(2),
      I2 => q0(10),
      I3 => Q(3),
      O => \ap_return_preg[7]_i_3__1_n_20\
    );
\ap_return_preg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => q0(8),
      I1 => Q(2),
      I2 => q0(4),
      I3 => Q(3),
      O => \ap_return_preg[7]_i_4_n_20\
    );
\ap_return_preg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[8]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[9]_i_2__0_n_20\,
      O => \^p_0_in\(5)
    );
\ap_return_preg[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEE55F7104400A2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => q0(7),
      I3 => Q(3),
      I4 => grp_scalel_fu_663_shift_constant(0),
      I5 => \ap_return_preg[8]_i_3__0_n_20\,
      O => \ap_return_preg[8]_i_2__0_n_20\
    );
\ap_return_preg[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => q0(9),
      I1 => Q(2),
      I2 => q0(5),
      I3 => Q(3),
      O => \ap_return_preg[8]_i_3__0_n_20\
    );
\ap_return_preg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_preg[9]_i_2__0_n_20\,
      I1 => Q(0),
      I2 => \ap_return_preg[10]_i_2__0_n_20\,
      O => \^p_0_in\(6)
    );
\ap_return_preg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA755500402000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => q0(8),
      I3 => Q(2),
      I4 => grp_scalel_fu_663_shift_constant(0),
      I5 => \ap_return_preg[9]_i_3__0_n_20\,
      O => \ap_return_preg[9]_i_2__0_n_20\
    );
\ap_return_preg[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => q0(10),
      I1 => Q(2),
      I2 => q0(6),
      I3 => Q(3),
      O => \ap_return_preg[9]_i_3__0_n_20\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_0\(9),
      Q => q0(9),
      R => '0'
    );
\tmp_product_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(6),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(6),
      I3 => \deth_reg[13]\(6),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(6)
    );
\tmp_product_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(3),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(3),
      I3 => \dec_detl_reg[13]\(3),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(3)
    );
\tmp_product_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(3),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(3),
      I3 => \detl_reg[13]\(3),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(3)
    );
\tmp_product_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(6),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(6),
      I3 => \dec_deth_reg[13]_0\(6),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(6)
    );
\tmp_product_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(5),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(5),
      I3 => \deth_reg[13]\(5),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(5)
    );
\tmp_product_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800FFFFFFFF"
    )
        port map (
      I0 => \^p_0_in\(2),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(2),
      I3 => \dec_detl_reg[3]\,
      I4 => \dec_detl_reg[13]\(2),
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(2)
    );
\tmp_product_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800FFFFFFFF"
    )
        port map (
      I0 => \^p_0_in\(2),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(2),
      I3 => \detl_reg[3]\(1),
      I4 => \detl_reg[13]\(2),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(2)
    );
\tmp_product_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(5),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(5),
      I3 => \dec_deth_reg[13]_0\(5),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(5)
    );
\tmp_product_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(4),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(4),
      I3 => \deth_reg[13]\(4),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(4)
    );
\tmp_product_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(1),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(1),
      I3 => \dec_detl_reg[13]\(1),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\tmp_product_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(1),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(1),
      I3 => \detl_reg[13]\(1),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(1)
    );
\tmp_product_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(4),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(4),
      I3 => \dec_deth_reg[13]_0\(4),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(4)
    );
\tmp_product_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(0),
      I3 => \dec_detl_reg[13]\(0),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\tmp_product_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(0),
      I3 => \detl_reg[13]\(0),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\tmp_product_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(3),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(3),
      I3 => \dec_deth_reg[13]_0\(3),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(3)
    );
\tmp_product_i_13__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(3),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(3),
      I3 => \deth_reg[13]\(3),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(3)
    );
\tmp_product_i_14__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(2),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(2),
      I3 => \dec_deth_reg[13]_0\(2),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(2)
    );
\tmp_product_i_14__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(2),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(2),
      I3 => \deth_reg[13]\(2),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(2)
    );
\tmp_product_i_15__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(1),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(1),
      I3 => \dec_deth_reg[13]_0\(1),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(1)
    );
\tmp_product_i_15__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(1),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(1),
      I3 => \deth_reg[13]\(1),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(1)
    );
\tmp_product_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800FFFFFFFF"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(0),
      I3 => \detl_reg[3]\(0),
      I4 => \deth_reg[13]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(0)
    );
\tmp_product_i_16__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800FFFFFFFF"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(0),
      I3 => \dec_deth_reg[3]\(0),
      I4 => \dec_deth_reg[13]_0\(0),
      I5 => dec_rlt21,
      O => D(0)
    );
\tmp_product_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(10),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(10),
      I3 => \detl_reg[13]\(10),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(10)
    );
\tmp_product_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(10),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(10),
      I3 => \dec_detl_reg[13]\(10),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(10)
    );
\tmp_product_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(9),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(9),
      I3 => \dec_detl_reg[13]\(9),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(9)
    );
\tmp_product_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(9),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(9),
      I3 => \detl_reg[13]\(9),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(9)
    );
\tmp_product_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(8),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(8),
      I3 => \dec_detl_reg[13]\(8),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(8)
    );
\tmp_product_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(8),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(8),
      I3 => \detl_reg[13]\(8),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(8)
    );
\tmp_product_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(7),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(7),
      I3 => \dec_detl_reg[13]\(7),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(7)
    );
\tmp_product_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(7),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(7),
      I3 => \detl_reg[13]\(7),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(7)
    );
\tmp_product_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(10),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(10),
      I3 => \dec_deth_reg[13]_0\(10),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(10)
    );
\tmp_product_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(10),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(10),
      I3 => \deth_reg[13]\(10),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(10)
    );
\tmp_product_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(9),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(9),
      I3 => \deth_reg[13]\(9),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(9)
    );
\tmp_product_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(6),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(6),
      I3 => \dec_detl_reg[13]\(6),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(6)
    );
\tmp_product_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(6),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(6),
      I3 => \detl_reg[13]\(6),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(6)
    );
\tmp_product_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(9),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(9),
      I3 => \dec_deth_reg[13]_0\(9),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(9)
    );
\tmp_product_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(8),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(8),
      I3 => \deth_reg[13]\(8),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(8)
    );
\tmp_product_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(5),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(5),
      I3 => \dec_detl_reg[13]\(5),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(5)
    );
\tmp_product_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(5),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(5),
      I3 => \detl_reg[13]\(5),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(5)
    );
\tmp_product_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(8),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(8),
      I3 => \dec_deth_reg[13]_0\(8),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(8)
    );
\tmp_product_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(7),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(7),
      I3 => \deth_reg[13]\(7),
      I4 => \detl_reg[3]\(0),
      I5 => deth1,
      O => \ap_CS_fsm_reg[1]_1\(7)
    );
\tmp_product_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(4),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(4),
      I3 => \dec_detl_reg[13]\(4),
      I4 => \dec_detl_reg[3]\,
      I5 => dec_ah11,
      O => \ap_CS_fsm_reg[1]\(4)
    );
\tmp_product_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(4),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(4),
      I3 => \detl_reg[13]\(4),
      I4 => \detl_reg[3]\(1),
      I5 => al11,
      O => \ap_CS_fsm_reg[1]_0\(4)
    );
\tmp_product_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \^p_0_in\(7),
      I1 => \deth_reg[3]\(0),
      I2 => \dec_deth_reg[13]\(7),
      I3 => \dec_deth_reg[13]_0\(7),
      I4 => \dec_deth_reg[3]\(0),
      I5 => dec_rlt21,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln244_fu_499_p1 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tqmf_ce1 : in STD_LOGIC;
    tqmf_ce0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W is
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_tqmf_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ram_reg_bram_0_i_45__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__1_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_50__1_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_51__0_n_20\ : STD_LOGIC;
  signal ram_reg_bram_0_i_52_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_53_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_54_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_55_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_56_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_57_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_58_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_59_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_60_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_61_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_62_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_63_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_64_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_65_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_66_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_67_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_68_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_69_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_70_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_71_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_72_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_73_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_74_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_75_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_76_n_20 : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[0]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[16]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[24]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[32]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_19_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_20_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_21_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_22_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_23_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_24_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_25_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204[8]_i_26_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[0]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[16]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[24]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[32]_i_18_n_27\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_20\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_21\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_22\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_23\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_24\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_25\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_26\ : STD_LOGIC;
  signal \xa_1_fu_204_reg[8]_i_18_n_27\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_xa_1_fu_204_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa_1_fu_204_reg[32]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa_1_fu_204_reg[32]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/tqmf_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 23;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_32 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_33 : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_34 : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_35 : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_36 : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_40 : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_41 : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_51__0\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_52 : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_53 : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_54 : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_55 : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_56 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_57 : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_58 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_59 : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_60 : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_61 : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_62 : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_63 : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_64 : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_65 : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_66 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_67 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_68 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_69 : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_70 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_71 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_72 : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_73 : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_74 : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_75 : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_76 : label is "soft_lutpair563";
begin
  DOUTADOUT(31 downto 0) <= \^doutadout\(31 downto 0);
  DOUTBDOUT(31 downto 0) <= \^doutbdout\(31 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"00000",
      ADDRARDADDR(9 downto 5) => ram_reg_bram_0_0(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 10) => B"00000",
      ADDRBWRADDR(9 downto 5) => ram_reg_bram_0_1(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => grp_encode_fu_333_tqmf_d1(31 downto 0),
      DINBDIN(31) => \ram_reg_bram_0_i_45__2_n_20\,
      DINBDIN(30) => \ram_reg_bram_0_i_46__2_n_20\,
      DINBDIN(29) => \ram_reg_bram_0_i_47__2_n_20\,
      DINBDIN(28) => \ram_reg_bram_0_i_48__2_n_20\,
      DINBDIN(27) => \ram_reg_bram_0_i_49__1_n_20\,
      DINBDIN(26) => \ram_reg_bram_0_i_50__1_n_20\,
      DINBDIN(25) => \ram_reg_bram_0_i_51__0_n_20\,
      DINBDIN(24) => ram_reg_bram_0_i_52_n_20,
      DINBDIN(23) => ram_reg_bram_0_i_53_n_20,
      DINBDIN(22) => ram_reg_bram_0_i_54_n_20,
      DINBDIN(21) => ram_reg_bram_0_i_55_n_20,
      DINBDIN(20) => ram_reg_bram_0_i_56_n_20,
      DINBDIN(19) => ram_reg_bram_0_i_57_n_20,
      DINBDIN(18) => ram_reg_bram_0_i_58_n_20,
      DINBDIN(17) => ram_reg_bram_0_i_59_n_20,
      DINBDIN(16) => ram_reg_bram_0_i_60_n_20,
      DINBDIN(15) => ram_reg_bram_0_i_61_n_20,
      DINBDIN(14) => ram_reg_bram_0_i_62_n_20,
      DINBDIN(13) => ram_reg_bram_0_i_63_n_20,
      DINBDIN(12) => ram_reg_bram_0_i_64_n_20,
      DINBDIN(11) => ram_reg_bram_0_i_65_n_20,
      DINBDIN(10) => ram_reg_bram_0_i_66_n_20,
      DINBDIN(9) => ram_reg_bram_0_i_67_n_20,
      DINBDIN(8) => ram_reg_bram_0_i_68_n_20,
      DINBDIN(7) => ram_reg_bram_0_i_69_n_20,
      DINBDIN(6) => ram_reg_bram_0_i_70_n_20,
      DINBDIN(5) => ram_reg_bram_0_i_71_n_20,
      DINBDIN(4) => ram_reg_bram_0_i_72_n_20,
      DINBDIN(3) => ram_reg_bram_0_i_73_n_20,
      DINBDIN(2) => ram_reg_bram_0_i_74_n_20,
      DINBDIN(1) => ram_reg_bram_0_i_75_n_20,
      DINBDIN(0) => ram_reg_bram_0_i_76_n_20,
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \^doutadout\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^doutbdout\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => tqmf_ce1,
      ENBWREN => tqmf_ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_2(0),
      WEA(2) => ram_reg_bram_0_2(0),
      WEA(1) => ram_reg_bram_0_2(0),
      WEA(0) => ram_reg_bram_0_2(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(31),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(31),
      O => grp_encode_fu_333_tqmf_d1(31)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(30),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(30),
      O => grp_encode_fu_333_tqmf_d1(30)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(29),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(29),
      O => grp_encode_fu_333_tqmf_d1(29)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(28),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(28),
      O => grp_encode_fu_333_tqmf_d1(28)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(27),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(27),
      O => grp_encode_fu_333_tqmf_d1(27)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(26),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(26),
      O => grp_encode_fu_333_tqmf_d1(26)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(25),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(25),
      O => grp_encode_fu_333_tqmf_d1(25)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(24),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(24),
      O => grp_encode_fu_333_tqmf_d1(24)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(23),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(23),
      O => grp_encode_fu_333_tqmf_d1(23)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(22),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(22),
      O => grp_encode_fu_333_tqmf_d1(22)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(21),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(21),
      O => grp_encode_fu_333_tqmf_d1(21)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(20),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(20),
      O => grp_encode_fu_333_tqmf_d1(20)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(19),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(19),
      O => grp_encode_fu_333_tqmf_d1(19)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(18),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(18),
      O => grp_encode_fu_333_tqmf_d1(18)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(17),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(17),
      O => grp_encode_fu_333_tqmf_d1(17)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(16),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(16),
      O => grp_encode_fu_333_tqmf_d1(16)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(15),
      O => grp_encode_fu_333_tqmf_d1(15)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(14),
      O => grp_encode_fu_333_tqmf_d1(14)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(13),
      O => grp_encode_fu_333_tqmf_d1(13)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(12),
      O => grp_encode_fu_333_tqmf_d1(12)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(11),
      O => grp_encode_fu_333_tqmf_d1(11)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(10),
      O => grp_encode_fu_333_tqmf_d1(10)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(9),
      O => grp_encode_fu_333_tqmf_d1(9)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(8),
      O => grp_encode_fu_333_tqmf_d1(8)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(7),
      O => grp_encode_fu_333_tqmf_d1(7)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(6),
      O => grp_encode_fu_333_tqmf_d1(6)
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(5),
      O => grp_encode_fu_333_tqmf_d1(5)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(4),
      O => grp_encode_fu_333_tqmf_d1(4)
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(3),
      O => grp_encode_fu_333_tqmf_d1(3)
    );
\ram_reg_bram_0_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(2),
      O => grp_encode_fu_333_tqmf_d1(2)
    );
\ram_reg_bram_0_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(1),
      O => grp_encode_fu_333_tqmf_d1(1)
    );
\ram_reg_bram_0_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => ram_reg_bram_0_3(0),
      I2 => Q(0),
      O => grp_encode_fu_333_tqmf_d1(0)
    );
\ram_reg_bram_0_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(31),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_45__2_n_20\
    );
\ram_reg_bram_0_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(30),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_46__2_n_20\
    );
\ram_reg_bram_0_i_47__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(29),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_47__2_n_20\
    );
\ram_reg_bram_0_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(28),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_48__2_n_20\
    );
\ram_reg_bram_0_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(27),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_49__1_n_20\
    );
\ram_reg_bram_0_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(26),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_50__1_n_20\
    );
\ram_reg_bram_0_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(25),
      I1 => ram_reg_bram_0_5,
      O => \ram_reg_bram_0_i_51__0_n_20\
    );
ram_reg_bram_0_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(24),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_52_n_20
    );
ram_reg_bram_0_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(23),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_53_n_20
    );
ram_reg_bram_0_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(22),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_54_n_20
    );
ram_reg_bram_0_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(21),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_55_n_20
    );
ram_reg_bram_0_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(20),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_56_n_20
    );
ram_reg_bram_0_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(19),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_57_n_20
    );
ram_reg_bram_0_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(18),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_58_n_20
    );
ram_reg_bram_0_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(17),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_59_n_20
    );
ram_reg_bram_0_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(16),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_60_n_20
    );
ram_reg_bram_0_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(15),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_61_n_20
    );
ram_reg_bram_0_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(14),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_62_n_20
    );
ram_reg_bram_0_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(13),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_63_n_20
    );
ram_reg_bram_0_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(12),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_64_n_20
    );
ram_reg_bram_0_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(11),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_65_n_20
    );
ram_reg_bram_0_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(10),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_66_n_20
    );
ram_reg_bram_0_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(9),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_67_n_20
    );
ram_reg_bram_0_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(8),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_68_n_20
    );
ram_reg_bram_0_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(7),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_69_n_20
    );
ram_reg_bram_0_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(6),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_70_n_20
    );
ram_reg_bram_0_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(5),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_71_n_20
    );
ram_reg_bram_0_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(4),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_72_n_20
    );
ram_reg_bram_0_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(3),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_73_n_20
    );
ram_reg_bram_0_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(2),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_74_n_20
    );
ram_reg_bram_0_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(1),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_75_n_20
    );
ram_reg_bram_0_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => ram_reg_bram_0_5,
      O => ram_reg_bram_0_i_76_n_20
    );
\xa_1_fu_204[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(0),
      O => \xa_1_fu_204[0]_i_19_n_20\
    );
\xa_1_fu_204[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(4),
      I1 => \^doutadout\(6),
      O => \xa_1_fu_204[0]_i_20_n_20\
    );
\xa_1_fu_204[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(3),
      I1 => \^doutadout\(5),
      O => \xa_1_fu_204[0]_i_21_n_20\
    );
\xa_1_fu_204[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(2),
      I1 => \^doutadout\(4),
      O => \xa_1_fu_204[0]_i_22_n_20\
    );
\xa_1_fu_204[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(1),
      I1 => \^doutadout\(3),
      O => \xa_1_fu_204[0]_i_23_n_20\
    );
\xa_1_fu_204[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(0),
      I1 => \^doutadout\(2),
      O => \xa_1_fu_204[0]_i_24_n_20\
    );
\xa_1_fu_204[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(1),
      O => \xa_1_fu_204[0]_i_25_n_20\
    );
\xa_1_fu_204[16]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(20),
      I1 => \^doutadout\(22),
      O => \xa_1_fu_204[16]_i_19_n_20\
    );
\xa_1_fu_204[16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(19),
      I1 => \^doutadout\(21),
      O => \xa_1_fu_204[16]_i_20_n_20\
    );
\xa_1_fu_204[16]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(18),
      I1 => \^doutadout\(20),
      O => \xa_1_fu_204[16]_i_21_n_20\
    );
\xa_1_fu_204[16]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(17),
      I1 => \^doutadout\(19),
      O => \xa_1_fu_204[16]_i_22_n_20\
    );
\xa_1_fu_204[16]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(16),
      I1 => \^doutadout\(18),
      O => \xa_1_fu_204[16]_i_23_n_20\
    );
\xa_1_fu_204[16]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(15),
      I1 => \^doutadout\(17),
      O => \xa_1_fu_204[16]_i_24_n_20\
    );
\xa_1_fu_204[16]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(14),
      I1 => \^doutadout\(16),
      O => \xa_1_fu_204[16]_i_25_n_20\
    );
\xa_1_fu_204[16]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(13),
      I1 => \^doutadout\(15),
      O => \xa_1_fu_204[16]_i_26_n_20\
    );
\xa_1_fu_204[24]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(28),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_204[24]_i_19_n_20\
    );
\xa_1_fu_204[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(27),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_204[24]_i_20_n_20\
    );
\xa_1_fu_204[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(26),
      I1 => \^doutadout\(28),
      O => \xa_1_fu_204[24]_i_21_n_20\
    );
\xa_1_fu_204[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(25),
      I1 => \^doutadout\(27),
      O => \xa_1_fu_204[24]_i_22_n_20\
    );
\xa_1_fu_204[24]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(24),
      I1 => \^doutadout\(26),
      O => \xa_1_fu_204[24]_i_23_n_20\
    );
\xa_1_fu_204[24]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(23),
      I1 => \^doutadout\(25),
      O => \xa_1_fu_204[24]_i_24_n_20\
    );
\xa_1_fu_204[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(22),
      I1 => \^doutadout\(24),
      O => \xa_1_fu_204[24]_i_25_n_20\
    );
\xa_1_fu_204[24]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(21),
      I1 => \^doutadout\(23),
      O => \xa_1_fu_204[24]_i_26_n_20\
    );
\xa_1_fu_204[32]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(30),
      I1 => \^doutadout\(31),
      O => \xa_1_fu_204[32]_i_19_n_20\
    );
\xa_1_fu_204[32]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_204[32]_i_20_n_20\
    );
\xa_1_fu_204[32]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_204[32]_i_21_n_20\
    );
\xa_1_fu_204[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(12),
      I1 => \^doutadout\(14),
      O => \xa_1_fu_204[8]_i_19_n_20\
    );
\xa_1_fu_204[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(11),
      I1 => \^doutadout\(13),
      O => \xa_1_fu_204[8]_i_20_n_20\
    );
\xa_1_fu_204[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(10),
      I1 => \^doutadout\(12),
      O => \xa_1_fu_204[8]_i_21_n_20\
    );
\xa_1_fu_204[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(9),
      I1 => \^doutadout\(11),
      O => \xa_1_fu_204[8]_i_22_n_20\
    );
\xa_1_fu_204[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(8),
      I1 => \^doutadout\(10),
      O => \xa_1_fu_204[8]_i_23_n_20\
    );
\xa_1_fu_204[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(7),
      I1 => \^doutadout\(9),
      O => \xa_1_fu_204[8]_i_24_n_20\
    );
\xa_1_fu_204[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(6),
      I1 => \^doutadout\(8),
      O => \xa_1_fu_204[8]_i_25_n_20\
    );
\xa_1_fu_204[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(5),
      I1 => \^doutadout\(7),
      O => \xa_1_fu_204[8]_i_26_n_20\
    );
\xa_1_fu_204_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[0]_i_18_n_20\,
      CO(6) => \xa_1_fu_204_reg[0]_i_18_n_21\,
      CO(5) => \xa_1_fu_204_reg[0]_i_18_n_22\,
      CO(4) => \xa_1_fu_204_reg[0]_i_18_n_23\,
      CO(3) => \xa_1_fu_204_reg[0]_i_18_n_24\,
      CO(2) => \xa_1_fu_204_reg[0]_i_18_n_25\,
      CO(1) => \xa_1_fu_204_reg[0]_i_18_n_26\,
      CO(0) => \xa_1_fu_204_reg[0]_i_18_n_27\,
      DI(7 downto 3) => \^doutadout\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa_1_fu_204[0]_i_19_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln244_fu_499_p1(6 downto 0),
      O(0) => \NLW_xa_1_fu_204_reg[0]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa_1_fu_204[0]_i_20_n_20\,
      S(6) => \xa_1_fu_204[0]_i_21_n_20\,
      S(5) => \xa_1_fu_204[0]_i_22_n_20\,
      S(4) => \xa_1_fu_204[0]_i_23_n_20\,
      S(3) => \xa_1_fu_204[0]_i_24_n_20\,
      S(2) => \xa_1_fu_204[0]_i_25_n_20\,
      S(1) => \^doutadout\(0),
      S(0) => '0'
    );
\xa_1_fu_204_reg[16]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[8]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[16]_i_18_n_20\,
      CO(6) => \xa_1_fu_204_reg[16]_i_18_n_21\,
      CO(5) => \xa_1_fu_204_reg[16]_i_18_n_22\,
      CO(4) => \xa_1_fu_204_reg[16]_i_18_n_23\,
      CO(3) => \xa_1_fu_204_reg[16]_i_18_n_24\,
      CO(2) => \xa_1_fu_204_reg[16]_i_18_n_25\,
      CO(1) => \xa_1_fu_204_reg[16]_i_18_n_26\,
      CO(0) => \xa_1_fu_204_reg[16]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(20 downto 13),
      O(7 downto 0) => sext_ln244_fu_499_p1(22 downto 15),
      S(7) => \xa_1_fu_204[16]_i_19_n_20\,
      S(6) => \xa_1_fu_204[16]_i_20_n_20\,
      S(5) => \xa_1_fu_204[16]_i_21_n_20\,
      S(4) => \xa_1_fu_204[16]_i_22_n_20\,
      S(3) => \xa_1_fu_204[16]_i_23_n_20\,
      S(2) => \xa_1_fu_204[16]_i_24_n_20\,
      S(1) => \xa_1_fu_204[16]_i_25_n_20\,
      S(0) => \xa_1_fu_204[16]_i_26_n_20\
    );
\xa_1_fu_204_reg[24]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[16]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[24]_i_18_n_20\,
      CO(6) => \xa_1_fu_204_reg[24]_i_18_n_21\,
      CO(5) => \xa_1_fu_204_reg[24]_i_18_n_22\,
      CO(4) => \xa_1_fu_204_reg[24]_i_18_n_23\,
      CO(3) => \xa_1_fu_204_reg[24]_i_18_n_24\,
      CO(2) => \xa_1_fu_204_reg[24]_i_18_n_25\,
      CO(1) => \xa_1_fu_204_reg[24]_i_18_n_26\,
      CO(0) => \xa_1_fu_204_reg[24]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(28 downto 21),
      O(7 downto 0) => sext_ln244_fu_499_p1(30 downto 23),
      S(7) => \xa_1_fu_204[24]_i_19_n_20\,
      S(6) => \xa_1_fu_204[24]_i_20_n_20\,
      S(5) => \xa_1_fu_204[24]_i_21_n_20\,
      S(4) => \xa_1_fu_204[24]_i_22_n_20\,
      S(3) => \xa_1_fu_204[24]_i_23_n_20\,
      S(2) => \xa_1_fu_204[24]_i_24_n_20\,
      S(1) => \xa_1_fu_204[24]_i_25_n_20\,
      S(0) => \xa_1_fu_204[24]_i_26_n_20\
    );
\xa_1_fu_204_reg[32]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[24]_i_18_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa_1_fu_204_reg[32]_i_18_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa_1_fu_204_reg[32]_i_18_n_25\,
      CO(1) => \xa_1_fu_204_reg[32]_i_18_n_26\,
      CO(0) => \xa_1_fu_204_reg[32]_i_18_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^doutadout\(30),
      DI(1) => \^doutadout\(31),
      DI(0) => \^doutadout\(29),
      O(7 downto 4) => \NLW_xa_1_fu_204_reg[32]_i_18_O_UNCONNECTED\(7 downto 4),
      O(3) => O(0),
      O(2 downto 0) => sext_ln244_fu_499_p1(33 downto 31),
      S(7 downto 3) => B"00001",
      S(2) => \xa_1_fu_204[32]_i_19_n_20\,
      S(1) => \xa_1_fu_204[32]_i_20_n_20\,
      S(0) => \xa_1_fu_204[32]_i_21_n_20\
    );
\xa_1_fu_204_reg[8]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_204_reg[0]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_204_reg[8]_i_18_n_20\,
      CO(6) => \xa_1_fu_204_reg[8]_i_18_n_21\,
      CO(5) => \xa_1_fu_204_reg[8]_i_18_n_22\,
      CO(4) => \xa_1_fu_204_reg[8]_i_18_n_23\,
      CO(3) => \xa_1_fu_204_reg[8]_i_18_n_24\,
      CO(2) => \xa_1_fu_204_reg[8]_i_18_n_25\,
      CO(1) => \xa_1_fu_204_reg[8]_i_18_n_26\,
      CO(0) => \xa_1_fu_204_reg[8]_i_18_n_27\,
      DI(7 downto 0) => \^doutadout\(12 downto 5),
      O(7 downto 0) => sext_ln244_fu_499_p1(14 downto 7),
      S(7) => \xa_1_fu_204[8]_i_19_n_20\,
      S(6) => \xa_1_fu_204[8]_i_20_n_20\,
      S(5) => \xa_1_fu_204[8]_i_21_n_20\,
      S(4) => \xa_1_fu_204[8]_i_22_n_20\,
      S(3) => \xa_1_fu_204[8]_i_23_n_20\,
      S(2) => \xa_1_fu_204[8]_i_24_n_20\,
      S(1) => \xa_1_fu_204[8]_i_25_n_20\,
      S(0) => \xa_1_fu_204[8]_i_26_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtep is
  port (
    \add_ln367_reg_1153_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pl_2_fu_100_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln371_reg_1260_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rlt1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    rlt2 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtep;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtep is
  signal \^pl_2_fu_100_p2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_449[0]_i_10_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_11_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_12_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_13_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_14_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_15_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_16_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_17_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_18_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_3_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_4_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_5_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_6_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_7_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_8_n_20\ : STD_LOGIC;
  signal \reg_449[0]_i_9_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_2_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_3_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_4_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_5_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_6_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_7_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_8_n_20\ : STD_LOGIC;
  signal \reg_449[16]_i_9_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_2_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_3_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_4_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_5_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_6_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_7_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_8_n_20\ : STD_LOGIC;
  signal \reg_449[24]_i_9_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_3_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_4_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_5_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_6_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_7_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_8_n_20\ : STD_LOGIC;
  signal \reg_449[31]_i_9_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_2_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_3_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_4_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_5_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_6_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_7_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_8_n_20\ : STD_LOGIC;
  signal \reg_449[8]_i_9_n_20\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \reg_449_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_21\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_22\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_23\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_24\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_25\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_26\ : STD_LOGIC;
  signal \reg_449_reg[16]_i_1_n_27\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_20\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_21\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_22\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_23\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_24\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_25\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_26\ : STD_LOGIC;
  signal \reg_449_reg[24]_i_1_n_27\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_22\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_23\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_24\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \reg_449_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_21\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_22\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_23\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_24\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_25\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_26\ : STD_LOGIC;
  signal \reg_449_reg[8]_i_1_n_27\ : STD_LOGIC;
  signal tmp_product : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal tmp_product_0 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \NLW_reg_449_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_reg_449_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_reg_449_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_reg_449_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_449_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_449_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_449_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_449_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_449_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_449_reg[8]_i_1\ : label is 35;
begin
  pl_2_fu_100_p2(31 downto 0) <= \^pl_2_fu_100_p2\(31 downto 0);
mul_15s_32s_47_1_1_U48: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1
     port map (
      DSP_ALU_INST(46 downto 0) => tmp_product(46 downto 0),
      DSP_ALU_INST_0(14 downto 0) => DSP_ALU_INST_0(14 downto 0),
      \add_ln367_reg_1153_reg[31]\(0) => \add_ln367_reg_1153_reg[31]\(0),
      \add_ln371_reg_1260_reg[31]\(0) => \add_ln371_reg_1260_reg[31]\(0),
      pl_2_fu_100_p2(0) => \^pl_2_fu_100_p2\(31),
      rlt2(30 downto 0) => rlt2(30 downto 0)
    );
mul_16s_32s_47_1_1_U49: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_47_1_1
     port map (
      DSP_ALU_INST(46 downto 0) => tmp_product_0(46 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST(15 downto 0),
      rlt1(30 downto 0) => rlt1(30 downto 0)
    );
\reg_449[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(8),
      I1 => tmp_product_0(8),
      O => \reg_449[0]_i_10_n_20\
    );
\reg_449[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(7),
      I1 => tmp_product_0(7),
      O => \reg_449[0]_i_11_n_20\
    );
\reg_449[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(6),
      I1 => tmp_product_0(6),
      O => \reg_449[0]_i_12_n_20\
    );
\reg_449[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(5),
      I1 => tmp_product_0(5),
      O => \reg_449[0]_i_13_n_20\
    );
\reg_449[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(4),
      I1 => tmp_product_0(4),
      O => \reg_449[0]_i_14_n_20\
    );
\reg_449[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(3),
      I1 => tmp_product_0(3),
      O => \reg_449[0]_i_15_n_20\
    );
\reg_449[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(2),
      I1 => tmp_product_0(2),
      O => \reg_449[0]_i_16_n_20\
    );
\reg_449[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(1),
      I1 => tmp_product_0(1),
      O => \reg_449[0]_i_17_n_20\
    );
\reg_449[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(0),
      I1 => tmp_product_0(0),
      O => \reg_449[0]_i_18_n_20\
    );
\reg_449[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(15),
      I1 => tmp_product_0(15),
      O => \reg_449[0]_i_3_n_20\
    );
\reg_449[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(14),
      I1 => tmp_product_0(14),
      O => \reg_449[0]_i_4_n_20\
    );
\reg_449[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(13),
      I1 => tmp_product_0(13),
      O => \reg_449[0]_i_5_n_20\
    );
\reg_449[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(12),
      I1 => tmp_product_0(12),
      O => \reg_449[0]_i_6_n_20\
    );
\reg_449[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(11),
      I1 => tmp_product_0(11),
      O => \reg_449[0]_i_7_n_20\
    );
\reg_449[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(10),
      I1 => tmp_product_0(10),
      O => \reg_449[0]_i_8_n_20\
    );
\reg_449[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(9),
      I1 => tmp_product_0(9),
      O => \reg_449[0]_i_9_n_20\
    );
\reg_449[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(31),
      I1 => tmp_product_0(31),
      O => \reg_449[16]_i_2_n_20\
    );
\reg_449[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(30),
      I1 => tmp_product_0(30),
      O => \reg_449[16]_i_3_n_20\
    );
\reg_449[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(29),
      I1 => tmp_product_0(29),
      O => \reg_449[16]_i_4_n_20\
    );
\reg_449[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(28),
      I1 => tmp_product_0(28),
      O => \reg_449[16]_i_5_n_20\
    );
\reg_449[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(27),
      I1 => tmp_product_0(27),
      O => \reg_449[16]_i_6_n_20\
    );
\reg_449[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(26),
      I1 => tmp_product_0(26),
      O => \reg_449[16]_i_7_n_20\
    );
\reg_449[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(25),
      I1 => tmp_product_0(25),
      O => \reg_449[16]_i_8_n_20\
    );
\reg_449[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(24),
      I1 => tmp_product_0(24),
      O => \reg_449[16]_i_9_n_20\
    );
\reg_449[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(39),
      I1 => tmp_product_0(39),
      O => \reg_449[24]_i_2_n_20\
    );
\reg_449[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(38),
      I1 => tmp_product_0(38),
      O => \reg_449[24]_i_3_n_20\
    );
\reg_449[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(37),
      I1 => tmp_product_0(37),
      O => \reg_449[24]_i_4_n_20\
    );
\reg_449[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(36),
      I1 => tmp_product_0(36),
      O => \reg_449[24]_i_5_n_20\
    );
\reg_449[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(35),
      I1 => tmp_product_0(35),
      O => \reg_449[24]_i_6_n_20\
    );
\reg_449[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(34),
      I1 => tmp_product_0(34),
      O => \reg_449[24]_i_7_n_20\
    );
\reg_449[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(33),
      I1 => tmp_product_0(33),
      O => \reg_449[24]_i_8_n_20\
    );
\reg_449[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(32),
      I1 => tmp_product_0(32),
      O => \reg_449[24]_i_9_n_20\
    );
\reg_449[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(46),
      I1 => tmp_product_0(46),
      O => \reg_449[31]_i_3_n_20\
    );
\reg_449[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(45),
      I1 => tmp_product_0(45),
      O => \reg_449[31]_i_4_n_20\
    );
\reg_449[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(44),
      I1 => tmp_product_0(44),
      O => \reg_449[31]_i_5_n_20\
    );
\reg_449[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(43),
      I1 => tmp_product_0(43),
      O => \reg_449[31]_i_6_n_20\
    );
\reg_449[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(42),
      I1 => tmp_product_0(42),
      O => \reg_449[31]_i_7_n_20\
    );
\reg_449[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(41),
      I1 => tmp_product_0(41),
      O => \reg_449[31]_i_8_n_20\
    );
\reg_449[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(40),
      I1 => tmp_product_0(40),
      O => \reg_449[31]_i_9_n_20\
    );
\reg_449[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(23),
      I1 => tmp_product_0(23),
      O => \reg_449[8]_i_2_n_20\
    );
\reg_449[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(22),
      I1 => tmp_product_0(22),
      O => \reg_449[8]_i_3_n_20\
    );
\reg_449[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(21),
      I1 => tmp_product_0(21),
      O => \reg_449[8]_i_4_n_20\
    );
\reg_449[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(20),
      I1 => tmp_product_0(20),
      O => \reg_449[8]_i_5_n_20\
    );
\reg_449[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(19),
      I1 => tmp_product_0(19),
      O => \reg_449[8]_i_6_n_20\
    );
\reg_449[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(18),
      I1 => tmp_product_0(18),
      O => \reg_449[8]_i_7_n_20\
    );
\reg_449[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(17),
      I1 => tmp_product_0(17),
      O => \reg_449[8]_i_8_n_20\
    );
\reg_449[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product(16),
      I1 => tmp_product_0(16),
      O => \reg_449[8]_i_9_n_20\
    );
\reg_449_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_449_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_449_reg[0]_i_1_n_20\,
      CO(6) => \reg_449_reg[0]_i_1_n_21\,
      CO(5) => \reg_449_reg[0]_i_1_n_22\,
      CO(4) => \reg_449_reg[0]_i_1_n_23\,
      CO(3) => \reg_449_reg[0]_i_1_n_24\,
      CO(2) => \reg_449_reg[0]_i_1_n_25\,
      CO(1) => \reg_449_reg[0]_i_1_n_26\,
      CO(0) => \reg_449_reg[0]_i_1_n_27\,
      DI(7 downto 0) => tmp_product(15 downto 8),
      O(7) => \^pl_2_fu_100_p2\(0),
      O(6 downto 0) => \NLW_reg_449_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \reg_449[0]_i_3_n_20\,
      S(6) => \reg_449[0]_i_4_n_20\,
      S(5) => \reg_449[0]_i_5_n_20\,
      S(4) => \reg_449[0]_i_6_n_20\,
      S(3) => \reg_449[0]_i_7_n_20\,
      S(2) => \reg_449[0]_i_8_n_20\,
      S(1) => \reg_449[0]_i_9_n_20\,
      S(0) => \reg_449[0]_i_10_n_20\
    );
\reg_449_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \reg_449_reg[0]_i_2_n_20\,
      CO(6) => \reg_449_reg[0]_i_2_n_21\,
      CO(5) => \reg_449_reg[0]_i_2_n_22\,
      CO(4) => \reg_449_reg[0]_i_2_n_23\,
      CO(3) => \reg_449_reg[0]_i_2_n_24\,
      CO(2) => \reg_449_reg[0]_i_2_n_25\,
      CO(1) => \reg_449_reg[0]_i_2_n_26\,
      CO(0) => \reg_449_reg[0]_i_2_n_27\,
      DI(7 downto 0) => tmp_product(7 downto 0),
      O(7 downto 0) => \NLW_reg_449_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \reg_449[0]_i_11_n_20\,
      S(6) => \reg_449[0]_i_12_n_20\,
      S(5) => \reg_449[0]_i_13_n_20\,
      S(4) => \reg_449[0]_i_14_n_20\,
      S(3) => \reg_449[0]_i_15_n_20\,
      S(2) => \reg_449[0]_i_16_n_20\,
      S(1) => \reg_449[0]_i_17_n_20\,
      S(0) => \reg_449[0]_i_18_n_20\
    );
\reg_449_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_449_reg[8]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_449_reg[16]_i_1_n_20\,
      CO(6) => \reg_449_reg[16]_i_1_n_21\,
      CO(5) => \reg_449_reg[16]_i_1_n_22\,
      CO(4) => \reg_449_reg[16]_i_1_n_23\,
      CO(3) => \reg_449_reg[16]_i_1_n_24\,
      CO(2) => \reg_449_reg[16]_i_1_n_25\,
      CO(1) => \reg_449_reg[16]_i_1_n_26\,
      CO(0) => \reg_449_reg[16]_i_1_n_27\,
      DI(7 downto 0) => tmp_product(31 downto 24),
      O(7 downto 0) => \^pl_2_fu_100_p2\(16 downto 9),
      S(7) => \reg_449[16]_i_2_n_20\,
      S(6) => \reg_449[16]_i_3_n_20\,
      S(5) => \reg_449[16]_i_4_n_20\,
      S(4) => \reg_449[16]_i_5_n_20\,
      S(3) => \reg_449[16]_i_6_n_20\,
      S(2) => \reg_449[16]_i_7_n_20\,
      S(1) => \reg_449[16]_i_8_n_20\,
      S(0) => \reg_449[16]_i_9_n_20\
    );
\reg_449_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_449_reg[16]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_449_reg[24]_i_1_n_20\,
      CO(6) => \reg_449_reg[24]_i_1_n_21\,
      CO(5) => \reg_449_reg[24]_i_1_n_22\,
      CO(4) => \reg_449_reg[24]_i_1_n_23\,
      CO(3) => \reg_449_reg[24]_i_1_n_24\,
      CO(2) => \reg_449_reg[24]_i_1_n_25\,
      CO(1) => \reg_449_reg[24]_i_1_n_26\,
      CO(0) => \reg_449_reg[24]_i_1_n_27\,
      DI(7 downto 0) => tmp_product(39 downto 32),
      O(7 downto 0) => \^pl_2_fu_100_p2\(24 downto 17),
      S(7) => \reg_449[24]_i_2_n_20\,
      S(6) => \reg_449[24]_i_3_n_20\,
      S(5) => \reg_449[24]_i_4_n_20\,
      S(4) => \reg_449[24]_i_5_n_20\,
      S(3) => \reg_449[24]_i_6_n_20\,
      S(2) => \reg_449[24]_i_7_n_20\,
      S(1) => \reg_449[24]_i_8_n_20\,
      S(0) => \reg_449[24]_i_9_n_20\
    );
\reg_449_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_449_reg[24]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_reg_449_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \reg_449_reg[31]_i_2_n_22\,
      CO(4) => \reg_449_reg[31]_i_2_n_23\,
      CO(3) => \reg_449_reg[31]_i_2_n_24\,
      CO(2) => \reg_449_reg[31]_i_2_n_25\,
      CO(1) => \reg_449_reg[31]_i_2_n_26\,
      CO(0) => \reg_449_reg[31]_i_2_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => tmp_product(45 downto 40),
      O(7) => \NLW_reg_449_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \^pl_2_fu_100_p2\(31 downto 25),
      S(7) => '0',
      S(6) => \reg_449[31]_i_3_n_20\,
      S(5) => \reg_449[31]_i_4_n_20\,
      S(4) => \reg_449[31]_i_5_n_20\,
      S(3) => \reg_449[31]_i_6_n_20\,
      S(2) => \reg_449[31]_i_7_n_20\,
      S(1) => \reg_449[31]_i_8_n_20\,
      S(0) => \reg_449[31]_i_9_n_20\
    );
\reg_449_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_449_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \reg_449_reg[8]_i_1_n_20\,
      CO(6) => \reg_449_reg[8]_i_1_n_21\,
      CO(5) => \reg_449_reg[8]_i_1_n_22\,
      CO(4) => \reg_449_reg[8]_i_1_n_23\,
      CO(3) => \reg_449_reg[8]_i_1_n_24\,
      CO(2) => \reg_449_reg[8]_i_1_n_25\,
      CO(1) => \reg_449_reg[8]_i_1_n_26\,
      CO(0) => \reg_449_reg[8]_i_1_n_27\,
      DI(7 downto 0) => tmp_product(23 downto 16),
      O(7 downto 0) => \^pl_2_fu_100_p2\(8 downto 1),
      S(7) => \reg_449[8]_i_2_n_20\,
      S(6) => \reg_449[8]_i_3_n_20\,
      S(5) => \reg_449[8]_i_4_n_20\,
      S(4) => \reg_449[8]_i_5_n_20\,
      S(3) => \reg_449[8]_i_6_n_20\,
      S(2) => \reg_449[8]_i_7_n_20\,
      S(1) => \reg_449[8]_i_8_n_20\,
      S(0) => \reg_449[8]_i_9_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez is
  port (
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_bpl_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rh2_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \reg_449_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln9_reg_1278_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \zl_1_fu_36_reg[45]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_filtez_fu_318_ap_done : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_filtez_fu_318_ap_start_reg : in STD_LOGIC;
    grp_filtez_fu_318_ap_start_reg_reg : in STD_LOGIC;
    \rh2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rh2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    grp_upzero_fu_361_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_361_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_370_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_370_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rh2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rh2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    P : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sub_ln285_reg_1299_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln314_reg_1337_reg[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rh2_reg[30]_2\ : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    grp_quantl_fu_336_ap_start_reg : in STD_LOGIC;
    \trunc_ln304_reg_1329_reg[30]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez is
  signal \add_ln314_reg_1337[0]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_18_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_19_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_20_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_21_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_22_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_23_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_24_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_25_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_26_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_27_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_28_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_29_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_30_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_31_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_32_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_33_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_34_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_35_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_45_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_46_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_47_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_48_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_49_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_50_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[0]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_17_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_18_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_19_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_20_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_22_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_23_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_24_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_25_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_26_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_27_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_28_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_29_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_30_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_31_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_32_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_33_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_34_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_35_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_36_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_37_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337[1]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_36_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_37_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_38_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_3_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[0]_i_40_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_12_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_21_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_2_n_27\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_21\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_22\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_23\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_24\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_25\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_26\ : STD_LOGIC;
  signal \add_ln314_reg_1337_reg[1]_i_3_n_27\ : STD_LOGIC;
  signal add_ln464_fu_148_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_1__0_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_filtez_fu_318_ap_ready : STD_LOGIC;
  signal i_02_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_02_fu_400 : STD_LOGIC;
  signal i_fu_142_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_32 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_16s_32s_48_1_1_U44_n_20 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_21 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_22 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_23 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_24 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_25 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_26 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_27 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_28 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_29 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_30 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_31 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_32 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_33 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_34 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_35 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_36 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_37 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_38 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_39 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_65 : STD_LOGIC;
  signal \^reg_449_reg[30]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rh21 : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[15]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[23]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[31]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299[7]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln285_reg_1299_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal sub_ln304_fu_875_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_9_abs_r_fu_348/m_fu_30_p2\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_9_abs_r_fu_348/p_0_in\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_9_abs_r_fu_348_ap_return : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \trunc_ln285_fu_809_p1__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \trunc_ln285_reg_1294[15]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[15]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[23]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[30]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294[7]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[30]_i_1_n_27\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \trunc_ln285_reg_1294_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal zl_1_fu_36 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^zl_1_fu_36_reg[45]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln314_reg_1337_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln314_reg_1337_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sub_ln285_reg_1299_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln285_reg_1294_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_39\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_41\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_42\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_43\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_44\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_45\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_46\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_47\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_48\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln314_reg_1337[0]_i_49\ : label is "soft_lutpair263";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[0]_i_36\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[0]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[0]_i_38\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[0]_i_40\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[1]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[1]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_1337_reg[1]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair269";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of grp_filtez_fu_318_ap_start_reg_i_1 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_02_fu_40[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \i_02_fu_40[2]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_44 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__0\ : label is "soft_lutpair268";
  attribute ADDER_THRESHOLD of \sub_ln285_reg_1299_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_1299_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_1299_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln285_reg_1299_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_1294_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_1294_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_1294_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_1294_reg[7]_i_1\ : label is 35;
begin
  \reg_449_reg[30]\(30 downto 0) <= \^reg_449_reg[30]\(30 downto 0);
  \zl_1_fu_36_reg[45]_0\(31 downto 0) <= \^zl_1_fu_36_reg[45]_0\(31 downto 0);
\add_ln314_reg_1337[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(18),
      I1 => sub_ln304_fu_875_p2(18),
      I2 => sub_ln304_fu_875_p2(19),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(19),
      O => \add_ln314_reg_1337[0]_i_10_n_20\
    );
\add_ln314_reg_1337[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(16),
      I1 => sub_ln304_fu_875_p2(16),
      I2 => sub_ln304_fu_875_p2(17),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(17),
      O => \add_ln314_reg_1337[0]_i_11_n_20\
    );
\add_ln314_reg_1337[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(30),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(30),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(31),
      I3 => sub_ln304_fu_875_p2(31),
      O => \add_ln314_reg_1337[0]_i_12_n_20\
    );
\add_ln314_reg_1337[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(28),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(28),
      I2 => sub_ln304_fu_875_p2(29),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(29),
      O => \add_ln314_reg_1337[0]_i_13_n_20\
    );
\add_ln314_reg_1337[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(26),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(26),
      I2 => sub_ln304_fu_875_p2(27),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(27),
      O => \add_ln314_reg_1337[0]_i_14_n_20\
    );
\add_ln314_reg_1337[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(24),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(24),
      I2 => sub_ln304_fu_875_p2(25),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(25),
      O => \add_ln314_reg_1337[0]_i_15_n_20\
    );
\add_ln314_reg_1337[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(22),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(22),
      I2 => sub_ln304_fu_875_p2(23),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(23),
      O => \add_ln314_reg_1337[0]_i_16_n_20\
    );
\add_ln314_reg_1337[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(20),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(20),
      I2 => sub_ln304_fu_875_p2(21),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(21),
      O => \add_ln314_reg_1337[0]_i_17_n_20\
    );
\add_ln314_reg_1337[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(18),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(18),
      I2 => sub_ln304_fu_875_p2(19),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(19),
      O => \add_ln314_reg_1337[0]_i_18_n_20\
    );
\add_ln314_reg_1337[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(16),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(16),
      I2 => sub_ln304_fu_875_p2(17),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(17),
      O => \add_ln314_reg_1337[0]_i_19_n_20\
    );
\add_ln314_reg_1337[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(14),
      I1 => sub_ln304_fu_875_p2(14),
      I2 => sub_ln304_fu_875_p2(15),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(15),
      O => \add_ln314_reg_1337[0]_i_20_n_20\
    );
\add_ln314_reg_1337[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0A0C0CFF0A"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(12),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(12),
      I2 => P(12),
      I3 => sub_ln304_fu_875_p2(13),
      I4 => sub_ln304_fu_875_p2(31),
      I5 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(13),
      O => \add_ln314_reg_1337[0]_i_21_n_20\
    );
\add_ln314_reg_1337[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(10),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(10),
      I3 => P(10),
      I4 => P(11),
      I5 => tmp_9_abs_r_fu_348_ap_return(11),
      O => \add_ln314_reg_1337[0]_i_22_n_20\
    );
\add_ln314_reg_1337[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(8),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(8),
      I3 => P(8),
      I4 => P(9),
      I5 => tmp_9_abs_r_fu_348_ap_return(9),
      O => \add_ln314_reg_1337[0]_i_23_n_20\
    );
\add_ln314_reg_1337[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(6),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(6),
      I3 => P(6),
      I4 => P(7),
      I5 => tmp_9_abs_r_fu_348_ap_return(7),
      O => \add_ln314_reg_1337[0]_i_24_n_20\
    );
\add_ln314_reg_1337[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(4),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(4),
      I3 => P(4),
      I4 => P(5),
      I5 => tmp_9_abs_r_fu_348_ap_return(5),
      O => \add_ln314_reg_1337[0]_i_25_n_20\
    );
\add_ln314_reg_1337[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(2),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(2),
      I3 => P(2),
      I4 => P(3),
      I5 => tmp_9_abs_r_fu_348_ap_return(3),
      O => \add_ln314_reg_1337[0]_i_26_n_20\
    );
\add_ln314_reg_1337[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(0),
      I1 => P(0),
      I2 => P(1),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(1),
      I4 => sub_ln304_fu_875_p2(31),
      I5 => sub_ln304_fu_875_p2(1),
      O => \add_ln314_reg_1337[0]_i_27_n_20\
    );
\add_ln314_reg_1337[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(14),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(14),
      I2 => sub_ln304_fu_875_p2(15),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(15),
      O => \add_ln314_reg_1337[0]_i_28_n_20\
    );
\add_ln314_reg_1337[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C3A5A500C3"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(12),
      I1 => sub_ln304_fu_875_p2(12),
      I2 => P(12),
      I3 => sub_ln304_fu_875_p2(13),
      I4 => sub_ln304_fu_875_p2(31),
      I5 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(13),
      O => \add_ln314_reg_1337[0]_i_29_n_20\
    );
\add_ln314_reg_1337[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(10),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(10),
      I3 => P(10),
      I4 => \add_ln314_reg_1337[0]_i_45_n_20\,
      O => \add_ln314_reg_1337[0]_i_30_n_20\
    );
\add_ln314_reg_1337[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(8),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(8),
      I3 => P(8),
      I4 => \add_ln314_reg_1337[0]_i_46_n_20\,
      O => \add_ln314_reg_1337[0]_i_31_n_20\
    );
\add_ln314_reg_1337[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(6),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(6),
      I3 => P(6),
      I4 => \add_ln314_reg_1337[0]_i_47_n_20\,
      O => \add_ln314_reg_1337[0]_i_32_n_20\
    );
\add_ln314_reg_1337[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(4),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(4),
      I3 => P(4),
      I4 => \add_ln314_reg_1337[0]_i_48_n_20\,
      O => \add_ln314_reg_1337[0]_i_33_n_20\
    );
\add_ln314_reg_1337[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(2),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(2),
      I3 => P(2),
      I4 => \add_ln314_reg_1337[0]_i_49_n_20\,
      O => \add_ln314_reg_1337[0]_i_34_n_20\
    );
\add_ln314_reg_1337[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(0),
      I1 => P(0),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(1),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => sub_ln304_fu_875_p2(1),
      I5 => P(1),
      O => \add_ln314_reg_1337[0]_i_35_n_20\
    );
\add_ln314_reg_1337[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(11),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(11),
      O => tmp_9_abs_r_fu_348_ap_return(11)
    );
\add_ln314_reg_1337[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(30),
      I1 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(30),
      I2 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(31),
      I3 => sub_ln304_fu_875_p2(31),
      O => \add_ln314_reg_1337[0]_i_4_n_20\
    );
\add_ln314_reg_1337[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(9),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(9),
      O => tmp_9_abs_r_fu_348_ap_return(9)
    );
\add_ln314_reg_1337[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(7),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(7),
      O => tmp_9_abs_r_fu_348_ap_return(7)
    );
\add_ln314_reg_1337[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(5),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(5),
      O => tmp_9_abs_r_fu_348_ap_return(5)
    );
\add_ln314_reg_1337[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(3),
      I1 => sub_ln304_fu_875_p2(31),
      I2 => sub_ln304_fu_875_p2(3),
      O => tmp_9_abs_r_fu_348_ap_return(3)
    );
\add_ln314_reg_1337[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(11),
      I1 => sub_ln304_fu_875_p2(11),
      I2 => sub_ln304_fu_875_p2(31),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(11),
      O => \add_ln314_reg_1337[0]_i_45_n_20\
    );
\add_ln314_reg_1337[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(9),
      I1 => sub_ln304_fu_875_p2(9),
      I2 => sub_ln304_fu_875_p2(31),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(9),
      O => \add_ln314_reg_1337[0]_i_46_n_20\
    );
\add_ln314_reg_1337[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(7),
      I1 => sub_ln304_fu_875_p2(7),
      I2 => sub_ln304_fu_875_p2(31),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(7),
      O => \add_ln314_reg_1337[0]_i_47_n_20\
    );
\add_ln314_reg_1337[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(5),
      I1 => sub_ln304_fu_875_p2(5),
      I2 => sub_ln304_fu_875_p2(31),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(5),
      O => \add_ln314_reg_1337[0]_i_48_n_20\
    );
\add_ln314_reg_1337[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => P(3),
      I1 => sub_ln304_fu_875_p2(3),
      I2 => sub_ln304_fu_875_p2(31),
      I3 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(3),
      O => \add_ln314_reg_1337[0]_i_49_n_20\
    );
\add_ln314_reg_1337[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(28),
      I1 => sub_ln304_fu_875_p2(28),
      I2 => sub_ln304_fu_875_p2(29),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(29),
      O => \add_ln314_reg_1337[0]_i_5_n_20\
    );
\add_ln314_reg_1337[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(31),
      O => \add_ln314_reg_1337[0]_i_50_n_20\
    );
\add_ln314_reg_1337[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(30),
      O => \tmp_9_abs_r_fu_348/p_0_in\(30)
    );
\add_ln314_reg_1337[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(29),
      O => \tmp_9_abs_r_fu_348/p_0_in\(29)
    );
\add_ln314_reg_1337[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(28),
      O => \tmp_9_abs_r_fu_348/p_0_in\(28)
    );
\add_ln314_reg_1337[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(27),
      O => \tmp_9_abs_r_fu_348/p_0_in\(27)
    );
\add_ln314_reg_1337[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(26),
      O => \tmp_9_abs_r_fu_348/p_0_in\(26)
    );
\add_ln314_reg_1337[0]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(25),
      O => \tmp_9_abs_r_fu_348/p_0_in\(25)
    );
\add_ln314_reg_1337[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(24),
      O => \tmp_9_abs_r_fu_348/p_0_in\(24)
    );
\add_ln314_reg_1337[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(23),
      O => \tmp_9_abs_r_fu_348/p_0_in\(23)
    );
\add_ln314_reg_1337[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(22),
      O => \tmp_9_abs_r_fu_348/p_0_in\(22)
    );
\add_ln314_reg_1337[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(26),
      I1 => sub_ln304_fu_875_p2(26),
      I2 => sub_ln304_fu_875_p2(27),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(27),
      O => \add_ln314_reg_1337[0]_i_6_n_20\
    );
\add_ln314_reg_1337[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(21),
      O => \tmp_9_abs_r_fu_348/p_0_in\(21)
    );
\add_ln314_reg_1337[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(20),
      O => \tmp_9_abs_r_fu_348/p_0_in\(20)
    );
\add_ln314_reg_1337[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(19),
      O => \tmp_9_abs_r_fu_348/p_0_in\(19)
    );
\add_ln314_reg_1337[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(18),
      O => \tmp_9_abs_r_fu_348/p_0_in\(18)
    );
\add_ln314_reg_1337[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(17),
      O => \tmp_9_abs_r_fu_348/p_0_in\(17)
    );
\add_ln314_reg_1337[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(16),
      O => \tmp_9_abs_r_fu_348/p_0_in\(16)
    );
\add_ln314_reg_1337[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(15),
      O => \tmp_9_abs_r_fu_348/p_0_in\(15)
    );
\add_ln314_reg_1337[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(14),
      O => \tmp_9_abs_r_fu_348/p_0_in\(14)
    );
\add_ln314_reg_1337[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(13),
      O => \tmp_9_abs_r_fu_348/p_0_in\(13)
    );
\add_ln314_reg_1337[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(12),
      O => \tmp_9_abs_r_fu_348/p_0_in\(12)
    );
\add_ln314_reg_1337[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(24),
      I1 => sub_ln304_fu_875_p2(24),
      I2 => sub_ln304_fu_875_p2(25),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(25),
      O => \add_ln314_reg_1337[0]_i_7_n_20\
    );
\add_ln314_reg_1337[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(11),
      O => \tmp_9_abs_r_fu_348/p_0_in\(11)
    );
\add_ln314_reg_1337[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(10),
      O => \tmp_9_abs_r_fu_348/p_0_in\(10)
    );
\add_ln314_reg_1337[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(9),
      O => \tmp_9_abs_r_fu_348/p_0_in\(9)
    );
\add_ln314_reg_1337[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(0),
      O => \tmp_9_abs_r_fu_348/p_0_in\(0)
    );
\add_ln314_reg_1337[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(8),
      O => \tmp_9_abs_r_fu_348/p_0_in\(8)
    );
\add_ln314_reg_1337[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(7),
      O => \tmp_9_abs_r_fu_348/p_0_in\(7)
    );
\add_ln314_reg_1337[0]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(6),
      O => \tmp_9_abs_r_fu_348/p_0_in\(6)
    );
\add_ln314_reg_1337[0]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(5),
      O => \tmp_9_abs_r_fu_348/p_0_in\(5)
    );
\add_ln314_reg_1337[0]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(4),
      O => \tmp_9_abs_r_fu_348/p_0_in\(4)
    );
\add_ln314_reg_1337[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(3),
      O => \tmp_9_abs_r_fu_348/p_0_in\(3)
    );
\add_ln314_reg_1337[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(22),
      I1 => sub_ln304_fu_875_p2(22),
      I2 => sub_ln304_fu_875_p2(23),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(23),
      O => \add_ln314_reg_1337[0]_i_8_n_20\
    );
\add_ln314_reg_1337[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(2),
      O => \tmp_9_abs_r_fu_348/p_0_in\(2)
    );
\add_ln314_reg_1337[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(1),
      O => \tmp_9_abs_r_fu_348/p_0_in\(1)
    );
\add_ln314_reg_1337[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(20),
      I1 => sub_ln304_fu_875_p2(20),
      I2 => sub_ln304_fu_875_p2(21),
      I3 => sub_ln304_fu_875_p2(31),
      I4 => \tmp_9_abs_r_fu_348/m_fu_30_p2\(21),
      O => \add_ln314_reg_1337[0]_i_9_n_20\
    );
\add_ln314_reg_1337[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_875_p2(31),
      O => \trunc_ln9_reg_1278_reg[30]\(1)
    );
\add_ln314_reg_1337[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(25),
      I1 => \^reg_449_reg[30]\(25),
      O => \add_ln314_reg_1337[1]_i_10_n_20\
    );
\add_ln314_reg_1337[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(24),
      I1 => \^reg_449_reg[30]\(24),
      O => \add_ln314_reg_1337[1]_i_11_n_20\
    );
\add_ln314_reg_1337[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(23),
      I1 => \^reg_449_reg[30]\(23),
      O => \add_ln314_reg_1337[1]_i_13_n_20\
    );
\add_ln314_reg_1337[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(22),
      I1 => \^reg_449_reg[30]\(22),
      O => \add_ln314_reg_1337[1]_i_14_n_20\
    );
\add_ln314_reg_1337[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(21),
      I1 => \^reg_449_reg[30]\(21),
      O => \add_ln314_reg_1337[1]_i_15_n_20\
    );
\add_ln314_reg_1337[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(20),
      I1 => \^reg_449_reg[30]\(20),
      O => \add_ln314_reg_1337[1]_i_16_n_20\
    );
\add_ln314_reg_1337[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(19),
      I1 => \^reg_449_reg[30]\(19),
      O => \add_ln314_reg_1337[1]_i_17_n_20\
    );
\add_ln314_reg_1337[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(18),
      I1 => \^reg_449_reg[30]\(18),
      O => \add_ln314_reg_1337[1]_i_18_n_20\
    );
\add_ln314_reg_1337[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(17),
      I1 => \^reg_449_reg[30]\(17),
      O => \add_ln314_reg_1337[1]_i_19_n_20\
    );
\add_ln314_reg_1337[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(16),
      I1 => \^reg_449_reg[30]\(16),
      O => \add_ln314_reg_1337[1]_i_20_n_20\
    );
\add_ln314_reg_1337[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(15),
      I1 => \^reg_449_reg[30]\(15),
      O => \add_ln314_reg_1337[1]_i_22_n_20\
    );
\add_ln314_reg_1337[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(14),
      I1 => \^reg_449_reg[30]\(14),
      O => \add_ln314_reg_1337[1]_i_23_n_20\
    );
\add_ln314_reg_1337[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(13),
      I1 => \^reg_449_reg[30]\(13),
      O => \add_ln314_reg_1337[1]_i_24_n_20\
    );
\add_ln314_reg_1337[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(12),
      I1 => \^reg_449_reg[30]\(12),
      O => \add_ln314_reg_1337[1]_i_25_n_20\
    );
\add_ln314_reg_1337[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(11),
      I1 => \^reg_449_reg[30]\(11),
      O => \add_ln314_reg_1337[1]_i_26_n_20\
    );
\add_ln314_reg_1337[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(10),
      I1 => \^reg_449_reg[30]\(10),
      O => \add_ln314_reg_1337[1]_i_27_n_20\
    );
\add_ln314_reg_1337[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(9),
      I1 => \^reg_449_reg[30]\(9),
      O => \add_ln314_reg_1337[1]_i_28_n_20\
    );
\add_ln314_reg_1337[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(8),
      I1 => \^reg_449_reg[30]\(8),
      O => \add_ln314_reg_1337[1]_i_29_n_20\
    );
\add_ln314_reg_1337[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(7),
      I1 => \^reg_449_reg[30]\(7),
      O => \add_ln314_reg_1337[1]_i_30_n_20\
    );
\add_ln314_reg_1337[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(6),
      I1 => \^reg_449_reg[30]\(6),
      O => \add_ln314_reg_1337[1]_i_31_n_20\
    );
\add_ln314_reg_1337[1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(5),
      I1 => \^reg_449_reg[30]\(5),
      O => \add_ln314_reg_1337[1]_i_32_n_20\
    );
\add_ln314_reg_1337[1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(4),
      I1 => \^reg_449_reg[30]\(4),
      O => \add_ln314_reg_1337[1]_i_33_n_20\
    );
\add_ln314_reg_1337[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(3),
      I1 => \^reg_449_reg[30]\(3),
      O => \add_ln314_reg_1337[1]_i_34_n_20\
    );
\add_ln314_reg_1337[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(2),
      I1 => \^reg_449_reg[30]\(2),
      O => \add_ln314_reg_1337[1]_i_35_n_20\
    );
\add_ln314_reg_1337[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(1),
      I1 => \^reg_449_reg[30]\(1),
      O => \add_ln314_reg_1337[1]_i_36_n_20\
    );
\add_ln314_reg_1337[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(0),
      I1 => \^reg_449_reg[30]\(0),
      O => \add_ln314_reg_1337[1]_i_37_n_20\
    );
\add_ln314_reg_1337[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(31),
      I1 => \trunc_ln285_fu_809_p1__0\(31),
      O => \add_ln314_reg_1337[1]_i_4_n_20\
    );
\add_ln314_reg_1337[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(30),
      I1 => \^reg_449_reg[30]\(30),
      O => \add_ln314_reg_1337[1]_i_5_n_20\
    );
\add_ln314_reg_1337[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(29),
      I1 => \^reg_449_reg[30]\(29),
      O => \add_ln314_reg_1337[1]_i_6_n_20\
    );
\add_ln314_reg_1337[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(28),
      I1 => \^reg_449_reg[30]\(28),
      O => \add_ln314_reg_1337[1]_i_7_n_20\
    );
\add_ln314_reg_1337[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(27),
      I1 => \^reg_449_reg[30]\(27),
      O => \add_ln314_reg_1337[1]_i_8_n_20\
    );
\add_ln314_reg_1337[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln314_reg_1337_reg[1]_i_2_0\(26),
      I1 => \^reg_449_reg[30]\(26),
      O => \add_ln314_reg_1337[1]_i_9_n_20\
    );
\add_ln314_reg_1337_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln314_reg_1337_reg[0]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln314_reg_1337_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \trunc_ln9_reg_1278_reg[30]\(0),
      S(7 downto 0) => B"00000001"
    );
\add_ln314_reg_1337_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[0]_i_2_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[0]_i_2_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[0]_i_2_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_2_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_2_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_2_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_2_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_2_n_27\,
      DI(7) => \add_ln314_reg_1337[0]_i_4_n_20\,
      DI(6) => \add_ln314_reg_1337[0]_i_5_n_20\,
      DI(5) => \add_ln314_reg_1337[0]_i_6_n_20\,
      DI(4) => \add_ln314_reg_1337[0]_i_7_n_20\,
      DI(3) => \add_ln314_reg_1337[0]_i_8_n_20\,
      DI(2) => \add_ln314_reg_1337[0]_i_9_n_20\,
      DI(1) => \add_ln314_reg_1337[0]_i_10_n_20\,
      DI(0) => \add_ln314_reg_1337[0]_i_11_n_20\,
      O(7 downto 0) => \NLW_add_ln314_reg_1337_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln314_reg_1337[0]_i_12_n_20\,
      S(6) => \add_ln314_reg_1337[0]_i_13_n_20\,
      S(5) => \add_ln314_reg_1337[0]_i_14_n_20\,
      S(4) => \add_ln314_reg_1337[0]_i_15_n_20\,
      S(3) => \add_ln314_reg_1337[0]_i_16_n_20\,
      S(2) => \add_ln314_reg_1337[0]_i_17_n_20\,
      S(1) => \add_ln314_reg_1337[0]_i_18_n_20\,
      S(0) => \add_ln314_reg_1337[0]_i_19_n_20\
    );
\add_ln314_reg_1337_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[0]_i_3_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[0]_i_3_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[0]_i_3_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_3_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_3_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_3_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_3_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_3_n_27\,
      DI(7) => \add_ln314_reg_1337[0]_i_20_n_20\,
      DI(6) => \add_ln314_reg_1337[0]_i_21_n_20\,
      DI(5) => \add_ln314_reg_1337[0]_i_22_n_20\,
      DI(4) => \add_ln314_reg_1337[0]_i_23_n_20\,
      DI(3) => \add_ln314_reg_1337[0]_i_24_n_20\,
      DI(2) => \add_ln314_reg_1337[0]_i_25_n_20\,
      DI(1) => \add_ln314_reg_1337[0]_i_26_n_20\,
      DI(0) => \add_ln314_reg_1337[0]_i_27_n_20\,
      O(7 downto 0) => \NLW_add_ln314_reg_1337_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \add_ln314_reg_1337[0]_i_28_n_20\,
      S(6) => \add_ln314_reg_1337[0]_i_29_n_20\,
      S(5) => \add_ln314_reg_1337[0]_i_30_n_20\,
      S(4) => \add_ln314_reg_1337[0]_i_31_n_20\,
      S(3) => \add_ln314_reg_1337[0]_i_32_n_20\,
      S(2) => \add_ln314_reg_1337[0]_i_33_n_20\,
      S(1) => \add_ln314_reg_1337[0]_i_34_n_20\,
      S(0) => \add_ln314_reg_1337[0]_i_35_n_20\
    );
\add_ln314_reg_1337_reg[0]_i_36\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[0]_i_37_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln314_reg_1337_reg[0]_i_36_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln314_reg_1337_reg[0]_i_36_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_36_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_36_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_36_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_36_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_36_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_add_ln314_reg_1337_reg[0]_i_36_O_UNCONNECTED\(7),
      O(6 downto 0) => \tmp_9_abs_r_fu_348/m_fu_30_p2\(31 downto 25),
      S(7) => '0',
      S(6) => \add_ln314_reg_1337[0]_i_50_n_20\,
      S(5 downto 0) => \tmp_9_abs_r_fu_348/p_0_in\(30 downto 25)
    );
\add_ln314_reg_1337_reg[0]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[0]_i_38_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[0]_i_37_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[0]_i_37_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[0]_i_37_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_37_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_37_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_37_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_37_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_37_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \tmp_9_abs_r_fu_348/m_fu_30_p2\(24 downto 17),
      S(7 downto 0) => \tmp_9_abs_r_fu_348/p_0_in\(24 downto 17)
    );
\add_ln314_reg_1337_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[0]_i_40_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[0]_i_38_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[0]_i_38_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[0]_i_38_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_38_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_38_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_38_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_38_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_38_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \tmp_9_abs_r_fu_348/m_fu_30_p2\(16 downto 9),
      S(7 downto 0) => \tmp_9_abs_r_fu_348/p_0_in\(16 downto 9)
    );
\add_ln314_reg_1337_reg[0]_i_40\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_9_abs_r_fu_348/p_0_in\(0),
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[0]_i_40_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[0]_i_40_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[0]_i_40_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[0]_i_40_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[0]_i_40_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[0]_i_40_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[0]_i_40_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[0]_i_40_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \tmp_9_abs_r_fu_348/m_fu_30_p2\(8 downto 1),
      S(7 downto 0) => \tmp_9_abs_r_fu_348/p_0_in\(8 downto 1)
    );
\add_ln314_reg_1337_reg[1]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[1]_i_21_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[1]_i_12_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[1]_i_12_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[1]_i_12_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[1]_i_12_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[1]_i_12_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[1]_i_12_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[1]_i_12_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[1]_i_12_n_27\,
      DI(7 downto 0) => \add_ln314_reg_1337_reg[1]_i_2_0\(15 downto 8),
      O(7 downto 0) => sub_ln304_fu_875_p2(15 downto 8),
      S(7) => \add_ln314_reg_1337[1]_i_22_n_20\,
      S(6) => \add_ln314_reg_1337[1]_i_23_n_20\,
      S(5) => \add_ln314_reg_1337[1]_i_24_n_20\,
      S(4) => \add_ln314_reg_1337[1]_i_25_n_20\,
      S(3) => \add_ln314_reg_1337[1]_i_26_n_20\,
      S(2) => \add_ln314_reg_1337[1]_i_27_n_20\,
      S(1) => \add_ln314_reg_1337[1]_i_28_n_20\,
      S(0) => \add_ln314_reg_1337[1]_i_29_n_20\
    );
\add_ln314_reg_1337_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[1]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln314_reg_1337_reg[1]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \add_ln314_reg_1337_reg[1]_i_2_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[1]_i_2_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[1]_i_2_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[1]_i_2_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[1]_i_2_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[1]_i_2_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[1]_i_2_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln314_reg_1337_reg[1]_i_2_0\(30 downto 24),
      O(7 downto 0) => sub_ln304_fu_875_p2(31 downto 24),
      S(7) => \add_ln314_reg_1337[1]_i_4_n_20\,
      S(6) => \add_ln314_reg_1337[1]_i_5_n_20\,
      S(5) => \add_ln314_reg_1337[1]_i_6_n_20\,
      S(4) => \add_ln314_reg_1337[1]_i_7_n_20\,
      S(3) => \add_ln314_reg_1337[1]_i_8_n_20\,
      S(2) => \add_ln314_reg_1337[1]_i_9_n_20\,
      S(1) => \add_ln314_reg_1337[1]_i_10_n_20\,
      S(0) => \add_ln314_reg_1337[1]_i_11_n_20\
    );
\add_ln314_reg_1337_reg[1]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[1]_i_21_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[1]_i_21_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[1]_i_21_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[1]_i_21_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[1]_i_21_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[1]_i_21_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[1]_i_21_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[1]_i_21_n_27\,
      DI(7 downto 0) => \add_ln314_reg_1337_reg[1]_i_2_0\(7 downto 0),
      O(7 downto 0) => sub_ln304_fu_875_p2(7 downto 0),
      S(7) => \add_ln314_reg_1337[1]_i_30_n_20\,
      S(6) => \add_ln314_reg_1337[1]_i_31_n_20\,
      S(5) => \add_ln314_reg_1337[1]_i_32_n_20\,
      S(4) => \add_ln314_reg_1337[1]_i_33_n_20\,
      S(3) => \add_ln314_reg_1337[1]_i_34_n_20\,
      S(2) => \add_ln314_reg_1337[1]_i_35_n_20\,
      S(1) => \add_ln314_reg_1337[1]_i_36_n_20\,
      S(0) => \add_ln314_reg_1337[1]_i_37_n_20\
    );
\add_ln314_reg_1337_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_1337_reg[1]_i_12_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_1337_reg[1]_i_3_n_20\,
      CO(6) => \add_ln314_reg_1337_reg[1]_i_3_n_21\,
      CO(5) => \add_ln314_reg_1337_reg[1]_i_3_n_22\,
      CO(4) => \add_ln314_reg_1337_reg[1]_i_3_n_23\,
      CO(3) => \add_ln314_reg_1337_reg[1]_i_3_n_24\,
      CO(2) => \add_ln314_reg_1337_reg[1]_i_3_n_25\,
      CO(1) => \add_ln314_reg_1337_reg[1]_i_3_n_26\,
      CO(0) => \add_ln314_reg_1337_reg[1]_i_3_n_27\,
      DI(7 downto 0) => \add_ln314_reg_1337_reg[1]_i_2_0\(23 downto 16),
      O(7 downto 0) => sub_ln304_fu_875_p2(23 downto 16),
      S(7) => \add_ln314_reg_1337[1]_i_13_n_20\,
      S(6) => \add_ln314_reg_1337[1]_i_14_n_20\,
      S(5) => \add_ln314_reg_1337[1]_i_15_n_20\,
      S(4) => \add_ln314_reg_1337[1]_i_16_n_20\,
      S(3) => \add_ln314_reg_1337[1]_i_17_n_20\,
      S(2) => \add_ln314_reg_1337[1]_i_18_n_20\,
      S(1) => \add_ln314_reg_1337[1]_i_19_n_20\,
      S(0) => \add_ln314_reg_1337[1]_i_20_n_20\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF400000FF00"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => grp_filtez_fu_318_ap_start_reg,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_filtez_fu_318_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[2]_i_1__0_n_20\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => grp_filtez_fu_318_ap_start_reg_reg,
      I1 => grp_filtez_fu_318_ap_ready,
      I2 => grp_filtez_fu_318_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => ap_CS_fsm_state3,
      O => grp_filtez_fu_318_ap_ready
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      I4 => grp_filtez_fu_318_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_filtez_fu_318_ap_done
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__0_n_20\,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
grp_filtez_fu_318_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0C"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => grp_filtez_fu_318_ap_ready,
      I3 => Q(1),
      I4 => grp_filtez_fu_318_ap_start_reg_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
grp_quantl_fu_336_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => grp_filtez_fu_318_ap_ready,
      I3 => Q(1),
      I4 => ap_ready,
      I5 => grp_quantl_fu_336_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_1\
    );
\i_02_fu_40[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_02_fu_40(0),
      O => i_fu_142_p2(0)
    );
\i_02_fu_40[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      O => i_fu_142_p2(1)
    );
\i_02_fu_40[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_filtez_fu_318_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm1
    );
\i_02_fu_40[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(0),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(1),
      O => i_02_fu_400
    );
\i_02_fu_40[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      O => i_fu_142_p2(2)
    );
\i_02_fu_40_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(0),
      Q => i_02_fu_40(0),
      S => ap_NS_fsm1
    );
\i_02_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(1),
      Q => i_02_fu_40(1),
      R => ap_NS_fsm1
    );
\i_02_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(2),
      Q => i_02_fu_40(2),
      R => ap_NS_fsm1
    );
\idx_fu_32[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_32(0),
      O => add_ln464_fu_148_p2(0)
    );
\idx_fu_32[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      O => add_ln464_fu_148_p2(1)
    );
\idx_fu_32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      I2 => idx_fu_32(2),
      O => add_ln464_fu_148_p2(2)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(0),
      Q => idx_fu_32(0),
      S => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(1),
      Q => idx_fu_32(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(2),
      Q => idx_fu_32(2),
      R => ap_NS_fsm1
    );
mul_16s_32s_48_1_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      \out\(45) => mul_16s_32s_48_1_1_U44_n_20,
      \out\(44) => mul_16s_32s_48_1_1_U44_n_21,
      \out\(43) => mul_16s_32s_48_1_1_U44_n_22,
      \out\(42) => mul_16s_32s_48_1_1_U44_n_23,
      \out\(41) => mul_16s_32s_48_1_1_U44_n_24,
      \out\(40) => mul_16s_32s_48_1_1_U44_n_25,
      \out\(39) => mul_16s_32s_48_1_1_U44_n_26,
      \out\(38) => mul_16s_32s_48_1_1_U44_n_27,
      \out\(37) => mul_16s_32s_48_1_1_U44_n_28,
      \out\(36) => mul_16s_32s_48_1_1_U44_n_29,
      \out\(35) => mul_16s_32s_48_1_1_U44_n_30,
      \out\(34) => mul_16s_32s_48_1_1_U44_n_31,
      \out\(33) => mul_16s_32s_48_1_1_U44_n_32,
      \out\(32) => mul_16s_32s_48_1_1_U44_n_33,
      \out\(31) => mul_16s_32s_48_1_1_U44_n_34,
      \out\(30) => mul_16s_32s_48_1_1_U44_n_35,
      \out\(29) => mul_16s_32s_48_1_1_U44_n_36,
      \out\(28) => mul_16s_32s_48_1_1_U44_n_37,
      \out\(27) => mul_16s_32s_48_1_1_U44_n_38,
      \out\(26) => mul_16s_32s_48_1_1_U44_n_39,
      \out\(25) => mul_16s_32s_48_1_1_U44_n_40,
      \out\(24) => mul_16s_32s_48_1_1_U44_n_41,
      \out\(23) => mul_16s_32s_48_1_1_U44_n_42,
      \out\(22) => mul_16s_32s_48_1_1_U44_n_43,
      \out\(21) => mul_16s_32s_48_1_1_U44_n_44,
      \out\(20) => mul_16s_32s_48_1_1_U44_n_45,
      \out\(19) => mul_16s_32s_48_1_1_U44_n_46,
      \out\(18) => mul_16s_32s_48_1_1_U44_n_47,
      \out\(17) => mul_16s_32s_48_1_1_U44_n_48,
      \out\(16) => mul_16s_32s_48_1_1_U44_n_49,
      \out\(15) => mul_16s_32s_48_1_1_U44_n_50,
      \out\(14) => mul_16s_32s_48_1_1_U44_n_51,
      \out\(13) => mul_16s_32s_48_1_1_U44_n_52,
      \out\(12) => mul_16s_32s_48_1_1_U44_n_53,
      \out\(11) => mul_16s_32s_48_1_1_U44_n_54,
      \out\(10) => mul_16s_32s_48_1_1_U44_n_55,
      \out\(9) => mul_16s_32s_48_1_1_U44_n_56,
      \out\(8) => mul_16s_32s_48_1_1_U44_n_57,
      \out\(7) => mul_16s_32s_48_1_1_U44_n_58,
      \out\(6) => mul_16s_32s_48_1_1_U44_n_59,
      \out\(5) => mul_16s_32s_48_1_1_U44_n_60,
      \out\(4) => mul_16s_32s_48_1_1_U44_n_61,
      \out\(3) => mul_16s_32s_48_1_1_U44_n_62,
      \out\(2) => mul_16s_32s_48_1_1_U44_n_63,
      \out\(1) => mul_16s_32s_48_1_1_U44_n_64,
      \out\(0) => mul_16s_32s_48_1_1_U44_n_65,
      \zl_1_fu_36_reg[45]\(45 downto 14) => \^zl_1_fu_36_reg[45]_0\(31 downto 0),
      \zl_1_fu_36_reg[45]\(13 downto 0) => zl_1_fu_36(13 downto 0)
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(0),
      O => delay_bpl_address0(0)
    );
\ram_reg_0_7_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(0),
      O => delay_bph_address0(0)
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(1),
      O => delay_bpl_address0(1)
    );
\ram_reg_0_7_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(1),
      O => delay_bph_address0(1)
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(2),
      O => delay_bpl_address0(2)
    );
\ram_reg_0_7_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]\(2),
      O => delay_bph_address0(2)
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => Q(1),
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_bram_0_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => Q(2),
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm_reg[8]\
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(2),
      O => \ap_CS_fsm_reg[11]\(2)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(1),
      O => \ap_CS_fsm_reg[11]\(1)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_361_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_370_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0(0),
      O => \ap_CS_fsm_reg[11]\(0)
    );
\reg_449[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => grp_filtez_fu_318_ap_ready,
      I3 => Q(1),
      I4 => Q(0),
      O => E(0)
    );
\rh2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(0),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(0),
      I3 => rh21,
      O => \rh2_reg[30]\(0)
    );
\rh2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(10),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(10),
      I3 => rh21,
      O => \rh2_reg[30]\(10)
    );
\rh2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(11),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(11),
      I3 => rh21,
      O => \rh2_reg[30]\(11)
    );
\rh2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(12),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(12),
      I3 => rh21,
      O => \rh2_reg[30]\(12)
    );
\rh2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(13),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(13),
      I3 => rh21,
      O => \rh2_reg[30]\(13)
    );
\rh2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(14),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(14),
      I3 => rh21,
      O => \rh2_reg[30]\(14)
    );
\rh2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(15),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(15),
      I3 => rh21,
      O => \rh2_reg[30]\(15)
    );
\rh2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(16),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(16),
      I3 => rh21,
      O => \rh2_reg[30]\(16)
    );
\rh2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(17),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(17),
      I3 => rh21,
      O => \rh2_reg[30]\(17)
    );
\rh2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(18),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(18),
      I3 => rh21,
      O => \rh2_reg[30]\(18)
    );
\rh2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(19),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(19),
      I3 => rh21,
      O => \rh2_reg[30]\(19)
    );
\rh2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(1),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(1),
      I3 => rh21,
      O => \rh2_reg[30]\(1)
    );
\rh2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(20),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(20),
      I3 => rh21,
      O => \rh2_reg[30]\(20)
    );
\rh2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(21),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(21),
      I3 => rh21,
      O => \rh2_reg[30]\(21)
    );
\rh2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(22),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(22),
      I3 => rh21,
      O => \rh2_reg[30]\(22)
    );
\rh2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(23),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(23),
      I3 => rh21,
      O => \rh2_reg[30]\(23)
    );
\rh2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(24),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(24),
      I3 => rh21,
      O => \rh2_reg[30]\(24)
    );
\rh2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(25),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(25),
      I3 => rh21,
      O => \rh2_reg[30]\(25)
    );
\rh2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(26),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(26),
      I3 => rh21,
      O => \rh2_reg[30]\(26)
    );
\rh2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(27),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(27),
      I3 => rh21,
      O => \rh2_reg[30]\(27)
    );
\rh2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(28),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(28),
      I3 => rh21,
      O => \rh2_reg[30]\(28)
    );
\rh2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(29),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(29),
      I3 => rh21,
      O => \rh2_reg[30]\(29)
    );
\rh2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(2),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(2),
      I3 => rh21,
      O => \rh2_reg[30]\(2)
    );
\rh2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => rh21,
      I1 => \rh2_reg[0]\(0),
      I2 => \rh2_reg[0]_0\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\rh2[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(30),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(30),
      I3 => rh21,
      O => \rh2_reg[30]\(30)
    );
\rh2[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_318_ap_start_reg,
      I2 => grp_filtez_fu_318_ap_ready,
      I3 => Q(1),
      I4 => \rh2_reg[30]_2\,
      O => rh21
    );
\rh2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(3),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(3),
      I3 => rh21,
      O => \rh2_reg[30]\(3)
    );
\rh2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(4),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(4),
      I3 => rh21,
      O => \rh2_reg[30]\(4)
    );
\rh2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(5),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(5),
      I3 => rh21,
      O => \rh2_reg[30]\(5)
    );
\rh2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(6),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(6),
      I3 => rh21,
      O => \rh2_reg[30]\(6)
    );
\rh2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(7),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(7),
      I3 => rh21,
      O => \rh2_reg[30]\(7)
    );
\rh2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(8),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(8),
      I3 => rh21,
      O => \rh2_reg[30]\(8)
    );
\rh2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \rh2_reg[30]_0\(9),
      I1 => Q(1),
      I2 => \rh2_reg[30]_1\(9),
      I3 => rh21,
      O => \rh2_reg[30]\(9)
    );
\sub_ln285_reg_1299[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(15),
      I1 => \^reg_449_reg[30]\(15),
      O => \sub_ln285_reg_1299[15]_i_2_n_20\
    );
\sub_ln285_reg_1299[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(14),
      I1 => \^reg_449_reg[30]\(14),
      O => \sub_ln285_reg_1299[15]_i_3_n_20\
    );
\sub_ln285_reg_1299[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(13),
      I1 => \^reg_449_reg[30]\(13),
      O => \sub_ln285_reg_1299[15]_i_4_n_20\
    );
\sub_ln285_reg_1299[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(12),
      I1 => \^reg_449_reg[30]\(12),
      O => \sub_ln285_reg_1299[15]_i_5_n_20\
    );
\sub_ln285_reg_1299[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(11),
      I1 => \^reg_449_reg[30]\(11),
      O => \sub_ln285_reg_1299[15]_i_6_n_20\
    );
\sub_ln285_reg_1299[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(10),
      I1 => \^reg_449_reg[30]\(10),
      O => \sub_ln285_reg_1299[15]_i_7_n_20\
    );
\sub_ln285_reg_1299[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(9),
      I1 => \^reg_449_reg[30]\(9),
      O => \sub_ln285_reg_1299[15]_i_8_n_20\
    );
\sub_ln285_reg_1299[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(8),
      I1 => \^reg_449_reg[30]\(8),
      O => \sub_ln285_reg_1299[15]_i_9_n_20\
    );
\sub_ln285_reg_1299[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(23),
      I1 => \^reg_449_reg[30]\(23),
      O => \sub_ln285_reg_1299[23]_i_2_n_20\
    );
\sub_ln285_reg_1299[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(22),
      I1 => \^reg_449_reg[30]\(22),
      O => \sub_ln285_reg_1299[23]_i_3_n_20\
    );
\sub_ln285_reg_1299[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(21),
      I1 => \^reg_449_reg[30]\(21),
      O => \sub_ln285_reg_1299[23]_i_4_n_20\
    );
\sub_ln285_reg_1299[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(20),
      I1 => \^reg_449_reg[30]\(20),
      O => \sub_ln285_reg_1299[23]_i_5_n_20\
    );
\sub_ln285_reg_1299[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(19),
      I1 => \^reg_449_reg[30]\(19),
      O => \sub_ln285_reg_1299[23]_i_6_n_20\
    );
\sub_ln285_reg_1299[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(18),
      I1 => \^reg_449_reg[30]\(18),
      O => \sub_ln285_reg_1299[23]_i_7_n_20\
    );
\sub_ln285_reg_1299[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(17),
      I1 => \^reg_449_reg[30]\(17),
      O => \sub_ln285_reg_1299[23]_i_8_n_20\
    );
\sub_ln285_reg_1299[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(16),
      I1 => \^reg_449_reg[30]\(16),
      O => \sub_ln285_reg_1299[23]_i_9_n_20\
    );
\sub_ln285_reg_1299[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(31),
      I1 => \trunc_ln285_fu_809_p1__0\(31),
      O => \sub_ln285_reg_1299[31]_i_2_n_20\
    );
\sub_ln285_reg_1299[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(30),
      I1 => \^reg_449_reg[30]\(30),
      O => \sub_ln285_reg_1299[31]_i_3_n_20\
    );
\sub_ln285_reg_1299[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(29),
      I1 => \^reg_449_reg[30]\(29),
      O => \sub_ln285_reg_1299[31]_i_4_n_20\
    );
\sub_ln285_reg_1299[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(28),
      I1 => \^reg_449_reg[30]\(28),
      O => \sub_ln285_reg_1299[31]_i_5_n_20\
    );
\sub_ln285_reg_1299[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(27),
      I1 => \^reg_449_reg[30]\(27),
      O => \sub_ln285_reg_1299[31]_i_6_n_20\
    );
\sub_ln285_reg_1299[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(26),
      I1 => \^reg_449_reg[30]\(26),
      O => \sub_ln285_reg_1299[31]_i_7_n_20\
    );
\sub_ln285_reg_1299[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(25),
      I1 => \^reg_449_reg[30]\(25),
      O => \sub_ln285_reg_1299[31]_i_8_n_20\
    );
\sub_ln285_reg_1299[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(24),
      I1 => \^reg_449_reg[30]\(24),
      O => \sub_ln285_reg_1299[31]_i_9_n_20\
    );
\sub_ln285_reg_1299[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(7),
      I1 => \^reg_449_reg[30]\(7),
      O => \sub_ln285_reg_1299[7]_i_2_n_20\
    );
\sub_ln285_reg_1299[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(6),
      I1 => \^reg_449_reg[30]\(6),
      O => \sub_ln285_reg_1299[7]_i_3_n_20\
    );
\sub_ln285_reg_1299[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(5),
      I1 => \^reg_449_reg[30]\(5),
      O => \sub_ln285_reg_1299[7]_i_4_n_20\
    );
\sub_ln285_reg_1299[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(4),
      I1 => \^reg_449_reg[30]\(4),
      O => \sub_ln285_reg_1299[7]_i_5_n_20\
    );
\sub_ln285_reg_1299[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(3),
      I1 => \^reg_449_reg[30]\(3),
      O => \sub_ln285_reg_1299[7]_i_6_n_20\
    );
\sub_ln285_reg_1299[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(2),
      I1 => \^reg_449_reg[30]\(2),
      O => \sub_ln285_reg_1299[7]_i_7_n_20\
    );
\sub_ln285_reg_1299[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(1),
      I1 => \^reg_449_reg[30]\(1),
      O => \sub_ln285_reg_1299[7]_i_8_n_20\
    );
\sub_ln285_reg_1299[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln285_reg_1299_reg[31]\(0),
      I1 => \^reg_449_reg[30]\(0),
      O => \sub_ln285_reg_1299[7]_i_9_n_20\
    );
\sub_ln285_reg_1299_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_1299_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_1299_reg[15]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_1299_reg[15]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_1299_reg[15]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_1299_reg[15]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_1299_reg[15]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_1299_reg[15]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_1299_reg[15]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_1299_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_1299_reg[31]\(15 downto 8),
      O(7 downto 0) => O147(15 downto 8),
      S(7) => \sub_ln285_reg_1299[15]_i_2_n_20\,
      S(6) => \sub_ln285_reg_1299[15]_i_3_n_20\,
      S(5) => \sub_ln285_reg_1299[15]_i_4_n_20\,
      S(4) => \sub_ln285_reg_1299[15]_i_5_n_20\,
      S(3) => \sub_ln285_reg_1299[15]_i_6_n_20\,
      S(2) => \sub_ln285_reg_1299[15]_i_7_n_20\,
      S(1) => \sub_ln285_reg_1299[15]_i_8_n_20\,
      S(0) => \sub_ln285_reg_1299[15]_i_9_n_20\
    );
\sub_ln285_reg_1299_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_1299_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_1299_reg[23]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_1299_reg[23]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_1299_reg[23]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_1299_reg[23]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_1299_reg[23]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_1299_reg[23]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_1299_reg[23]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_1299_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_1299_reg[31]\(23 downto 16),
      O(7 downto 0) => O147(23 downto 16),
      S(7) => \sub_ln285_reg_1299[23]_i_2_n_20\,
      S(6) => \sub_ln285_reg_1299[23]_i_3_n_20\,
      S(5) => \sub_ln285_reg_1299[23]_i_4_n_20\,
      S(4) => \sub_ln285_reg_1299[23]_i_5_n_20\,
      S(3) => \sub_ln285_reg_1299[23]_i_6_n_20\,
      S(2) => \sub_ln285_reg_1299[23]_i_7_n_20\,
      S(1) => \sub_ln285_reg_1299[23]_i_8_n_20\,
      S(0) => \sub_ln285_reg_1299[23]_i_9_n_20\
    );
\sub_ln285_reg_1299_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln285_reg_1299_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln285_reg_1299_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln285_reg_1299_reg[31]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_1299_reg[31]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_1299_reg[31]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_1299_reg[31]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_1299_reg[31]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_1299_reg[31]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_1299_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \sub_ln285_reg_1299_reg[31]\(30 downto 24),
      O(7 downto 0) => O147(31 downto 24),
      S(7) => \sub_ln285_reg_1299[31]_i_2_n_20\,
      S(6) => \sub_ln285_reg_1299[31]_i_3_n_20\,
      S(5) => \sub_ln285_reg_1299[31]_i_4_n_20\,
      S(4) => \sub_ln285_reg_1299[31]_i_5_n_20\,
      S(3) => \sub_ln285_reg_1299[31]_i_6_n_20\,
      S(2) => \sub_ln285_reg_1299[31]_i_7_n_20\,
      S(1) => \sub_ln285_reg_1299[31]_i_8_n_20\,
      S(0) => \sub_ln285_reg_1299[31]_i_9_n_20\
    );
\sub_ln285_reg_1299_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln285_reg_1299_reg[7]_i_1_n_20\,
      CO(6) => \sub_ln285_reg_1299_reg[7]_i_1_n_21\,
      CO(5) => \sub_ln285_reg_1299_reg[7]_i_1_n_22\,
      CO(4) => \sub_ln285_reg_1299_reg[7]_i_1_n_23\,
      CO(3) => \sub_ln285_reg_1299_reg[7]_i_1_n_24\,
      CO(2) => \sub_ln285_reg_1299_reg[7]_i_1_n_25\,
      CO(1) => \sub_ln285_reg_1299_reg[7]_i_1_n_26\,
      CO(0) => \sub_ln285_reg_1299_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \sub_ln285_reg_1299_reg[31]\(7 downto 0),
      O(7 downto 0) => O147(7 downto 0),
      S(7) => \sub_ln285_reg_1299[7]_i_2_n_20\,
      S(6) => \sub_ln285_reg_1299[7]_i_3_n_20\,
      S(5) => \sub_ln285_reg_1299[7]_i_4_n_20\,
      S(4) => \sub_ln285_reg_1299[7]_i_5_n_20\,
      S(3) => \sub_ln285_reg_1299[7]_i_6_n_20\,
      S(2) => \sub_ln285_reg_1299[7]_i_7_n_20\,
      S(1) => \sub_ln285_reg_1299[7]_i_8_n_20\,
      S(0) => \sub_ln285_reg_1299[7]_i_9_n_20\
    );
\trunc_ln285_reg_1294[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(15),
      I1 => \^zl_1_fu_36_reg[45]_0\(15),
      O => \trunc_ln285_reg_1294[15]_i_2_n_20\
    );
\trunc_ln285_reg_1294[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(14),
      I1 => \^zl_1_fu_36_reg[45]_0\(14),
      O => \trunc_ln285_reg_1294[15]_i_3_n_20\
    );
\trunc_ln285_reg_1294[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(13),
      I1 => \^zl_1_fu_36_reg[45]_0\(13),
      O => \trunc_ln285_reg_1294[15]_i_4_n_20\
    );
\trunc_ln285_reg_1294[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(12),
      I1 => \^zl_1_fu_36_reg[45]_0\(12),
      O => \trunc_ln285_reg_1294[15]_i_5_n_20\
    );
\trunc_ln285_reg_1294[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(11),
      I1 => \^zl_1_fu_36_reg[45]_0\(11),
      O => \trunc_ln285_reg_1294[15]_i_6_n_20\
    );
\trunc_ln285_reg_1294[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(10),
      I1 => \^zl_1_fu_36_reg[45]_0\(10),
      O => \trunc_ln285_reg_1294[15]_i_7_n_20\
    );
\trunc_ln285_reg_1294[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(9),
      I1 => \^zl_1_fu_36_reg[45]_0\(9),
      O => \trunc_ln285_reg_1294[15]_i_8_n_20\
    );
\trunc_ln285_reg_1294[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(8),
      I1 => \^zl_1_fu_36_reg[45]_0\(8),
      O => \trunc_ln285_reg_1294[15]_i_9_n_20\
    );
\trunc_ln285_reg_1294[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(23),
      I1 => \^zl_1_fu_36_reg[45]_0\(23),
      O => \trunc_ln285_reg_1294[23]_i_2_n_20\
    );
\trunc_ln285_reg_1294[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(22),
      I1 => \^zl_1_fu_36_reg[45]_0\(22),
      O => \trunc_ln285_reg_1294[23]_i_3_n_20\
    );
\trunc_ln285_reg_1294[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(21),
      I1 => \^zl_1_fu_36_reg[45]_0\(21),
      O => \trunc_ln285_reg_1294[23]_i_4_n_20\
    );
\trunc_ln285_reg_1294[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(20),
      I1 => \^zl_1_fu_36_reg[45]_0\(20),
      O => \trunc_ln285_reg_1294[23]_i_5_n_20\
    );
\trunc_ln285_reg_1294[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(19),
      I1 => \^zl_1_fu_36_reg[45]_0\(19),
      O => \trunc_ln285_reg_1294[23]_i_6_n_20\
    );
\trunc_ln285_reg_1294[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(18),
      I1 => \^zl_1_fu_36_reg[45]_0\(18),
      O => \trunc_ln285_reg_1294[23]_i_7_n_20\
    );
\trunc_ln285_reg_1294[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(17),
      I1 => \^zl_1_fu_36_reg[45]_0\(17),
      O => \trunc_ln285_reg_1294[23]_i_8_n_20\
    );
\trunc_ln285_reg_1294[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(16),
      I1 => \^zl_1_fu_36_reg[45]_0\(16),
      O => \trunc_ln285_reg_1294[23]_i_9_n_20\
    );
\trunc_ln285_reg_1294[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(31),
      I1 => \^zl_1_fu_36_reg[45]_0\(31),
      O => \trunc_ln285_reg_1294[30]_i_2_n_20\
    );
\trunc_ln285_reg_1294[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(30),
      I1 => \^zl_1_fu_36_reg[45]_0\(30),
      O => \trunc_ln285_reg_1294[30]_i_3_n_20\
    );
\trunc_ln285_reg_1294[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(29),
      I1 => \^zl_1_fu_36_reg[45]_0\(29),
      O => \trunc_ln285_reg_1294[30]_i_4_n_20\
    );
\trunc_ln285_reg_1294[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(28),
      I1 => \^zl_1_fu_36_reg[45]_0\(28),
      O => \trunc_ln285_reg_1294[30]_i_5_n_20\
    );
\trunc_ln285_reg_1294[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(27),
      I1 => \^zl_1_fu_36_reg[45]_0\(27),
      O => \trunc_ln285_reg_1294[30]_i_6_n_20\
    );
\trunc_ln285_reg_1294[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(26),
      I1 => \^zl_1_fu_36_reg[45]_0\(26),
      O => \trunc_ln285_reg_1294[30]_i_7_n_20\
    );
\trunc_ln285_reg_1294[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(25),
      I1 => \^zl_1_fu_36_reg[45]_0\(25),
      O => \trunc_ln285_reg_1294[30]_i_8_n_20\
    );
\trunc_ln285_reg_1294[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(24),
      I1 => \^zl_1_fu_36_reg[45]_0\(24),
      O => \trunc_ln285_reg_1294[30]_i_9_n_20\
    );
\trunc_ln285_reg_1294[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(7),
      I1 => \^zl_1_fu_36_reg[45]_0\(7),
      O => \trunc_ln285_reg_1294[7]_i_2_n_20\
    );
\trunc_ln285_reg_1294[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(6),
      I1 => \^zl_1_fu_36_reg[45]_0\(6),
      O => \trunc_ln285_reg_1294[7]_i_3_n_20\
    );
\trunc_ln285_reg_1294[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(5),
      I1 => \^zl_1_fu_36_reg[45]_0\(5),
      O => \trunc_ln285_reg_1294[7]_i_4_n_20\
    );
\trunc_ln285_reg_1294[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(4),
      I1 => \^zl_1_fu_36_reg[45]_0\(4),
      O => \trunc_ln285_reg_1294[7]_i_5_n_20\
    );
\trunc_ln285_reg_1294[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(3),
      I1 => \^zl_1_fu_36_reg[45]_0\(3),
      O => \trunc_ln285_reg_1294[7]_i_6_n_20\
    );
\trunc_ln285_reg_1294[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(2),
      I1 => \^zl_1_fu_36_reg[45]_0\(2),
      O => \trunc_ln285_reg_1294[7]_i_7_n_20\
    );
\trunc_ln285_reg_1294[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(1),
      I1 => \^zl_1_fu_36_reg[45]_0\(1),
      O => \trunc_ln285_reg_1294[7]_i_8_n_20\
    );
\trunc_ln285_reg_1294[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \trunc_ln304_reg_1329_reg[30]\(0),
      I1 => \^zl_1_fu_36_reg[45]_0\(0),
      O => \trunc_ln285_reg_1294[7]_i_9_n_20\
    );
\trunc_ln285_reg_1294_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_1294_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_1294_reg[15]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_1294_reg[15]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_1294_reg[15]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_1294_reg[15]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_1294_reg[15]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_1294_reg[15]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_1294_reg[15]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_1294_reg[15]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_1329_reg[30]\(15 downto 8),
      O(7 downto 0) => \^reg_449_reg[30]\(15 downto 8),
      S(7) => \trunc_ln285_reg_1294[15]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_1294[15]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_1294[15]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_1294[15]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_1294[15]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_1294[15]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_1294[15]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_1294[15]_i_9_n_20\
    );
\trunc_ln285_reg_1294_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_1294_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_1294_reg[23]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_1294_reg[23]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_1294_reg[23]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_1294_reg[23]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_1294_reg[23]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_1294_reg[23]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_1294_reg[23]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_1294_reg[23]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_1329_reg[30]\(23 downto 16),
      O(7 downto 0) => \^reg_449_reg[30]\(23 downto 16),
      S(7) => \trunc_ln285_reg_1294[23]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_1294[23]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_1294[23]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_1294[23]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_1294[23]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_1294[23]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_1294[23]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_1294[23]_i_9_n_20\
    );
\trunc_ln285_reg_1294_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_1294_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln285_reg_1294_reg[30]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln285_reg_1294_reg[30]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_1294_reg[30]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_1294_reg[30]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_1294_reg[30]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_1294_reg[30]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_1294_reg[30]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_1294_reg[30]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \trunc_ln304_reg_1329_reg[30]\(30 downto 24),
      O(7) => \trunc_ln285_fu_809_p1__0\(31),
      O(6 downto 0) => \^reg_449_reg[30]\(30 downto 24),
      S(7) => \trunc_ln285_reg_1294[30]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_1294[30]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_1294[30]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_1294[30]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_1294[30]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_1294[30]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_1294[30]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_1294[30]_i_9_n_20\
    );
\trunc_ln285_reg_1294_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_1294_reg[7]_i_1_n_20\,
      CO(6) => \trunc_ln285_reg_1294_reg[7]_i_1_n_21\,
      CO(5) => \trunc_ln285_reg_1294_reg[7]_i_1_n_22\,
      CO(4) => \trunc_ln285_reg_1294_reg[7]_i_1_n_23\,
      CO(3) => \trunc_ln285_reg_1294_reg[7]_i_1_n_24\,
      CO(2) => \trunc_ln285_reg_1294_reg[7]_i_1_n_25\,
      CO(1) => \trunc_ln285_reg_1294_reg[7]_i_1_n_26\,
      CO(0) => \trunc_ln285_reg_1294_reg[7]_i_1_n_27\,
      DI(7 downto 0) => \trunc_ln304_reg_1329_reg[30]\(7 downto 0),
      O(7 downto 0) => \^reg_449_reg[30]\(7 downto 0),
      S(7) => \trunc_ln285_reg_1294[7]_i_2_n_20\,
      S(6) => \trunc_ln285_reg_1294[7]_i_3_n_20\,
      S(5) => \trunc_ln285_reg_1294[7]_i_4_n_20\,
      S(4) => \trunc_ln285_reg_1294[7]_i_5_n_20\,
      S(3) => \trunc_ln285_reg_1294[7]_i_6_n_20\,
      S(2) => \trunc_ln285_reg_1294[7]_i_7_n_20\,
      S(1) => \trunc_ln285_reg_1294[7]_i_8_n_20\,
      S(0) => \trunc_ln285_reg_1294[7]_i_9_n_20\
    );
\zl_1_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_65,
      Q => zl_1_fu_36(0),
      R => '0'
    );
\zl_1_fu_36_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_55,
      Q => zl_1_fu_36(10),
      R => '0'
    );
\zl_1_fu_36_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_54,
      Q => zl_1_fu_36(11),
      R => '0'
    );
\zl_1_fu_36_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_53,
      Q => zl_1_fu_36(12),
      R => '0'
    );
\zl_1_fu_36_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_52,
      Q => zl_1_fu_36(13),
      R => '0'
    );
\zl_1_fu_36_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_51,
      Q => \^zl_1_fu_36_reg[45]_0\(0),
      R => '0'
    );
\zl_1_fu_36_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_50,
      Q => \^zl_1_fu_36_reg[45]_0\(1),
      R => '0'
    );
\zl_1_fu_36_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_49,
      Q => \^zl_1_fu_36_reg[45]_0\(2),
      R => '0'
    );
\zl_1_fu_36_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_48,
      Q => \^zl_1_fu_36_reg[45]_0\(3),
      R => '0'
    );
\zl_1_fu_36_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_47,
      Q => \^zl_1_fu_36_reg[45]_0\(4),
      R => '0'
    );
\zl_1_fu_36_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_46,
      Q => \^zl_1_fu_36_reg[45]_0\(5),
      R => '0'
    );
\zl_1_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_64,
      Q => zl_1_fu_36(1),
      R => '0'
    );
\zl_1_fu_36_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_45,
      Q => \^zl_1_fu_36_reg[45]_0\(6),
      R => '0'
    );
\zl_1_fu_36_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_44,
      Q => \^zl_1_fu_36_reg[45]_0\(7),
      R => '0'
    );
\zl_1_fu_36_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_43,
      Q => \^zl_1_fu_36_reg[45]_0\(8),
      R => '0'
    );
\zl_1_fu_36_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_42,
      Q => \^zl_1_fu_36_reg[45]_0\(9),
      R => '0'
    );
\zl_1_fu_36_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_41,
      Q => \^zl_1_fu_36_reg[45]_0\(10),
      R => '0'
    );
\zl_1_fu_36_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_40,
      Q => \^zl_1_fu_36_reg[45]_0\(11),
      R => '0'
    );
\zl_1_fu_36_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_39,
      Q => \^zl_1_fu_36_reg[45]_0\(12),
      R => '0'
    );
\zl_1_fu_36_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_38,
      Q => \^zl_1_fu_36_reg[45]_0\(13),
      R => '0'
    );
\zl_1_fu_36_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_37,
      Q => \^zl_1_fu_36_reg[45]_0\(14),
      R => '0'
    );
\zl_1_fu_36_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_36,
      Q => \^zl_1_fu_36_reg[45]_0\(15),
      R => '0'
    );
\zl_1_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_63,
      Q => zl_1_fu_36(2),
      R => '0'
    );
\zl_1_fu_36_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_35,
      Q => \^zl_1_fu_36_reg[45]_0\(16),
      R => '0'
    );
\zl_1_fu_36_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_34,
      Q => \^zl_1_fu_36_reg[45]_0\(17),
      R => '0'
    );
\zl_1_fu_36_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_33,
      Q => \^zl_1_fu_36_reg[45]_0\(18),
      R => '0'
    );
\zl_1_fu_36_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_32,
      Q => \^zl_1_fu_36_reg[45]_0\(19),
      R => '0'
    );
\zl_1_fu_36_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_31,
      Q => \^zl_1_fu_36_reg[45]_0\(20),
      R => '0'
    );
\zl_1_fu_36_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_30,
      Q => \^zl_1_fu_36_reg[45]_0\(21),
      R => '0'
    );
\zl_1_fu_36_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_29,
      Q => \^zl_1_fu_36_reg[45]_0\(22),
      R => '0'
    );
\zl_1_fu_36_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_28,
      Q => \^zl_1_fu_36_reg[45]_0\(23),
      R => '0'
    );
\zl_1_fu_36_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_27,
      Q => \^zl_1_fu_36_reg[45]_0\(24),
      R => '0'
    );
\zl_1_fu_36_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_26,
      Q => \^zl_1_fu_36_reg[45]_0\(25),
      R => '0'
    );
\zl_1_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_62,
      Q => zl_1_fu_36(3),
      R => '0'
    );
\zl_1_fu_36_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_25,
      Q => \^zl_1_fu_36_reg[45]_0\(26),
      R => '0'
    );
\zl_1_fu_36_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_24,
      Q => \^zl_1_fu_36_reg[45]_0\(27),
      R => '0'
    );
\zl_1_fu_36_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_23,
      Q => \^zl_1_fu_36_reg[45]_0\(28),
      R => '0'
    );
\zl_1_fu_36_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_22,
      Q => \^zl_1_fu_36_reg[45]_0\(29),
      R => '0'
    );
\zl_1_fu_36_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_21,
      Q => \^zl_1_fu_36_reg[45]_0\(30),
      R => '0'
    );
\zl_1_fu_36_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_20,
      Q => \^zl_1_fu_36_reg[45]_0\(31),
      R => '0'
    );
\zl_1_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_61,
      Q => zl_1_fu_36(4),
      R => '0'
    );
\zl_1_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_60,
      Q => zl_1_fu_36(5),
      R => '0'
    );
\zl_1_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_59,
      Q => zl_1_fu_36(6),
      R => '0'
    );
\zl_1_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_58,
      Q => zl_1_fu_36(7),
      R => '0'
    );
\zl_1_fu_36_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_57,
      Q => zl_1_fu_36(8),
      R => '0'
    );
\zl_1_fu_36_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_20\,
      D => mul_16s_32s_48_1_1_U44_n_56,
      Q => zl_1_fu_36(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_18 is
  port (
    grp_filtez_fu_317_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_decode_fu_399_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__7\ : out STD_LOGIC;
    dec_del_bpl_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_deth_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_rlt2_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \zl_1_fu_36_reg[45]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \zl_1_fu_36_reg[36]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zl_1_fu_36_reg[44]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_filtez_fu_317_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    grp_logscl_fu_657_ap_done : in STD_LOGIC;
    grp_decode_fu_399_ap_start_reg : in STD_LOGIC;
    \dec_rlt2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_rlt2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \dec_rlt2_reg[30]_0\ : in STD_LOGIC;
    grp_upzero_fu_352_bli_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_upzero_fu_352_dlti_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_deth_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_ah2_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_rlt2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dec_rlt2_reg[30]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln367_reg_1153_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_18 : entity is "adpcm_main_filtez";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_18 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln464_fu_148_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[7]_rep__7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal grp_filtez_fu_317_ap_ready : STD_LOGIC;
  signal i_02_fu_40 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_02_fu_400 : STD_LOGIC;
  signal i_fu_142_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_32 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mul_16s_32s_48_1_1_U44_n_20 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_21 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_22 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_23 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_24 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_25 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_26 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_27 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_28 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_29 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_30 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_31 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_32 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_33 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_34 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_35 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_36 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_37 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_38 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_39 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U44_n_65 : STD_LOGIC;
  signal zl_1_fu_36 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^zl_1_fu_36_reg[45]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair80";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_02_fu_40[1]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_02_fu_40[2]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \idx_fu_32[1]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \idx_fu_32[2]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__2\ : label is "soft_lutpair81";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \ap_CS_fsm_reg[7]_rep__7\ <= \^ap_cs_fsm_reg[7]_rep__7\;
  \zl_1_fu_36_reg[45]_0\(31 downto 0) <= \^zl_1_fu_36_reg[45]_0\(31 downto 0);
\add_ln367_reg_1153[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(13),
      O => DI(0)
    );
\add_ln367_reg_1153[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(14),
      I1 => \^zl_1_fu_36_reg[45]_0\(15),
      O => S(2)
    );
\add_ln367_reg_1153[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(13),
      I1 => \^zl_1_fu_36_reg[45]_0\(14),
      O => S(1)
    );
\add_ln367_reg_1153[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(13),
      I1 => \add_ln367_reg_1153_reg[15]\(0),
      O => S(0)
    );
\add_ln367_reg_1153[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(22),
      I1 => \^zl_1_fu_36_reg[45]_0\(23),
      O => \zl_1_fu_36_reg[36]_0\(7)
    );
\add_ln367_reg_1153[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(21),
      I1 => \^zl_1_fu_36_reg[45]_0\(22),
      O => \zl_1_fu_36_reg[36]_0\(6)
    );
\add_ln367_reg_1153[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(20),
      I1 => \^zl_1_fu_36_reg[45]_0\(21),
      O => \zl_1_fu_36_reg[36]_0\(5)
    );
\add_ln367_reg_1153[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(19),
      I1 => \^zl_1_fu_36_reg[45]_0\(20),
      O => \zl_1_fu_36_reg[36]_0\(4)
    );
\add_ln367_reg_1153[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(18),
      I1 => \^zl_1_fu_36_reg[45]_0\(19),
      O => \zl_1_fu_36_reg[36]_0\(3)
    );
\add_ln367_reg_1153[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(17),
      I1 => \^zl_1_fu_36_reg[45]_0\(18),
      O => \zl_1_fu_36_reg[36]_0\(2)
    );
\add_ln367_reg_1153[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(16),
      I1 => \^zl_1_fu_36_reg[45]_0\(17),
      O => \zl_1_fu_36_reg[36]_0\(1)
    );
\add_ln367_reg_1153[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(15),
      I1 => \^zl_1_fu_36_reg[45]_0\(16),
      O => \zl_1_fu_36_reg[36]_0\(0)
    );
\add_ln367_reg_1153[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(30),
      I1 => \^zl_1_fu_36_reg[45]_0\(31),
      O => \zl_1_fu_36_reg[44]_0\(7)
    );
\add_ln367_reg_1153[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(29),
      I1 => \^zl_1_fu_36_reg[45]_0\(30),
      O => \zl_1_fu_36_reg[44]_0\(6)
    );
\add_ln367_reg_1153[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(28),
      I1 => \^zl_1_fu_36_reg[45]_0\(29),
      O => \zl_1_fu_36_reg[44]_0\(5)
    );
\add_ln367_reg_1153[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(27),
      I1 => \^zl_1_fu_36_reg[45]_0\(28),
      O => \zl_1_fu_36_reg[44]_0\(4)
    );
\add_ln367_reg_1153[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(26),
      I1 => \^zl_1_fu_36_reg[45]_0\(27),
      O => \zl_1_fu_36_reg[44]_0\(3)
    );
\add_ln367_reg_1153[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(25),
      I1 => \^zl_1_fu_36_reg[45]_0\(26),
      O => \zl_1_fu_36_reg[44]_0\(2)
    );
\add_ln367_reg_1153[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(24),
      I1 => \^zl_1_fu_36_reg[45]_0\(25),
      O => \zl_1_fu_36_reg[44]_0\(1)
    );
\add_ln367_reg_1153[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^zl_1_fu_36_reg[45]_0\(23),
      I1 => \^zl_1_fu_36_reg[45]_0\(24),
      O => \zl_1_fu_36_reg[44]_0\(0)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF400000FF00"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => grp_filtez_fu_317_ap_start_reg,
      I5 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => grp_filtez_fu_317_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => grp_filtez_fu_317_ap_ready,
      I3 => grp_filtez_fu_317_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_20_[0]\,
      I5 => Q(1),
      O => \^d\(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => grp_filtez_fu_317_ap_start_reg,
      I2 => grp_filtez_fu_317_ap_ready,
      I3 => Q(1),
      O => \^d\(1)
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \^d\(3),
      I2 => Q(3),
      O => \^d\(2)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_filtez_fu_317_ap_start_reg,
      I3 => grp_filtez_fu_317_ap_ready,
      I4 => Q(3),
      I5 => grp_logscl_fu_657_ap_done,
      O => \^d\(3)
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(2),
      I2 => i_02_fu_40(1),
      I3 => ap_CS_fsm_state3,
      O => grp_filtez_fu_317_ap_ready
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\dec_ah2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(0),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(0),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(0)
    );
\dec_ah2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(10),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(10),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(10)
    );
\dec_ah2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(11),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(11),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(11)
    );
\dec_ah2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(12),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(12),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(12)
    );
\dec_ah2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(13),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(13),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(13)
    );
\dec_ah2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(14),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(14),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(14)
    );
\dec_ah2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(1),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(1),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(1)
    );
\dec_ah2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(2),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(2),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(2)
    );
\dec_ah2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(3),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(3),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(3)
    );
\dec_ah2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(4),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(4),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(4)
    );
\dec_ah2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(5),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(5),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(5)
    );
\dec_ah2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(6),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(6),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(6)
    );
\dec_ah2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(7),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(7)
    );
\dec_ah2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(8),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(8),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(8)
    );
\dec_ah2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah2_reg[14]_0\(9),
      I1 => Q(3),
      I2 => \dec_ah2_reg[14]_1\(9),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_ah2_reg[14]\(9)
    );
\dec_nbl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(0),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(0),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(0)
    );
\dec_nbl[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(10),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(10),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(10)
    );
\dec_nbl[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(11),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(11),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(11)
    );
\dec_nbl[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(12),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(12),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(12)
    );
\dec_nbl[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(13),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(13),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(13)
    );
\dec_nbl[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(14),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(14),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(14)
    );
\dec_nbl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(1),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(1),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(1)
    );
\dec_nbl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(2),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(2),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(2)
    );
\dec_nbl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(3),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(3),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(3)
    );
\dec_nbl[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(4),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(4),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(4)
    );
\dec_nbl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(5),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(5),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(5)
    );
\dec_nbl[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(6),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(6),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(6)
    );
\dec_nbl[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(7),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(7)
    );
\dec_nbl[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(8),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(8),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(8)
    );
\dec_nbl[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_nbl_reg[14]_0\(9),
      I1 => Q(3),
      I2 => \dec_nbl_reg[14]_1\(9),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_nbl_reg[14]\(9)
    );
\dec_rlt2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(0),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(0),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(0)
    );
\dec_rlt2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(10),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(10),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(10)
    );
\dec_rlt2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(11),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(11),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(11)
    );
\dec_rlt2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(12),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(12),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(12)
    );
\dec_rlt2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(13),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(13),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(13)
    );
\dec_rlt2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(14),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(14),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(14)
    );
\dec_rlt2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(15),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(15),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(15)
    );
\dec_rlt2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(16),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(16),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(16)
    );
\dec_rlt2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(17),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(17),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(17)
    );
\dec_rlt2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(18),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(18),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(18)
    );
\dec_rlt2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(19),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(19),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(19)
    );
\dec_rlt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(1),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(1),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(1)
    );
\dec_rlt2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(20),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(20),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(20)
    );
\dec_rlt2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(21),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(21),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(21)
    );
\dec_rlt2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(22),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(22),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(22)
    );
\dec_rlt2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(23),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(23),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(23)
    );
\dec_rlt2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(24),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(24),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(24)
    );
\dec_rlt2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(25),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(25),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(25)
    );
\dec_rlt2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(26),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(26),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(26)
    );
\dec_rlt2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(27),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(27),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(27)
    );
\dec_rlt2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(28),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(28),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(28)
    );
\dec_rlt2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(29),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(29),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(29)
    );
\dec_rlt2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(2),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(2),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(2)
    );
\dec_rlt2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(30),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(30),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(30)
    );
\dec_rlt2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(3),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(3),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(3)
    );
\dec_rlt2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(4),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(4),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(4)
    );
\dec_rlt2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(5),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(5),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(5)
    );
\dec_rlt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(6),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(6),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(6)
    );
\dec_rlt2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(7),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(7)
    );
\dec_rlt2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(8),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(8),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(8)
    );
\dec_rlt2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_rlt2_reg[30]_1\(9),
      I1 => Q(3),
      I2 => \dec_rlt2_reg[30]_2\(9),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_rlt2_reg[30]\(9)
    );
grp_filtez_fu_317_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFC0"
    )
        port map (
      I0 => grp_filtez_fu_317_ap_ready,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => grp_filtez_fu_317_ap_start_reg,
      O => grp_decode_fu_399_ap_start_reg_reg
    );
\i_02_fu_40[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_02_fu_40(0),
      O => i_fu_142_p2(0)
    );
\i_02_fu_40[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      O => i_fu_142_p2(1)
    );
\i_02_fu_40[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_filtez_fu_317_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm1
    );
\i_02_fu_40[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => i_02_fu_40(0),
      I2 => i_02_fu_40(2),
      I3 => i_02_fu_40(1),
      O => i_02_fu_400
    );
\i_02_fu_40[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_02_fu_40(0),
      I1 => i_02_fu_40(1),
      I2 => i_02_fu_40(2),
      O => i_fu_142_p2(2)
    );
\i_02_fu_40_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(0),
      Q => i_02_fu_40(0),
      S => ap_NS_fsm1
    );
\i_02_fu_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(1),
      Q => i_02_fu_40(1),
      R => ap_NS_fsm1
    );
\i_02_fu_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => i_fu_142_p2(2),
      Q => i_02_fu_40(2),
      R => ap_NS_fsm1
    );
\idx_fu_32[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_32(0),
      O => add_ln464_fu_148_p2(0)
    );
\idx_fu_32[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      O => add_ln464_fu_148_p2(1)
    );
\idx_fu_32[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_32(0),
      I1 => idx_fu_32(1),
      I2 => idx_fu_32(2),
      O => add_ln464_fu_148_p2(2)
    );
\idx_fu_32_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(0),
      Q => idx_fu_32(0),
      S => ap_NS_fsm1
    );
\idx_fu_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(1),
      Q => idx_fu_32(1),
      R => ap_NS_fsm1
    );
\idx_fu_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_02_fu_400,
      D => add_ln464_fu_148_p2(2),
      Q => idx_fu_32(2),
      R => ap_NS_fsm1
    );
mul_16s_32s_48_1_1_U44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_32s_48_1_1_28
     port map (
      D(45) => mul_16s_32s_48_1_1_U44_n_20,
      D(44) => mul_16s_32s_48_1_1_U44_n_21,
      D(43) => mul_16s_32s_48_1_1_U44_n_22,
      D(42) => mul_16s_32s_48_1_1_U44_n_23,
      D(41) => mul_16s_32s_48_1_1_U44_n_24,
      D(40) => mul_16s_32s_48_1_1_U44_n_25,
      D(39) => mul_16s_32s_48_1_1_U44_n_26,
      D(38) => mul_16s_32s_48_1_1_U44_n_27,
      D(37) => mul_16s_32s_48_1_1_U44_n_28,
      D(36) => mul_16s_32s_48_1_1_U44_n_29,
      D(35) => mul_16s_32s_48_1_1_U44_n_30,
      D(34) => mul_16s_32s_48_1_1_U44_n_31,
      D(33) => mul_16s_32s_48_1_1_U44_n_32,
      D(32) => mul_16s_32s_48_1_1_U44_n_33,
      D(31) => mul_16s_32s_48_1_1_U44_n_34,
      D(30) => mul_16s_32s_48_1_1_U44_n_35,
      D(29) => mul_16s_32s_48_1_1_U44_n_36,
      D(28) => mul_16s_32s_48_1_1_U44_n_37,
      D(27) => mul_16s_32s_48_1_1_U44_n_38,
      D(26) => mul_16s_32s_48_1_1_U44_n_39,
      D(25) => mul_16s_32s_48_1_1_U44_n_40,
      D(24) => mul_16s_32s_48_1_1_U44_n_41,
      D(23) => mul_16s_32s_48_1_1_U44_n_42,
      D(22) => mul_16s_32s_48_1_1_U44_n_43,
      D(21) => mul_16s_32s_48_1_1_U44_n_44,
      D(20) => mul_16s_32s_48_1_1_U44_n_45,
      D(19) => mul_16s_32s_48_1_1_U44_n_46,
      D(18) => mul_16s_32s_48_1_1_U44_n_47,
      D(17) => mul_16s_32s_48_1_1_U44_n_48,
      D(16) => mul_16s_32s_48_1_1_U44_n_49,
      D(15) => mul_16s_32s_48_1_1_U44_n_50,
      D(14) => mul_16s_32s_48_1_1_U44_n_51,
      D(13) => mul_16s_32s_48_1_1_U44_n_52,
      D(12) => mul_16s_32s_48_1_1_U44_n_53,
      D(11) => mul_16s_32s_48_1_1_U44_n_54,
      D(10) => mul_16s_32s_48_1_1_U44_n_55,
      D(9) => mul_16s_32s_48_1_1_U44_n_56,
      D(8) => mul_16s_32s_48_1_1_U44_n_57,
      D(7) => mul_16s_32s_48_1_1_U44_n_58,
      D(6) => mul_16s_32s_48_1_1_U44_n_59,
      D(5) => mul_16s_32s_48_1_1_U44_n_60,
      D(4) => mul_16s_32s_48_1_1_U44_n_61,
      D(3) => mul_16s_32s_48_1_1_U44_n_62,
      D(2) => mul_16s_32s_48_1_1_U44_n_63,
      D(1) => mul_16s_32s_48_1_1_U44_n_64,
      D(0) => mul_16s_32s_48_1_1_U44_n_65,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      \zl_1_fu_36_reg[45]\(45 downto 14) => \^zl_1_fu_36_reg[45]_0\(31 downto 0),
      \zl_1_fu_36_reg[45]\(13 downto 0) => zl_1_fu_36(13 downto 0)
    );
\ram_reg_0_7_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(0),
      O => dec_del_bph_address0(0)
    );
\ram_reg_0_7_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(0),
      I1 => \q0_reg[31]\,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(0),
      O => dec_del_bpl_address0(0)
    );
\ram_reg_0_7_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(1),
      O => dec_del_bph_address0(1)
    );
\ram_reg_0_7_0_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(1),
      I1 => \q0_reg[31]\,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(1),
      O => dec_del_bpl_address0(1)
    );
\ram_reg_0_7_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(2),
      O => dec_del_bph_address0(2)
    );
\ram_reg_0_7_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_address0(2),
      I1 => \q0_reg[31]\,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => \q0_reg[31]_0\(2),
      O => dec_del_bpl_address0(2)
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(2),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(2),
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_bram_0_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => grp_filtez_fu_317_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => Q(3),
      O => grp_filtez_fu_317_ap_start_reg_reg
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(1),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(1),
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(0),
      I1 => Q(3),
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(2),
      I1 => ram_reg_bram_0_0,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(2),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(1),
      I1 => ram_reg_bram_0_0,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(1),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_address0(0),
      I1 => ram_reg_bram_0_0,
      I2 => ap_CS_fsm_state3,
      I3 => idx_fu_32(0),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_1(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => Q(1),
      I1 => grp_filtez_fu_317_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm_reg[1]_0\
    );
\tmp_product_i_17__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \dec_rlt2_reg[30]_0\,
      O => \^ap_cs_fsm_reg[7]_rep__7\
    );
\tmp_product_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_rep__7\,
      I1 => \dec_rlt2_reg[0]\(0),
      I2 => \dec_rlt2_reg[0]_0\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_1\(0)
    );
\tmp_product_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_deth_reg[14]_0\(0),
      I1 => Q(3),
      I2 => grp_scalel_fu_663_ap_return(0),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      O => \dec_deth_reg[14]\(0)
    );
\zl_1_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_65,
      Q => zl_1_fu_36(0),
      R => '0'
    );
\zl_1_fu_36_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_55,
      Q => zl_1_fu_36(10),
      R => '0'
    );
\zl_1_fu_36_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_54,
      Q => zl_1_fu_36(11),
      R => '0'
    );
\zl_1_fu_36_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_53,
      Q => zl_1_fu_36(12),
      R => '0'
    );
\zl_1_fu_36_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_52,
      Q => zl_1_fu_36(13),
      R => '0'
    );
\zl_1_fu_36_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_51,
      Q => \^zl_1_fu_36_reg[45]_0\(0),
      R => '0'
    );
\zl_1_fu_36_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_50,
      Q => \^zl_1_fu_36_reg[45]_0\(1),
      R => '0'
    );
\zl_1_fu_36_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_49,
      Q => \^zl_1_fu_36_reg[45]_0\(2),
      R => '0'
    );
\zl_1_fu_36_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_48,
      Q => \^zl_1_fu_36_reg[45]_0\(3),
      R => '0'
    );
\zl_1_fu_36_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_47,
      Q => \^zl_1_fu_36_reg[45]_0\(4),
      R => '0'
    );
\zl_1_fu_36_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_46,
      Q => \^zl_1_fu_36_reg[45]_0\(5),
      R => '0'
    );
\zl_1_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_64,
      Q => zl_1_fu_36(1),
      R => '0'
    );
\zl_1_fu_36_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_45,
      Q => \^zl_1_fu_36_reg[45]_0\(6),
      R => '0'
    );
\zl_1_fu_36_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_44,
      Q => \^zl_1_fu_36_reg[45]_0\(7),
      R => '0'
    );
\zl_1_fu_36_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_43,
      Q => \^zl_1_fu_36_reg[45]_0\(8),
      R => '0'
    );
\zl_1_fu_36_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_42,
      Q => \^zl_1_fu_36_reg[45]_0\(9),
      R => '0'
    );
\zl_1_fu_36_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_41,
      Q => \^zl_1_fu_36_reg[45]_0\(10),
      R => '0'
    );
\zl_1_fu_36_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_40,
      Q => \^zl_1_fu_36_reg[45]_0\(11),
      R => '0'
    );
\zl_1_fu_36_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_39,
      Q => \^zl_1_fu_36_reg[45]_0\(12),
      R => '0'
    );
\zl_1_fu_36_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_38,
      Q => \^zl_1_fu_36_reg[45]_0\(13),
      R => '0'
    );
\zl_1_fu_36_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_37,
      Q => \^zl_1_fu_36_reg[45]_0\(14),
      R => '0'
    );
\zl_1_fu_36_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_36,
      Q => \^zl_1_fu_36_reg[45]_0\(15),
      R => '0'
    );
\zl_1_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_63,
      Q => zl_1_fu_36(2),
      R => '0'
    );
\zl_1_fu_36_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_35,
      Q => \^zl_1_fu_36_reg[45]_0\(16),
      R => '0'
    );
\zl_1_fu_36_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_34,
      Q => \^zl_1_fu_36_reg[45]_0\(17),
      R => '0'
    );
\zl_1_fu_36_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_33,
      Q => \^zl_1_fu_36_reg[45]_0\(18),
      R => '0'
    );
\zl_1_fu_36_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_32,
      Q => \^zl_1_fu_36_reg[45]_0\(19),
      R => '0'
    );
\zl_1_fu_36_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_31,
      Q => \^zl_1_fu_36_reg[45]_0\(20),
      R => '0'
    );
\zl_1_fu_36_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_30,
      Q => \^zl_1_fu_36_reg[45]_0\(21),
      R => '0'
    );
\zl_1_fu_36_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_29,
      Q => \^zl_1_fu_36_reg[45]_0\(22),
      R => '0'
    );
\zl_1_fu_36_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_28,
      Q => \^zl_1_fu_36_reg[45]_0\(23),
      R => '0'
    );
\zl_1_fu_36_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_27,
      Q => \^zl_1_fu_36_reg[45]_0\(24),
      R => '0'
    );
\zl_1_fu_36_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_26,
      Q => \^zl_1_fu_36_reg[45]_0\(25),
      R => '0'
    );
\zl_1_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_62,
      Q => zl_1_fu_36(3),
      R => '0'
    );
\zl_1_fu_36_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_25,
      Q => \^zl_1_fu_36_reg[45]_0\(26),
      R => '0'
    );
\zl_1_fu_36_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_24,
      Q => \^zl_1_fu_36_reg[45]_0\(27),
      R => '0'
    );
\zl_1_fu_36_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_23,
      Q => \^zl_1_fu_36_reg[45]_0\(28),
      R => '0'
    );
\zl_1_fu_36_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_22,
      Q => \^zl_1_fu_36_reg[45]_0\(29),
      R => '0'
    );
\zl_1_fu_36_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_21,
      Q => \^zl_1_fu_36_reg[45]_0\(30),
      R => '0'
    );
\zl_1_fu_36_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_20,
      Q => \^zl_1_fu_36_reg[45]_0\(31),
      R => '0'
    );
\zl_1_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_61,
      Q => zl_1_fu_36(4),
      R => '0'
    );
\zl_1_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_60,
      Q => zl_1_fu_36(5),
      R => '0'
    );
\zl_1_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_59,
      Q => zl_1_fu_36(6),
      R => '0'
    );
\zl_1_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_58,
      Q => zl_1_fu_36(7),
      R => '0'
    );
\zl_1_fu_36_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_57,
      Q => zl_1_fu_36(8),
      R => '0'
    );
\zl_1_fu_36_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_16s_32s_48_1_1_U44_n_56,
      Q => zl_1_fu_36(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_logscl_fu_657_ap_done : out STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_decode_fu_399_grp_logscl_fu_657_p_start : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    grp_encode_fu_333_grp_logscl_fu_657_p_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_3_reg_1403_reg[14]_i_3_0\ : in STD_LOGIC;
    \tmp_3_reg_1403_reg[14]_i_3_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_3_reg_1403_reg[14]_i_3_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_return_preg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_return_preg[0]_i_10_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_11_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_12_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_13_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_7_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_8_n_20\ : STD_LOGIC;
  signal \ap_return_preg[0]_i_9_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[0]_i_2_n_27\ : STD_LOGIC;
  signal \^ap_return_preg_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_logscl_fu_657_nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln512_fu_118_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_3_reg_1403[14]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403[14]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_21\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_23\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_12_n_27\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_3_n_22\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_3_n_24\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_3_n_25\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_3_n_26\ : STD_LOGIC;
  signal \tmp_3_reg_1403_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \NLW_ap_return_preg_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_tmp_3_reg_1403_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_3_reg_1403_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_return_preg_reg[14]_0\(14 downto 0) <= \^ap_return_preg_reg[14]_0\(14 downto 0);
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47770000"
    )
        port map (
      I0 => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      I1 => \q0_reg[1]\,
      I2 => \q0_reg[1]_0\,
      I3 => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => grp_logscl_fu_657_ap_done
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      I2 => \q0_reg[1]\,
      I3 => \q0_reg[1]_0\,
      I4 => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      I5 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_return_preg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(4),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(4),
      O => \ap_return_preg[0]_i_10_n_20\
    );
\ap_return_preg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(3),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(3),
      O => \ap_return_preg[0]_i_11_n_20\
    );
\ap_return_preg[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(2),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(2),
      O => \ap_return_preg[0]_i_12_n_20\
    );
\ap_return_preg[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(1),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(1),
      O => \ap_return_preg[0]_i_13_n_20\
    );
\ap_return_preg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(0),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(0),
      O => \ap_return_preg[0]_i_3_n_20\
    );
\ap_return_preg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(1),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(1),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(1)
    );
\ap_return_preg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(0),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(0),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(0)
    );
\ap_return_preg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(1),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(1),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(8),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(8),
      O => \ap_return_preg[0]_i_6_n_20\
    );
\ap_return_preg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(0),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(0),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(7),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(7),
      O => \ap_return_preg[0]_i_7_n_20\
    );
\ap_return_preg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(6),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(6),
      O => \ap_return_preg[0]_i_8_n_20\
    );
\ap_return_preg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(5),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(5),
      O => \ap_return_preg[0]_i_9_n_20\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg[0]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[0]_i_2_n_20\,
      CO(6) => \ap_return_preg_reg[0]_i_2_n_21\,
      CO(5) => \ap_return_preg_reg[0]_i_2_n_22\,
      CO(4) => \ap_return_preg_reg[0]_i_2_n_23\,
      CO(3) => \ap_return_preg_reg[0]_i_2_n_24\,
      CO(2) => \ap_return_preg_reg[0]_i_2_n_25\,
      CO(1) => \ap_return_preg_reg[0]_i_2_n_26\,
      CO(0) => \ap_return_preg_reg[0]_i_2_n_27\,
      DI(7 downto 6) => grp_logscl_fu_657_nbl(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln512_fu_118_p1(1 downto 0),
      O(5 downto 0) => \NLW_ap_return_preg_reg[0]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \ap_return_preg[0]_i_6_n_20\,
      S(6) => \ap_return_preg[0]_i_7_n_20\,
      S(5) => \ap_return_preg[0]_i_8_n_20\,
      S(4) => \ap_return_preg[0]_i_9_n_20\,
      S(3) => \ap_return_preg[0]_i_10_n_20\,
      S(2) => \ap_return_preg[0]_i_11_n_20\,
      S(1) => \ap_return_preg[0]_i_12_n_20\,
      S(0) => \ap_return_preg[0]_i_13_n_20\
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(10),
      Q => ap_return_preg(10),
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(11),
      Q => ap_return_preg(11),
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(12),
      Q => ap_return_preg(12),
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(13),
      Q => ap_return_preg(13),
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(14),
      Q => ap_return_preg(14),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\tmp_3_reg_1403[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(14),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(14),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(14)
    );
\tmp_3_reg_1403[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(13),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(13),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(13)
    );
\tmp_3_reg_1403[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(12),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(12),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(12)
    );
\tmp_3_reg_1403[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(11),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(11),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(11)
    );
\tmp_3_reg_1403[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(10),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(10),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(10)
    );
\tmp_3_reg_1403[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(14),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(14),
      O => \tmp_3_reg_1403[14]_i_18_n_20\
    );
\tmp_3_reg_1403[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(13),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(13),
      O => \tmp_3_reg_1403[14]_i_19_n_20\
    );
\tmp_3_reg_1403[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(12),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(12),
      O => \tmp_3_reg_1403[14]_i_20_n_20\
    );
\tmp_3_reg_1403[14]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(11),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(11),
      O => \tmp_3_reg_1403[14]_i_21_n_20\
    );
\tmp_3_reg_1403[14]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(10),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(10),
      O => \tmp_3_reg_1403[14]_i_22_n_20\
    );
\tmp_3_reg_1403[14]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(9),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(9),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(9)
    );
\tmp_3_reg_1403[14]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(8),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(8),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(8)
    );
\tmp_3_reg_1403[14]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(7),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(7),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(7)
    );
\tmp_3_reg_1403[14]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(6),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(6),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(6)
    );
\tmp_3_reg_1403[14]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(5),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(5),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(5)
    );
\tmp_3_reg_1403[14]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(4),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(4),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(4)
    );
\tmp_3_reg_1403[14]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(3),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(3),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(3)
    );
\tmp_3_reg_1403[14]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_2\(2),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(2),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      O => grp_logscl_fu_657_nbl(2)
    );
\tmp_3_reg_1403[14]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(9),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(9),
      O => \tmp_3_reg_1403[14]_i_31_n_20\
    );
\tmp_3_reg_1403[14]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I1 => \tmp_3_reg_1403_reg[14]_i_3_1\(8),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_2\(8),
      O => \tmp_3_reg_1403[14]_i_32_n_20\
    );
\tmp_3_reg_1403[14]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(7),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(7),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(14),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(14),
      O => \tmp_3_reg_1403[14]_i_33_n_20\
    );
\tmp_3_reg_1403[14]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(6),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(6),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(13),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(13),
      O => \tmp_3_reg_1403[14]_i_34_n_20\
    );
\tmp_3_reg_1403[14]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(5),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(5),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(12),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(12),
      O => \tmp_3_reg_1403[14]_i_35_n_20\
    );
\tmp_3_reg_1403[14]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(4),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(4),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(11),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(11),
      O => \tmp_3_reg_1403[14]_i_36_n_20\
    );
\tmp_3_reg_1403[14]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(3),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(3),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(10),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(10),
      O => \tmp_3_reg_1403[14]_i_37_n_20\
    );
\tmp_3_reg_1403[14]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_3_reg_1403_reg[14]_i_3_1\(2),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_2\(2),
      I2 => \tmp_3_reg_1403_reg[14]_i_3_0\,
      I3 => \tmp_3_reg_1403_reg[14]_i_3_1\(9),
      I4 => \tmp_3_reg_1403_reg[14]_i_3_2\(9),
      O => \tmp_3_reg_1403[14]_i_38_n_20\
    );
\tmp_3_reg_1403[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(12),
      O => \tmp_3_reg_1403[14]_i_4_n_20\
    );
\tmp_3_reg_1403[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(14),
      I1 => \tmp_3_reg_1403_reg[14]_i_3_n_22\,
      O => \tmp_3_reg_1403[14]_i_5_n_20\
    );
\tmp_3_reg_1403[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(13),
      I1 => sext_ln512_fu_118_p1(14),
      O => \tmp_3_reg_1403[14]_i_6_n_20\
    );
\tmp_3_reg_1403[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln512_fu_118_p1(12),
      I1 => sext_ln512_fu_118_p1(13),
      O => \tmp_3_reg_1403[14]_i_7_n_20\
    );
\tmp_3_reg_1403_reg[14]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[0]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_3_reg_1403_reg[14]_i_12_n_20\,
      CO(6) => \tmp_3_reg_1403_reg[14]_i_12_n_21\,
      CO(5) => \tmp_3_reg_1403_reg[14]_i_12_n_22\,
      CO(4) => \tmp_3_reg_1403_reg[14]_i_12_n_23\,
      CO(3) => \tmp_3_reg_1403_reg[14]_i_12_n_24\,
      CO(2) => \tmp_3_reg_1403_reg[14]_i_12_n_25\,
      CO(1) => \tmp_3_reg_1403_reg[14]_i_12_n_26\,
      CO(0) => \tmp_3_reg_1403_reg[14]_i_12_n_27\,
      DI(7 downto 0) => grp_logscl_fu_657_nbl(9 downto 2),
      O(7 downto 0) => sext_ln512_fu_118_p1(9 downto 2),
      S(7) => \tmp_3_reg_1403[14]_i_31_n_20\,
      S(6) => \tmp_3_reg_1403[14]_i_32_n_20\,
      S(5) => \tmp_3_reg_1403[14]_i_33_n_20\,
      S(4) => \tmp_3_reg_1403[14]_i_34_n_20\,
      S(3) => \tmp_3_reg_1403[14]_i_35_n_20\,
      S(2) => \tmp_3_reg_1403[14]_i_36_n_20\,
      S(1) => \tmp_3_reg_1403[14]_i_37_n_20\,
      S(0) => \tmp_3_reg_1403[14]_i_38_n_20\
    );
\tmp_3_reg_1403_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_3_reg_1403_reg[14]_i_12_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_tmp_3_reg_1403_reg[14]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \tmp_3_reg_1403_reg[14]_i_3_n_22\,
      CO(4) => \NLW_tmp_3_reg_1403_reg[14]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \tmp_3_reg_1403_reg[14]_i_3_n_24\,
      CO(2) => \tmp_3_reg_1403_reg[14]_i_3_n_25\,
      CO(1) => \tmp_3_reg_1403_reg[14]_i_3_n_26\,
      CO(0) => \tmp_3_reg_1403_reg[14]_i_3_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => grp_logscl_fu_657_nbl(14 downto 10),
      O(7 downto 5) => \NLW_tmp_3_reg_1403_reg[14]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln512_fu_118_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \tmp_3_reg_1403[14]_i_18_n_20\,
      S(3) => \tmp_3_reg_1403[14]_i_19_n_20\,
      S(2) => \tmp_3_reg_1403[14]_i_20_n_20\,
      S(1) => \tmp_3_reg_1403[14]_i_21_n_20\,
      S(0) => \tmp_3_reg_1403[14]_i_22_n_20\
    );
wl_code_table_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl_wl_code_table_ROM_AUTO_1R
     port map (
      DI(0) => \tmp_3_reg_1403[14]_i_4_n_20\,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(2) => \tmp_3_reg_1403[14]_i_5_n_20\,
      S(1) => \tmp_3_reg_1403[14]_i_6_n_20\,
      S(0) => \tmp_3_reg_1403[14]_i_7_n_20\,
      ap_clk => ap_clk,
      \ap_return_preg_reg[14]\(14 downto 0) => \^ap_return_preg_reg[14]_0\(14 downto 0),
      \ap_return_preg_reg[14]_0\(14 downto 0) => ap_return_preg(14 downto 0),
      grp_decode_fu_399_grp_logscl_fu_657_p_start => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      grp_encode_fu_333_grp_logscl_fu_657_p_start => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      \q0_reg[12]_0\(10 downto 0) => \q0_reg[12]\(10 downto 0),
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      sext_ln512_fu_118_p1(14 downto 0) => sext_ln512_fu_118_p1(14 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_filtez_fu_318_ap_done : in STD_LOGIC;
    grp_quantl_fu_336_ap_start_reg : in STD_LOGIC;
    \il_reg[0]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_reg_245_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    detl : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl is
  signal add_ln493_fu_140_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln493_reg_232 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal icmp_ln493_fu_134_p2 : STD_LOGIC;
  signal \icmp_ln493_reg_228_reg_n_20_[0]\ : STD_LOGIC;
  signal m_fu_30_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal mil_02_reg_105 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mil_02_reg_1050 : STD_LOGIC;
  signal mil_02_reg_1051 : STD_LOGIC;
  signal mil_fu_50 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_15ns_15ns_30_1_1_U57_n_24 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_25 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_26 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_27 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_28 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_29 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_30 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_31 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_32 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_33 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U57_n_34 : STD_LOGIC;
  signal quant26bt_pos_U_n_26 : STD_LOGIC;
  signal quant26bt_pos_U_n_27 : STD_LOGIC;
  signal quant26bt_pos_U_n_28 : STD_LOGIC;
  signal quant26bt_pos_U_n_29 : STD_LOGIC;
  signal quant26bt_pos_U_n_30 : STD_LOGIC;
  signal quant26bt_pos_U_n_31 : STD_LOGIC;
  signal quant26bt_pos_U_n_32 : STD_LOGIC;
  signal quant26bt_pos_U_n_33 : STD_LOGIC;
  signal quant26bt_pos_U_n_34 : STD_LOGIC;
  signal quant26bt_pos_U_n_35 : STD_LOGIC;
  signal quant26bt_pos_U_n_36 : STD_LOGIC;
  signal quant26bt_pos_U_n_37 : STD_LOGIC;
  signal quant26bt_pos_U_n_38 : STD_LOGIC;
  signal quant26bt_pos_U_n_39 : STD_LOGIC;
  signal quant26bt_pos_U_n_40 : STD_LOGIC;
  signal quant26bt_pos_U_n_41 : STD_LOGIC;
  signal quant26bt_pos_q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ril_2_fu_196_p3 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal tmp_reg_245 : STD_LOGIC;
  signal wd_abs_r_fu_116_ap_return : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal wd_abs_r_fu_116_n_20 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_21 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_22 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_23 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_24 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_25 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_26 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_27 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_28 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_29 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_30 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_31 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_32 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_33 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_34 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_35 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_36 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_37 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_38 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_39 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_40 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_41 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_42 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_43 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_44 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_45 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_46 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_47 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_48 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_49 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_50 : STD_LOGIC;
  signal wd_abs_r_fu_116_n_51 : STD_LOGIC;
  signal wd_reg_215 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \wd_reg_215_reg[16]_i_2_n_20\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_21\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_22\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_23\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_24\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_25\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_26\ : STD_LOGIC;
  signal \wd_reg_215_reg[16]_i_2_n_27\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_20\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_21\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_22\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_23\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_24\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_25\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_26\ : STD_LOGIC;
  signal \wd_reg_215_reg[24]_i_2_n_27\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_22\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_23\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_24\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \wd_reg_215_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_20\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_21\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_22\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_23\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_24\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_25\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_26\ : STD_LOGIC;
  signal \wd_reg_215_reg[8]_i_2_n_27\ : STD_LOGIC;
  signal \NLW_wd_reg_215_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_wd_reg_215_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln493_reg_232[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln493_reg_232[1]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln493_reg_232[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln493_reg_232[3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln493_reg_232[4]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair306";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln493_reg_228[0]_i_1\ : label is "soft_lutpair307";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \wd_reg_215_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \wd_reg_215_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \wd_reg_215_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \wd_reg_215_reg[8]_i_2\ : label is 35;
begin
  \ap_CS_fsm_reg[3]_0\(0) <= \^ap_cs_fsm_reg[3]_0\(0);
\add_ln493_reg_232[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mil_fu_50(0),
      O => add_ln493_fu_140_p2(0)
    );
\add_ln493_reg_232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mil_fu_50(0),
      I1 => mil_fu_50(1),
      O => add_ln493_fu_140_p2(1)
    );
\add_ln493_reg_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mil_fu_50(0),
      I1 => mil_fu_50(1),
      I2 => mil_fu_50(2),
      O => add_ln493_fu_140_p2(2)
    );
\add_ln493_reg_232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => mil_fu_50(1),
      I1 => mil_fu_50(0),
      I2 => mil_fu_50(2),
      I3 => mil_fu_50(3),
      O => add_ln493_fu_140_p2(3)
    );
\add_ln493_reg_232[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => mil_fu_50(2),
      I1 => mil_fu_50(0),
      I2 => mil_fu_50(1),
      I3 => mil_fu_50(3),
      I4 => mil_fu_50(4),
      O => add_ln493_fu_140_p2(4)
    );
\add_ln493_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_140_p2(0),
      Q => add_ln493_reg_232(0),
      R => '0'
    );
\add_ln493_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_140_p2(1),
      Q => add_ln493_reg_232(1),
      R => '0'
    );
\add_ln493_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_140_p2(2),
      Q => add_ln493_reg_232(2),
      R => '0'
    );
\add_ln493_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_140_p2(3),
      Q => add_ln493_reg_232(3),
      R => '0'
    );
\add_ln493_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln493_fu_140_p2(4),
      Q => add_ln493_reg_232(4),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => grp_quantl_fu_336_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_filtez_fu_318_ap_done,
      I2 => ap_CS_fsm_state1,
      I3 => grp_quantl_fu_336_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[3]_0\(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[3]_0\(0),
      I2 => grp_quantl_fu_336_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => grp_filtez_fu_318_ap_done,
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => quant26bt_pos_q0(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => ril_2_fu_196_p3(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => ril_2_fu_196_p3(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => ril_2_fu_196_p3(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => ril_2_fu_196_p3(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[3]_0\(0),
      D => ril_2_fu_196_p3(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\icmp_ln493_reg_228[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => mil_fu_50(0),
      I1 => mil_fu_50(3),
      I2 => mil_fu_50(4),
      I3 => mil_fu_50(1),
      I4 => mil_fu_50(2),
      O => icmp_ln493_fu_134_p2
    );
\icmp_ln493_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => icmp_ln493_fu_134_p2,
      Q => \icmp_ln493_reg_228_reg_n_20_[0]\,
      R => '0'
    );
\il[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08000000000000"
    )
        port map (
      I0 => grp_filtez_fu_318_ap_done,
      I1 => ap_CS_fsm_state1,
      I2 => grp_quantl_fu_336_ap_start_reg,
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => Q(1),
      I5 => \il_reg[0]\,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\mil_02_reg_105[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => mil_fu_50(2),
      I2 => mil_fu_50(1),
      I3 => mil_fu_50(4),
      I4 => mil_fu_50(3),
      I5 => mil_fu_50(0),
      O => mil_02_reg_1050
    );
\mil_02_reg_105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1051,
      D => mil_fu_50(0),
      Q => mil_02_reg_105(0),
      R => mil_02_reg_1050
    );
\mil_02_reg_105_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1051,
      D => mil_fu_50(1),
      Q => mil_02_reg_105(1),
      S => mil_02_reg_1050
    );
\mil_02_reg_105_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1051,
      D => mil_fu_50(2),
      Q => mil_02_reg_105(2),
      S => mil_02_reg_1050
    );
\mil_02_reg_105_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1051,
      D => mil_fu_50(3),
      Q => mil_02_reg_105(3),
      S => mil_02_reg_1050
    );
\mil_02_reg_105_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mil_02_reg_1051,
      D => mil_fu_50(4),
      Q => mil_02_reg_105(4),
      S => mil_02_reg_1050
    );
\mil_fu_50[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_quantl_fu_336_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm10_out
    );
\mil_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_232(0),
      Q => mil_fu_50(0),
      R => ap_NS_fsm10_out
    );
\mil_fu_50_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_232(1),
      Q => mil_fu_50(1),
      R => ap_NS_fsm10_out
    );
\mil_fu_50_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_232(2),
      Q => mil_fu_50(2),
      R => ap_NS_fsm10_out
    );
\mil_fu_50_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_232(3),
      Q => mil_fu_50(3),
      R => ap_NS_fsm10_out
    );
\mil_fu_50_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => add_ln493_reg_232(4),
      Q => mil_fu_50(4),
      R => ap_NS_fsm10_out
    );
mul_15ns_15ns_30_1_1_U57: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_15ns_30_1_1
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      DI(7) => quant26bt_pos_U_n_26,
      DI(6) => quant26bt_pos_U_n_27,
      DI(5) => quant26bt_pos_U_n_28,
      DI(4) => quant26bt_pos_U_n_29,
      DI(3) => quant26bt_pos_U_n_30,
      DI(2) => quant26bt_pos_U_n_31,
      DI(1) => quant26bt_pos_U_n_32,
      DI(0) => quant26bt_pos_U_n_33,
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      S(7) => quant26bt_pos_U_n_34,
      S(6) => quant26bt_pos_U_n_35,
      S(5) => quant26bt_pos_U_n_36,
      S(4) => quant26bt_pos_U_n_37,
      S(3) => quant26bt_pos_U_n_38,
      S(2) => quant26bt_pos_U_n_39,
      S(1) => quant26bt_pos_U_n_40,
      S(0) => quant26bt_pos_U_n_41,
      \ap_CS_fsm_reg[1]\ => \icmp_ln493_reg_228_reg_n_20_[0]\,
      \ap_CS_fsm_reg[3]_i_3_0\(15 downto 0) => wd_reg_215(15 downto 0),
      ap_clk => ap_clk,
      detl(11 downto 0) => detl(11 downto 0),
      grp_quantl_fu_336_ap_start_reg => grp_quantl_fu_336_ap_start_reg,
      \icmp_ln493_reg_228_reg[0]\(0) => ap_NS_fsm1,
      mil_02_reg_105(4 downto 0) => mil_02_reg_105(4 downto 0),
      mil_02_reg_1051 => mil_02_reg_1051,
      \mil_fu_50_reg[0]\ => mul_15ns_15ns_30_1_1_U57_n_24,
      \mil_fu_50_reg[0]_0\(4) => mul_15ns_15ns_30_1_1_U57_n_25,
      \mil_fu_50_reg[0]_0\(3) => mul_15ns_15ns_30_1_1_U57_n_26,
      \mil_fu_50_reg[0]_0\(2) => mul_15ns_15ns_30_1_1_U57_n_27,
      \mil_fu_50_reg[0]_0\(1) => mul_15ns_15ns_30_1_1_U57_n_28,
      \mil_fu_50_reg[0]_0\(0) => mul_15ns_15ns_30_1_1_U57_n_29,
      \mil_fu_50_reg[1]\(4) => mul_15ns_15ns_30_1_1_U57_n_30,
      \mil_fu_50_reg[1]\(3) => mul_15ns_15ns_30_1_1_U57_n_31,
      \mil_fu_50_reg[1]\(2) => mul_15ns_15ns_30_1_1_U57_n_32,
      \mil_fu_50_reg[1]\(1) => mul_15ns_15ns_30_1_1_U57_n_33,
      \mil_fu_50_reg[1]\(0) => mul_15ns_15ns_30_1_1_U57_n_34,
      \q0_reg[2]\(4 downto 0) => mil_fu_50(4 downto 0)
    );
quant26bt_neg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U57_n_30,
      D(3) => mul_15ns_15ns_30_1_1_U57_n_31,
      D(2) => mul_15ns_15ns_30_1_1_U57_n_32,
      D(1) => mul_15ns_15ns_30_1_1_U57_n_33,
      D(0) => mul_15ns_15ns_30_1_1_U57_n_34,
      Q(4 downto 0) => quant26bt_pos_q0(5 downto 1),
      ap_clk => ap_clk,
      ap_return_preg(4 downto 0) => ap_return_preg(5 downto 1),
      \q0_reg[5]_0\(4 downto 0) => \q0_reg[5]\(5 downto 1),
      ril_2_fu_196_p3(4 downto 0) => ril_2_fu_196_p3(5 downto 1),
      \tmp_2_reg_1313_reg[1]\(1) => \^ap_cs_fsm_reg[3]_0\(0),
      \tmp_2_reg_1313_reg[1]\(0) => ap_CS_fsm_state3,
      tmp_reg_245 => tmp_reg_245
    );
quant26bt_pos_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U57_n_25,
      D(3) => mul_15ns_15ns_30_1_1_U57_n_26,
      D(2) => mul_15ns_15ns_30_1_1_U57_n_27,
      D(1) => mul_15ns_15ns_30_1_1_U57_n_28,
      D(0) => mul_15ns_15ns_30_1_1_U57_n_29,
      DI(7) => quant26bt_pos_U_n_26,
      DI(6) => quant26bt_pos_U_n_27,
      DI(5) => quant26bt_pos_U_n_28,
      DI(4) => quant26bt_pos_U_n_29,
      DI(3) => quant26bt_pos_U_n_30,
      DI(2) => quant26bt_pos_U_n_31,
      DI(1) => quant26bt_pos_U_n_32,
      DI(0) => quant26bt_pos_U_n_33,
      Q(1) => \^ap_cs_fsm_reg[3]_0\(0),
      Q(0) => ap_CS_fsm_state3,
      S(7) => quant26bt_pos_U_n_34,
      S(6) => quant26bt_pos_U_n_35,
      S(5) => quant26bt_pos_U_n_36,
      S(4) => quant26bt_pos_U_n_37,
      S(3) => quant26bt_pos_U_n_38,
      S(2) => quant26bt_pos_U_n_39,
      S(1) => quant26bt_pos_U_n_40,
      S(0) => quant26bt_pos_U_n_41,
      \ap_CS_fsm_reg[3]_i_2\(15 downto 0) => wd_reg_215(31 downto 16),
      ap_clk => ap_clk,
      ap_return_preg(0) => ap_return_preg(0),
      \q0_reg[0]_0\(0) => \q0_reg[5]\(0),
      \q0_reg[0]_1\ => mul_15ns_15ns_30_1_1_U57_n_24,
      quant26bt_pos_q0(5 downto 0) => quant26bt_pos_q0(5 downto 0)
    );
\tmp_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \tmp_reg_245_reg[0]_0\(31),
      Q => tmp_reg_245,
      R => '0'
    );
wd_abs_r_fu_116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_abs_r
     port map (
      D(30 downto 0) => wd_abs_r_fu_116_ap_return(31 downto 1),
      S(7) => wd_abs_r_fu_116_n_21,
      S(6) => wd_abs_r_fu_116_n_22,
      S(5) => wd_abs_r_fu_116_n_23,
      S(4) => wd_abs_r_fu_116_n_24,
      S(3) => wd_abs_r_fu_116_n_25,
      S(2) => wd_abs_r_fu_116_n_26,
      S(1) => wd_abs_r_fu_116_n_27,
      S(0) => wd_abs_r_fu_116_n_28,
      m_fu_30_p2(30 downto 0) => m_fu_30_p2(31 downto 1),
      \sub_ln285_reg_1299_reg[0]\ => wd_abs_r_fu_116_n_20,
      \sub_ln285_reg_1299_reg[16]\(7) => wd_abs_r_fu_116_n_29,
      \sub_ln285_reg_1299_reg[16]\(6) => wd_abs_r_fu_116_n_30,
      \sub_ln285_reg_1299_reg[16]\(5) => wd_abs_r_fu_116_n_31,
      \sub_ln285_reg_1299_reg[16]\(4) => wd_abs_r_fu_116_n_32,
      \sub_ln285_reg_1299_reg[16]\(3) => wd_abs_r_fu_116_n_33,
      \sub_ln285_reg_1299_reg[16]\(2) => wd_abs_r_fu_116_n_34,
      \sub_ln285_reg_1299_reg[16]\(1) => wd_abs_r_fu_116_n_35,
      \sub_ln285_reg_1299_reg[16]\(0) => wd_abs_r_fu_116_n_36,
      \sub_ln285_reg_1299_reg[24]\(7) => wd_abs_r_fu_116_n_37,
      \sub_ln285_reg_1299_reg[24]\(6) => wd_abs_r_fu_116_n_38,
      \sub_ln285_reg_1299_reg[24]\(5) => wd_abs_r_fu_116_n_39,
      \sub_ln285_reg_1299_reg[24]\(4) => wd_abs_r_fu_116_n_40,
      \sub_ln285_reg_1299_reg[24]\(3) => wd_abs_r_fu_116_n_41,
      \sub_ln285_reg_1299_reg[24]\(2) => wd_abs_r_fu_116_n_42,
      \sub_ln285_reg_1299_reg[24]\(1) => wd_abs_r_fu_116_n_43,
      \sub_ln285_reg_1299_reg[24]\(0) => wd_abs_r_fu_116_n_44,
      \sub_ln285_reg_1299_reg[31]\(6) => wd_abs_r_fu_116_n_45,
      \sub_ln285_reg_1299_reg[31]\(5) => wd_abs_r_fu_116_n_46,
      \sub_ln285_reg_1299_reg[31]\(4) => wd_abs_r_fu_116_n_47,
      \sub_ln285_reg_1299_reg[31]\(3) => wd_abs_r_fu_116_n_48,
      \sub_ln285_reg_1299_reg[31]\(2) => wd_abs_r_fu_116_n_49,
      \sub_ln285_reg_1299_reg[31]\(1) => wd_abs_r_fu_116_n_50,
      \sub_ln285_reg_1299_reg[31]\(0) => wd_abs_r_fu_116_n_51,
      \wd_reg_215_reg[31]\(31 downto 0) => \tmp_reg_245_reg[0]_0\(31 downto 0)
    );
\wd_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \tmp_reg_245_reg[0]_0\(0),
      Q => wd_reg_215(0),
      R => '0'
    );
\wd_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(10),
      Q => wd_reg_215(10),
      R => '0'
    );
\wd_reg_215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(11),
      Q => wd_reg_215(11),
      R => '0'
    );
\wd_reg_215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(12),
      Q => wd_reg_215(12),
      R => '0'
    );
\wd_reg_215_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(13),
      Q => wd_reg_215(13),
      R => '0'
    );
\wd_reg_215_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(14),
      Q => wd_reg_215(14),
      R => '0'
    );
\wd_reg_215_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(15),
      Q => wd_reg_215(15),
      R => '0'
    );
\wd_reg_215_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(16),
      Q => wd_reg_215(16),
      R => '0'
    );
\wd_reg_215_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \wd_reg_215_reg[8]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \wd_reg_215_reg[16]_i_2_n_20\,
      CO(6) => \wd_reg_215_reg[16]_i_2_n_21\,
      CO(5) => \wd_reg_215_reg[16]_i_2_n_22\,
      CO(4) => \wd_reg_215_reg[16]_i_2_n_23\,
      CO(3) => \wd_reg_215_reg[16]_i_2_n_24\,
      CO(2) => \wd_reg_215_reg[16]_i_2_n_25\,
      CO(1) => \wd_reg_215_reg[16]_i_2_n_26\,
      CO(0) => \wd_reg_215_reg[16]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_30_p2(16 downto 9),
      S(7) => wd_abs_r_fu_116_n_29,
      S(6) => wd_abs_r_fu_116_n_30,
      S(5) => wd_abs_r_fu_116_n_31,
      S(4) => wd_abs_r_fu_116_n_32,
      S(3) => wd_abs_r_fu_116_n_33,
      S(2) => wd_abs_r_fu_116_n_34,
      S(1) => wd_abs_r_fu_116_n_35,
      S(0) => wd_abs_r_fu_116_n_36
    );
\wd_reg_215_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(17),
      Q => wd_reg_215(17),
      R => '0'
    );
\wd_reg_215_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(18),
      Q => wd_reg_215(18),
      R => '0'
    );
\wd_reg_215_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(19),
      Q => wd_reg_215(19),
      R => '0'
    );
\wd_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(1),
      Q => wd_reg_215(1),
      R => '0'
    );
\wd_reg_215_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(20),
      Q => wd_reg_215(20),
      R => '0'
    );
\wd_reg_215_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(21),
      Q => wd_reg_215(21),
      R => '0'
    );
\wd_reg_215_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(22),
      Q => wd_reg_215(22),
      R => '0'
    );
\wd_reg_215_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(23),
      Q => wd_reg_215(23),
      R => '0'
    );
\wd_reg_215_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(24),
      Q => wd_reg_215(24),
      R => '0'
    );
\wd_reg_215_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \wd_reg_215_reg[16]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \wd_reg_215_reg[24]_i_2_n_20\,
      CO(6) => \wd_reg_215_reg[24]_i_2_n_21\,
      CO(5) => \wd_reg_215_reg[24]_i_2_n_22\,
      CO(4) => \wd_reg_215_reg[24]_i_2_n_23\,
      CO(3) => \wd_reg_215_reg[24]_i_2_n_24\,
      CO(2) => \wd_reg_215_reg[24]_i_2_n_25\,
      CO(1) => \wd_reg_215_reg[24]_i_2_n_26\,
      CO(0) => \wd_reg_215_reg[24]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_30_p2(24 downto 17),
      S(7) => wd_abs_r_fu_116_n_37,
      S(6) => wd_abs_r_fu_116_n_38,
      S(5) => wd_abs_r_fu_116_n_39,
      S(4) => wd_abs_r_fu_116_n_40,
      S(3) => wd_abs_r_fu_116_n_41,
      S(2) => wd_abs_r_fu_116_n_42,
      S(1) => wd_abs_r_fu_116_n_43,
      S(0) => wd_abs_r_fu_116_n_44
    );
\wd_reg_215_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(25),
      Q => wd_reg_215(25),
      R => '0'
    );
\wd_reg_215_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(26),
      Q => wd_reg_215(26),
      R => '0'
    );
\wd_reg_215_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(27),
      Q => wd_reg_215(27),
      R => '0'
    );
\wd_reg_215_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(28),
      Q => wd_reg_215(28),
      R => '0'
    );
\wd_reg_215_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(29),
      Q => wd_reg_215(29),
      R => '0'
    );
\wd_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(2),
      Q => wd_reg_215(2),
      R => '0'
    );
\wd_reg_215_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(30),
      Q => wd_reg_215(30),
      R => '0'
    );
\wd_reg_215_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(31),
      Q => wd_reg_215(31),
      R => '0'
    );
\wd_reg_215_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \wd_reg_215_reg[24]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_wd_reg_215_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \wd_reg_215_reg[31]_i_2_n_22\,
      CO(4) => \wd_reg_215_reg[31]_i_2_n_23\,
      CO(3) => \wd_reg_215_reg[31]_i_2_n_24\,
      CO(2) => \wd_reg_215_reg[31]_i_2_n_25\,
      CO(1) => \wd_reg_215_reg[31]_i_2_n_26\,
      CO(0) => \wd_reg_215_reg[31]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_wd_reg_215_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => m_fu_30_p2(31 downto 25),
      S(7) => '0',
      S(6) => wd_abs_r_fu_116_n_45,
      S(5) => wd_abs_r_fu_116_n_46,
      S(4) => wd_abs_r_fu_116_n_47,
      S(3) => wd_abs_r_fu_116_n_48,
      S(2) => wd_abs_r_fu_116_n_49,
      S(1) => wd_abs_r_fu_116_n_50,
      S(0) => wd_abs_r_fu_116_n_51
    );
\wd_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(3),
      Q => wd_reg_215(3),
      R => '0'
    );
\wd_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(4),
      Q => wd_reg_215(4),
      R => '0'
    );
\wd_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(5),
      Q => wd_reg_215(5),
      R => '0'
    );
\wd_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(6),
      Q => wd_reg_215(6),
      R => '0'
    );
\wd_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(7),
      Q => wd_reg_215(7),
      R => '0'
    );
\wd_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(8),
      Q => wd_reg_215(8),
      R => '0'
    );
\wd_reg_215_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => wd_abs_r_fu_116_n_20,
      CI_TOP => '0',
      CO(7) => \wd_reg_215_reg[8]_i_2_n_20\,
      CO(6) => \wd_reg_215_reg[8]_i_2_n_21\,
      CO(5) => \wd_reg_215_reg[8]_i_2_n_22\,
      CO(4) => \wd_reg_215_reg[8]_i_2_n_23\,
      CO(3) => \wd_reg_215_reg[8]_i_2_n_24\,
      CO(2) => \wd_reg_215_reg[8]_i_2_n_25\,
      CO(1) => \wd_reg_215_reg[8]_i_2_n_26\,
      CO(0) => \wd_reg_215_reg[8]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_30_p2(8 downto 1),
      S(7) => wd_abs_r_fu_116_n_21,
      S(6) => wd_abs_r_fu_116_n_22,
      S(5) => wd_abs_r_fu_116_n_23,
      S(4) => wd_abs_r_fu_116_n_24,
      S(3) => wd_abs_r_fu_116_n_25,
      S(2) => wd_abs_r_fu_116_n_26,
      S(1) => wd_abs_r_fu_116_n_27,
      S(0) => wd_abs_r_fu_116_n_28
    );
\wd_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => wd_abs_r_fu_116_ap_return(9),
      Q => wd_reg_215(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel is
  port (
    grp_scalel_fu_663_ap_return : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_scalel_fu_663_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_scalel_fu_663_shift_constant : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_grp_scalel_fu_663_p_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    grp_encode_fu_333_grp_scalel_fu_663_p_start : in STD_LOGIC;
    \dec_deth_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dec_deth_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_rlt21 : in STD_LOGIC;
    \dec_detl_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \dec_detl_reg[3]\ : in STD_LOGIC;
    dec_ah11 : in STD_LOGIC;
    \detl_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \detl_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    al11 : in STD_LOGIC;
    \deth_reg[13]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    deth1 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_scalel_fu_663_nbl : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__13_n_20\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ap_return_preg_reg_n_20_[10]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[11]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[12]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[13]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[14]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[3]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[4]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[5]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[6]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[7]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[8]\ : STD_LOGIC;
  signal \ap_return_preg_reg_n_20_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_product_i_16__2_n_20\ : STD_LOGIC;
  signal tmp_reg_129 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_1__1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \tmp_product_i_16__2\ : label is "soft_lutpair541";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757F7F7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[0]_1\,
      I4 => grp_encode_fu_333_grp_scalel_fu_663_p_start,
      O => \ap_CS_fsm[0]_i_1__13_n_20\
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808080"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[0]_1\,
      I4 => grp_encode_fu_333_grp_scalel_fu_663_p_start,
      I5 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__13_n_20\,
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_return_preg[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08040000"
    )
        port map (
      I0 => grp_scalel_fu_663_shift_constant(0),
      I1 => tmp_reg_129(3),
      I2 => tmp_reg_129(2),
      I3 => tmp_reg_129(1),
      I4 => tmp_reg_129(0),
      O => p_0_in(11)
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(7),
      Q => \ap_return_preg_reg_n_20_[10]\,
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(8),
      Q => \ap_return_preg_reg_n_20_[11]\,
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(9),
      Q => \ap_return_preg_reg_n_20_[12]\,
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(10),
      Q => \ap_return_preg_reg_n_20_[13]\,
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(11),
      Q => \ap_return_preg_reg_n_20_[14]\,
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(0),
      Q => \ap_return_preg_reg_n_20_[3]\,
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(1),
      Q => \ap_return_preg_reg_n_20_[4]\,
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(2),
      Q => \ap_return_preg_reg_n_20_[5]\,
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(3),
      Q => \ap_return_preg_reg_n_20_[6]\,
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(4),
      Q => \ap_return_preg_reg_n_20_[7]\,
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(5),
      Q => \ap_return_preg_reg_n_20_[8]\,
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_0_in(6),
      Q => \ap_return_preg_reg_n_20_[9]\,
      R => ap_rst
    );
encoded_we0_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47770000"
    )
        port map (
      I0 => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => grp_encode_fu_333_grp_scalel_fu_663_p_start,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => grp_scalel_fu_663_ap_done
    );
ilb_table_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel_ilb_table_ROM_AUTO_1R
     port map (
      D(10 downto 0) => D(10 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => tmp_reg_129(3 downto 0),
      al11 => al11,
      \ap_CS_fsm_reg[1]\(10 downto 0) => \ap_CS_fsm_reg[1]_0\(10 downto 0),
      \ap_CS_fsm_reg[1]_0\(10 downto 0) => \ap_CS_fsm_reg[1]_1\(10 downto 0),
      \ap_CS_fsm_reg[1]_1\(10 downto 0) => \ap_CS_fsm_reg[1]_2\(10 downto 0),
      ap_clk => ap_clk,
      dec_ah11 => dec_ah11,
      \dec_deth_reg[13]\(10) => \ap_return_preg_reg_n_20_[13]\,
      \dec_deth_reg[13]\(9) => \ap_return_preg_reg_n_20_[12]\,
      \dec_deth_reg[13]\(8) => \ap_return_preg_reg_n_20_[11]\,
      \dec_deth_reg[13]\(7) => \ap_return_preg_reg_n_20_[10]\,
      \dec_deth_reg[13]\(6) => \ap_return_preg_reg_n_20_[9]\,
      \dec_deth_reg[13]\(5) => \ap_return_preg_reg_n_20_[8]\,
      \dec_deth_reg[13]\(4) => \ap_return_preg_reg_n_20_[7]\,
      \dec_deth_reg[13]\(3) => \ap_return_preg_reg_n_20_[6]\,
      \dec_deth_reg[13]\(2) => \ap_return_preg_reg_n_20_[5]\,
      \dec_deth_reg[13]\(1) => \ap_return_preg_reg_n_20_[4]\,
      \dec_deth_reg[13]\(0) => \ap_return_preg_reg_n_20_[3]\,
      \dec_deth_reg[13]_0\(10 downto 0) => \dec_deth_reg[13]\(10 downto 0),
      \dec_deth_reg[3]\(0) => \dec_deth_reg[3]\(0),
      \dec_detl_reg[13]\(10 downto 0) => \dec_detl_reg[13]\(10 downto 0),
      \dec_detl_reg[3]\ => \dec_detl_reg[3]\,
      dec_rlt21 => dec_rlt21,
      deth1 => deth1,
      \deth_reg[13]\(10 downto 0) => \deth_reg[13]\(10 downto 0),
      \deth_reg[3]\(0) => \^q\(1),
      \detl_reg[13]\(10 downto 0) => \detl_reg[13]\(10 downto 0),
      \detl_reg[3]\(1 downto 0) => \detl_reg[3]\(1 downto 0),
      grp_scalel_fu_663_shift_constant(0) => grp_scalel_fu_663_shift_constant(0),
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      \q0_reg[10]_0\(10 downto 9) => \q0_reg[10]\(1 downto 0),
      \q0_reg[10]_0\(8 downto 0) => p_0_out(8 downto 0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"306F0154"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(2),
      I4 => grp_scalel_fu_663_nbl(1),
      O => p_0_out(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7ED27504"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(2),
      O => p_0_out(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15AACC18"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(2),
      O => p_0_out(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9F51D90"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(2),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(0),
      O => p_0_out(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AE6D33A"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(2),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(0),
      O => p_0_out(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2449D58"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(2),
      I4 => grp_scalel_fu_663_nbl(1),
      O => p_0_out(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E96878A"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(2),
      O => p_0_out(6)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8616F9E4"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(3),
      I2 => grp_scalel_fu_663_nbl(0),
      I3 => grp_scalel_fu_663_nbl(2),
      I4 => grp_scalel_fu_663_nbl(1),
      O => p_0_out(7)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ED0012FA"
    )
        port map (
      I0 => grp_scalel_fu_663_nbl(4),
      I1 => grp_scalel_fu_663_nbl(0),
      I2 => grp_scalel_fu_663_nbl(3),
      I3 => grp_scalel_fu_663_nbl(1),
      I4 => grp_scalel_fu_663_nbl(2),
      O => p_0_out(8)
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400FFFF84000000"
    )
        port map (
      I0 => grp_scalel_fu_663_shift_constant(0),
      I1 => \tmp_product_i_16__2_n_20\,
      I2 => tmp_reg_129(1),
      I3 => tmp_reg_129(0),
      I4 => \^q\(1),
      I5 => \ap_return_preg_reg_n_20_[14]\,
      O => grp_scalel_fu_663_ap_return(0)
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_reg_129(3),
      I1 => tmp_reg_129(2),
      O => \tmp_product_i_16__2_n_20\
    );
\tmp_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => grp_scalel_fu_663_nbl(5),
      Q => tmp_reg_129(0),
      R => '0'
    );
\tmp_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => grp_scalel_fu_663_nbl(6),
      Q => tmp_reg_129(1),
      R => '0'
    );
\tmp_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => grp_scalel_fu_663_nbl(7),
      Q => tmp_reg_129(2),
      R => '0'
    );
\tmp_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => grp_scalel_fu_663_nbl(8),
      Q => tmp_reg_129(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1 is
  port (
    \tmp_product_carry__4_i_8__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_dec_al1_o_ap_vld : out STD_LOGIC;
    grp_uppol1_fu_669_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \apl1_reg_194_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \apl1_reg_194_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl1_reg_194_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \apl1_reg_194_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_return_preg_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : out STD_LOGIC;
    \apl1_reg_194_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[12]_0\ : out STD_LOGIC;
    \apl1_reg_194_reg[11]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_al1_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl1_reg_194_reg[4]_i_1__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol1_fu_669_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol1_fu_669_plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_grp_uppol1_fu_669_p_start : in STD_LOGIC;
    \dec_al1_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : in STD_LOGIC;
    grp_encode_fu_333_grp_uppol1_fu_669_p_start : in STD_LOGIC;
    grp_uppol1_fu_669_apl2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[15]_i_10__0_0\ : in STD_LOGIC;
    \ap_return_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_preg_reg[10]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[11]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[11]_2\ : in STD_LOGIC;
    \ap_return_preg_reg[12]_1\ : in STD_LOGIC;
    \ap_return_preg_reg[12]_2\ : in STD_LOGIC;
    \dec_al1_reg[12]\ : in STD_LOGIC;
    \dec_al1_reg[14]\ : in STD_LOGIC;
    \ap_return_preg_reg[15]_0\ : in STD_LOGIC;
    \dec_al1_reg[14]_0\ : in STD_LOGIC;
    \dec_al1_reg[13]\ : in STD_LOGIC;
    \dec_al1_reg[12]_0\ : in STD_LOGIC;
    \al1_reg[11]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[10]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_return_preg_reg[10]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_return_preg_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[15]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dec_al1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_al1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \dec_al1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \apl1_reg_194_reg[17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1 is
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ap_cs_fsm_reg[1]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_5\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_return_preg[10]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[10]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[10]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_4__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_11__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_12__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_32__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_35__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_36__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_37__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_38__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_39__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_40__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_41__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_42__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_43__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_44__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_45__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_46__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_47__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_50_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_6__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_8__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_9__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[1]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[2]_i_2__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[6]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[8]_i_3__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_2__1_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_7_n_20\ : STD_LOGIC;
  signal \^ap_return_preg_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_return_preg_reg[12]_0\ : STD_LOGIC;
  signal \^ap_return_preg_reg[13]_0\ : STD_LOGIC;
  signal \^ap_return_preg_reg[14]_0\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10__0_n_27\ : STD_LOGIC;
  signal apl1_reg_194 : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \^apl1_reg_194_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^apl1_reg_194_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^apl1_reg_194_reg[16]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_decode_fu_399_dec_al1_o_ap_vld\ : STD_LOGIC;
  signal \^grp_uppol1_fu_669_ap_done\ : STD_LOGIC;
  signal grp_uppol1_fu_669_ap_return : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal \NLW_ap_return_preg_reg[15]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[10]_i_3\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \ap_return_preg[10]_i_4\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \ap_return_preg[10]_i_6\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_2__1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_2__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_3__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_6__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \ap_return_preg[9]_i_6\ : label is "soft_lutpair544";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_10__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_3__0\ : label is 11;
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
  \ap_CS_fsm_reg[1]_1\(11 downto 0) <= \^ap_cs_fsm_reg[1]_1\(11 downto 0);
  \ap_CS_fsm_reg[1]_2\ <= \^ap_cs_fsm_reg[1]_2\;
  \ap_CS_fsm_reg[1]_3\ <= \^ap_cs_fsm_reg[1]_3\;
  \ap_CS_fsm_reg[1]_4\ <= \^ap_cs_fsm_reg[1]_4\;
  \ap_CS_fsm_reg[1]_5\ <= \^ap_cs_fsm_reg[1]_5\;
  \ap_return_preg_reg[11]_0\(0) <= \^ap_return_preg_reg[11]_0\(0);
  \ap_return_preg_reg[12]_0\ <= \^ap_return_preg_reg[12]_0\;
  \ap_return_preg_reg[13]_0\ <= \^ap_return_preg_reg[13]_0\;
  \ap_return_preg_reg[14]_0\ <= \^ap_return_preg_reg[14]_0\;
  \apl1_reg_194_reg[15]_0\(15 downto 0) <= \^apl1_reg_194_reg[15]_0\(15 downto 0);
  \apl1_reg_194_reg[16]_0\(0) <= \^apl1_reg_194_reg[16]_0\(0);
  \apl1_reg_194_reg[16]_1\(0) <= \^apl1_reg_194_reg[16]_1\(0);
  grp_decode_fu_399_dec_al1_o_ap_vld <= \^grp_decode_fu_399_dec_al1_o_ap_vld\;
  grp_uppol1_fu_669_ap_done <= \^grp_uppol1_fu_669_ap_done\;
\al1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0F0000CCAA0000"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(11),
      I1 => \al1_reg[11]\,
      I2 => \ap_return_preg_reg[11]_1\,
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \apl1_reg_194_reg[11]_0\
    );
\al1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAAAA00CCAAAA"
    )
        port map (
      I0 => ap_return_preg(12),
      I1 => \^apl1_reg_194_reg[15]_0\(12),
      I2 => \dec_al1_reg[12]_0\,
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \^ap_return_preg_reg[12]_0\
    );
\al1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAAAA00CCAAAA"
    )
        port map (
      I0 => ap_return_preg(14),
      I1 => \^apl1_reg_194_reg[15]_0\(14),
      I2 => \dec_al1_reg[14]_0\,
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \^ap_return_preg_reg[14]_0\
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400000004000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^ap_cs_fsm_reg[1]_0\(0),
      I2 => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      I3 => \ap_CS_fsm_reg[1]_6\,
      I4 => \dec_al1_reg[0]\,
      I5 => grp_decode_fu_399_grp_uppol1_fu_669_p_start,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_ap_done\,
      I1 => Q(0),
      O => \ap_CS_fsm_reg[7]\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst
    );
\ap_return_preg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3733CCC80400"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \^apl1_reg_194_reg[15]_0\(0),
      I4 => grp_uppol1_fu_669_apl2(0),
      I5 => ap_return_preg(0),
      O => \^ap_cs_fsm_reg[1]_1\(0)
    );
\ap_return_preg[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
        port map (
      I0 => \ap_return_preg_reg[10]_0\,
      I1 => \^ap_cs_fsm_reg[1]_2\,
      I2 => \ap_return_preg[10]_i_3_n_20\,
      I3 => \ap_return_preg[10]_i_4_n_20\,
      I4 => \ap_return_preg_reg[10]_1\,
      I5 => \ap_return_preg[10]_i_6_n_20\,
      O => \^ap_cs_fsm_reg[1]_1\(10)
    );
\ap_return_preg[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \^apl1_reg_194_reg[15]_0\(10),
      O => \ap_return_preg[10]_i_3_n_20\
    );
\ap_return_preg[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_return_preg(10),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \ap_return_preg[10]_i_4_n_20\
    );
\ap_return_preg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \dec_al1_reg[0]\,
      I2 => \ap_return_preg_reg[10]_2\(2),
      I3 => \ap_return_preg_reg[10]_3\(2),
      O => \ap_return_preg[10]_i_6_n_20\
    );
\ap_return_preg[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_2\,
      I1 => \ap_return_preg_reg[11]_1\,
      I2 => \ap_return_preg[11]_i_3__0_n_20\,
      I3 => \^ap_return_preg_reg[11]_0\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \ap_return_preg_reg[11]_2\,
      O => grp_uppol1_fu_669_ap_return(11)
    );
\ap_return_preg[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000022F00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(11),
      I1 => grp_uppol1_fu_669_apl2(10),
      I2 => \^apl1_reg_194_reg[15]_0\(11),
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[11]_i_3__0_n_20\
    );
\ap_return_preg[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_2\,
      I1 => \ap_return_preg_reg[12]_1\,
      I2 => \ap_return_preg_reg[12]_2\,
      I3 => \ap_return_preg[12]_i_4__0_n_20\,
      I4 => \^ap_cs_fsm_reg[1]_3\,
      O => grp_uppol1_fu_669_ap_return(12)
    );
\ap_return_preg[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_1\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      O => \^ap_cs_fsm_reg[1]_2\
    );
\ap_return_preg[12]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(12),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => ap_return_preg(12),
      O => \ap_return_preg[12]_i_4__0_n_20\
    );
\ap_return_preg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000F00A200"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \ap_return_preg_reg[12]_1\,
      I2 => \dec_al1_reg[12]\,
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => grp_uppol1_fu_669_apl2(12),
      O => \^ap_cs_fsm_reg[1]_3\
    );
\ap_return_preg[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_return_preg_reg[13]_0\,
      I1 => \^ap_cs_fsm_reg[1]_4\,
      O => grp_uppol1_fu_669_ap_return(13)
    );
\ap_return_preg[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAAAA00CCAAAA"
    )
        port map (
      I0 => ap_return_preg(13),
      I1 => \^apl1_reg_194_reg[15]_0\(13),
      I2 => \dec_al1_reg[13]\,
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \^ap_return_preg_reg[13]_0\
    );
\ap_return_preg[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000F00A200"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \ap_return_preg_reg[12]_1\,
      I2 => \ap_return_preg_reg[12]_2\,
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => grp_uppol1_fu_669_apl2(13),
      O => \^ap_cs_fsm_reg[1]_4\
    );
\ap_return_preg[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAFFEAEA"
    )
        port map (
      I0 => \ap_return_preg[14]_i_2__0_n_20\,
      I1 => \^apl1_reg_194_reg[15]_0\(14),
      I2 => \ap_return_preg[14]_i_3__0_n_20\,
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => ap_return_preg(14),
      I5 => \^ap_cs_fsm_reg[1]_5\,
      O => grp_uppol1_fu_669_ap_return(14)
    );
\ap_return_preg[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \ap_return_preg_reg[12]_1\,
      I4 => \ap_return_preg_reg[15]_0\,
      O => \ap_return_preg[14]_i_2__0_n_20\
    );
\ap_return_preg[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_1\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[14]_i_3__0_n_20\
    );
\ap_return_preg[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300D000CC000000"
    )
        port map (
      I0 => \ap_return_preg_reg[12]_1\,
      I1 => \dec_al1_reg[14]\,
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => grp_uppol1_fu_669_apl2(14),
      O => \^ap_cs_fsm_reg[1]_5\
    );
\ap_return_preg[15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22223F00"
    )
        port map (
      I0 => \ap_return_preg_reg[12]_1\,
      I1 => \ap_return_preg_reg[15]_0\,
      I2 => apl1_reg_194(16),
      I3 => apl1_reg_194(17),
      I4 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_11__0_n_20\
    );
\ap_return_preg[15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00810F81"
    )
        port map (
      I0 => apl1_reg_194(17),
      I1 => apl1_reg_194(16),
      I2 => \ap_return_preg_reg[15]_0\,
      I3 => \^apl1_reg_194_reg[16]_0\(0),
      I4 => \ap_return_preg_reg[12]_1\,
      O => \ap_return_preg[15]_i_12__0_n_20\
    );
\ap_return_preg[15]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BACFAA8A"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(15),
      I1 => \dec_al1_reg[14]\,
      I2 => \ap_return_preg_reg[12]_1\,
      I3 => grp_uppol1_fu_669_apl2(14),
      I4 => \^apl1_reg_194_reg[15]_0\(14),
      O => \apl1_reg_194_reg[15]_1\(0)
    );
\ap_return_preg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C00800"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \ap_return_preg_reg[12]_1\,
      I4 => \ap_return_preg_reg[15]_0\,
      I5 => \ap_return_preg[15]_i_6__0_n_20\,
      O => \^ap_cs_fsm_reg[1]_1\(11)
    );
\ap_return_preg[15]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_10__0_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(9),
      I2 => grp_uppol1_fu_669_apl2(9),
      I3 => \^apl1_reg_194_reg[15]_0\(8),
      I4 => grp_uppol1_fu_669_apl2(8),
      O => \apl1_reg_194_reg[9]_0\(2)
    );
\ap_return_preg[15]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg_reg[6]_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(7),
      I2 => grp_uppol1_fu_669_apl2(7),
      I3 => \^apl1_reg_194_reg[15]_0\(6),
      I4 => grp_uppol1_fu_669_apl2(6),
      O => \apl1_reg_194_reg[9]_0\(1)
    );
\ap_return_preg[15]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg_reg[4]_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(5),
      I2 => grp_uppol1_fu_669_apl2(5),
      I3 => \^apl1_reg_194_reg[15]_0\(4),
      I4 => grp_uppol1_fu_669_apl2(4),
      O => \apl1_reg_194_reg[9]_0\(0)
    );
\ap_return_preg[15]_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC14FCFC"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(14),
      I1 => \dec_al1_reg[14]\,
      I2 => grp_uppol1_fu_669_apl2(14),
      I3 => \^apl1_reg_194_reg[16]_0\(0),
      I4 => \^apl1_reg_194_reg[15]_0\(15),
      O => \ap_return_preg[15]_i_32__0_n_20\
    );
\ap_return_preg[15]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_10__0_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(8),
      I2 => grp_uppol1_fu_669_apl2(9),
      I3 => grp_uppol1_fu_669_apl2(8),
      I4 => \^apl1_reg_194_reg[15]_0\(9),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_35__0_n_20\
    );
\ap_return_preg[15]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg_reg[6]_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(6),
      I2 => grp_uppol1_fu_669_apl2(7),
      I3 => grp_uppol1_fu_669_apl2(6),
      I4 => \^apl1_reg_194_reg[15]_0\(7),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_36__0_n_20\
    );
\ap_return_preg[15]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg_reg[4]_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(4),
      I2 => grp_uppol1_fu_669_apl2(5),
      I3 => grp_uppol1_fu_669_apl2(4),
      I4 => \^apl1_reg_194_reg[15]_0\(5),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_37__0_n_20\
    );
\ap_return_preg[15]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg_reg[2]_0\,
      I1 => \^apl1_reg_194_reg[15]_0\(2),
      I2 => grp_uppol1_fu_669_apl2(3),
      I3 => grp_uppol1_fu_669_apl2(2),
      I4 => \^apl1_reg_194_reg[15]_0\(3),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_38__0_n_20\
    );
\ap_return_preg[15]_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF110100"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(1),
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(0),
      I3 => grp_uppol1_fu_669_apl2(0),
      I4 => grp_uppol1_fu_669_apl2(1),
      O => \ap_return_preg[15]_i_39__0_n_20\
    );
\ap_return_preg[15]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000C011C01103"
    )
        port map (
      I0 => \ap_return_preg_reg[12]_1\,
      I1 => \dec_al1_reg[14]\,
      I2 => \^apl1_reg_194_reg[15]_0\(15),
      I3 => \^apl1_reg_194_reg[16]_0\(0),
      I4 => \^apl1_reg_194_reg[15]_0\(14),
      I5 => grp_uppol1_fu_669_apl2(14),
      O => \ap_return_preg[15]_i_40__0_n_20\
    );
\ap_return_preg[15]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \ap_return_preg[15]_i_50_n_20\,
      I1 => \ap_return_preg_reg[12]_2\,
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[12]_1\,
      O => \ap_return_preg[15]_i_41__0_n_20\
    );
\ap_return_preg[15]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001482FF001482"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(10),
      I1 => \^apl1_reg_194_reg[15]_0\(11),
      I2 => grp_uppol1_fu_669_apl2(11),
      I3 => grp_uppol1_fu_669_apl2(10),
      I4 => \^apl1_reg_194_reg[16]_0\(0),
      I5 => \ap_return_preg_reg[12]_1\,
      O => \ap_return_preg[15]_i_42__0_n_20\
    );
\ap_return_preg[15]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111C30000C3"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_10__0_0\,
      I1 => grp_uppol1_fu_669_apl2(8),
      I2 => \^apl1_reg_194_reg[15]_0\(8),
      I3 => \^apl1_reg_194_reg[15]_0\(9),
      I4 => grp_uppol1_fu_669_apl2(9),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_43__0_n_20\
    );
\ap_return_preg[15]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111C30000C3"
    )
        port map (
      I0 => \ap_return_preg_reg[6]_0\,
      I1 => grp_uppol1_fu_669_apl2(6),
      I2 => \^apl1_reg_194_reg[15]_0\(6),
      I3 => \^apl1_reg_194_reg[15]_0\(7),
      I4 => grp_uppol1_fu_669_apl2(7),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_44__0_n_20\
    );
\ap_return_preg[15]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111C30000C3"
    )
        port map (
      I0 => \ap_return_preg_reg[4]_0\,
      I1 => grp_uppol1_fu_669_apl2(4),
      I2 => \^apl1_reg_194_reg[15]_0\(4),
      I3 => \^apl1_reg_194_reg[15]_0\(5),
      I4 => grp_uppol1_fu_669_apl2(5),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_45__0_n_20\
    );
\ap_return_preg[15]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111C30000C3"
    )
        port map (
      I0 => \ap_return_preg_reg[2]_0\,
      I1 => grp_uppol1_fu_669_apl2(2),
      I2 => \^apl1_reg_194_reg[15]_0\(2),
      I3 => \^apl1_reg_194_reg[15]_0\(3),
      I4 => grp_uppol1_fu_669_apl2(3),
      I5 => \^apl1_reg_194_reg[16]_0\(0),
      O => \ap_return_preg[15]_i_46__0_n_20\
    );
\ap_return_preg[15]_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BA04AB"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^apl1_reg_194_reg[15]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(1),
      I3 => grp_uppol1_fu_669_apl2(0),
      I4 => grp_uppol1_fu_669_apl2(1),
      O => \ap_return_preg[15]_i_47__0_n_20\
    );
\ap_return_preg[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004011010014004"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^apl1_reg_194_reg[15]_0\(12),
      I2 => \^apl1_reg_194_reg[15]_0\(13),
      I3 => grp_uppol1_fu_669_apl2(13),
      I4 => \dec_al1_reg[12]\,
      I5 => grp_uppol1_fu_669_apl2(12),
      O => \ap_return_preg[15]_i_50_n_20\
    );
\ap_return_preg[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \^apl1_reg_194_reg[15]_0\(15),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \^ap_cs_fsm_reg[1]_0\(1),
      I4 => ap_return_preg(15),
      O => \ap_return_preg[15]_i_6__0_n_20\
    );
\ap_return_preg[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_0\,
      I1 => \ap_return_preg_reg[12]_1\,
      I2 => apl1_reg_194(16),
      I3 => apl1_reg_194(17),
      O => \ap_return_preg[15]_i_8__0_n_20\
    );
\ap_return_preg[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1181"
    )
        port map (
      I0 => apl1_reg_194(17),
      I1 => apl1_reg_194(16),
      I2 => \ap_return_preg_reg[12]_1\,
      I3 => \ap_return_preg_reg[15]_0\,
      O => \ap_return_preg[15]_i_9__0_n_20\
    );
\ap_return_preg[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[1]_i_2__0_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(1),
      I3 => grp_uppol1_fu_669_apl2(1),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(1)
    );
\ap_return_preg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2060FFFF20600000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(1),
      I1 => grp_uppol1_fu_669_apl2(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(1),
      O => \ap_return_preg[1]_i_2__0_n_20\
    );
\ap_return_preg[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[2]_i_2__0_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(2),
      I3 => grp_uppol1_fu_669_apl2(2),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(2)
    );
\ap_return_preg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2060FFFF20600000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(2),
      I1 => \ap_return_preg_reg[2]_0\,
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \^apl1_reg_194_reg[16]_1\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(2),
      O => \ap_return_preg[2]_i_2__0_n_20\
    );
\ap_return_preg[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[3]_i_2__1_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(3),
      I3 => grp_uppol1_fu_669_apl2(3),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(3)
    );
\ap_return_preg[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(3),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[3]_0\,
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(3),
      O => \ap_return_preg[3]_i_2__1_n_20\
    );
\ap_return_preg[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[4]_i_2__1_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(4),
      I3 => grp_uppol1_fu_669_apl2(4),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(4)
    );
\ap_return_preg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(4),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[4]_0\,
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(4),
      O => \ap_return_preg[4]_i_2__1_n_20\
    );
\ap_return_preg[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[5]_i_2__1_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(5),
      I3 => grp_uppol1_fu_669_apl2(5),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(5)
    );
\ap_return_preg[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(5),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[5]_0\,
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(5),
      O => \ap_return_preg[5]_i_2__1_n_20\
    );
\ap_return_preg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[6]_i_2__1_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(6),
      I3 => grp_uppol1_fu_669_apl2(6),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(6)
    );
\ap_return_preg[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(6),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[6]_0\,
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(6),
      O => \ap_return_preg[6]_i_2__1_n_20\
    );
\ap_return_preg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[7]_i_2__1_n_20\,
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \^apl1_reg_194_reg[15]_0\(7),
      I3 => grp_uppol1_fu_669_apl2(7),
      I4 => \^apl1_reg_194_reg[16]_1\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^ap_cs_fsm_reg[1]_1\(7)
    );
\ap_return_preg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => grp_uppol1_fu_669_apl2(7),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \^apl1_reg_194_reg[16]_0\(0),
      I3 => \ap_return_preg_reg[7]_0\,
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_return_preg(7),
      O => \ap_return_preg[7]_i_2__1_n_20\
    );
\ap_return_preg[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBABABA"
    )
        port map (
      I0 => \ap_return_preg_reg[8]_0\,
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => ap_return_preg(8),
      I3 => \ap_return_preg[14]_i_3__0_n_20\,
      I4 => \^apl1_reg_194_reg[15]_0\(8),
      I5 => \ap_return_preg[8]_i_3__1_n_20\,
      O => \^ap_cs_fsm_reg[1]_1\(8)
    );
\ap_return_preg[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \dec_al1_reg[0]\,
      I3 => \ap_return_preg_reg[10]_2\(0),
      I4 => \ap_return_preg_reg[10]_3\(0),
      O => \ap_return_preg[8]_i_3__1_n_20\
    );
\ap_return_preg[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => \ap_return_preg[9]_i_2__1_n_20\,
      I1 => \ap_return_preg_reg[9]_0\,
      I2 => \ap_return_preg[9]_i_4_n_20\,
      I3 => \ap_return_preg[9]_i_5_n_20\,
      I4 => \ap_return_preg[9]_i_6_n_20\,
      I5 => \ap_return_preg[9]_i_7_n_20\,
      O => \^ap_cs_fsm_reg[1]_1\(9)
    );
\ap_return_preg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000808000808"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \dec_al1_reg[0]\,
      I4 => \ap_return_preg_reg[10]_2\(1),
      I5 => \ap_return_preg_reg[10]_3\(1),
      O => \ap_return_preg[9]_i_2__1_n_20\
    );
\ap_return_preg[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^apl1_reg_194_reg[16]_0\(0),
      I2 => \dec_al1_reg[0]\,
      I3 => \ap_return_preg_reg[10]_2\(1),
      I4 => \ap_return_preg_reg[10]_3\(1),
      O => \ap_return_preg[9]_i_4_n_20\
    );
\ap_return_preg[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_return_preg(9),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \ap_return_preg[9]_i_5_n_20\
    );
\ap_return_preg[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^apl1_reg_194_reg[16]_0\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^apl1_reg_194_reg[16]_1\(0),
      I3 => \^apl1_reg_194_reg[15]_0\(9),
      O => \ap_return_preg[9]_i_6_n_20\
    );
\ap_return_preg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^apl1_reg_194_reg[16]_1\(0),
      I2 => \dec_al1_reg[0]\,
      I3 => \ap_return_preg_reg[10]_2\(1),
      I4 => \ap_return_preg_reg[10]_3\(1),
      O => \ap_return_preg[9]_i_7_n_20\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(10),
      Q => ap_return_preg(10),
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_669_ap_return(11),
      Q => \^ap_return_preg_reg[11]_0\(0),
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_669_ap_return(12),
      Q => ap_return_preg(12),
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_669_ap_return(13),
      Q => ap_return_preg(13),
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_669_ap_return(14),
      Q => ap_return_preg(14),
      R => ap_rst
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(11),
      Q => ap_return_preg(15),
      R => ap_rst
    );
\ap_return_preg_reg[15]_i_10__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[15]_i_10__0_n_20\,
      CO(6) => \ap_return_preg_reg[15]_i_10__0_n_21\,
      CO(5) => \ap_return_preg_reg[15]_i_10__0_n_22\,
      CO(4) => \ap_return_preg_reg[15]_i_10__0_n_23\,
      CO(3) => \ap_return_preg_reg[15]_i_10__0_n_24\,
      CO(2) => \ap_return_preg_reg[15]_i_10__0_n_25\,
      CO(1) => \ap_return_preg_reg[15]_i_10__0_n_26\,
      CO(0) => \ap_return_preg_reg[15]_i_10__0_n_27\,
      DI(7) => \ap_return_preg[15]_i_32__0_n_20\,
      DI(6 downto 5) => \ap_return_preg_reg[15]_i_3__0_0\(1 downto 0),
      DI(4) => \ap_return_preg[15]_i_35__0_n_20\,
      DI(3) => \ap_return_preg[15]_i_36__0_n_20\,
      DI(2) => \ap_return_preg[15]_i_37__0_n_20\,
      DI(1) => \ap_return_preg[15]_i_38__0_n_20\,
      DI(0) => \ap_return_preg[15]_i_39__0_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_10__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_return_preg[15]_i_40__0_n_20\,
      S(6) => \ap_return_preg[15]_i_41__0_n_20\,
      S(5) => \ap_return_preg[15]_i_42__0_n_20\,
      S(4) => \ap_return_preg[15]_i_43__0_n_20\,
      S(3) => \ap_return_preg[15]_i_44__0_n_20\,
      S(2) => \ap_return_preg[15]_i_45__0_n_20\,
      S(1) => \ap_return_preg[15]_i_46__0_n_20\,
      S(0) => \ap_return_preg[15]_i_47__0_n_20\
    );
\ap_return_preg_reg[15]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[2]_1\(0),
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[15]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \^apl1_reg_194_reg[16]_0\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \ap_return_preg[15]_i_8__0_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ap_return_preg[15]_i_9__0_n_20\
    );
\ap_return_preg_reg[15]_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[15]_i_10__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[15]_i_3__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \^apl1_reg_194_reg[16]_1\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \ap_return_preg[15]_i_11__0_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_3__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ap_return_preg[15]_i_12__0_n_20\
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[1]_1\(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\apl1_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(0),
      Q => \^apl1_reg_194_reg[15]_0\(0),
      R => '0'
    );
\apl1_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(10),
      Q => \^apl1_reg_194_reg[15]_0\(10),
      R => '0'
    );
\apl1_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(11),
      Q => \^apl1_reg_194_reg[15]_0\(11),
      R => '0'
    );
\apl1_reg_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(12),
      Q => \^apl1_reg_194_reg[15]_0\(12),
      R => '0'
    );
\apl1_reg_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(13),
      Q => \^apl1_reg_194_reg[15]_0\(13),
      R => '0'
    );
\apl1_reg_194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(14),
      Q => \^apl1_reg_194_reg[15]_0\(14),
      R => '0'
    );
\apl1_reg_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(15),
      Q => \^apl1_reg_194_reg[15]_0\(15),
      R => '0'
    );
\apl1_reg_194_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(16),
      Q => apl1_reg_194(16),
      R => '0'
    );
\apl1_reg_194_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(17),
      Q => apl1_reg_194(17),
      R => '0'
    );
\apl1_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(1),
      Q => \^apl1_reg_194_reg[15]_0\(1),
      R => '0'
    );
\apl1_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(2),
      Q => \^apl1_reg_194_reg[15]_0\(2),
      R => '0'
    );
\apl1_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(3),
      Q => \^apl1_reg_194_reg[15]_0\(3),
      R => '0'
    );
\apl1_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(4),
      Q => \^apl1_reg_194_reg[15]_0\(4),
      R => '0'
    );
\apl1_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(5),
      Q => \^apl1_reg_194_reg[15]_0\(5),
      R => '0'
    );
\apl1_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(6),
      Q => \^apl1_reg_194_reg[15]_0\(6),
      R => '0'
    );
\apl1_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(7),
      Q => \^apl1_reg_194_reg[15]_0\(7),
      R => '0'
    );
\apl1_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(8),
      Q => \^apl1_reg_194_reg[15]_0\(8),
      R => '0'
    );
\apl1_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \apl1_reg_194_reg[17]_0\(9),
      Q => \^apl1_reg_194_reg[15]_0\(9),
      R => '0'
    );
\dec_al1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(0),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(0),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(0)
    );
\dec_al1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(10),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(10),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(10)
    );
\dec_al1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2000000000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(11),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_3\,
      I3 => \^ap_return_preg_reg[12]_0\,
      I4 => \dec_al1_reg[0]\,
      I5 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(11)
    );
\dec_al1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2000000000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(12),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_4\,
      I3 => \^ap_return_preg_reg[13]_0\,
      I4 => \dec_al1_reg[0]\,
      I5 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(12)
    );
\dec_al1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2000000000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(13),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_5\,
      I3 => \^ap_return_preg_reg[14]_0\,
      I4 => \dec_al1_reg[0]\,
      I5 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(13)
    );
\dec_al1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \dec_al1_reg[0]\,
      I1 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      I2 => \dec_al1_reg[0]_0\(0),
      I3 => \dec_al1_reg[0]_1\(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => E(0)
    );
\dec_al1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(14),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(11),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(14)
    );
\dec_al1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_ap_done\,
      I1 => Q(0),
      O => \^grp_decode_fu_399_dec_al1_o_ap_vld\
    );
\dec_al1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(1),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(1),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(1)
    );
\dec_al1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(2),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(2),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(2)
    );
\dec_al1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(3),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(3),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(3)
    );
\dec_al1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(4),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(4),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(4)
    );
\dec_al1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(5),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(5),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(5)
    );
\dec_al1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(6),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(6),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(6)
    );
\dec_al1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(7),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(7),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(7)
    );
\dec_al1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(8),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(8),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(8)
    );
\dec_al1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \dec_al1_reg[15]_0\(9),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_1\(9),
      I3 => \dec_al1_reg[0]\,
      I4 => \^grp_decode_fu_399_dec_al1_o_ap_vld\,
      O => \dec_al1_reg[15]\(9)
    );
encoded_we0_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47770000"
    )
        port map (
      I0 => grp_decode_fu_399_grp_uppol1_fu_669_p_start,
      I1 => \dec_al1_reg[0]\,
      I2 => \ap_CS_fsm_reg[1]_6\,
      I3 => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      I5 => \^ap_cs_fsm_reg[1]_0\(1),
      O => \^grp_uppol1_fu_669_ap_done\
    );
mul_32s_32s_64_1_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_8
     port map (
      O(0) => O(0),
      \apl1_reg_194_reg[4]_i_1__0\(0) => \apl1_reg_194_reg[4]_i_1__0\(0),
      grp_uppol1_fu_669_plt(31 downto 0) => grp_uppol1_fu_669_plt(31 downto 0),
      grp_uppol1_fu_669_plt1(31 downto 0) => grp_uppol1_fu_669_plt1(31 downto 0),
      \tmp_product_carry__4_i_8__0_0\(0) => \tmp_product_carry__4_i_8__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_rep__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    encoded_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ah1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    detl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \al1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    plt1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_encode_fu_333_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_scalel_fu_663_ap_done : in STD_LOGIC;
    grp_uppol1_fu_422_ap_start_reg : in STD_LOGIC;
    grp_uppol1_fu_669_ap_done : in STD_LOGIC;
    encoded_ce0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \al1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    encoded_we0 : in STD_LOGIC;
    \ah1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \detl_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \al1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_uppol1_fu_669_ap_return : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \al1_reg[11]\ : in STD_LOGIC;
    \al1_reg[11]_0\ : in STD_LOGIC;
    \al1_reg[12]\ : in STD_LOGIC;
    \al1_reg[12]_0\ : in STD_LOGIC;
    \al1_reg[13]\ : in STD_LOGIC;
    \al1_reg[13]_0\ : in STD_LOGIC;
    \al1_reg[14]\ : in STD_LOGIC;
    \al1_reg[14]_0\ : in STD_LOGIC;
    plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1_9 : entity is "adpcm_main_uppol1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1_9 is
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_rep__0\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_return_preg[10]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[11]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[12]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[13]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[13]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[13]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[13]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_5__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_11_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_12_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_13_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_14_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_15_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_16_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_17_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_18_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_19_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_20_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_21_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_22_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_23_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_24_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_25_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_26_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_27_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_28_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_29_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_30_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_31_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_32_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_33_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_34_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_35_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_36_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_37_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_38_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_39_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_40_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_41_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_42_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_43_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_44_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_45_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_46_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_47_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_8_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_9_n_20\ : STD_LOGIC;
  signal \ap_return_preg[1]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[2]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[2]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[3]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[4]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[5]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[6]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_3__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[8]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[8]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg[9]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_10_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_2_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7_n_27\ : STD_LOGIC;
  signal apl1_fu_134_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_reg_194 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \apl1_reg_194[0]_i_3__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_2_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_3_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_4_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_5_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_6_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_9_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_10__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_11__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_12__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_13__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_3_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_4_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_5_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_6_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_7__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_8__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_9__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_2__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_3__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_4__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_5__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_6__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_7__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_8__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_9__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1_n_27\ : STD_LOGIC;
  signal grp_encode_fu_333_ap_ready : STD_LOGIC;
  signal grp_uppol1_fu_422_ap_ready : STD_LOGIC;
  signal grp_uppol1_fu_422_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal sext_ln599_2_fu_104_p1 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \sext_ln599_2_fu_104_p1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sub_ln597_fu_88_p20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl1_reg_194_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_reg_194_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_reg_194_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__4\ : label is "soft_lutpair337";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_return_preg[11]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ap_return_preg[11]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ap_return_preg[13]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_return_preg[13]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ap_return_preg[13]_i_5\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_5__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_46\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_5\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_6\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_3__0\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ap_return_preg[9]_i_3\ : label is "soft_lutpair327";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of encoded_we0_INST_0 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of grp_encode_fu_333_ap_start_reg_i_1 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of grp_uppol1_fu_422_ap_start_reg_i_1 : label is "soft_lutpair338";
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \ap_CS_fsm_reg[4]_rep__0\ <= \^ap_cs_fsm_reg[4]_rep__0\;
\ah1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(0),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(0)
    );
\ah1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(10),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(10),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(10)
    );
\ah1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(11),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(11),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(11)
    );
\ah1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(12),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(12),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(12)
    );
\ah1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(13),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(13),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(13)
    );
\ah1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(14),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(14),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(14)
    );
\ah1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(15),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(15),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(15)
    );
\ah1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(1),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(1),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(1)
    );
\ah1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(2),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(2),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(2)
    );
\ah1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(3),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(3),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(3)
    );
\ah1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(4),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(4),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(4)
    );
\ah1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(5),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(5),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(5)
    );
\ah1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(6),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(6),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(6)
    );
\ah1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(7),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(7),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(7)
    );
\ah1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(8),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(8),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(8)
    );
\ah1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah1_reg[15]_0\(9),
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_return(9),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah1_reg[15]\(9)
    );
\al1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(0),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(0)
    );
\al1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(10),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(10),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(10)
    );
\al1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \al1_reg[15]_0\(11),
      I1 => Q(3),
      I2 => \al1_reg[11]\,
      I3 => \al1_reg[11]_0\,
      I4 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(11)
    );
\al1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \al1_reg[15]_0\(12),
      I1 => Q(3),
      I2 => \al1_reg[12]\,
      I3 => \al1_reg[12]_0\,
      I4 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(12)
    );
\al1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \al1_reg[15]_0\(13),
      I1 => Q(3),
      I2 => \al1_reg[13]\,
      I3 => \al1_reg[13]_0\,
      I4 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(13)
    );
\al1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \al1_reg[15]_0\(14),
      I1 => Q(3),
      I2 => \al1_reg[14]\,
      I3 => \al1_reg[14]_0\,
      I4 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(14)
    );
\al1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(15),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(11),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(15)
    );
\al1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(1),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(1),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(1)
    );
\al1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(2),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(2),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(2)
    );
\al1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(3),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(3),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(3)
    );
\al1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(4),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(4),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(4)
    );
\al1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(5),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(5),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(5)
    );
\al1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(6),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(6),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(6)
    );
\al1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(7),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(7),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(7)
    );
\al1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(8),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(8),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(8)
    );
\al1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al1_reg[15]_0\(9),
      I1 => Q(3),
      I2 => grp_uppol1_fu_669_ap_return(9),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al1_reg[15]\(9)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_uppol1_fu_422_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_encode_fu_333_ap_start_reg,
      I1 => Q(0),
      I2 => grp_encode_fu_333_ap_ready,
      O => D(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_encode_fu_333_ap_ready,
      I2 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => grp_uppol1_fu_422_ap_ready,
      I1 => ap_CS_fsm_state1,
      I2 => grp_uppol1_fu_422_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => encoded_ce0_0(1),
      I1 => \^ap_cs_fsm_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[4]\,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ap_CS_fsm[4]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => encoded_ce0_0(1),
      I1 => \^ap_cs_fsm_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[4]\,
      O => \ap_CS_fsm_reg[3]_1\
    );
\ap_CS_fsm[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => encoded_ce0_0(1),
      I1 => \^ap_cs_fsm_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[4]\,
      O => \ap_CS_fsm_reg[3]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_uppol1_fu_422_ap_ready,
      R => ap_rst
    );
\ap_return_preg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB3733CCC80400"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => p_0_in,
      I3 => apl1_reg_194(0),
      I4 => \ap_return_preg_reg[14]_0\(0),
      I5 => ap_return_preg(0),
      O => grp_uppol1_fu_422_ap_return(0)
    );
\ap_return_preg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg[11]_i_2_n_20\,
      I3 => \ap_return_preg[14]_i_3_n_20\,
      I4 => apl1_reg_194(10),
      I5 => \ap_return_preg[10]_i_2_n_20\,
      O => grp_uppol1_fu_422_ap_return(10)
    );
\ap_return_preg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFF30AAAA"
    )
        port map (
      I0 => ap_return_preg(10),
      I1 => \ap_return_preg[15]_i_4_n_20\,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => p_0_in,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => \ap_return_preg_reg[14]_0\(10),
      O => \ap_return_preg[10]_i_2_n_20\
    );
\ap_return_preg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \ap_return_preg[11]_i_2_n_20\,
      I1 => \ap_return_preg[11]_i_3_n_20\,
      I2 => \ap_return_preg[11]_i_4_n_20\,
      I3 => ap_return_preg(11),
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => \ap_return_preg[11]_i_5_n_20\,
      O => grp_uppol1_fu_422_ap_return(11)
    );
\ap_return_preg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[11]_i_2_n_20\
    );
\ap_return_preg[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg[15]_i_4_n_20\,
      O => \ap_return_preg[11]_i_3_n_20\
    );
\ap_return_preg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000022F00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => apl1_reg_194(11),
      I3 => p_0_in,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[11]_i_4_n_20\
    );
\ap_return_preg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F40000000C0000"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => p_0_in,
      I3 => \ap_return_preg_reg[14]_0\(11),
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => \ap_return_preg_reg[14]_0\(10),
      O => \ap_return_preg[11]_i_5_n_20\
    );
\ap_return_preg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAFFEAEA"
    )
        port map (
      I0 => \ap_return_preg[12]_i_2_n_20\,
      I1 => apl1_reg_194(12),
      I2 => \ap_return_preg[14]_i_3_n_20\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => ap_return_preg(12),
      I5 => \ap_return_preg[12]_i_3_n_20\,
      O => grp_uppol1_fu_422_ap_return(12)
    );
\ap_return_preg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_return_preg[11]_i_2_n_20\,
      I1 => \ap_return_preg[15]_i_4_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(11),
      I3 => \ap_return_preg_reg[14]_0\(10),
      I4 => \ap_return_preg_reg[14]_0\(12),
      O => \ap_return_preg[12]_i_2_n_20\
    );
\ap_return_preg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000F00A200"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => \ap_return_preg[15]_i_4_n_20\,
      I2 => \ap_return_preg[12]_i_4_n_20\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => p_0_in,
      I5 => \ap_return_preg_reg[14]_0\(12),
      O => \ap_return_preg[12]_i_3_n_20\
    );
\ap_return_preg[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(10),
      I1 => \ap_return_preg_reg[14]_0\(11),
      O => \ap_return_preg[12]_i_4_n_20\
    );
\ap_return_preg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0008"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => p_0_in,
      I3 => \ap_return_preg[13]_i_2_n_20\,
      I4 => \ap_return_preg[13]_i_3_n_20\,
      I5 => \ap_return_preg[13]_i_4_n_20\,
      O => grp_uppol1_fu_422_ap_return(13)
    );
\ap_return_preg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(13),
      I1 => \ap_return_preg_reg[14]_0\(11),
      I2 => \ap_return_preg_reg[14]_0\(10),
      I3 => \ap_return_preg_reg[14]_0\(12),
      I4 => \ap_return_preg[15]_i_4_n_20\,
      O => \ap_return_preg[13]_i_2_n_20\
    );
\ap_return_preg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl1_reg_194(13),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => ap_return_preg(13),
      O => \ap_return_preg[13]_i_3_n_20\
    );
\ap_return_preg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000F00A200"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => \ap_return_preg[15]_i_4_n_20\,
      I2 => \ap_return_preg[13]_i_5_n_20\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => p_0_in,
      I5 => \ap_return_preg_reg[14]_0\(13),
      O => \ap_return_preg[13]_i_4_n_20\
    );
\ap_return_preg[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg_reg[14]_0\(12),
      O => \ap_return_preg[13]_i_5_n_20\
    );
\ap_return_preg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAFFEAEA"
    )
        port map (
      I0 => \ap_return_preg[14]_i_2_n_20\,
      I1 => apl1_reg_194(14),
      I2 => \ap_return_preg[14]_i_3_n_20\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => ap_return_preg(14),
      I5 => \ap_return_preg[14]_i_4_n_20\,
      O => grp_uppol1_fu_422_ap_return(14)
    );
\ap_return_preg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => p_0_in,
      I3 => \ap_return_preg[15]_i_4_n_20\,
      I4 => \ap_return_preg[14]_i_5__0_n_20\,
      I5 => \ap_return_preg_reg[14]_0\(14),
      O => \ap_return_preg[14]_i_2_n_20\
    );
\ap_return_preg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[14]_i_3_n_20\
    );
\ap_return_preg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300D000CC000000"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => p_0_in,
      I5 => \ap_return_preg_reg[14]_0\(14),
      O => \ap_return_preg[14]_i_4_n_20\
    );
\ap_return_preg[14]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(12),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg_reg[14]_0\(11),
      I3 => \ap_return_preg_reg[14]_0\(13),
      O => \ap_return_preg[14]_i_5__0_n_20\
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C00800"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => p_0_in,
      I3 => \ap_return_preg[15]_i_4_n_20\,
      I4 => \ap_return_preg[15]_i_5_n_20\,
      I5 => \ap_return_preg[15]_i_6_n_20\,
      O => grp_uppol1_fu_422_ap_return(15)
    );
\ap_return_preg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020203FF0000"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(14),
      I2 => \ap_return_preg[14]_i_5__0_n_20\,
      I3 => apl1_reg_194(16),
      I4 => apl1_reg_194(17),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_11_n_20\
    );
\ap_return_preg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008881000F8881"
    )
        port map (
      I0 => apl1_reg_194(17),
      I1 => apl1_reg_194(16),
      I2 => \ap_return_preg[14]_i_5__0_n_20\,
      I3 => \ap_return_preg_reg[14]_0\(14),
      I4 => \ap_return_preg_reg[15]_i_2_n_27\,
      I5 => \ap_return_preg[15]_i_4_n_20\,
      O => \ap_return_preg[15]_i_12_n_20\
    );
\ap_return_preg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(4),
      I1 => \ap_return_preg_reg[14]_0\(2),
      I2 => \ap_return_preg_reg[14]_0\(0),
      I3 => \ap_return_preg_reg[14]_0\(1),
      I4 => \ap_return_preg_reg[14]_0\(3),
      I5 => \ap_return_preg_reg[14]_0\(5),
      O => \ap_return_preg[15]_i_13_n_20\
    );
\ap_return_preg[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BACFAA8A"
    )
        port map (
      I0 => apl1_reg_194(15),
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => \ap_return_preg[15]_i_4_n_20\,
      I3 => \ap_return_preg_reg[14]_0\(14),
      I4 => apl1_reg_194(14),
      O => \ap_return_preg[15]_i_14_n_20\
    );
\ap_return_preg[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD2F200DF002000"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg[12]_i_4_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(12),
      I3 => apl1_reg_194(13),
      I4 => \ap_return_preg_reg[14]_0\(13),
      I5 => apl1_reg_194(12),
      O => \ap_return_preg[15]_i_15_n_20\
    );
\ap_return_preg[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32A8EA80"
    )
        port map (
      I0 => apl1_reg_194(11),
      I1 => \ap_return_preg[15]_i_4_n_20\,
      I2 => apl1_reg_194(10),
      I3 => \ap_return_preg_reg[14]_0\(11),
      I4 => \ap_return_preg_reg[14]_0\(10),
      O => \ap_return_preg[15]_i_16_n_20\
    );
\ap_return_preg[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(8),
      I1 => \ap_return_preg[8]_i_3_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(9),
      I3 => apl1_reg_194(8),
      I4 => apl1_reg_194(9),
      O => \ap_return_preg[15]_i_17_n_20\
    );
\ap_return_preg[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(6),
      I1 => \ap_return_preg[15]_i_13_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(7),
      I3 => apl1_reg_194(6),
      I4 => apl1_reg_194(7),
      O => \ap_return_preg[15]_i_18_n_20\
    );
\ap_return_preg[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(4),
      I1 => \ap_return_preg[4]_i_3_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(5),
      I3 => apl1_reg_194(4),
      I4 => apl1_reg_194(5),
      O => \ap_return_preg[15]_i_19_n_20\
    );
\ap_return_preg[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA9FE01A8010000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(2),
      I1 => \ap_return_preg_reg[14]_0\(0),
      I2 => \ap_return_preg_reg[14]_0\(1),
      I3 => \ap_return_preg_reg[14]_0\(3),
      I4 => apl1_reg_194(2),
      I5 => apl1_reg_194(3),
      O => \ap_return_preg[15]_i_20_n_20\
    );
\ap_return_preg[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D910"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(0),
      I1 => \ap_return_preg_reg[14]_0\(1),
      I2 => apl1_reg_194(0),
      I3 => apl1_reg_194(1),
      O => \ap_return_preg[15]_i_21_n_20\
    );
\ap_return_preg[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"108A0065"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(14),
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => \ap_return_preg[15]_i_4_n_20\,
      I3 => apl1_reg_194(15),
      I4 => apl1_reg_194(14),
      O => \ap_return_preg[15]_i_22_n_20\
    );
\ap_return_preg[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24054150180A82A0"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(13),
      I1 => \ap_return_preg[12]_i_4_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(12),
      I3 => \ap_return_preg[15]_i_4_n_20\,
      I4 => apl1_reg_194(12),
      I5 => apl1_reg_194(13),
      O => \ap_return_preg[15]_i_23_n_20\
    );
\ap_return_preg[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81144228"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg[15]_i_4_n_20\,
      I3 => apl1_reg_194(10),
      I4 => apl1_reg_194(11),
      O => \ap_return_preg[15]_i_24_n_20\
    );
\ap_return_preg[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg[8]_i_3_n_20\,
      I1 => apl1_reg_194(9),
      I2 => \ap_return_preg_reg[14]_0\(9),
      I3 => apl1_reg_194(8),
      I4 => \ap_return_preg_reg[14]_0\(8),
      O => \ap_return_preg[15]_i_25_n_20\
    );
\ap_return_preg[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg[15]_i_13_n_20\,
      I1 => apl1_reg_194(7),
      I2 => \ap_return_preg_reg[14]_0\(7),
      I3 => apl1_reg_194(6),
      I4 => \ap_return_preg_reg[14]_0\(6),
      O => \ap_return_preg[15]_i_26_n_20\
    );
\ap_return_preg[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14282841"
    )
        port map (
      I0 => \ap_return_preg[4]_i_3_n_20\,
      I1 => apl1_reg_194(5),
      I2 => \ap_return_preg_reg[14]_0\(5),
      I3 => apl1_reg_194(4),
      I4 => \ap_return_preg_reg[14]_0\(4),
      O => \ap_return_preg[15]_i_27_n_20\
    );
\ap_return_preg[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(3),
      I1 => apl1_reg_194(3),
      I2 => \ap_return_preg_reg[14]_0\(1),
      I3 => \ap_return_preg_reg[14]_0\(0),
      I4 => apl1_reg_194(2),
      I5 => \ap_return_preg_reg[14]_0\(2),
      O => \ap_return_preg[15]_i_28_n_20\
    );
\ap_return_preg[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(1),
      I1 => apl1_reg_194(1),
      I2 => apl1_reg_194(0),
      I3 => \ap_return_preg_reg[14]_0\(0),
      O => \ap_return_preg[15]_i_29_n_20\
    );
\ap_return_preg[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC14FCFC"
    )
        port map (
      I0 => apl1_reg_194(14),
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(14),
      I3 => \ap_return_preg_reg[15]_i_2_n_27\,
      I4 => apl1_reg_194(15),
      O => \ap_return_preg[15]_i_30_n_20\
    );
\ap_return_preg[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFABABA0F002323"
    )
        port map (
      I0 => \ap_return_preg[15]_i_46_n_20\,
      I1 => apl1_reg_194(13),
      I2 => \ap_return_preg[13]_i_5_n_20\,
      I3 => \ap_return_preg[15]_i_4_n_20\,
      I4 => \ap_return_preg_reg[15]_i_2_n_27\,
      I5 => \ap_return_preg_reg[14]_0\(13),
      O => \ap_return_preg[15]_i_31_n_20\
    );
\ap_return_preg[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48084A0A5A1A5B1B"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => \ap_return_preg_reg[14]_0\(10),
      I3 => \ap_return_preg[15]_i_4_n_20\,
      I4 => apl1_reg_194(10),
      I5 => apl1_reg_194(11),
      O => \ap_return_preg[15]_i_32_n_20\
    );
\ap_return_preg[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0B0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg[9]_i_3_n_20\,
      I1 => apl1_reg_194(8),
      I2 => \ap_return_preg_reg[14]_0\(9),
      I3 => \ap_return_preg_reg[14]_0\(8),
      I4 => apl1_reg_194(9),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_33_n_20\
    );
\ap_return_preg[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0F0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg[15]_i_13_n_20\,
      I1 => apl1_reg_194(6),
      I2 => \ap_return_preg_reg[14]_0\(7),
      I3 => \ap_return_preg_reg[14]_0\(6),
      I4 => apl1_reg_194(7),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_34_n_20\
    );
\ap_return_preg[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0B0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg[5]_i_3_n_20\,
      I1 => apl1_reg_194(4),
      I2 => \ap_return_preg_reg[14]_0\(5),
      I3 => \ap_return_preg_reg[14]_0\(4),
      I4 => apl1_reg_194(5),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_35_n_20\
    );
\ap_return_preg[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0B0A03000F3F0"
    )
        port map (
      I0 => \ap_return_preg[3]_i_3_n_20\,
      I1 => apl1_reg_194(2),
      I2 => \ap_return_preg_reg[14]_0\(3),
      I3 => \ap_return_preg_reg[14]_0\(2),
      I4 => apl1_reg_194(3),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_36_n_20\
    );
\ap_return_preg[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF110100"
    )
        port map (
      I0 => apl1_reg_194(1),
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(0),
      I3 => \ap_return_preg_reg[14]_0\(0),
      I4 => \ap_return_preg_reg[14]_0\(1),
      O => \ap_return_preg[15]_i_37_n_20\
    );
\ap_return_preg[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000C011C01103"
    )
        port map (
      I0 => \ap_return_preg[15]_i_4_n_20\,
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => apl1_reg_194(15),
      I3 => \ap_return_preg_reg[15]_i_2_n_27\,
      I4 => apl1_reg_194(14),
      I5 => \ap_return_preg_reg[14]_0\(14),
      O => \ap_return_preg[15]_i_38_n_20\
    );
\ap_return_preg[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[15]_i_47_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(11),
      I2 => \ap_return_preg_reg[14]_0\(10),
      I3 => \ap_return_preg_reg[14]_0\(12),
      I4 => \ap_return_preg_reg[15]_i_2_n_27\,
      I5 => \ap_return_preg[15]_i_4_n_20\,
      O => \ap_return_preg[15]_i_39_n_20\
    );
\ap_return_preg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(8),
      I1 => \ap_return_preg_reg[14]_0\(6),
      I2 => \ap_return_preg[15]_i_13_n_20\,
      I3 => \ap_return_preg_reg[14]_0\(7),
      I4 => \ap_return_preg_reg[14]_0\(9),
      O => \ap_return_preg[15]_i_4_n_20\
    );
\ap_return_preg[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001482FF001482"
    )
        port map (
      I0 => apl1_reg_194(10),
      I1 => apl1_reg_194(11),
      I2 => \ap_return_preg_reg[14]_0\(11),
      I3 => \ap_return_preg_reg[14]_0\(10),
      I4 => \ap_return_preg_reg[15]_i_2_n_27\,
      I5 => \ap_return_preg[15]_i_4_n_20\,
      O => \ap_return_preg[15]_i_40_n_20\
    );
\ap_return_preg[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555C30000C3"
    )
        port map (
      I0 => \ap_return_preg[9]_i_3_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(8),
      I2 => apl1_reg_194(8),
      I3 => apl1_reg_194(9),
      I4 => \ap_return_preg_reg[14]_0\(9),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_41_n_20\
    );
\ap_return_preg[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111C30000C3"
    )
        port map (
      I0 => \ap_return_preg[15]_i_13_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(6),
      I2 => apl1_reg_194(6),
      I3 => apl1_reg_194(7),
      I4 => \ap_return_preg_reg[14]_0\(7),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_42_n_20\
    );
\ap_return_preg[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555C30000C3"
    )
        port map (
      I0 => \ap_return_preg[5]_i_3_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(4),
      I2 => apl1_reg_194(4),
      I3 => apl1_reg_194(5),
      I4 => \ap_return_preg_reg[14]_0\(5),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_43_n_20\
    );
\ap_return_preg[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555C30000C3"
    )
        port map (
      I0 => \ap_return_preg[3]_i_3_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(2),
      I2 => apl1_reg_194(2),
      I3 => apl1_reg_194(3),
      I4 => \ap_return_preg_reg[14]_0\(3),
      I5 => \ap_return_preg_reg[15]_i_2_n_27\,
      O => \ap_return_preg[15]_i_44_n_20\
    );
\ap_return_preg[15]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BA04AB"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => apl1_reg_194(0),
      I2 => apl1_reg_194(1),
      I3 => \ap_return_preg_reg[14]_0\(0),
      I4 => \ap_return_preg_reg[14]_0\(1),
      O => \ap_return_preg[15]_i_45_n_20\
    );
\ap_return_preg[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(12),
      I1 => \ap_return_preg_reg[14]_0\(10),
      I2 => \ap_return_preg_reg[14]_0\(11),
      I3 => apl1_reg_194(12),
      O => \ap_return_preg[15]_i_46_n_20\
    );
\ap_return_preg[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004011010014004"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_2_n_27\,
      I1 => apl1_reg_194(12),
      I2 => apl1_reg_194(13),
      I3 => \ap_return_preg_reg[14]_0\(13),
      I4 => \ap_return_preg[12]_i_4_n_20\,
      I5 => \ap_return_preg_reg[14]_0\(12),
      O => \ap_return_preg[15]_i_47_n_20\
    );
\ap_return_preg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(13),
      I1 => \ap_return_preg_reg[14]_0\(11),
      I2 => \ap_return_preg_reg[14]_0\(10),
      I3 => \ap_return_preg_reg[14]_0\(12),
      I4 => \ap_return_preg_reg[14]_0\(14),
      O => \ap_return_preg[15]_i_5_n_20\
    );
\ap_return_preg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl1_reg_194(15),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => grp_uppol1_fu_422_ap_ready,
      I4 => ap_return_preg(15),
      O => \ap_return_preg[15]_i_6_n_20\
    );
\ap_return_preg[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF10"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(14),
      I1 => \ap_return_preg[14]_i_5__0_n_20\,
      I2 => \ap_return_preg[15]_i_4_n_20\,
      I3 => apl1_reg_194(16),
      I4 => apl1_reg_194(17),
      O => \ap_return_preg[15]_i_8_n_20\
    );
\ap_return_preg[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111181"
    )
        port map (
      I0 => apl1_reg_194(17),
      I1 => apl1_reg_194(16),
      I2 => \ap_return_preg[15]_i_4_n_20\,
      I3 => \ap_return_preg[14]_i_5__0_n_20\,
      I4 => \ap_return_preg_reg[14]_0\(14),
      O => \ap_return_preg[15]_i_9_n_20\
    );
\ap_return_preg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[1]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(1),
      I3 => \ap_return_preg_reg[14]_0\(1),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(1)
    );
\ap_return_preg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2060FFFF20600000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(1),
      I1 => \ap_return_preg_reg[14]_0\(0),
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => p_0_in,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(1),
      O => \ap_return_preg[1]_i_2_n_20\
    );
\ap_return_preg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[2]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(2),
      I3 => \ap_return_preg_reg[14]_0\(2),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(2)
    );
\ap_return_preg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2060FFFF20600000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(2),
      I1 => \ap_return_preg[2]_i_3_n_20\,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => p_0_in,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(2),
      O => \ap_return_preg[2]_i_2_n_20\
    );
\ap_return_preg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(0),
      I1 => \ap_return_preg_reg[14]_0\(1),
      O => \ap_return_preg[2]_i_3_n_20\
    );
\ap_return_preg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[3]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(3),
      I3 => \ap_return_preg_reg[14]_0\(3),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(3)
    );
\ap_return_preg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(3),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[3]_i_3_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(3),
      O => \ap_return_preg[3]_i_2_n_20\
    );
\ap_return_preg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(1),
      I1 => \ap_return_preg_reg[14]_0\(0),
      I2 => \ap_return_preg_reg[14]_0\(2),
      O => \ap_return_preg[3]_i_3_n_20\
    );
\ap_return_preg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[4]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(4),
      I3 => \ap_return_preg_reg[14]_0\(4),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(4)
    );
\ap_return_preg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(4),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[4]_i_3_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(4),
      O => \ap_return_preg[4]_i_2_n_20\
    );
\ap_return_preg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(2),
      I1 => \ap_return_preg_reg[14]_0\(0),
      I2 => \ap_return_preg_reg[14]_0\(1),
      I3 => \ap_return_preg_reg[14]_0\(3),
      O => \ap_return_preg[4]_i_3_n_20\
    );
\ap_return_preg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[5]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(5),
      I3 => \ap_return_preg_reg[14]_0\(5),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(5)
    );
\ap_return_preg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(5),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[5]_i_3_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(5),
      O => \ap_return_preg[5]_i_2_n_20\
    );
\ap_return_preg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(3),
      I1 => \ap_return_preg_reg[14]_0\(1),
      I2 => \ap_return_preg_reg[14]_0\(0),
      I3 => \ap_return_preg_reg[14]_0\(2),
      I4 => \ap_return_preg_reg[14]_0\(4),
      O => \ap_return_preg[5]_i_3_n_20\
    );
\ap_return_preg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[6]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(6),
      I3 => \ap_return_preg_reg[14]_0\(6),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(6)
    );
\ap_return_preg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(6),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[15]_i_13_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(6),
      O => \ap_return_preg[6]_i_2_n_20\
    );
\ap_return_preg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[7]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(7),
      I3 => \ap_return_preg_reg[14]_0\(7),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(7)
    );
\ap_return_preg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(7),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[7]_i_3__0_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(7),
      O => \ap_return_preg[7]_i_2_n_20\
    );
\ap_return_preg[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_return_preg[15]_i_13_n_20\,
      I1 => \ap_return_preg_reg[14]_0\(6),
      O => \ap_return_preg[7]_i_3__0_n_20\
    );
\ap_return_preg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[8]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(8),
      I3 => \ap_return_preg_reg[14]_0\(8),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(8)
    );
\ap_return_preg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(8),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[8]_i_3_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(8),
      O => \ap_return_preg[8]_i_2_n_20\
    );
\ap_return_preg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(6),
      I1 => \ap_return_preg[15]_i_13_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(7),
      O => \ap_return_preg[8]_i_3_n_20\
    );
\ap_return_preg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAABABAAAAAAAAA"
    )
        port map (
      I0 => \ap_return_preg[9]_i_2_n_20\,
      I1 => \ap_return_preg_reg[15]_i_2_n_27\,
      I2 => apl1_reg_194(9),
      I3 => \ap_return_preg_reg[14]_0\(9),
      I4 => p_0_in,
      I5 => grp_uppol1_fu_422_ap_ready,
      O => grp_uppol1_fu_422_ap_return(9)
    );
\ap_return_preg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A0FFFF10A00000"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(9),
      I1 => p_0_in,
      I2 => \ap_return_preg_reg[15]_i_2_n_27\,
      I3 => \ap_return_preg[9]_i_3_n_20\,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => ap_return_preg(9),
      O => \ap_return_preg[9]_i_2_n_20\
    );
\ap_return_preg[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_0\(7),
      I1 => \ap_return_preg[15]_i_13_n_20\,
      I2 => \ap_return_preg_reg[14]_0\(6),
      I3 => \ap_return_preg_reg[14]_0\(8),
      O => \ap_return_preg[9]_i_3_n_20\
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(10),
      Q => ap_return_preg(10),
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(11),
      Q => ap_return_preg(11),
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(12),
      Q => ap_return_preg(12),
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(13),
      Q => ap_return_preg(13),
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(14),
      Q => ap_return_preg(14),
      R => ap_rst
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(15),
      Q => ap_return_preg(15),
      R => ap_rst
    );
\ap_return_preg_reg[15]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[15]_i_10_n_20\,
      CO(6) => \ap_return_preg_reg[15]_i_10_n_21\,
      CO(5) => \ap_return_preg_reg[15]_i_10_n_22\,
      CO(4) => \ap_return_preg_reg[15]_i_10_n_23\,
      CO(3) => \ap_return_preg_reg[15]_i_10_n_24\,
      CO(2) => \ap_return_preg_reg[15]_i_10_n_25\,
      CO(1) => \ap_return_preg_reg[15]_i_10_n_26\,
      CO(0) => \ap_return_preg_reg[15]_i_10_n_27\,
      DI(7) => \ap_return_preg[15]_i_30_n_20\,
      DI(6) => \ap_return_preg[15]_i_31_n_20\,
      DI(5) => \ap_return_preg[15]_i_32_n_20\,
      DI(4) => \ap_return_preg[15]_i_33_n_20\,
      DI(3) => \ap_return_preg[15]_i_34_n_20\,
      DI(2) => \ap_return_preg[15]_i_35_n_20\,
      DI(1) => \ap_return_preg[15]_i_36_n_20\,
      DI(0) => \ap_return_preg[15]_i_37_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_return_preg[15]_i_38_n_20\,
      S(6) => \ap_return_preg[15]_i_39_n_20\,
      S(5) => \ap_return_preg[15]_i_40_n_20\,
      S(4) => \ap_return_preg[15]_i_41_n_20\,
      S(3) => \ap_return_preg[15]_i_42_n_20\,
      S(2) => \ap_return_preg[15]_i_43_n_20\,
      S(1) => \ap_return_preg[15]_i_44_n_20\,
      S(0) => \ap_return_preg[15]_i_45_n_20\
    );
\ap_return_preg_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[15]_i_7_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[15]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ap_return_preg_reg[15]_i_2_n_27\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ap_return_preg[15]_i_8_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ap_return_preg[15]_i_9_n_20\
    );
\ap_return_preg_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[15]_i_10_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[15]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => p_0_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ap_return_preg[15]_i_11_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ap_return_preg[15]_i_12_n_20\
    );
\ap_return_preg_reg[15]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[15]_i_7_n_20\,
      CO(6) => \ap_return_preg_reg[15]_i_7_n_21\,
      CO(5) => \ap_return_preg_reg[15]_i_7_n_22\,
      CO(4) => \ap_return_preg_reg[15]_i_7_n_23\,
      CO(3) => \ap_return_preg_reg[15]_i_7_n_24\,
      CO(2) => \ap_return_preg_reg[15]_i_7_n_25\,
      CO(1) => \ap_return_preg_reg[15]_i_7_n_26\,
      CO(0) => \ap_return_preg_reg[15]_i_7_n_27\,
      DI(7) => \ap_return_preg[15]_i_14_n_20\,
      DI(6) => \ap_return_preg[15]_i_15_n_20\,
      DI(5) => \ap_return_preg[15]_i_16_n_20\,
      DI(4) => \ap_return_preg[15]_i_17_n_20\,
      DI(3) => \ap_return_preg[15]_i_18_n_20\,
      DI(2) => \ap_return_preg[15]_i_19_n_20\,
      DI(1) => \ap_return_preg[15]_i_20_n_20\,
      DI(0) => \ap_return_preg[15]_i_21_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_7_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_return_preg[15]_i_22_n_20\,
      S(6) => \ap_return_preg[15]_i_23_n_20\,
      S(5) => \ap_return_preg[15]_i_24_n_20\,
      S(4) => \ap_return_preg[15]_i_25_n_20\,
      S(3) => \ap_return_preg[15]_i_26_n_20\,
      S(2) => \ap_return_preg[15]_i_27_n_20\,
      S(1) => \ap_return_preg[15]_i_28_n_20\,
      S(0) => \ap_return_preg[15]_i_29_n_20\
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_ap_return(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
\apl1_reg_194[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(1),
      O => sub_ln597_fu_88_p20(1)
    );
\apl1_reg_194[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(0),
      O => sub_ln597_fu_88_p20(0)
    );
\apl1_reg_194[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(0),
      I1 => \ah1_reg[15]_0\(8),
      O => \apl1_reg_194[0]_i_3__0_n_20\
    );
\apl1_reg_194[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(7),
      O => sub_ln597_fu_88_p20(7)
    );
\apl1_reg_194[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(6),
      O => sub_ln597_fu_88_p20(6)
    );
\apl1_reg_194[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(5),
      O => sub_ln597_fu_88_p20(5)
    );
\apl1_reg_194[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(4),
      O => sub_ln597_fu_88_p20(4)
    );
\apl1_reg_194[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(3),
      O => sub_ln597_fu_88_p20(3)
    );
\apl1_reg_194[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah1_reg[15]_0\(2),
      O => sub_ln597_fu_88_p20(2)
    );
\apl1_reg_194[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(8),
      O => \apl1_reg_194[12]_i_2_n_20\
    );
\apl1_reg_194[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(11),
      I1 => sext_ln599_2_fu_104_p1(12),
      O => \apl1_reg_194[12]_i_3_n_20\
    );
\apl1_reg_194[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(10),
      I1 => sext_ln599_2_fu_104_p1(11),
      O => \apl1_reg_194[12]_i_4_n_20\
    );
\apl1_reg_194[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(9),
      I1 => sext_ln599_2_fu_104_p1(10),
      O => \apl1_reg_194[12]_i_5_n_20\
    );
\apl1_reg_194[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(8),
      I1 => sext_ln599_2_fu_104_p1(9),
      O => \apl1_reg_194[12]_i_6_n_20\
    );
\apl1_reg_194[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(6),
      O => \apl1_reg_194[12]_i_9_n_20\
    );
\apl1_reg_194[17]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(11),
      I1 => \ah1_reg[15]_0\(12),
      O => \apl1_reg_194[17]_i_10__0_n_20\
    );
\apl1_reg_194[17]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(10),
      I1 => \ah1_reg[15]_0\(11),
      O => \apl1_reg_194[17]_i_11__0_n_20\
    );
\apl1_reg_194[17]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(9),
      I1 => \ah1_reg[15]_0\(10),
      O => \apl1_reg_194[17]_i_12__0_n_20\
    );
\apl1_reg_194[17]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(8),
      I1 => \ah1_reg[15]_0\(9),
      O => \apl1_reg_194[17]_i_13__0_n_20\
    );
\apl1_reg_194[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(15),
      I1 => \apl1_reg_194_reg[17]_i_2_n_20\,
      O => \apl1_reg_194[17]_i_3_n_20\
    );
\apl1_reg_194[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(14),
      I1 => sext_ln599_2_fu_104_p1(15),
      O => \apl1_reg_194[17]_i_4_n_20\
    );
\apl1_reg_194[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(13),
      I1 => sext_ln599_2_fu_104_p1(14),
      O => \apl1_reg_194[17]_i_5_n_20\
    );
\apl1_reg_194[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_104_p1(12),
      I1 => sext_ln599_2_fu_104_p1(13),
      O => \apl1_reg_194[17]_i_6_n_20\
    );
\apl1_reg_194[17]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(14),
      I1 => \ah1_reg[15]_0\(15),
      O => \apl1_reg_194[17]_i_7__0_n_20\
    );
\apl1_reg_194[17]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(13),
      I1 => \ah1_reg[15]_0\(14),
      O => \apl1_reg_194[17]_i_8__0_n_20\
    );
\apl1_reg_194[17]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(12),
      I1 => \ah1_reg[15]_0\(13),
      O => \apl1_reg_194[17]_i_9__0_n_20\
    );
\apl1_reg_194[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(15),
      I1 => \ah1_reg[15]_0\(8),
      O => \apl1_reg_194[4]_i_2__0_n_20\
    );
\apl1_reg_194[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(15),
      I1 => \ah1_reg[15]_0\(7),
      O => \apl1_reg_194[4]_i_3__0_n_20\
    );
\apl1_reg_194[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(6),
      I1 => \ah1_reg[15]_0\(14),
      O => \apl1_reg_194[4]_i_4__0_n_20\
    );
\apl1_reg_194[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(5),
      I1 => \ah1_reg[15]_0\(13),
      O => \apl1_reg_194[4]_i_5__0_n_20\
    );
\apl1_reg_194[4]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(4),
      I1 => \ah1_reg[15]_0\(12),
      O => \apl1_reg_194[4]_i_6__0_n_20\
    );
\apl1_reg_194[4]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(3),
      I1 => \ah1_reg[15]_0\(11),
      O => \apl1_reg_194[4]_i_7__0_n_20\
    );
\apl1_reg_194[4]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(2),
      I1 => \ah1_reg[15]_0\(10),
      O => \apl1_reg_194[4]_i_8__0_n_20\
    );
\apl1_reg_194[4]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah1_reg[15]_0\(1),
      I1 => \ah1_reg[15]_0\(9),
      O => \apl1_reg_194[4]_i_9__0_n_20\
    );
\apl1_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \sext_ln599_2_fu_104_p1__0\(0),
      Q => apl1_reg_194(0),
      R => '0'
    );
\apl1_reg_194_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln597_fu_88_p20(0),
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[0]_i_1_n_20\,
      CO(6) => \apl1_reg_194_reg[0]_i_1_n_21\,
      CO(5) => \apl1_reg_194_reg[0]_i_1_n_22\,
      CO(4) => \apl1_reg_194_reg[0]_i_1_n_23\,
      CO(3) => \apl1_reg_194_reg[0]_i_1_n_24\,
      CO(2) => \apl1_reg_194_reg[0]_i_1_n_25\,
      CO(1) => \apl1_reg_194_reg[0]_i_1_n_26\,
      CO(0) => \apl1_reg_194_reg[0]_i_1_n_27\,
      DI(7) => \ah1_reg[15]_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \sext_ln599_2_fu_104_p1__0\(0),
      O(6 downto 0) => \NLW_apl1_reg_194_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_reg_194[0]_i_3__0_n_20\,
      S(6 downto 0) => sub_ln597_fu_88_p20(7 downto 1)
    );
\apl1_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(10),
      Q => apl1_reg_194(10),
      R => '0'
    );
\apl1_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(11),
      Q => apl1_reg_194(11),
      R => '0'
    );
\apl1_reg_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(12),
      Q => apl1_reg_194(12),
      R => '0'
    );
\apl1_reg_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(13),
      Q => apl1_reg_194(13),
      R => '0'
    );
\apl1_reg_194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(14),
      Q => apl1_reg_194(14),
      R => '0'
    );
\apl1_reg_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(15),
      Q => apl1_reg_194(15),
      R => '0'
    );
\apl1_reg_194_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(16),
      Q => apl1_reg_194(16),
      R => '0'
    );
\apl1_reg_194_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(17),
      Q => apl1_reg_194(17),
      R => '0'
    );
\apl1_reg_194_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[4]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[17]_i_2_n_20\,
      CO(6) => \NLW_apl1_reg_194_reg[17]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \apl1_reg_194_reg[17]_i_2_n_22\,
      CO(4) => \apl1_reg_194_reg[17]_i_2_n_23\,
      CO(3) => \apl1_reg_194_reg[17]_i_2_n_24\,
      CO(2) => \apl1_reg_194_reg[17]_i_2_n_25\,
      CO(1) => \apl1_reg_194_reg[17]_i_2_n_26\,
      CO(0) => \apl1_reg_194_reg[17]_i_2_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => \ah1_reg[15]_0\(14 downto 8),
      O(7) => \NLW_apl1_reg_194_reg[17]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_2_fu_104_p1(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_reg_194[17]_i_7__0_n_20\,
      S(5) => \apl1_reg_194[17]_i_8__0_n_20\,
      S(4) => \apl1_reg_194[17]_i_9__0_n_20\,
      S(3) => \apl1_reg_194[17]_i_10__0_n_20\,
      S(2) => \apl1_reg_194[17]_i_11__0_n_20\,
      S(1) => \apl1_reg_194[17]_i_12__0_n_20\,
      S(0) => \apl1_reg_194[17]_i_13__0_n_20\
    );
\apl1_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \sext_ln599_2_fu_104_p1__0\(1),
      Q => apl1_reg_194(1),
      R => '0'
    );
\apl1_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \sext_ln599_2_fu_104_p1__0\(2),
      Q => apl1_reg_194(2),
      R => '0'
    );
\apl1_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \sext_ln599_2_fu_104_p1__0\(3),
      Q => apl1_reg_194(3),
      R => '0'
    );
\apl1_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \sext_ln599_2_fu_104_p1__0\(4),
      Q => apl1_reg_194(4),
      R => '0'
    );
\apl1_reg_194_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[0]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[4]_i_1_n_20\,
      CO(6) => \apl1_reg_194_reg[4]_i_1_n_21\,
      CO(5) => \apl1_reg_194_reg[4]_i_1_n_22\,
      CO(4) => \apl1_reg_194_reg[4]_i_1_n_23\,
      CO(3) => \apl1_reg_194_reg[4]_i_1_n_24\,
      CO(2) => \apl1_reg_194_reg[4]_i_1_n_25\,
      CO(1) => \apl1_reg_194_reg[4]_i_1_n_26\,
      CO(0) => \apl1_reg_194_reg[4]_i_1_n_27\,
      DI(7) => \ah1_reg[15]_0\(15),
      DI(6 downto 0) => \ah1_reg[15]_0\(7 downto 1),
      O(7 downto 4) => sext_ln599_2_fu_104_p1(8 downto 5),
      O(3 downto 0) => \sext_ln599_2_fu_104_p1__0\(4 downto 1),
      S(7) => \apl1_reg_194[4]_i_2__0_n_20\,
      S(6) => \apl1_reg_194[4]_i_3__0_n_20\,
      S(5) => \apl1_reg_194[4]_i_4__0_n_20\,
      S(4) => \apl1_reg_194[4]_i_5__0_n_20\,
      S(3) => \apl1_reg_194[4]_i_6__0_n_20\,
      S(2) => \apl1_reg_194[4]_i_7__0_n_20\,
      S(1) => \apl1_reg_194[4]_i_8__0_n_20\,
      S(0) => \apl1_reg_194[4]_i_9__0_n_20\
    );
\apl1_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(5),
      Q => apl1_reg_194(5),
      R => '0'
    );
\apl1_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(6),
      Q => apl1_reg_194(6),
      R => '0'
    );
\apl1_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(7),
      Q => apl1_reg_194(7),
      R => '0'
    );
\apl1_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(8),
      Q => apl1_reg_194(8),
      R => '0'
    );
\apl1_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => apl1_fu_134_p2(9),
      Q => apl1_reg_194(9),
      R => '0'
    );
encoded_ce0_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => encoded_ce0_0(3),
      I1 => \^ap_cs_fsm_reg[0]_0\,
      O => encoded_ce0
    );
encoded_we0_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => grp_encode_fu_333_ap_ready,
      I1 => Q(0),
      I2 => grp_encode_fu_333_ap_start_reg,
      I3 => encoded_we0,
      O => \^ap_cs_fsm_reg[0]_0\
    );
encoded_we0_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080000000000"
    )
        port map (
      I0 => grp_scalel_fu_663_ap_done,
      I1 => Q(3),
      I2 => grp_uppol1_fu_422_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => grp_uppol1_fu_422_ap_ready,
      I5 => grp_uppol1_fu_669_ap_done,
      O => grp_encode_fu_333_ap_ready
    );
grp_encode_fu_333_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => encoded_ce0_0(1),
      I1 => grp_encode_fu_333_ap_ready,
      I2 => grp_encode_fu_333_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_2\
    );
grp_uppol1_fu_422_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => grp_uppol1_fu_422_ap_ready,
      I2 => grp_uppol1_fu_422_ap_start_reg,
      O => \ap_CS_fsm_reg[12]\
    );
mul_32s_32s_64_1_1_U83: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_17
     port map (
      A(14 downto 0) => plt1(31 downto 17),
      CEB1 => CEB1,
      D(12 downto 0) => apl1_fu_134_p2(17 downto 5),
      DI(0) => \apl1_reg_194[12]_i_2_n_20\,
      Q(0) => Q(1),
      S(4) => \apl1_reg_194[12]_i_3_n_20\,
      S(3) => \apl1_reg_194[12]_i_4_n_20\,
      S(2) => \apl1_reg_194[12]_i_5_n_20\,
      S(1) => \apl1_reg_194[12]_i_6_n_20\,
      S(0) => \apl1_reg_194[12]_i_9_n_20\,
      ap_clk => ap_clk,
      \apl1_reg_194_reg[17]\(3) => \apl1_reg_194[17]_i_3_n_20\,
      \apl1_reg_194_reg[17]\(2) => \apl1_reg_194[17]_i_4_n_20\,
      \apl1_reg_194_reg[17]\(1) => \apl1_reg_194[17]_i_5_n_20\,
      \apl1_reg_194_reg[17]\(0) => \apl1_reg_194[17]_i_6_n_20\,
      \ph1_reg[0]\(0) => encoded_ce0_0(2),
      plt(31 downto 0) => plt(31 downto 0),
      plt1(16 downto 0) => plt1(16 downto 0),
      sext_ln599_2_fu_104_p1(10 downto 0) => sext_ln599_2_fu_104_p1(15 downto 5)
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_ap_ready,
      I1 => encoded_we0,
      O => \^ap_cs_fsm_reg[4]_rep__0\
    );
\tmp_product_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_rep__0\,
      I1 => encoded_ce0_0(0),
      I2 => \al1_reg[0]\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      O => E(0)
    );
\tmp_product_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \detl_reg[14]\(0),
      I1 => Q(3),
      I2 => grp_scalel_fu_663_ap_return(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => detl(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2 is
  port (
    tmp_3_reg_279 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_2_reg_274 : out STD_LOGIC;
    grp_uppol2_fu_676_ap_done : out STD_LOGIC;
    \ap_return_preg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_uppol2_fu_676_plt2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_uppol2_fu_676_plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_399_grp_uppol2_fu_676_p_start : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    grp_encode_fu_333_grp_uppol2_fu_676_p_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    \ap_return_preg_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC;
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\ap_CS_fsm[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47770000"
    )
        port map (
      I0 => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => \ap_CS_fsm_reg[1]_1\,
      I3 => grp_encode_fu_333_grp_uppol2_fu_676_p_start,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => grp_uppol2_fu_676_ap_done
    );
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => grp_encode_fu_333_grp_uppol2_fu_676_p_start,
      I5 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(0),
      Q => \ap_return_preg_reg[14]_0\(0),
      R => ap_rst
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(10),
      Q => \ap_return_preg_reg[14]_0\(10),
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(11),
      Q => \ap_return_preg_reg[14]_0\(11),
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(12),
      Q => \ap_return_preg_reg[14]_0\(12),
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(13),
      Q => \ap_return_preg_reg[14]_0\(13),
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(14),
      Q => \ap_return_preg_reg[14]_0\(14),
      R => ap_rst
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(1),
      Q => \ap_return_preg_reg[14]_0\(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(2),
      Q => \ap_return_preg_reg[14]_0\(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(3),
      Q => \ap_return_preg_reg[14]_0\(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(4),
      Q => \ap_return_preg_reg[14]_0\(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(5),
      Q => \ap_return_preg_reg[14]_0\(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(6),
      Q => \ap_return_preg_reg[14]_0\(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(7),
      Q => \ap_return_preg_reg[14]_0\(7),
      R => ap_rst
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(8),
      Q => \ap_return_preg_reg[14]_0\(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_preg_reg[14]_1\(9),
      Q => \ap_return_preg_reg[14]_0\(9),
      R => ap_rst
    );
mul_32s_32s_64_1_1_U75: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1
     port map (
      grp_uppol2_fu_676_plt(31 downto 0) => grp_uppol2_fu_676_plt(31 downto 0),
      grp_uppol2_fu_676_plt1(31 downto 0) => grp_uppol2_fu_676_plt1(31 downto 0),
      \tmp_2_reg_274[0]_i_10_0\(0) => \tmp_product__3\(63)
    );
mul_32s_32s_64_1_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_7
     port map (
      grp_uppol2_fu_676_plt(31 downto 0) => grp_uppol2_fu_676_plt(31 downto 0),
      grp_uppol2_fu_676_plt2(31 downto 0) => grp_uppol2_fu_676_plt2(31 downto 0),
      \tmp_3_reg_279[0]_i_10_0\(0) => p_0_in
    );
\tmp_2_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \tmp_product__3\(63),
      Q => tmp_2_reg_274,
      R => '0'
    );
\tmp_3_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => p_0_in,
      Q => tmp_3_reg_279,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    plt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_rep__0\ : out STD_LOGIC;
    \deth_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ah2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_preg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \al2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    CEB1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_logscl_fu_657_ap_done : in STD_LOGIC;
    grp_uppol2_fu_388_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : in STD_LOGIC;
    \tmp_product__0_i_1__0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product_i_18__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \nbh_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \nbh_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \al2_reg[14]_0\ : in STD_LOGIC;
    \deth_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ah2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \nbl_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \nbl_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \al2_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \al2_reg[14]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_preg_reg[14]_i_4_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    plt1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2_10 : entity is "adpcm_main_uppol2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2_10 is
  signal \^ceb1\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[4]_rep__0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_return_preg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_return_preg[14]_i_13_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_14_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_15_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_16_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_17_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_18_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_19_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_20_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_21_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_22_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_23_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_24_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_25_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_26_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_27_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_28_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_29_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_30_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_31_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_32_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_33_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_34_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_35_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_36_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_37_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_38_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_39_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_40_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_41_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_42_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_43_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_44_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_45_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_46_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_47_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_48_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_49_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_50_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_7_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_8_n_20\ : STD_LOGIC;
  signal \ap_return_preg[14]_i_9_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_10_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_11_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_12_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_13_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_14_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_15_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_16_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_17_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_18_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_19_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_20_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_21_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_23_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_24_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_31_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_32_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_33_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_34_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_35_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_3_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_6_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_7_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_8_n_20\ : STD_LOGIC;
  signal \ap_return_preg[7]_i_9_n_20\ : STD_LOGIC;
  signal \^ap_return_preg_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_return_preg_reg[14]_i_10_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_10_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_11_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_12_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_12_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_12_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_12_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_12_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_2_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[7]_i_5_n_27\ : STD_LOGIC;
  signal apl2_fu_236_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_uppol2_fu_388_ap_ready : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \^plt\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln580_2_fu_219_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sub_ln580_fu_203_p20 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_2_reg_274 : STD_LOGIC;
  signal tmp_3_reg_279 : STD_LOGIC;
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_ap_return_preg_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[14]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[14]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[14]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ap_return_preg_reg[14]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ap_return_preg_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ap_return_preg_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_return_preg_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_return_preg_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair356";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_48\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_49\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_32\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_33\ : label is "soft_lutpair355";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[14]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[14]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of grp_uppol2_fu_388_ap_start_reg_i_1 : label is "soft_lutpair356";
begin
  CEB1 <= \^ceb1\;
  D(1 downto 0) <= \^d\(1 downto 0);
  \ap_CS_fsm_reg[4]_rep__0\ <= \^ap_cs_fsm_reg[4]_rep__0\;
  \ap_return_preg_reg[14]_0\(14 downto 0) <= \^ap_return_preg_reg[14]_0\(14 downto 0);
  plt(31 downto 0) <= \^plt\(31 downto 0);
\ah2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(0),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(0)
    );
\ah2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(10),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(10),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(10)
    );
\ah2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(11),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(11),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(11)
    );
\ah2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(12),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(12),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(12)
    );
\ah2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(13),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(13),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(13)
    );
\ah2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(14),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(14),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(14)
    );
\ah2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(1),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(1),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(1)
    );
\ah2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(2),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(2),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(2)
    );
\ah2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(3),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(3),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(3)
    );
\ah2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(4),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(4),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(4)
    );
\ah2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(5),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(5),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(5)
    );
\ah2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(6),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(6),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(6)
    );
\ah2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(7),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(7),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(7)
    );
\ah2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(8),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(8),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(8)
    );
\ah2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ah2_reg[14]_0\(9),
      I1 => Q(1),
      I2 => \^ap_return_preg_reg[14]_0\(9),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \ah2_reg[14]\(9)
    );
\al2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(0),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(0)
    );
\al2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(10),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(10),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(10)
    );
\al2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(11),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(11),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(11)
    );
\al2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(12),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(12),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(12)
    );
\al2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(13),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(13),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(13)
    );
\al2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(14),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(14),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(14)
    );
\al2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(1),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(1),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(1)
    );
\al2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(2),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(2),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(2)
    );
\al2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(3),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(3),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(3)
    );
\al2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(4),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(4),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(4)
    );
\al2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(5),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(5),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(5)
    );
\al2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(6),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(6),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(6)
    );
\al2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(7),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(7),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(7)
    );
\al2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(8),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(8),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(8)
    );
\al2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \al2_reg[14]_1\(9),
      I1 => Q(1),
      I2 => \al2_reg[14]_2\(9),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \al2_reg[14]\(9)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_uppol2_fu_388_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(1),
      I2 => Q(1),
      O => \^d\(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880800"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]\(0),
      I1 => grp_logscl_fu_657_ap_done,
      I2 => grp_uppol2_fu_388_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      I4 => grp_uppol2_fu_388_ap_ready,
      I5 => \ap_CS_fsm_reg[12]_0\,
      O => \^d\(1)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => grp_uppol2_fu_388_ap_ready,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_uppol2_fu_388_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_uppol2_fu_388_ap_ready,
      R => ap_rst
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(0),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(0),
      O => \^ap_return_preg_reg[14]_0\(0)
    );
\ap_return_preg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(10),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(10),
      O => \^ap_return_preg_reg[14]_0\(10)
    );
\ap_return_preg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(11),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(11),
      O => \^ap_return_preg_reg[14]_0\(11)
    );
\ap_return_preg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFACA"
    )
        port map (
      I0 => ap_return_preg(12),
      I1 => apl2_fu_236_p2(12),
      I2 => grp_uppol2_fu_388_ap_ready,
      I3 => p_0_in0_in,
      I4 => \ap_return_preg_reg[14]_i_3_n_27\,
      O => \^ap_return_preg_reg[14]_0\(12)
    );
\ap_return_preg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_3_n_27\,
      I1 => apl2_fu_236_p2(13),
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(13),
      O => \^ap_return_preg_reg[14]_0\(13)
    );
\ap_return_preg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCAAAA"
    )
        port map (
      I0 => ap_return_preg(14),
      I1 => p_0_in0_in,
      I2 => \ap_return_preg_reg[14]_i_3_n_27\,
      I3 => apl2_fu_236_p2(14),
      I4 => grp_uppol2_fu_388_ap_ready,
      O => \^ap_return_preg_reg[14]_0\(14)
    );
\ap_return_preg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF60606072"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(15),
      I1 => tmp_2_reg_274,
      I2 => sext_ln580_2_fu_219_p1(10),
      I3 => \ap_return_preg_reg[14]_i_4_0\(14),
      I4 => \ap_return_preg[14]_i_46_n_20\,
      I5 => sext_ln580_2_fu_219_p1(11),
      O => \ap_return_preg[14]_i_13_n_20\
    );
\ap_return_preg[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC2323CC8A30308A"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(9),
      I1 => tmp_2_reg_274,
      I2 => \ap_return_preg[14]_i_46_n_20\,
      I3 => sext_ln580_2_fu_219_p1(10),
      I4 => \ap_return_preg_reg[14]_i_4_0\(15),
      I5 => \ap_return_preg_reg[14]_i_4_0\(14),
      O => \ap_return_preg[14]_i_14_n_20\
    );
\ap_return_preg[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C11C022000000000"
    )
        port map (
      I0 => \ap_return_preg[14]_i_47_n_20\,
      I1 => tmp_2_reg_274,
      I2 => \ap_return_preg_reg[14]_i_4_0\(14),
      I3 => sext_ln580_2_fu_219_p1(9),
      I4 => \ap_return_preg_reg[14]_i_4_0\(12),
      I5 => sext_ln580_2_fu_219_p1(8),
      O => \ap_return_preg[14]_i_15_n_20\
    );
\ap_return_preg[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777282B8888D7D4"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(8),
      I1 => \ap_return_preg_reg[14]_i_4_0\(12),
      I2 => \ap_return_preg[14]_i_47_n_20\,
      I3 => \ap_return_preg_reg[14]_i_4_0\(13),
      I4 => tmp_2_reg_274,
      I5 => \ap_return_preg[14]_i_48_n_20\,
      O => \ap_return_preg[14]_i_16_n_20\
    );
\ap_return_preg[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FE1F01E"
    )
        port map (
      I0 => \ap_return_preg[14]_i_47_n_20\,
      I1 => \ap_return_preg_reg[14]_i_4_0\(12),
      I2 => \ap_return_preg_reg[14]_i_4_0\(13),
      I3 => tmp_2_reg_274,
      I4 => tmp_3_reg_279,
      O => \ap_return_preg[14]_i_17_n_20\
    );
\ap_return_preg[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(14),
      I1 => \ap_return_preg_reg[14]_i_12_n_22\,
      O => \ap_return_preg[14]_i_18_n_20\
    );
\ap_return_preg[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(13),
      I1 => sext_ln580_2_fu_219_p1(14),
      O => \ap_return_preg[14]_i_19_n_20\
    );
\ap_return_preg[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(12),
      I1 => sext_ln580_2_fu_219_p1(13),
      O => \ap_return_preg[14]_i_20_n_20\
    );
\ap_return_preg[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFBFABA55040545"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(11),
      I1 => \ap_return_preg[14]_i_49_n_20\,
      I2 => sext_ln580_2_fu_219_p1(10),
      I3 => tmp_2_reg_274,
      I4 => \ap_return_preg_reg[14]_i_4_0\(15),
      I5 => sext_ln580_2_fu_219_p1(12),
      O => \ap_return_preg[14]_i_21_n_20\
    );
\ap_return_preg[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966659AA956AA55"
    )
        port map (
      I0 => \ap_return_preg[14]_i_14_n_20\,
      I1 => tmp_2_reg_274,
      I2 => \ap_return_preg[14]_i_49_n_20\,
      I3 => sext_ln580_2_fu_219_p1(11),
      I4 => \ap_return_preg_reg[14]_i_4_0\(15),
      I5 => sext_ln580_2_fu_219_p1(10),
      O => \ap_return_preg[14]_i_22_n_20\
    );
\ap_return_preg[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9655956569AA6"
    )
        port map (
      I0 => \ap_return_preg[14]_i_15_n_20\,
      I1 => sext_ln580_2_fu_219_p1(9),
      I2 => \ap_return_preg_reg[14]_i_4_0\(14),
      I3 => \ap_return_preg[14]_i_46_n_20\,
      I4 => tmp_2_reg_274,
      I5 => \ap_return_preg[14]_i_50_n_20\,
      O => \ap_return_preg[14]_i_23_n_20\
    );
\ap_return_preg[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FE10FF00F1E0F"
    )
        port map (
      I0 => \ap_return_preg[14]_i_47_n_20\,
      I1 => \ap_return_preg_reg[14]_i_4_0\(12),
      I2 => \ap_return_preg[14]_i_16_n_20\,
      I3 => tmp_3_reg_279,
      I4 => tmp_2_reg_274,
      I5 => \ap_return_preg_reg[14]_i_4_0\(13),
      O => \ap_return_preg[14]_i_24_n_20\
    );
\ap_return_preg[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => tmp_3_reg_279,
      I1 => \ap_return_preg_reg[14]_i_4_0\(13),
      I2 => \ap_return_preg_reg[14]_i_4_0\(12),
      I3 => tmp_2_reg_274,
      I4 => \ap_return_preg[14]_i_47_n_20\,
      I5 => sext_ln580_2_fu_219_p1(8),
      O => \ap_return_preg[14]_i_25_n_20\
    );
\ap_return_preg[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(14),
      I1 => apl2_fu_236_p2(15),
      O => \ap_return_preg[14]_i_26_n_20\
    );
\ap_return_preg[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(10),
      I1 => apl2_fu_236_p2(11),
      O => \ap_return_preg[14]_i_27_n_20\
    );
\ap_return_preg[14]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(8),
      I1 => apl2_fu_236_p2(9),
      O => \ap_return_preg[14]_i_28_n_20\
    );
\ap_return_preg[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(6),
      I1 => apl2_fu_236_p2(7),
      O => \ap_return_preg[14]_i_29_n_20\
    );
\ap_return_preg[14]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(4),
      I1 => apl2_fu_236_p2(5),
      O => \ap_return_preg[14]_i_30_n_20\
    );
\ap_return_preg[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(2),
      I1 => apl2_fu_236_p2(3),
      O => \ap_return_preg[14]_i_31_n_20\
    );
\ap_return_preg[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_fu_236_p2(0),
      I1 => apl2_fu_236_p2(1),
      O => \ap_return_preg[14]_i_32_n_20\
    );
\ap_return_preg[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(14),
      I1 => apl2_fu_236_p2(15),
      O => \ap_return_preg[14]_i_33_n_20\
    );
\ap_return_preg[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_fu_236_p2(12),
      I1 => apl2_fu_236_p2(13),
      O => \ap_return_preg[14]_i_34_n_20\
    );
\ap_return_preg[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(10),
      I1 => apl2_fu_236_p2(11),
      O => \ap_return_preg[14]_i_35_n_20\
    );
\ap_return_preg[14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(8),
      I1 => apl2_fu_236_p2(9),
      O => \ap_return_preg[14]_i_36_n_20\
    );
\ap_return_preg[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(6),
      I1 => apl2_fu_236_p2(7),
      O => \ap_return_preg[14]_i_37_n_20\
    );
\ap_return_preg[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(4),
      I1 => apl2_fu_236_p2(5),
      O => \ap_return_preg[14]_i_38_n_20\
    );
\ap_return_preg[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(2),
      I1 => apl2_fu_236_p2(3),
      O => \ap_return_preg[14]_i_39_n_20\
    );
\ap_return_preg[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_fu_236_p2(0),
      I1 => apl2_fu_236_p2(1),
      O => \ap_return_preg[14]_i_40_n_20\
    );
\ap_return_preg[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(13),
      I1 => \ah2_reg[14]_0\(14),
      O => \ap_return_preg[14]_i_41_n_20\
    );
\ap_return_preg[14]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(12),
      I1 => \ah2_reg[14]_0\(13),
      O => \ap_return_preg[14]_i_42_n_20\
    );
\ap_return_preg[14]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(11),
      I1 => \ah2_reg[14]_0\(12),
      O => \ap_return_preg[14]_i_43_n_20\
    );
\ap_return_preg[14]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(10),
      I1 => \ah2_reg[14]_0\(11),
      O => \ap_return_preg[14]_i_44_n_20\
    );
\ap_return_preg[14]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(9),
      I1 => \ah2_reg[14]_0\(10),
      O => \ap_return_preg[14]_i_45_n_20\
    );
\ap_return_preg[14]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(12),
      I1 => \ap_return_preg[14]_i_47_n_20\,
      I2 => \ap_return_preg_reg[14]_i_4_0\(13),
      O => \ap_return_preg[14]_i_46_n_20\
    );
\ap_return_preg[14]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_return_preg[7]_i_31_n_20\,
      I1 => \ap_return_preg_reg[14]_i_4_0\(11),
      O => \ap_return_preg[14]_i_47_n_20\
    );
\ap_return_preg[14]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(14),
      I1 => sext_ln580_2_fu_219_p1(9),
      O => \ap_return_preg[14]_i_48_n_20\
    );
\ap_return_preg[14]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_return_preg[14]_i_46_n_20\,
      I1 => \ap_return_preg_reg[14]_i_4_0\(14),
      O => \ap_return_preg[14]_i_49_n_20\
    );
\ap_return_preg[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_3_n_27\,
      I1 => apl2_fu_236_p2(14),
      I2 => apl2_fu_236_p2(15),
      O => \ap_return_preg[14]_i_5_n_20\
    );
\ap_return_preg[14]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(15),
      I1 => sext_ln580_2_fu_219_p1(10),
      O => \ap_return_preg[14]_i_50_n_20\
    );
\ap_return_preg[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => apl2_fu_236_p2(13),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => apl2_fu_236_p2(12),
      O => \ap_return_preg[14]_i_6_n_20\
    );
\ap_return_preg[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_11_n_27\,
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      O => \ap_return_preg[14]_i_7_n_20\
    );
\ap_return_preg[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => apl2_fu_236_p2(15),
      I1 => apl2_fu_236_p2(14),
      I2 => \ap_return_preg_reg[14]_i_3_n_27\,
      O => \ap_return_preg[14]_i_8_n_20\
    );
\ap_return_preg[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_fu_236_p2(12),
      I1 => apl2_fu_236_p2(13),
      I2 => \ap_return_preg_reg[14]_i_3_n_27\,
      O => \ap_return_preg[14]_i_9_n_20\
    );
\ap_return_preg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(1),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(1),
      O => \^ap_return_preg_reg[14]_0\(1)
    );
\ap_return_preg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(2),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(2),
      O => \^ap_return_preg_reg[14]_0\(2)
    );
\ap_return_preg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(3),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(3),
      O => \^ap_return_preg_reg[14]_0\(3)
    );
\ap_return_preg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(4),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(4),
      O => \^ap_return_preg_reg[14]_0\(4)
    );
\ap_return_preg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(5),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(5),
      O => \^ap_return_preg_reg[14]_0\(5)
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(6),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(6),
      O => \^ap_return_preg_reg[14]_0\(6)
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(7),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(7),
      O => \^ap_return_preg_reg[14]_0\(7)
    );
\ap_return_preg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969696969696966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(3),
      I1 => \ap_return_preg_reg[14]_i_4_0\(8),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg_reg[14]_i_4_0\(7),
      I4 => \ap_return_preg[7]_i_34_n_20\,
      I5 => \ap_return_preg_reg[14]_i_4_0\(6),
      O => \ap_return_preg[7]_i_10_n_20\
    );
\ap_return_preg[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(2),
      I1 => \ap_return_preg_reg[14]_i_4_0\(7),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg_reg[14]_i_4_0\(6),
      I4 => \ap_return_preg[7]_i_34_n_20\,
      O => \ap_return_preg[7]_i_11_n_20\
    );
\ap_return_preg[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(1),
      I1 => \ap_return_preg_reg[14]_i_4_0\(6),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg[7]_i_34_n_20\,
      O => \ap_return_preg[7]_i_12_n_20\
    );
\ap_return_preg[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(0),
      I1 => \ap_return_preg_reg[14]_i_4_0\(5),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg[7]_i_35_n_20\,
      O => \ap_return_preg[7]_i_13_n_20\
    );
\ap_return_preg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(8),
      I1 => \ah2_reg[14]_0\(9),
      O => \ap_return_preg[7]_i_14_n_20\
    );
\ap_return_preg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(14),
      I1 => \ah2_reg[14]_0\(8),
      O => \ap_return_preg[7]_i_15_n_20\
    );
\ap_return_preg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(14),
      I1 => \ah2_reg[14]_0\(7),
      O => \ap_return_preg[7]_i_16_n_20\
    );
\ap_return_preg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(6),
      I1 => \ah2_reg[14]_0\(13),
      O => \ap_return_preg[7]_i_17_n_20\
    );
\ap_return_preg[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(5),
      I1 => \ah2_reg[14]_0\(12),
      O => \ap_return_preg[7]_i_18_n_20\
    );
\ap_return_preg[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(4),
      I1 => \ah2_reg[14]_0\(11),
      O => \ap_return_preg[7]_i_19_n_20\
    );
\ap_return_preg[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(3),
      I1 => \ah2_reg[14]_0\(10),
      O => \ap_return_preg[7]_i_20_n_20\
    );
\ap_return_preg[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(2),
      I1 => \ah2_reg[14]_0\(9),
      O => \ap_return_preg[7]_i_21_n_20\
    );
\ap_return_preg[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(0),
      O => sub_ln580_fu_203_p20(0)
    );
\ap_return_preg[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(1),
      I1 => \ah2_reg[14]_0\(8),
      O => \ap_return_preg[7]_i_23_n_20\
    );
\ap_return_preg[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ah2_reg[14]_0\(0),
      I1 => \ah2_reg[14]_0\(7),
      O => \ap_return_preg[7]_i_24_n_20\
    );
\ap_return_preg[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(6),
      O => sub_ln580_fu_203_p20(6)
    );
\ap_return_preg[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(5),
      O => sub_ln580_fu_203_p20(5)
    );
\ap_return_preg[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(4),
      O => sub_ln580_fu_203_p20(4)
    );
\ap_return_preg[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(3),
      O => sub_ln580_fu_203_p20(3)
    );
\ap_return_preg[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(2),
      O => sub_ln580_fu_203_p20(2)
    );
\ap_return_preg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"63"
    )
        port map (
      I0 => tmp_2_reg_274,
      I1 => \ap_return_preg_reg[14]_i_4_0\(12),
      I2 => \ap_return_preg[14]_i_47_n_20\,
      O => \ap_return_preg[7]_i_3_n_20\
    );
\ap_return_preg[7]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ah2_reg[14]_0\(1),
      O => sub_ln580_fu_203_p20(1)
    );
\ap_return_preg[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(9),
      I1 => \ap_return_preg_reg[14]_i_4_0\(7),
      I2 => \ap_return_preg[7]_i_34_n_20\,
      I3 => \ap_return_preg_reg[14]_i_4_0\(6),
      I4 => \ap_return_preg_reg[14]_i_4_0\(8),
      I5 => \ap_return_preg_reg[14]_i_4_0\(10),
      O => \ap_return_preg[7]_i_31_n_20\
    );
\ap_return_preg[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(8),
      I1 => \ap_return_preg_reg[14]_i_4_0\(6),
      I2 => \ap_return_preg[7]_i_34_n_20\,
      I3 => \ap_return_preg_reg[14]_i_4_0\(7),
      I4 => \ap_return_preg_reg[14]_i_4_0\(9),
      O => \ap_return_preg[7]_i_32_n_20\
    );
\ap_return_preg[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(7),
      I1 => \ap_return_preg[7]_i_34_n_20\,
      I2 => \ap_return_preg_reg[14]_i_4_0\(6),
      I3 => \ap_return_preg_reg[14]_i_4_0\(8),
      O => \ap_return_preg[7]_i_33_n_20\
    );
\ap_return_preg[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(1),
      I1 => \ap_return_preg_reg[14]_i_4_0\(2),
      I2 => \ap_return_preg_reg[14]_i_4_0\(4),
      I3 => \ap_return_preg_reg[14]_i_4_0\(3),
      I4 => \ap_return_preg_reg[14]_i_4_0\(0),
      I5 => \ap_return_preg_reg[14]_i_4_0\(5),
      O => \ap_return_preg[7]_i_34_n_20\
    );
\ap_return_preg[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_return_preg_reg[14]_i_4_0\(0),
      I1 => \ap_return_preg_reg[14]_i_4_0\(3),
      I2 => \ap_return_preg_reg[14]_i_4_0\(4),
      I3 => \ap_return_preg_reg[14]_i_4_0\(2),
      I4 => \ap_return_preg_reg[14]_i_4_0\(1),
      O => \ap_return_preg[7]_i_35_n_20\
    );
\ap_return_preg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9C63"
    )
        port map (
      I0 => tmp_2_reg_274,
      I1 => \ap_return_preg_reg[14]_i_4_0\(12),
      I2 => \ap_return_preg[14]_i_47_n_20\,
      I3 => sext_ln580_2_fu_219_p1(7),
      O => \ap_return_preg[7]_i_6_n_20\
    );
\ap_return_preg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(6),
      I1 => \ap_return_preg_reg[14]_i_4_0\(11),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg[7]_i_31_n_20\,
      O => \ap_return_preg[7]_i_7_n_20\
    );
\ap_return_preg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(5),
      I1 => \ap_return_preg_reg[14]_i_4_0\(10),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg[7]_i_32_n_20\,
      O => \ap_return_preg[7]_i_8_n_20\
    );
\ap_return_preg[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => sext_ln580_2_fu_219_p1(4),
      I1 => \ap_return_preg_reg[14]_i_4_0\(9),
      I2 => tmp_2_reg_274,
      I3 => \ap_return_preg[7]_i_33_n_20\,
      O => \ap_return_preg[7]_i_9_n_20\
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(8),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(8),
      O => \^ap_return_preg_reg[14]_0\(8)
    );
\ap_return_preg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => apl2_fu_236_p2(9),
      I1 => \ap_return_preg_reg[14]_i_3_n_27\,
      I2 => p_0_in0_in,
      I3 => grp_uppol2_fu_388_ap_ready,
      I4 => ap_return_preg(9),
      O => \^ap_return_preg_reg[14]_0\(9)
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(0),
      Q => ap_return_preg(0),
      R => ap_rst
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(10),
      Q => ap_return_preg(10),
      R => ap_rst
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(11),
      Q => ap_return_preg(11),
      R => ap_rst
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(12),
      Q => ap_return_preg(12),
      R => ap_rst
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(13),
      Q => ap_return_preg(13),
      R => ap_rst
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(14),
      Q => ap_return_preg(14),
      R => ap_rst
    );
\ap_return_preg_reg[14]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[14]_i_10_n_20\,
      CO(6) => \ap_return_preg_reg[14]_i_10_n_21\,
      CO(5) => \ap_return_preg_reg[14]_i_10_n_22\,
      CO(4) => \ap_return_preg_reg[14]_i_10_n_23\,
      CO(3) => \ap_return_preg_reg[14]_i_10_n_24\,
      CO(2) => \ap_return_preg_reg[14]_i_10_n_25\,
      CO(1) => \ap_return_preg_reg[14]_i_10_n_26\,
      CO(0) => \ap_return_preg_reg[14]_i_10_n_27\,
      DI(7) => \ap_return_preg[14]_i_26_n_20\,
      DI(6) => '0',
      DI(5) => \ap_return_preg[14]_i_27_n_20\,
      DI(4) => \ap_return_preg[14]_i_28_n_20\,
      DI(3) => \ap_return_preg[14]_i_29_n_20\,
      DI(2) => \ap_return_preg[14]_i_30_n_20\,
      DI(1) => \ap_return_preg[14]_i_31_n_20\,
      DI(0) => \ap_return_preg[14]_i_32_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[14]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_return_preg[14]_i_33_n_20\,
      S(6) => \ap_return_preg[14]_i_34_n_20\,
      S(5) => \ap_return_preg[14]_i_35_n_20\,
      S(4) => \ap_return_preg[14]_i_36_n_20\,
      S(3) => \ap_return_preg[14]_i_37_n_20\,
      S(2) => \ap_return_preg[14]_i_38_n_20\,
      S(1) => \ap_return_preg[14]_i_39_n_20\,
      S(0) => \ap_return_preg[14]_i_40_n_20\
    );
\ap_return_preg_reg[14]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[14]_i_11_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ap_return_preg_reg[14]_i_11_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_return_preg_reg[14]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\ap_return_preg_reg[14]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ap_return_preg_reg[14]_i_12_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ap_return_preg_reg[14]_i_12_n_22\,
      CO(4) => \NLW_ap_return_preg_reg[14]_i_12_CO_UNCONNECTED\(4),
      CO(3) => \ap_return_preg_reg[14]_i_12_n_24\,
      CO(2) => \ap_return_preg_reg[14]_i_12_n_25\,
      CO(1) => \ap_return_preg_reg[14]_i_12_n_26\,
      CO(0) => \ap_return_preg_reg[14]_i_12_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \ah2_reg[14]_0\(13 downto 9),
      O(7 downto 5) => \NLW_ap_return_preg_reg[14]_i_12_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_2_fu_219_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \ap_return_preg[14]_i_41_n_20\,
      S(3) => \ap_return_preg[14]_i_42_n_20\,
      S(2) => \ap_return_preg[14]_i_43_n_20\,
      S(1) => \ap_return_preg[14]_i_44_n_20\,
      S(0) => \ap_return_preg[14]_i_45_n_20\
    );
\ap_return_preg_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ap_return_preg_reg[14]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => p_0_in0_in,
      CO(1) => \ap_return_preg_reg[14]_i_2_n_26\,
      CO(0) => \ap_return_preg_reg[14]_i_2_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ap_return_preg[14]_i_5_n_20\,
      DI(0) => \ap_return_preg[14]_i_6_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \ap_return_preg[14]_i_7_n_20\,
      S(1) => \ap_return_preg[14]_i_8_n_20\,
      S(0) => \ap_return_preg[14]_i_9_n_20\
    );
\ap_return_preg_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[14]_i_10_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_return_preg_reg[14]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ap_return_preg_reg[14]_i_3_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_return_preg_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ap_return_preg_reg[14]_i_11_n_27\
    );
\ap_return_preg_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[14]_i_4_n_20\,
      CO(6) => \ap_return_preg_reg[14]_i_4_n_21\,
      CO(5) => \ap_return_preg_reg[14]_i_4_n_22\,
      CO(4) => \ap_return_preg_reg[14]_i_4_n_23\,
      CO(3) => \ap_return_preg_reg[14]_i_4_n_24\,
      CO(2) => \ap_return_preg_reg[14]_i_4_n_25\,
      CO(1) => \ap_return_preg_reg[14]_i_4_n_26\,
      CO(0) => \ap_return_preg_reg[14]_i_4_n_27\,
      DI(7 downto 5) => sext_ln580_2_fu_219_p1(14 downto 12),
      DI(4) => \ap_return_preg[14]_i_13_n_20\,
      DI(3) => \ap_return_preg[14]_i_14_n_20\,
      DI(2) => \ap_return_preg[14]_i_15_n_20\,
      DI(1) => \ap_return_preg[14]_i_16_n_20\,
      DI(0) => \ap_return_preg[14]_i_17_n_20\,
      O(7 downto 0) => apl2_fu_236_p2(15 downto 8),
      S(7) => \ap_return_preg[14]_i_18_n_20\,
      S(6) => \ap_return_preg[14]_i_19_n_20\,
      S(5) => \ap_return_preg[14]_i_20_n_20\,
      S(4) => \ap_return_preg[14]_i_21_n_20\,
      S(3) => \ap_return_preg[14]_i_22_n_20\,
      S(2) => \ap_return_preg[14]_i_23_n_20\,
      S(1) => \ap_return_preg[14]_i_24_n_20\,
      S(0) => \ap_return_preg[14]_i_25_n_20\
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(1),
      Q => ap_return_preg(1),
      R => ap_rst
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(2),
      Q => ap_return_preg(2),
      R => ap_rst
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(3),
      Q => ap_return_preg(3),
      R => ap_rst
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(4),
      Q => ap_return_preg(4),
      R => ap_rst
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(5),
      Q => ap_return_preg(5),
      R => ap_rst
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(6),
      Q => ap_return_preg(6),
      R => ap_rst
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(7),
      Q => ap_return_preg(7),
      R => ap_rst
    );
\ap_return_preg_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[7]_i_2_n_20\,
      CO(6) => \ap_return_preg_reg[7]_i_2_n_21\,
      CO(5) => \ap_return_preg_reg[7]_i_2_n_22\,
      CO(4) => \ap_return_preg_reg[7]_i_2_n_23\,
      CO(3) => \ap_return_preg_reg[7]_i_2_n_24\,
      CO(2) => \ap_return_preg_reg[7]_i_2_n_25\,
      CO(1) => \ap_return_preg_reg[7]_i_2_n_26\,
      CO(0) => \ap_return_preg_reg[7]_i_2_n_27\,
      DI(7) => \ap_return_preg[7]_i_3_n_20\,
      DI(6 downto 0) => sext_ln580_2_fu_219_p1(6 downto 0),
      O(7 downto 0) => apl2_fu_236_p2(7 downto 0),
      S(7) => \ap_return_preg[7]_i_6_n_20\,
      S(6) => \ap_return_preg[7]_i_7_n_20\,
      S(5) => \ap_return_preg[7]_i_8_n_20\,
      S(4) => \ap_return_preg[7]_i_9_n_20\,
      S(3) => \ap_return_preg[7]_i_10_n_20\,
      S(2) => \ap_return_preg[7]_i_11_n_20\,
      S(1) => \ap_return_preg[7]_i_12_n_20\,
      S(0) => \ap_return_preg[7]_i_13_n_20\
    );
\ap_return_preg_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_return_preg_reg[7]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[7]_i_4_n_20\,
      CO(6) => \ap_return_preg_reg[7]_i_4_n_21\,
      CO(5) => \ap_return_preg_reg[7]_i_4_n_22\,
      CO(4) => \ap_return_preg_reg[7]_i_4_n_23\,
      CO(3) => \ap_return_preg_reg[7]_i_4_n_24\,
      CO(2) => \ap_return_preg_reg[7]_i_4_n_25\,
      CO(1) => \ap_return_preg_reg[7]_i_4_n_26\,
      CO(0) => \ap_return_preg_reg[7]_i_4_n_27\,
      DI(7) => \ah2_reg[14]_0\(8),
      DI(6) => \ah2_reg[14]_0\(14),
      DI(5 downto 0) => \ah2_reg[14]_0\(7 downto 2),
      O(7 downto 0) => sext_ln580_2_fu_219_p1(9 downto 2),
      S(7) => \ap_return_preg[7]_i_14_n_20\,
      S(6) => \ap_return_preg[7]_i_15_n_20\,
      S(5) => \ap_return_preg[7]_i_16_n_20\,
      S(4) => \ap_return_preg[7]_i_17_n_20\,
      S(3) => \ap_return_preg[7]_i_18_n_20\,
      S(2) => \ap_return_preg[7]_i_19_n_20\,
      S(1) => \ap_return_preg[7]_i_20_n_20\,
      S(0) => \ap_return_preg[7]_i_21_n_20\
    );
\ap_return_preg_reg[7]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln580_fu_203_p20(0),
      CI_TOP => '0',
      CO(7) => \ap_return_preg_reg[7]_i_5_n_20\,
      CO(6) => \ap_return_preg_reg[7]_i_5_n_21\,
      CO(5) => \ap_return_preg_reg[7]_i_5_n_22\,
      CO(4) => \ap_return_preg_reg[7]_i_5_n_23\,
      CO(3) => \ap_return_preg_reg[7]_i_5_n_24\,
      CO(2) => \ap_return_preg_reg[7]_i_5_n_25\,
      CO(1) => \ap_return_preg_reg[7]_i_5_n_26\,
      CO(0) => \ap_return_preg_reg[7]_i_5_n_27\,
      DI(7 downto 6) => \ah2_reg[14]_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_2_fu_219_p1(1 downto 0),
      O(5 downto 0) => \NLW_ap_return_preg_reg[7]_i_5_O_UNCONNECTED\(5 downto 0),
      S(7) => \ap_return_preg[7]_i_23_n_20\,
      S(6) => \ap_return_preg[7]_i_24_n_20\,
      S(5 downto 0) => sub_ln580_fu_203_p20(6 downto 1)
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(8),
      Q => ap_return_preg(8),
      R => ap_rst
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_return_preg_reg[14]_0\(9),
      Q => ap_return_preg(9),
      R => ap_rst
    );
grp_uppol2_fu_388_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_uppol2_fu_388_ap_ready,
      I2 => grp_uppol2_fu_388_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
mul_32s_32s_64_1_1_U75: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_15
     port map (
      A(16 downto 0) => \^plt\(16 downto 0),
      B(14 downto 0) => \^plt\(31 downto 17),
      CEA1 => \^ceb1\,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_clk_0(0) => \tmp_product__3\(63),
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      \nbh_reg[0]\(1 downto 0) => \nbh_reg[0]\(1 downto 0),
      \nbh_reg[0]_0\(0) => \nbh_reg[0]_0\(0),
      plt1(31 downto 0) => plt1(31 downto 0),
      \tmp_product__0_i_1__0_0\(31 downto 0) => \tmp_product__0_i_1__0\(31 downto 0),
      \tmp_product_i_18__0_0\(13 downto 0) => \tmp_product_i_18__0\(13 downto 0)
    );
mul_32s_32s_64_1_1_U76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_32s_64_1_1_16
     port map (
      CEA1 => \^ceb1\,
      DSP_A_B_DATA_INST(0) => \nbh_reg[0]\(1),
      DSP_A_B_DATA_INST_0(31 downto 0) => DSP_A_B_DATA_INST(31 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_clk_0(0) => p_0_in,
      plt(31 downto 0) => \^plt\(31 downto 0)
    );
\nbl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(0),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(0)
    );
\nbl[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(10),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(10),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(10)
    );
\nbl[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(11),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(11),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(11)
    );
\nbl[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(12),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(12),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(12)
    );
\nbl[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(13),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(13),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(13)
    );
\nbl[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(14),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(14),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(14)
    );
\nbl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(1),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(1),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(1)
    );
\nbl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(2),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(2),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(2)
    );
\nbl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(3),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(3),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(3)
    );
\nbl[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(4),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(4),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(4)
    );
\nbl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(5),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(5),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(5)
    );
\nbl[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(6),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(6),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(6)
    );
\nbl[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(7),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(7),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(7)
    );
\nbl[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(8),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(8),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(8)
    );
\nbl[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \nbl_reg[14]_0\(9),
      I1 => Q(1),
      I2 => \nbl_reg[14]_1\(9),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \nbl_reg[14]\(9)
    );
\tmp_2_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_20_[0]\,
      D => \tmp_product__3\(63),
      Q => tmp_2_reg_274,
      R => '0'
    );
\tmp_3_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_20_[0]\,
      D => p_0_in,
      Q => tmp_3_reg_279,
      R => '0'
    );
\tmp_product_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \al2_reg[14]_0\,
      O => \^ap_cs_fsm_reg[4]_rep__0\
    );
\tmp_product_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_rep__0\,
      I1 => \nbh_reg[0]\(0),
      I2 => \nbh_reg[0]_0\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\tmp_product_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \deth_reg[14]_0\(0),
      I1 => Q(1),
      I2 => grp_scalel_fu_663_ap_return(0),
      I3 => \^ap_cs_fsm_reg[4]_rep__0\,
      O => \deth_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero is
  port (
    grp_upzero_fu_361_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_361_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce0 : out STD_LOGIC;
    delay_dltx_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_2_reg_379_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_upzero_fu_361_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_scalel_fu_663_ap_done : in STD_LOGIC;
    grp_uppol2_fu_676_ap_done : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero is
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dltx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_361_ap_done : STD_LOGIC;
  signal grp_upzero_fu_361_bli_we0 : STD_LOGIC;
  signal grp_upzero_fu_361_dlti_ce0 : STD_LOGIC;
  signal grp_upzero_fu_361_dlti_we0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_1_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4_n_20\ : STD_LOGIC;
  signal ram_reg_bram_0_i_42_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_49_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_50_n_20 : STD_LOGIC;
  signal \reg_180[15]_i_1_n_20\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair361";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of grp_upzero_fu_361_ap_start_reg_i_1 : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \q0[31]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_10 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_8 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_9 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_42 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_46 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_49 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_50 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_51 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair360";
begin
  \ap_CS_fsm_reg[11]_0\(0) <= \^ap_cs_fsm_reg[11]_0\(0);
  \ap_CS_fsm_reg[7]_0\(2 downto 0) <= \^ap_cs_fsm_reg[7]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_upzero_fu_361_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      O => grp_upzero_fu_361_ap_done
    );
\ap_CS_fsm[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7FFFFFFFFFF"
    )
        port map (
      I0 => grp_scalel_fu_663_ap_done,
      I1 => Q(2),
      I2 => grp_upzero_fu_361_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      I4 => \^ap_cs_fsm_reg[7]_0\(2),
      I5 => grp_uppol2_fu_676_ap_done,
      O => \ap_CS_fsm_reg[11]\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => grp_upzero_fu_361_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_361_ap_done,
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[7]_0\(1),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_0\(2),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_0\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_361_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => grp_upzero_fu_361_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
\i_fu_64[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_upzero_fu_361_ap_start_reg,
      I1 => ap_CS_fsm_state1,
      O => i_fu_640
    );
\i_fu_64[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(0),
      I2 => i_fu_64(1),
      I3 => ap_CS_fsm_state2,
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      I2 => i_fu_64(2),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2_n_20\,
      I1 => \icmp_ln535_reg_330[0]_i_3_n_20\,
      I2 => \icmp_ln535_reg_330[0]_i_4_n_20\,
      I3 => ap_CS_fsm_state1,
      I4 => icmp_ln535_reg_330,
      O => \icmp_ln535_reg_330[0]_i_1_n_20\
    );
\icmp_ln535_reg_330[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(12),
      I1 => ram_reg_bram_0(13),
      I2 => ram_reg_bram_0(10),
      I3 => ram_reg_bram_0(11),
      I4 => ram_reg_bram_0(15),
      I5 => ram_reg_bram_0(14),
      O => \icmp_ln535_reg_330[0]_i_2_n_20\
    );
\icmp_ln535_reg_330[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => ram_reg_bram_0(0),
      I2 => ram_reg_bram_0(3),
      I3 => ram_reg_bram_0(2),
      O => \icmp_ln535_reg_330[0]_i_3_n_20\
    );
\icmp_ln535_reg_330[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(6),
      I1 => ram_reg_bram_0(7),
      I2 => ram_reg_bram_0(4),
      I3 => ram_reg_bram_0(5),
      I4 => ram_reg_bram_0(9),
      I5 => ram_reg_bram_0(8),
      O => \icmp_ln535_reg_330[0]_i_4_n_20\
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330[0]_i_1_n_20\,
      Q => icmp_ln535_reg_330,
      R => '0'
    );
mul_16s_16s_32_1_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_14
     port map (
      DSP_ALU_INST(15 downto 0) => \dlti_load_2_reg_379_reg[15]_0\(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(0) => Q(0),
      S(5 downto 0) => S(5 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg_0_7_30_30_i_2(1) => \^ap_cs_fsm_reg[7]_0\(0),
      ram_reg_0_7_30_30_i_2(0) => ap_CS_fsm_state1,
      ram_reg_0_7_30_30_i_2_0(23 downto 0) => ram_reg_0_7_30_30_i_2(23 downto 0)
    );
\q0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => i_fu_6402_out,
      I1 => grp_upzero_fu_361_bli_we0,
      I2 => Q(2),
      I3 => ram_reg_bram_0_1,
      I4 => \q0_reg[0]\,
      I5 => \q0_reg[0]_0\,
      O => \^ap_cs_fsm_reg[11]_0\(0)
    );
\q0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      O => grp_upzero_fu_361_bli_we0
    );
ram_reg_0_7_0_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(2),
      O => grp_upzero_fu_361_bli_address0(2)
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222200000000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      I4 => Q(2),
      I5 => \^ap_cs_fsm_reg[11]_0\(0),
      O => p_0_in
    );
ram_reg_0_7_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(0),
      O => grp_upzero_fu_361_bli_address0(0)
    );
ram_reg_0_7_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => i_fu_64(1),
      O => grp_upzero_fu_361_bli_address0(1)
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => ram_reg_bram_0_i_42_n_20,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => Q(2),
      O => delay_dltx_ce1
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(13),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(13),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(13),
      O => DINADIN(13)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(12),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(12),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(12),
      O => DINADIN(12)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(11),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(11),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(11),
      O => DINADIN(11)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(10),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(10),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(10),
      O => DINADIN(10)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(9),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(9),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(9),
      O => DINADIN(9)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(8),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(8),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(8),
      O => DINADIN(8)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(7),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(7),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(7),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(6),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(6),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(6),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(5),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(5),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(5),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(4),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(4),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(4),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_361_dlti_ce0,
      I1 => Q(2),
      I2 => ram_reg_bram_0_1,
      I3 => \q0_reg[0]\,
      I4 => ram_reg_bram_0_2(0),
      I5 => ram_reg_bram_0_3(0),
      O => delay_dltx_ce0
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(3),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(3),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(2),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(2),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(2),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(1),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(0),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(15),
      I1 => \q0_reg[0]\,
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(14),
      I1 => \q0_reg[0]\,
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(13),
      I1 => \q0_reg[0]\,
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(12),
      I1 => \q0_reg[0]\,
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(11),
      I1 => \q0_reg[0]\,
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(10),
      I1 => \q0_reg[0]\,
      O => DINBDIN(10)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => ap_CS_fsm_state7,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(9),
      I1 => \q0_reg[0]\,
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(8),
      I1 => \q0_reg[0]\,
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(7),
      I1 => \q0_reg[0]\,
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(6),
      I1 => \q0_reg[0]\,
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(5),
      I1 => \q0_reg[0]\,
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(4),
      I1 => \q0_reg[0]\,
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(3),
      I1 => \q0_reg[0]\,
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(2),
      I1 => \q0_reg[0]\,
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(1),
      I1 => \q0_reg[0]\,
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dltx_d0(0),
      I1 => \q0_reg[0]\,
      O => DINBDIN(0)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => Q(2),
      O => WEA(0)
    );
\ram_reg_bram_0_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => \q0_reg[0]\,
      I5 => ram_reg_bram_0_0,
      O => \ap_CS_fsm_reg[11]_1\(0)
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ram_reg_bram_0_i_42_n_20
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A22222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln535_reg_330,
      I2 => i_fu_64(2),
      I3 => i_fu_64(0),
      I4 => i_fu_64(1),
      I5 => ram_reg_bram_0_i_49_n_20,
      O => grp_upzero_fu_361_dlti_ce0
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000B00"
    )
        port map (
      I0 => ram_reg_bram_0_i_50_n_20,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_64(2),
      I4 => ram_reg_bram_0_i_42_n_20,
      I5 => \^ap_cs_fsm_reg[7]_0\(1),
      O => grp_upzero_fu_361_dlti_address0(2)
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state5,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => ap_CS_fsm_state7,
      O => grp_upzero_fu_361_dlti_address0(1)
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEAAA"
    )
        port map (
      I0 => grp_upzero_fu_361_dlti_we0,
      I1 => i_fu_64(1),
      I2 => ap_CS_fsm_state2,
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state5,
      I5 => i_fu_64(0),
      O => grp_upzero_fu_361_dlti_address0(0)
    );
ram_reg_bram_0_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      O => ram_reg_bram_0_i_49_n_20
    );
ram_reg_bram_0_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => ram_reg_bram_0_i_50_n_20
    );
ram_reg_bram_0_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      O => grp_upzero_fu_361_dlti_we0
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(15),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(15),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(15),
      O => DINADIN(15)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => ram_reg_bram_0(14),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(14),
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => dlti_load_4_reg_396(14),
      O => DINADIN(14)
    );
\reg_180[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state5,
      O => \reg_180[15]_i_1_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(0),
      Q => grp_encode_fu_333_delay_dltx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(10),
      Q => grp_encode_fu_333_delay_dltx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(11),
      Q => grp_encode_fu_333_delay_dltx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(12),
      Q => grp_encode_fu_333_delay_dltx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(13),
      Q => grp_encode_fu_333_delay_dltx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(14),
      Q => grp_encode_fu_333_delay_dltx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(15),
      Q => grp_encode_fu_333_delay_dltx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(1),
      Q => grp_encode_fu_333_delay_dltx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(2),
      Q => grp_encode_fu_333_delay_dltx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(3),
      Q => grp_encode_fu_333_delay_dltx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(4),
      Q => grp_encode_fu_333_delay_dltx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(5),
      Q => grp_encode_fu_333_delay_dltx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(6),
      Q => grp_encode_fu_333_delay_dltx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(7),
      Q => grp_encode_fu_333_delay_dltx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(8),
      Q => grp_encode_fu_333_delay_dltx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1_n_20\,
      D => \reg_180_reg[15]_0\(9),
      Q => grp_encode_fu_333_delay_dltx_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_11 is
  port (
    grp_upzero_fu_370_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_370_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_rep__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce1 : out STD_LOGIC;
    \reg_180_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_upzero_fu_370_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_11 : entity is "adpcm_main_upzero";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_11 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dhx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_370_dlti_ce0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_1__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_2__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_3__0_n_20\ : STD_LOGIC;
  signal \icmp_ln535_reg_330[0]_i_4__0_n_20\ : STD_LOGIC;
  signal \q0[31]_i_2__0_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__0_n_20\ : STD_LOGIC;
  signal ram_reg_bram_0_i_48_n_20 : STD_LOGIC;
  signal \reg_180[15]_i_1__0_n_20\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair378";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q0[31]_i_2__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_7 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_8__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair381";
begin
  D(0) <= \^d\(0);
  \ap_CS_fsm_reg[11]\(0) <= \^ap_cs_fsm_reg[11]\(0);
  \ap_CS_fsm_reg[7]_0\(2 downto 0) <= \^ap_cs_fsm_reg[7]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => grp_upzero_fu_370_ap_start_reg,
      I2 => ap_CS_fsm_state1,
      O => \^d\(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => grp_upzero_fu_370_ap_start_reg,
      I3 => ap_CS_fsm_state1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF00"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => i_fu_64(0),
      I2 => i_fu_64(2),
      I3 => ap_CS_fsm_state2,
      I4 => icmp_ln535_reg_330,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => icmp_ln535_reg_330,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[7]_0\(1),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_0\(2),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => A(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[7]_0\(1),
      D => \dlti_load_4_reg_396_reg[15]_1\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_370_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => grp_upzero_fu_370_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
\i_fu_64[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => grp_upzero_fu_370_ap_start_reg,
      O => i_fu_640
    );
\i_fu_64[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \icmp_ln535_reg_330[0]_i_2__0_n_20\,
      I1 => \icmp_ln535_reg_330[0]_i_3__0_n_20\,
      I2 => \icmp_ln535_reg_330[0]_i_4__0_n_20\,
      I3 => ap_CS_fsm_state1,
      I4 => icmp_ln535_reg_330,
      O => \icmp_ln535_reg_330[0]_i_1__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => ram_reg_bram_0(4),
      I2 => ram_reg_bram_0(1),
      I3 => ram_reg_bram_0(6),
      I4 => ram_reg_bram_0(7),
      I5 => ram_reg_bram_0(13),
      O => \icmp_ln535_reg_330[0]_i_2__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_bram_0(10),
      I1 => ram_reg_bram_0(2),
      I2 => ram_reg_bram_0(12),
      I3 => ram_reg_bram_0(9),
      O => \icmp_ln535_reg_330[0]_i_3__0_n_20\
    );
\icmp_ln535_reg_330[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_bram_0(8),
      I1 => ram_reg_bram_0(5),
      I2 => ram_reg_bram_0(11),
      I3 => ram_reg_bram_0(0),
      O => \icmp_ln535_reg_330[0]_i_4__0_n_20\
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330[0]_i_1__0_n_20\,
      Q => icmp_ln535_reg_330,
      R => '0'
    );
mul_16s_16s_32_1_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      DSP_ALU_INST(13 downto 0) => DSP_ALU_INST(13 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(5 downto 0) => \ap_CS_fsm_reg[3]_1\(5 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_3\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__0\(1) => \^ap_cs_fsm_reg[7]_0\(0),
      \ram_reg_0_7_30_30_i_2__0\(0) => ap_CS_fsm_state1,
      \ram_reg_0_7_30_30_i_2__0_0\(23 downto 0) => \ram_reg_0_7_30_30_i_2__0\(23 downto 0)
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => i_fu_6402_out,
      I1 => \q0[31]_i_2__0_n_20\,
      I2 => Q(1),
      I3 => ram_reg_bram_0_1,
      I4 => \q0_reg[0]\,
      I5 => \q0_reg[0]_0\,
      O => \^ap_cs_fsm_reg[11]\(0)
    );
\q0[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      O => \q0[31]_i_2__0_n_20\
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222200000000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[0]\,
      I2 => ap_CS_fsm_state3,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      I4 => Q(1),
      I5 => \^ap_cs_fsm_reg[11]\(0),
      O => \ap_CS_fsm_reg[4]_rep__0\
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => bli_addr_reg_364(0),
      O => grp_upzero_fu_370_bli_address0(0)
    );
\ram_reg_0_7_0_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => bli_addr_reg_364(1),
      O => grp_upzero_fu_370_bli_address0(1)
    );
\ram_reg_0_7_0_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => bli_addr_reg_364(2),
      O => grp_upzero_fu_370_bli_address0(2)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(13),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(13),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(12),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(12),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(12),
      O => \dlti_load_4_reg_396_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(11),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(11),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(11),
      O => \dlti_load_4_reg_396_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(10),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(10),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(10),
      O => \dlti_load_4_reg_396_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(9),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(9),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(9),
      O => \dlti_load_4_reg_396_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(8),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(8),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(8),
      O => \dlti_load_4_reg_396_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(7),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(7),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(7),
      O => \dlti_load_4_reg_396_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(6),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(6),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(6),
      O => \dlti_load_4_reg_396_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(5),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(5),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(5),
      O => \dlti_load_4_reg_396_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(4),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(4),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(4),
      O => \dlti_load_4_reg_396_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => \ram_reg_bram_0_i_42__0_n_20\,
      I4 => ap_CS_fsm_state2,
      I5 => Q(1),
      O => delay_dhx_ce1
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(3),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(3),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(3),
      O => \dlti_load_4_reg_396_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(2),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(2),
      O => \dlti_load_4_reg_396_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(1),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(1),
      O => \dlti_load_4_reg_396_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(0),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(0),
      O => \dlti_load_4_reg_396_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(15),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(14),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(14)
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(13),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(13)
    );
\ram_reg_bram_0_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(12),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(12)
    );
\ram_reg_bram_0_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(11),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(11)
    );
\ram_reg_bram_0_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(10),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(10)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_370_dlti_ce0,
      I1 => Q(1),
      I2 => ram_reg_bram_0_1,
      I3 => \q0_reg[0]\,
      I4 => ram_reg_bram_0_2(0),
      I5 => ram_reg_bram_0_3(0),
      O => delay_dhx_ce0
    );
\ram_reg_bram_0_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(9),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(9)
    );
\ram_reg_bram_0_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(8),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(8)
    );
\ram_reg_bram_0_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(7),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(7)
    );
\ram_reg_bram_0_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(6),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(6)
    );
\ram_reg_bram_0_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(5),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(5)
    );
\ram_reg_bram_0_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(4),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(4)
    );
\ram_reg_bram_0_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(3),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(3)
    );
\ram_reg_bram_0_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(2),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(2)
    );
\ram_reg_bram_0_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(1),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(1)
    );
\ram_reg_bram_0_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_delay_dhx_d0(0),
      I1 => \q0_reg[0]\,
      O => \reg_180_reg[15]_0\(0)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2223"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[6]_0\(1)
    );
\ram_reg_bram_0_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(2),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[4]_rep__0_0\(0)
    );
\ram_reg_bram_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => \q0_reg[0]\,
      I5 => ram_reg_bram_0_0,
      O => \ap_CS_fsm_reg[11]_0\(0)
    );
\ram_reg_bram_0_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(2),
      I1 => ap_CS_fsm_state5,
      O => \ram_reg_bram_0_i_42__0_n_20\
    );
\ram_reg_bram_0_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFFFD"
    )
        port map (
      I0 => ram_reg_bram_0_i_48_n_20,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_6402_out,
      I4 => icmp_ln535_reg_330,
      O => grp_upzero_fu_370_dlti_ce0
    );
\ram_reg_bram_0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => ap_NS_fsm(4),
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => ap_CS_fsm_state7,
      I5 => \^ap_cs_fsm_reg[7]_0\(2),
      O => grp_upzero_fu_370_dlti_address0(2)
    );
\ram_reg_bram_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323232323232322"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => i_fu_64(1),
      I4 => ap_NS_fsm(4),
      I5 => ap_CS_fsm_state5,
      O => grp_upzero_fu_370_dlti_address0(1)
    );
\ram_reg_bram_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDDFFFFFFDC"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => i_fu_64(0),
      I3 => ap_CS_fsm_state7,
      I4 => \^ap_cs_fsm_reg[7]_0\(1),
      I5 => ap_NS_fsm(4),
      O => grp_upzero_fu_370_dlti_address0(0)
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101111111111111"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => i_fu_64(1),
      I3 => i_fu_64(0),
      I4 => i_fu_64(2),
      I5 => ap_CS_fsm_state2,
      O => ram_reg_bram_0_i_48_n_20
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_CS_fsm_state5,
      I2 => \^ap_cs_fsm_reg[7]_0\(2),
      I3 => ap_CS_fsm_state7,
      O => \ap_CS_fsm_reg[6]_0\(0)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(15),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(15),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(15)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dlti_load_4_reg_396(14),
      I1 => \^ap_cs_fsm_reg[7]_0\(2),
      I2 => dlti_load_2_reg_379(14),
      I3 => ap_CS_fsm_state7,
      I4 => ram_reg_bram_0(13),
      O => \dlti_load_4_reg_396_reg[15]_0\(14)
    );
\reg_180[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      O => \reg_180[15]_i_1__0_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(0),
      Q => grp_encode_fu_333_delay_dhx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(10),
      Q => grp_encode_fu_333_delay_dhx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(11),
      Q => grp_encode_fu_333_delay_dhx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(12),
      Q => grp_encode_fu_333_delay_dhx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(13),
      Q => grp_encode_fu_333_delay_dhx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(14),
      Q => grp_encode_fu_333_delay_dhx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(15),
      Q => grp_encode_fu_333_delay_dhx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(1),
      Q => grp_encode_fu_333_delay_dhx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(2),
      Q => grp_encode_fu_333_delay_dhx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(3),
      Q => grp_encode_fu_333_delay_dhx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(4),
      Q => grp_encode_fu_333_delay_dhx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(5),
      Q => grp_encode_fu_333_delay_dhx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(6),
      Q => grp_encode_fu_333_delay_dhx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(7),
      Q => grp_encode_fu_333_delay_dhx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(8),
      Q => grp_encode_fu_333_delay_dhx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__0_n_20\,
      D => \reg_180_reg[15]_1\(9),
      Q => grp_encode_fu_333_delay_dhx_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln535_reg_330 : out STD_LOGIC;
    grp_upzero_fu_352_dlti_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_upzero_fu_352_bli_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_rep__0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_rep__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_del_dltx_ce0 : out STD_LOGIC;
    dec_del_dhx_ce0 : out STD_LOGIC;
    dec_del_dltx_ce1 : out STD_LOGIC;
    dec_del_dhx_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dec_al2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[5]_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_2_reg_379_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln535_reg_330_reg[0]_0\ : in STD_LOGIC;
    grp_upzero_fu_352_ap_start_reg : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : in STD_LOGIC;
    \dec_detl_reg[14]_0\ : in STD_LOGIC;
    grp_uppol2_fu_676_ap_done : in STD_LOGIC;
    grp_scalel_fu_663_ap_done : in STD_LOGIC;
    grp_uppol1_fu_669_ap_done : in STD_LOGIC;
    \q0_reg[31]\ : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    \dec_detl_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_uppol1_fu_669_ap_return : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dec_ah1_reg[11]\ : in STD_LOGIC;
    \dec_ah1_reg[11]_0\ : in STD_LOGIC;
    \dec_ah1_reg[12]\ : in STD_LOGIC;
    \dec_ah1_reg[12]_0\ : in STD_LOGIC;
    \dec_ah1_reg[13]\ : in STD_LOGIC;
    \dec_ah1_reg[13]_0\ : in STD_LOGIC;
    \dec_ah1_reg[14]\ : in STD_LOGIC;
    \dec_ah1_reg[14]_0\ : in STD_LOGIC;
    \dec_al2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_al2_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_al2_reg[14]_2\ : in STD_LOGIC;
    \reg_407_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_19 : entity is "adpcm_main_upzero";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[6]_i_2_n_20\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[5]_rep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[5]_rep__0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bli_addr_reg_364 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dlti_load_2_reg_379 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dlti_load_4_reg_396 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_del_dhx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_174_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_352_ap_done : STD_LOGIC;
  signal grp_upzero_fu_352_bli_ce0 : STD_LOGIC;
  signal grp_upzero_fu_352_dlti_ce0 : STD_LOGIC;
  signal grp_upzero_fu_352_dlti_we0 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_fu_640 : STD_LOGIC;
  signal i_fu_6402_out : STD_LOGIC;
  signal \^icmp_ln535_reg_330\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__2_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__0_n_20\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_49__0_n_20\ : STD_LOGIC;
  signal \reg_180[15]_i_1__1_n_20\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair89";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \dec_ah1[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i_fu_64[1]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i_fu_64[2]_i_3__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_7__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_8__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_49__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_50__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \reg_407[14]_i_1\ : label is "soft_lutpair93";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ap_CS_fsm_reg[3]_3\(0) <= \^ap_cs_fsm_reg[3]_3\(0);
  \ap_CS_fsm_reg[5]_rep\(0) <= \^ap_cs_fsm_reg[5]_rep\(0);
  \ap_CS_fsm_reg[5]_rep__0\ <= \^ap_cs_fsm_reg[5]_rep__0\;
  icmp_ln535_reg_330 <= \^icmp_ln535_reg_330\;
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_upzero_fu_352_ap_start_reg,
      I1 => \^q\(0),
      I2 => \^q\(3),
      O => grp_upzero_fu_352_ap_done
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => grp_upzero_fu_352_ap_start_reg,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state3,
      I3 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^icmp_ln535_reg_330\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^icmp_ln535_reg_330\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(2),
      I2 => i_fu_64(0),
      I3 => i_fu_64(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => grp_upzero_fu_352_ap_start_reg,
      I3 => grp_scalel_fu_663_ap_done,
      I4 => grp_uppol2_fu_676_ap_done,
      O => \ap_CS_fsm_reg[7]_0\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => \ap_CS_fsm[6]_i_2_n_20\,
      O => D(0)
    );
\ap_CS_fsm[5]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => \ap_CS_fsm[6]_i_2_n_20\,
      O => \ap_CS_fsm_reg[4]_1\
    );
\ap_CS_fsm[5]_rep__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => \ap_CS_fsm[6]_i_2_n_20\,
      O => \ap_CS_fsm_reg[4]_2\
    );
\ap_CS_fsm[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(2),
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => \ap_CS_fsm[6]_i_2_n_20\,
      O => \ap_CS_fsm_reg[4]_0\
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dec_detl_reg[14]_0\,
      I1 => \ap_CS_fsm[6]_i_2_n_20\,
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7FFFFFFFFFF"
    )
        port map (
      I0 => grp_uppol2_fu_676_ap_done,
      I1 => grp_scalel_fu_663_ap_done,
      I2 => grp_upzero_fu_352_ap_start_reg,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => grp_uppol1_fu_669_ap_done,
      O => \ap_CS_fsm[6]_i_2_n_20\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_352_ap_done,
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^q\(3),
      R => ap_rst
    );
\bli_addr_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(0),
      Q => bli_addr_reg_364(0),
      R => '0'
    );
\bli_addr_1_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(1),
      Q => bli_addr_reg_364(1),
      R => '0'
    );
\bli_addr_1_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_64(2),
      Q => bli_addr_reg_364(2),
      R => '0'
    );
\dec_ah1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(0),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(0),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(0)
    );
\dec_ah1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(10),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(10),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(10)
    );
\dec_ah1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(11),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_ah1_reg[11]\,
      I3 => \dec_ah1_reg[11]_0\,
      I4 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(11)
    );
\dec_ah1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(12),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_ah1_reg[12]\,
      I3 => \dec_ah1_reg[12]_0\,
      I4 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(12)
    );
\dec_ah1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(13),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_ah1_reg[13]\,
      I3 => \dec_ah1_reg[13]_0\,
      I4 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(13)
    );
\dec_ah1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE20000"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(14),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_ah1_reg[14]\,
      I3 => \dec_ah1_reg[14]_0\,
      I4 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(14)
    );
\dec_ah1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(15),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(11),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(15)
    );
\dec_ah1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(1),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(1),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(1)
    );
\dec_ah1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(2),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(2),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(2)
    );
\dec_ah1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(3),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(3),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(3)
    );
\dec_ah1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(4),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(4),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(4)
    );
\dec_ah1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(5),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(5),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(5)
    );
\dec_ah1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(6),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(6),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(6)
    );
\dec_ah1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(7),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(7),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(7)
    );
\dec_ah1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(8),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(8),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(8)
    );
\dec_ah1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_ah1_reg[15]_0\(9),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_uppol1_fu_669_ap_return(9),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_ah1_reg[15]\(9)
    );
\dec_al2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(0),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(0),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(0)
    );
\dec_al2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(10),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(10),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(10)
    );
\dec_al2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(11),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(11),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(11)
    );
\dec_al2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(12),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(12),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(12)
    );
\dec_al2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(13),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(13),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(13)
    );
\dec_al2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(14),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(14),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(14)
    );
\dec_al2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(1),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(1),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(1)
    );
\dec_al2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(2),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(2),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(2)
    );
\dec_al2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(3),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(3),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(3)
    );
\dec_al2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(4),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(4),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(4)
    );
\dec_al2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(5),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(5),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(5)
    );
\dec_al2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(6),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(6),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(6)
    );
\dec_al2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(7),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(7),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(7)
    );
\dec_al2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(8),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(8),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(8)
    );
\dec_al2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(9),
      I1 => \dec_detl_reg[14]_0\,
      I2 => \dec_al2_reg[14]_1\(9),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_al2_reg[14]\(9)
    );
\dlti_load_2_reg_379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(0),
      Q => dlti_load_2_reg_379(0),
      R => '0'
    );
\dlti_load_2_reg_379_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(10),
      Q => dlti_load_2_reg_379(10),
      R => '0'
    );
\dlti_load_2_reg_379_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(11),
      Q => dlti_load_2_reg_379(11),
      R => '0'
    );
\dlti_load_2_reg_379_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(12),
      Q => dlti_load_2_reg_379(12),
      R => '0'
    );
\dlti_load_2_reg_379_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(13),
      Q => dlti_load_2_reg_379(13),
      R => '0'
    );
\dlti_load_2_reg_379_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(14),
      Q => dlti_load_2_reg_379(14),
      R => '0'
    );
\dlti_load_2_reg_379_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(15),
      Q => dlti_load_2_reg_379(15),
      R => '0'
    );
\dlti_load_2_reg_379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(1),
      Q => dlti_load_2_reg_379(1),
      R => '0'
    );
\dlti_load_2_reg_379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(2),
      Q => dlti_load_2_reg_379(2),
      R => '0'
    );
\dlti_load_2_reg_379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(3),
      Q => dlti_load_2_reg_379(3),
      R => '0'
    );
\dlti_load_2_reg_379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(4),
      Q => dlti_load_2_reg_379(4),
      R => '0'
    );
\dlti_load_2_reg_379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(5),
      Q => dlti_load_2_reg_379(5),
      R => '0'
    );
\dlti_load_2_reg_379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(6),
      Q => dlti_load_2_reg_379(6),
      R => '0'
    );
\dlti_load_2_reg_379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(7),
      Q => dlti_load_2_reg_379(7),
      R => '0'
    );
\dlti_load_2_reg_379_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(8),
      Q => dlti_load_2_reg_379(8),
      R => '0'
    );
\dlti_load_2_reg_379_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \dlti_load_2_reg_379_reg[15]_0\(9),
      Q => dlti_load_2_reg_379(9),
      R => '0'
    );
\dlti_load_4_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(0),
      Q => dlti_load_4_reg_396(0),
      R => '0'
    );
\dlti_load_4_reg_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(10),
      Q => dlti_load_4_reg_396(10),
      R => '0'
    );
\dlti_load_4_reg_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(11),
      Q => dlti_load_4_reg_396(11),
      R => '0'
    );
\dlti_load_4_reg_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(12),
      Q => dlti_load_4_reg_396(12),
      R => '0'
    );
\dlti_load_4_reg_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(13),
      Q => dlti_load_4_reg_396(13),
      R => '0'
    );
\dlti_load_4_reg_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(14),
      Q => dlti_load_4_reg_396(14),
      R => '0'
    );
\dlti_load_4_reg_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(15),
      Q => dlti_load_4_reg_396(15),
      R => '0'
    );
\dlti_load_4_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(1),
      Q => dlti_load_4_reg_396(1),
      R => '0'
    );
\dlti_load_4_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(2),
      Q => dlti_load_4_reg_396(2),
      R => '0'
    );
\dlti_load_4_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(3),
      Q => dlti_load_4_reg_396(3),
      R => '0'
    );
\dlti_load_4_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(4),
      Q => dlti_load_4_reg_396(4),
      R => '0'
    );
\dlti_load_4_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(5),
      Q => dlti_load_4_reg_396(5),
      R => '0'
    );
\dlti_load_4_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(6),
      Q => dlti_load_4_reg_396(6),
      R => '0'
    );
\dlti_load_4_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(7),
      Q => dlti_load_4_reg_396(7),
      R => '0'
    );
\dlti_load_4_reg_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(8),
      Q => dlti_load_4_reg_396(8),
      R => '0'
    );
\dlti_load_4_reg_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \dlti_load_4_reg_396_reg[15]_0\(9),
      Q => dlti_load_4_reg_396(9),
      R => '0'
    );
grp_upzero_fu_352_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ap_CS_fsm_reg[5]_0\(2),
      I2 => \ap_CS_fsm_reg[5]_0\(0),
      I3 => grp_upzero_fu_352_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_1\
    );
\i_fu_64[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_64(0),
      O => grp_fu_174_p2(0)
    );
\i_fu_64[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => grp_fu_174_p2(1)
    );
\i_fu_64[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_upzero_fu_352_ap_start_reg,
      I1 => \^q\(0),
      O => i_fu_640
    );
\i_fu_64[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => i_fu_64(2),
      I1 => i_fu_64(0),
      I2 => i_fu_64(1),
      I3 => ap_CS_fsm_state2,
      O => i_fu_6402_out
    );
\i_fu_64[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      I2 => i_fu_64(2),
      O => grp_fu_174_p2(2)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(0),
      Q => i_fu_64(0),
      R => i_fu_640
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(1),
      Q => i_fu_64(1),
      R => i_fu_640
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_6402_out,
      D => grp_fu_174_p2(2),
      Q => i_fu_64(2),
      R => i_fu_640
    );
\icmp_ln535_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_330_reg[0]_0\,
      Q => \^icmp_ln535_reg_330\,
      R => '0'
    );
mul_16s_16s_32_1_1_U70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_16s_32_1_1_27
     port map (
      B(15 downto 0) => B(15 downto 0),
      DSP_ALU_INST(15 downto 0) => \dlti_load_2_reg_379_reg[15]_0\(15 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(5 downto 0) => S(5 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_0\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \ram_reg_0_7_30_30_i_2__1\(23 downto 0)
    );
\q0[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_ce0,
      I1 => \ap_CS_fsm_reg[5]_1\,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0,
      I4 => \q0_reg[0]\(0),
      I5 => \q0_reg[0]_0\(2),
      O => \^ap_cs_fsm_reg[5]_rep\(0)
    );
\q0[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_352_bli_ce0,
      I1 => \ap_CS_fsm_reg[5]_0\(1),
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0,
      I4 => \q0_reg[0]\(0),
      I5 => \q0_reg[0]_0\(2),
      O => \^ap_cs_fsm_reg[3]_3\(0)
    );
\q0[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA2AA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_fu_64(1),
      I2 => i_fu_64(0),
      I3 => i_fu_64(2),
      I4 => \^q\(1),
      I5 => ap_CS_fsm_state3,
      O => grp_upzero_fu_352_bli_ce0
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222200000000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => ram_reg_bram_0,
      I2 => ap_CS_fsm_state3,
      I3 => \^q\(1),
      I4 => \ap_CS_fsm_reg[5]_0\(1),
      I5 => \^ap_cs_fsm_reg[3]_3\(0),
      O => \ap_CS_fsm_reg[7]_rep__2\
    );
\ram_reg_0_7_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2222200000000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => ram_reg_bram_0,
      I2 => ap_CS_fsm_state3,
      I3 => \^q\(1),
      I4 => \ap_CS_fsm_reg[5]_1\,
      I5 => \^ap_cs_fsm_reg[5]_rep\(0),
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(0),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(0),
      O => grp_upzero_fu_352_bli_address0(0)
    );
\ram_reg_0_7_0_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(1),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(1),
      O => grp_upzero_fu_352_bli_address0(1)
    );
\ram_reg_0_7_0_0_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => bli_addr_reg_364(2),
      I1 => ap_CS_fsm_state3,
      I2 => \^q\(1),
      I3 => i_fu_64(2),
      O => grp_upzero_fu_352_bli_address0(2)
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(13),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(13),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(12),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(12),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(11),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(11),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(10),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(10),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(10),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(9),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(9),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(8),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(8),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(7),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(7),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(6),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(6),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(5),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(5),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(4),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(4),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \ram_reg_bram_0_i_42__2_n_20\,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => ram_reg_bram_0_1,
      O => dec_del_dltx_ce1
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \ram_reg_bram_0_i_42__2_n_20\,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state2,
      I5 => \ap_CS_fsm_reg[5]_0\(1),
      O => dec_del_dhx_ce1
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(3),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(3),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(2),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(2),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(1),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(1),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(0),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(0),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(15),
      I1 => ram_reg_bram_0,
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(14),
      I1 => ram_reg_bram_0,
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(13),
      I1 => ram_reg_bram_0,
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(12),
      I1 => ram_reg_bram_0,
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(11),
      I1 => ram_reg_bram_0,
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(10),
      I1 => ram_reg_bram_0,
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_ce0,
      I1 => ram_reg_bram_0_1,
      I2 => ram_reg_bram_0_2,
      I3 => ram_reg_bram_0,
      I4 => \q0_reg[0]\(0),
      I5 => \q0_reg[0]_0\(1),
      O => dec_del_dltx_ce0
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B800B800"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_ce0,
      I1 => \ap_CS_fsm_reg[5]_0\(1),
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0,
      I4 => \q0_reg[0]\(0),
      I5 => \q0_reg[0]_0\(1),
      O => dec_del_dhx_ce0
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(9),
      I1 => ram_reg_bram_0,
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(8),
      I1 => ram_reg_bram_0,
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(7),
      I1 => ram_reg_bram_0,
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(6),
      I1 => ram_reg_bram_0,
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(5),
      I1 => ram_reg_bram_0,
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(4),
      I1 => ram_reg_bram_0,
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(3),
      I1 => ram_reg_bram_0,
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(2),
      I1 => ram_reg_bram_0,
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(1),
      I1 => ram_reg_bram_0,
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_dec_del_dhx_d0(0),
      I1 => ram_reg_bram_0,
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => ap_CS_fsm_state7,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \^q\(3),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(2),
      I4 => ram_reg_bram_0_1,
      O => WEA(0)
    );
\ram_reg_bram_0_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => ram_reg_bram_0_1,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0,
      O => \ap_CS_fsm_reg[5]_rep__1\(0)
    );
\ram_reg_bram_0_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(3),
      O => \ram_reg_bram_0_i_42__2_n_20\
    );
\ram_reg_bram_0_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22A22222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^icmp_ln535_reg_330\,
      I2 => i_fu_64(2),
      I3 => i_fu_64(0),
      I4 => i_fu_64(1),
      I5 => \ram_reg_bram_0_i_48__0_n_20\,
      O => grp_upzero_fu_352_dlti_ce0
    );
\ram_reg_bram_0_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000B00"
    )
        port map (
      I0 => \ram_reg_bram_0_i_49__0_n_20\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state5,
      I3 => i_fu_64(2),
      I4 => \ram_reg_bram_0_i_42__2_n_20\,
      I5 => \^q\(2),
      O => grp_upzero_fu_352_dlti_address0(2)
    );
\ram_reg_bram_0_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF000E"
    )
        port map (
      I0 => i_fu_64(1),
      I1 => ap_CS_fsm_state5,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => ap_CS_fsm_state7,
      O => grp_upzero_fu_352_dlti_address0(1)
    );
\ram_reg_bram_0_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEAAA"
    )
        port map (
      I0 => grp_upzero_fu_352_dlti_we0,
      I1 => i_fu_64(1),
      I2 => ap_CS_fsm_state2,
      I3 => i_fu_64(2),
      I4 => ap_CS_fsm_state5,
      I5 => i_fu_64(0),
      O => grp_upzero_fu_352_dlti_address0(0)
    );
\ram_reg_bram_0_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      O => \ram_reg_bram_0_i_48__0_n_20\
    );
\ram_reg_bram_0_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_fu_64(0),
      I1 => i_fu_64(1),
      O => \ram_reg_bram_0_i_49__0_n_20\
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      O => ADDRARDADDR(0)
    );
\ram_reg_bram_0_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(3),
      I1 => ap_CS_fsm_state7,
      I2 => \^q\(2),
      O => grp_upzero_fu_352_dlti_we0
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => ram_reg_bram_0,
      I1 => \^q\(3),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(2),
      I4 => \ap_CS_fsm_reg[5]_0\(1),
      O => \ap_CS_fsm_reg[7]_rep__2_0\(0)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(1),
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(3),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_0,
      O => WEBWE(0)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(15),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(15),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(15),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => B(14),
      I1 => ap_CS_fsm_state7,
      I2 => dlti_load_2_reg_379(14),
      I3 => \^q\(3),
      I4 => dlti_load_4_reg_396(14),
      O => DINADIN(14)
    );
\reg_180[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(2),
      I2 => ap_CS_fsm_state5,
      O => \reg_180[15]_i_1__1_n_20\
    );
\reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(0),
      Q => grp_decode_fu_399_dec_del_dhx_d0(0),
      R => '0'
    );
\reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(10),
      Q => grp_decode_fu_399_dec_del_dhx_d0(10),
      R => '0'
    );
\reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(11),
      Q => grp_decode_fu_399_dec_del_dhx_d0(11),
      R => '0'
    );
\reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(12),
      Q => grp_decode_fu_399_dec_del_dhx_d0(12),
      R => '0'
    );
\reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(13),
      Q => grp_decode_fu_399_dec_del_dhx_d0(13),
      R => '0'
    );
\reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(14),
      Q => grp_decode_fu_399_dec_del_dhx_d0(14),
      R => '0'
    );
\reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(15),
      Q => grp_decode_fu_399_dec_del_dhx_d0(15),
      R => '0'
    );
\reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(1),
      Q => grp_decode_fu_399_dec_del_dhx_d0(1),
      R => '0'
    );
\reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(2),
      Q => grp_decode_fu_399_dec_del_dhx_d0(2),
      R => '0'
    );
\reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(3),
      Q => grp_decode_fu_399_dec_del_dhx_d0(3),
      R => '0'
    );
\reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(4),
      Q => grp_decode_fu_399_dec_del_dhx_d0(4),
      R => '0'
    );
\reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(5),
      Q => grp_decode_fu_399_dec_del_dhx_d0(5),
      R => '0'
    );
\reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(6),
      Q => grp_decode_fu_399_dec_del_dhx_d0(6),
      R => '0'
    );
\reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(7),
      Q => grp_decode_fu_399_dec_del_dhx_d0(7),
      R => '0'
    );
\reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(8),
      Q => grp_decode_fu_399_dec_del_dhx_d0(8),
      R => '0'
    );
\reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_180[15]_i_1__1_n_20\,
      D => \reg_180_reg[15]_0\(9),
      Q => grp_decode_fu_399_dec_del_dhx_d0(9),
      R => '0'
    );
\reg_407[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \dec_detl_reg[14]_0\,
      I1 => \ap_CS_fsm[6]_i_2_n_20\,
      I2 => \reg_407_reg[0]\(0),
      O => \ap_CS_fsm_reg[5]_rep__0_0\(0)
    );
\tmp_product_i_14__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \dec_detl_reg[14]_0\,
      I1 => \ap_CS_fsm[6]_i_2_n_20\,
      I2 => \dec_al2_reg[14]_2\,
      O => \^ap_cs_fsm_reg[5]_rep__0\
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_rep__0\,
      I1 => \q0_reg[0]\(0),
      I2 => \q0_reg[0]_0\(0),
      I3 => grp_reset_fu_243_ap_start_reg,
      O => E(0)
    );
\tmp_product_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \dec_detl_reg[14]_1\(0),
      I1 => \dec_detl_reg[14]_0\,
      I2 => grp_scalel_fu_663_ap_return(0),
      I3 => \^ap_cs_fsm_reg[5]_rep__0\,
      O => \dec_detl_reg[14]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode is
  port (
    CEB2 : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lshr_ln_reg_1143_reg[3]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_deth_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_196_reg[1]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xa2_2_fu_176_reg[35]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    grp_decode_fu_399_grp_logscl_fu_657_p_start : out STD_LOGIC;
    grp_decode_fu_399_grp_scalel_fu_663_p_start : out STD_LOGIC;
    grp_decode_fu_399_grp_uppol1_fu_669_p_start : out STD_LOGIC;
    grp_decode_fu_399_grp_uppol2_fu_676_p_start : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_rep__1_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_rep_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_rep__0_0\ : out STD_LOGIC;
    \add_ln367_reg_1153_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xa1_2_fu_180_reg[43]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa2_2_fu_176_reg[43]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_uppol1_fu_669_apl2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \reg_407_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \reg_407_reg[8]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__7_0\ : out STD_LOGIC;
    \reg_407_reg[12]_0\ : out STD_LOGIC;
    \apl1_reg_194_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_407_reg[11]_0\ : out STD_LOGIC;
    \reg_407_reg[11]_1\ : out STD_LOGIC;
    \tmp_5_reg_1408_reg[10]\ : out STD_LOGIC;
    \reg_407_reg[9]_0\ : out STD_LOGIC;
    \reg_407_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_407_reg[7]_0\ : out STD_LOGIC;
    \reg_407_reg[3]_0\ : out STD_LOGIC;
    \reg_407_reg[1]_0\ : out STD_LOGIC;
    grp_uppol1_fu_380_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \apl1_reg_194_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \apl1_reg_194[17]_i_6__0_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol2_fu_676_ap_return : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbh_reg[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_s_reg_1381_reg[10]_i_4_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \dec_nbh_reg[9]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln_reg_1138_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dec_nbh_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_rep_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_ah11 : out STD_LOGIC;
    dec_rlt21 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_shift_constant : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_filtep_fu_650_rlt1 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[7]_rep__4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_filtep_fu_650_rlt2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[7]_rep__3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_scalel_fu_663_nbl : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dec_del_dltx_ce0 : out STD_LOGIC;
    dec_del_dhx_ce0 : out STD_LOGIC;
    dec_del_bpl_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_dltx_ce1 : out STD_LOGIC;
    dec_del_dhx_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    accumd_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]_rep__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_uppol1_fu_669_plt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol1_fu_669_plt1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_uppol2_fu_676_plt2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC;
    \dec_ah2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_rlt2_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \dec_ah1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dec_al2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_al1_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_9\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln379_reg_1271_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln367_reg_1153_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_ph1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[7]_rep__6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[4]_4\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lshr_ln_reg_1143_reg[2]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    \dlti_load_2_reg_379_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_logscl_fu_657_ap_done : in STD_LOGIC;
    grp_decode_fu_399_ap_start_reg : in STD_LOGIC;
    grp_uppol2_fu_676_ap_done : in STD_LOGIC;
    grp_scalel_fu_663_ap_done : in STD_LOGIC;
    grp_uppol1_fu_669_ap_done : in STD_LOGIC;
    \xa2_2_fu_176_reg[0]_0\ : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln371_reg_1260_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout2_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_return : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_logscl_fu_327_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_341_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol1_fu_380_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_uppol2_fu_363_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[15]_i_7__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_preg_reg[15]_i_7__0_1\ : in STD_LOGIC;
    \ap_return_preg[7]_i_2__1\ : in STD_LOGIC;
    \ap_return_preg_reg[15]_i_7__0_2\ : in STD_LOGIC;
    \ap_return_preg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[15]_i_7__0_3\ : in STD_LOGIC;
    \dec_ah1_reg[11]\ : in STD_LOGIC;
    \dec_ah1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg[13]_i_2__0\ : in STD_LOGIC;
    \al1[14]_i_2\ : in STD_LOGIC;
    \ap_return_preg_reg[11]\ : in STD_LOGIC;
    \ap_return_preg_reg[15]_i_10__0\ : in STD_LOGIC;
    \ap_return_preg[15]_i_32__0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_al1_reg[11]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    grp_encode_fu_333_grp_uppol1_fu_669_p_start : in STD_LOGIC;
    \ap_return_preg_reg[15]_i_2__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_preg_reg[15]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \apl1_reg_194_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_2_reg_274 : in STD_LOGIC;
    \apl1_reg_194_reg[4]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dec_ah1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl1_reg_194_reg[4]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_reg_129_reg[3]\ : in STD_LOGIC;
    \tmp_5_reg_1408_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_ah2_load_reg_1177_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_al2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_407_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tmp_3_reg_279 : in STD_LOGIC;
    \dec_nbh_reg[0]\ : in STD_LOGIC;
    \tmp_s_reg_1381_reg[10]_i_4_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_s_reg_1381_reg[10]_i_4_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    \dec_rlt1_reg[30]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_preg_reg[12]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \tmp_product_i_6__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_product_i_5__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    \dec_rh2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dec_rlt2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST_8 : in STD_LOGIC;
    DSP_A_B_DATA_INST_9 : in STD_LOGIC;
    DSP_A_B_DATA_INST_10 : in STD_LOGIC;
    DSP_A_B_DATA_INST_11 : in STD_LOGIC;
    DSP_A_B_DATA_INST_12 : in STD_LOGIC;
    DSP_A_B_DATA_INST_13 : in STD_LOGIC;
    DSP_A_B_DATA_INST_14 : in STD_LOGIC;
    DSP_A_B_DATA_INST_15 : in STD_LOGIC;
    DSP_A_B_DATA_INST_16 : in STD_LOGIC;
    DSP_A_B_DATA_INST_17 : in STD_LOGIC;
    DSP_A_B_DATA_INST_18 : in STD_LOGIC;
    DSP_A_B_DATA_INST_19 : in STD_LOGIC;
    DSP_A_B_DATA_INST_20 : in STD_LOGIC;
    DSP_A_B_DATA_INST_21 : in STD_LOGIC;
    DSP_A_B_DATA_INST_22 : in STD_LOGIC;
    DSP_A_B_DATA_INST_23 : in STD_LOGIC;
    DSP_A_B_DATA_INST_24 : in STD_LOGIC;
    DSP_A_B_DATA_INST_25 : in STD_LOGIC;
    DSP_A_B_DATA_INST_26 : in STD_LOGIC;
    DSP_A_B_DATA_INST_27 : in STD_LOGIC;
    DSP_A_B_DATA_INST_28 : in STD_LOGIC;
    DSP_A_B_DATA_INST_29 : in STD_LOGIC;
    DSP_A_B_DATA_INST_30 : in STD_LOGIC;
    DSP_A_B_DATA_INST_31 : in STD_LOGIC;
    DSP_A_B_DATA_INST_32 : in STD_LOGIC;
    DSP_A_B_DATA_INST_33 : in STD_LOGIC;
    DSP_A_B_DATA_INST_34 : in STD_LOGIC;
    DSP_A_B_DATA_INST_35 : in STD_LOGIC;
    DSP_A_B_DATA_INST_36 : in STD_LOGIC;
    DSP_A_B_DATA_INST_37 : in STD_LOGIC;
    DSP_A_B_DATA_INST_38 : in STD_LOGIC;
    DSP_A_B_DATA_INST_39 : in STD_LOGIC;
    DSP_A_B_DATA_INST_40 : in STD_LOGIC;
    DSP_A_B_DATA_INST_41 : in STD_LOGIC;
    DSP_A_B_DATA_INST_42 : in STD_LOGIC;
    DSP_A_B_DATA_INST_43 : in STD_LOGIC;
    DSP_A_B_DATA_INST_44 : in STD_LOGIC;
    DSP_A_B_DATA_INST_45 : in STD_LOGIC;
    DSP_A_B_DATA_INST_46 : in STD_LOGIC;
    DSP_A_B_DATA_INST_47 : in STD_LOGIC;
    DSP_A_B_DATA_INST_48 : in STD_LOGIC;
    DSP_A_B_DATA_INST_49 : in STD_LOGIC;
    DSP_A_B_DATA_INST_50 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dec_rlt2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_51 : in STD_LOGIC;
    DSP_A_B_DATA_INST_52 : in STD_LOGIC;
    DSP_A_B_DATA_INST_53 : in STD_LOGIC;
    DSP_A_B_DATA_INST_54 : in STD_LOGIC;
    DSP_A_B_DATA_INST_55 : in STD_LOGIC;
    DSP_A_B_DATA_INST_56 : in STD_LOGIC;
    DSP_A_B_DATA_INST_57 : in STD_LOGIC;
    DSP_A_B_DATA_INST_58 : in STD_LOGIC;
    DSP_A_B_DATA_INST_59 : in STD_LOGIC;
    DSP_A_B_DATA_INST_60 : in STD_LOGIC;
    DSP_A_B_DATA_INST_61 : in STD_LOGIC;
    DSP_A_B_DATA_INST_62 : in STD_LOGIC;
    DSP_A_B_DATA_INST_63 : in STD_LOGIC;
    DSP_A_B_DATA_INST_64 : in STD_LOGIC;
    DSP_A_B_DATA_INST_65 : in STD_LOGIC;
    DSP_A_B_DATA_INST_66 : in STD_LOGIC;
    DSP_A_B_DATA_INST_67 : in STD_LOGIC;
    DSP_A_B_DATA_INST_68 : in STD_LOGIC;
    DSP_A_B_DATA_INST_69 : in STD_LOGIC;
    DSP_A_B_DATA_INST_70 : in STD_LOGIC;
    DSP_A_B_DATA_INST_71 : in STD_LOGIC;
    DSP_A_B_DATA_INST_72 : in STD_LOGIC;
    DSP_A_B_DATA_INST_73 : in STD_LOGIC;
    DSP_A_B_DATA_INST_74 : in STD_LOGIC;
    DSP_A_B_DATA_INST_75 : in STD_LOGIC;
    DSP_A_B_DATA_INST_76 : in STD_LOGIC;
    DSP_A_B_DATA_INST_77 : in STD_LOGIC;
    DSP_A_B_DATA_INST_78 : in STD_LOGIC;
    DSP_A_B_DATA_INST_79 : in STD_LOGIC;
    DSP_A_B_DATA_INST_80 : in STD_LOGIC;
    DSP_A_B_DATA_INST_81 : in STD_LOGIC;
    DSP_A_B_DATA_INST_82 : in STD_LOGIC;
    DSP_A_B_DATA_INST_83 : in STD_LOGIC;
    DSP_A_B_DATA_INST_84 : in STD_LOGIC;
    DSP_A_B_DATA_INST_85 : in STD_LOGIC;
    DSP_A_B_DATA_INST_86 : in STD_LOGIC;
    DSP_A_B_DATA_INST_87 : in STD_LOGIC;
    DSP_A_B_DATA_INST_88 : in STD_LOGIC;
    DSP_A_B_DATA_INST_89 : in STD_LOGIC;
    DSP_A_B_DATA_INST_90 : in STD_LOGIC;
    DSP_A_B_DATA_INST_91 : in STD_LOGIC;
    DSP_A_B_DATA_INST_92 : in STD_LOGIC;
    DSP_A_B_DATA_INST_93 : in STD_LOGIC;
    DSP_A_B_DATA_INST_94 : in STD_LOGIC;
    DSP_A_B_DATA_INST_95 : in STD_LOGIC;
    DSP_A_B_DATA_INST_96 : in STD_LOGIC;
    \tmp_reg_129_reg[3]_0\ : in STD_LOGIC;
    \tmp_reg_129_reg[2]\ : in STD_LOGIC;
    \tmp_reg_129_reg[1]\ : in STD_LOGIC;
    \tmp_reg_129_reg[0]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[9]_2\ : in STD_LOGIC;
    \q0_reg[9]_3\ : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xout1_reg[31]\ : in STD_LOGIC;
    DSP_A_B_DATA_INST_97 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_98 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_99 : in STD_LOGIC;
    DSP_A_B_DATA_INST_100 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_s_reg_1381_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    encoded_d0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_deth_reg[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_nbl_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_13_reg_1232_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_uppol1_fu_669_ap_return : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dec_ah1_reg[11]_1\ : in STD_LOGIC;
    \dec_ah1_reg[12]\ : in STD_LOGIC;
    \dec_ah1_reg[12]_0\ : in STD_LOGIC;
    \dec_ah1_reg[13]\ : in STD_LOGIC;
    \dec_ah1_reg[13]_0\ : in STD_LOGIC;
    \dec_ah1_reg[14]\ : in STD_LOGIC;
    \dec_ah1_reg[14]_0\ : in STD_LOGIC;
    grp_decode_fu_399_dec_al1_o_ap_vld : in STD_LOGIC;
    \q0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_19_reg_1187_reg[10]_0\ : in STD_LOGIC;
    \apl1_reg_194_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ph1_load_reg_1192_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_plt1_load_reg_1249_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_180_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_101 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_19_reg_1187_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln622_fu_114_p1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dec_ph2_load_reg_1198_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_plt2_load_reg_1255_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode is
  signal \^cea2\ : STD_LOGIC;
  signal \^ceb2\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln344_fu_654_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln347_fu_671_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln347_reg_1237 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln347_reg_1237[23]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_11_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_12_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_13_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_14_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_15_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_16_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln347_reg_1237[31]_i_9_n_20\ : STD_LOGIC;
  signal add_ln350_fu_677_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln350_reg_1243 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln350_reg_1243[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln350_reg_1243[31]_i_9_n_20\ : STD_LOGIC;
  signal add_ln367_fu_492_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln367_reg_1153 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln367_reg_1153[15]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \^add_ln367_reg_1153_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln367_reg_1153_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln367_reg_1153_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal add_ln371_reg_1260 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln371_reg_1260[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln371_reg_1260_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal add_ln379_reg_1271 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln405_fu_1078_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \ap_CS_fsm[8]_i_2__0_n_20\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_rep_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_rep__0_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_rep__1_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_rep__7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal \ap_return_preg[15]_i_17__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_18__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_19__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_20__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_21__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_22__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_23__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_24__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_25__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_26__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_30__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg[15]_i_31__0_n_20\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_21\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_22\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_23\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_24\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_25\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_26\ : STD_LOGIC;
  signal \ap_return_preg_reg[15]_i_7__0_n_27\ : STD_LOGIC;
  signal \apl1_reg_194[0]_i_4__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_2__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_3__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_4__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_5__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_6__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_7__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[12]_i_9__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_14_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_15_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_16_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_17_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_18_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_19_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_20_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_3__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_4__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_5__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[17]_i_6__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_10_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_11_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_12_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_13_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_14_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_15_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_16_n_20\ : STD_LOGIC;
  signal \apl1_reg_194[4]_i_17_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[0]_i_1__0_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[12]_i_1__0_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1__0_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1__0_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1__0_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_1__0_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[17]_i_2__0_n_27\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_20\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_21\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_22\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_23\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_24\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_25\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_26\ : STD_LOGIC;
  signal \apl1_reg_194_reg[4]_i_1__0_n_27\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dec_ah2_load_reg_1177 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^dec_deth_reg[14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dec_nbh_reg[14]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dec_ph1_load_reg_1192 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_ph2_load_reg_1198 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt1_load_reg_1249 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt2_load_reg_1255 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dec_rlt1[15]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_11_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_13_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_14_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_15_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_16_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_17_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_18_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_19_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_20_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_21_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_22_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_23_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_24_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_25_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_26_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_27_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_28_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_4_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_10_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_11_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_12_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_13_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_14_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_15_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_16_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_17_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_18_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_19_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_20_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_21_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_22_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_23_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_24_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_25_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_26_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_27_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_6_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_7_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_8_n_20\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_9_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_12_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_3_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_4_n_27\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_20\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_21\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_22\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_23\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_24\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_25\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_26\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_5_n_27\ : STD_LOGIC;
  signal grp_decode_fu_399_accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_decode_fu_399_accumd_we0 : STD_LOGIC;
  signal grp_decode_fu_399_ap_done : STD_LOGIC;
  signal grp_decode_fu_399_dec_plt1_o_ap_vld : STD_LOGIC;
  signal \^grp_decode_fu_399_grp_logscl_fu_657_p_start\ : STD_LOGIC;
  signal \^grp_decode_fu_399_grp_scalel_fu_663_p_start\ : STD_LOGIC;
  signal \^grp_decode_fu_399_grp_uppol1_fu_669_p_start\ : STD_LOGIC;
  signal \^grp_decode_fu_399_grp_uppol2_fu_676_p_start\ : STD_LOGIC;
  signal grp_decode_fu_399_h_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_decode_fu_399_h_ce0 : STD_LOGIC;
  signal grp_decode_fu_399_qq4_code4_table_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_decode_fu_399_xout2_ap_vld : STD_LOGIC;
  signal grp_filtez_fu_317_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_317_ap_start_reg : STD_LOGIC;
  signal grp_filtez_fu_317_n_103 : STD_LOGIC;
  signal grp_filtez_fu_317_n_104 : STD_LOGIC;
  signal grp_filtez_fu_317_n_105 : STD_LOGIC;
  signal grp_filtez_fu_317_n_138 : STD_LOGIC;
  signal grp_filtez_fu_317_n_139 : STD_LOGIC;
  signal grp_filtez_fu_317_n_140 : STD_LOGIC;
  signal grp_filtez_fu_317_n_141 : STD_LOGIC;
  signal grp_filtez_fu_317_n_142 : STD_LOGIC;
  signal grp_filtez_fu_317_n_143 : STD_LOGIC;
  signal grp_filtez_fu_317_n_144 : STD_LOGIC;
  signal grp_filtez_fu_317_n_145 : STD_LOGIC;
  signal grp_filtez_fu_317_n_146 : STD_LOGIC;
  signal grp_filtez_fu_317_n_147 : STD_LOGIC;
  signal grp_filtez_fu_317_n_148 : STD_LOGIC;
  signal grp_filtez_fu_317_n_149 : STD_LOGIC;
  signal grp_filtez_fu_317_n_150 : STD_LOGIC;
  signal grp_filtez_fu_317_n_151 : STD_LOGIC;
  signal grp_filtez_fu_317_n_152 : STD_LOGIC;
  signal grp_filtez_fu_317_n_153 : STD_LOGIC;
  signal grp_filtez_fu_317_n_154 : STD_LOGIC;
  signal grp_filtez_fu_317_n_20 : STD_LOGIC;
  signal grp_filtez_fu_317_n_21 : STD_LOGIC;
  signal grp_filtez_fu_317_n_26 : STD_LOGIC;
  signal grp_fu_396_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_logscl_fu_327_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal grp_logscl_fu_657_il : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal grp_scalel_fu_341_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal \^grp_scalel_fu_663_nbl\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal grp_uppol1_fu_380_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \grp_uppol1_fu_669/sub_ln597_fu_88_p20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_uppol1_fu_669_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^grp_uppol1_fu_669_apl2\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_uppol2_fu_363_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal \grp_uppol2_fu_676/apl2_fu_236_p2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_uppol2_fu_676/p_0_in0_in\ : STD_LOGIC;
  signal \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \grp_uppol2_fu_676/sub_ln580_fu_203_p20\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_uppol2_fu_676_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_uppol2_fu_676_al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^grp_uppol2_fu_676_ap_return\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_upzero_fu_352_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_352_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_352_dlt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_upzero_fu_352_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_352_n_75 : STD_LOGIC;
  signal grp_upzero_fu_352_n_76 : STD_LOGIC;
  signal grp_upzero_fu_352_n_77 : STD_LOGIC;
  signal grp_upzero_fu_352_n_78 : STD_LOGIC;
  signal grp_upzero_fu_352_n_79 : STD_LOGIC;
  signal h_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal i_15_fu_842_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_17_fu_1053_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \i_9_fu_192[0]_i_1_n_20\ : STD_LOGIC;
  signal i_9_fu_192_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_fu_184[0]_i_1_n_20\ : STD_LOGIC;
  signal \i_fu_184[2]_i_1_n_20\ : STD_LOGIC;
  signal i_fu_184_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln535_reg_330 : STD_LOGIC;
  signal \idx22_fu_188[2]_i_1_n_20\ : STD_LOGIC;
  signal idx22_fu_188_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_fu_172_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal mul_15s_32s_47_1_1_U130_n_33 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U130_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_79 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_82 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U131_n_83 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U135_n_50 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U132_n_20 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U132_n_21 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U132_n_22 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U132_n_23 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U132_n_61 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal ram_reg_0_15_0_0_i_10_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_12_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_20 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_9_n_20 : STD_LOGIC;
  signal reg_4070 : STD_LOGIC;
  signal \^reg_407_reg[11]_0\ : STD_LOGIC;
  signal \^reg_407_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^reg_407_reg[1]_0\ : STD_LOGIC;
  signal \^reg_407_reg[8]_0\ : STD_LOGIC;
  signal \^reg_407_reg[8]_1\ : STD_LOGIC;
  signal sext_ln333_1_fu_819_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln333_fu_810_p1 : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal sext_ln364_1_fu_488_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln365_reg_1182 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln386_fu_814_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln378_fu_772_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln378_reg_1266 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_ln378_reg_1266[15]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[15]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[23]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[31]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_2_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_3_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_4_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_5_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_6_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_7_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_8_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266[7]_i_9_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \sub_ln378_reg_1266_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal tmp_13_reg_1232 : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal tmp_19_reg_1187 : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \tmp_19_reg_1187[10]_i_1_n_20\ : STD_LOGIC;
  signal tmp_23_fu_454_p6 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \tmp_5_reg_1408[14]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_14_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_15_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_16_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_17_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_18_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_19_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_30_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_31_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_32_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_47_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_49_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_50_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_52_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_54_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_56_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_58_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[14]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_11_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_25_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_26_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_27_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_28_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_29_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_42_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_44_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_46_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_48_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_51_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_53_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_7_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_8_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408[7]_i_9_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_21\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_23\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_10_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_11_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_12_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_12_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_12_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_12_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_12_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_3_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_21\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_23\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[14]_i_4_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_21\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_23\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_4_n_27\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_21\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_22\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_23\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_24\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_25\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_26\ : STD_LOGIC;
  signal \tmp_5_reg_1408_reg[7]_i_5_n_27\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \tmp_product__14_carry__3_i_1__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5__0_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7__0_n_20\ : STD_LOGIC;
  signal tmp_reg_1203 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_s_logsch_fu_684/p_0_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_s_logsch_fu_684_nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_s_reg_1215 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_s_reg_1381[10]_i_20_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_21_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_22_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_23_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_24_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_33_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_34_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_35_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_36_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_37_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_38_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_39_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_40_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[7]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[7]_i_13_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_4_n_22\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_4_n_24\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_4_n_25\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_4_n_26\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_4_n_27\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_21\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_22\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_23\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_24\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_25\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_26\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_6_n_27\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_21\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_22\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_23\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_24\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_25\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_26\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_3_n_27\ : STD_LOGIC;
  signal trunc_ln364_1_reg_1148 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln372_fu_732_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln405_reg_1316 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^trunc_ln_reg_1138_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal xa1_2_fu_180 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \xa1_2_fu_180[15]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[15]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[23]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[31]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_19_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_20_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_21_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_22_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_23_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_24_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_25_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_26_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[39]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_14_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_15_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_16_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[45]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_2_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_3_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_4_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_5_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_6_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_7_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_8_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180[7]_i_9_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[15]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[23]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[31]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_20\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_21\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_22\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_23\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_24\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[39]_i_18_n_27\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_13_n_25\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_13_n_26\ : STD_LOGIC;
  signal \xa1_2_fu_180_reg[45]_i_13_n_27\ : STD_LOGIC;
  signal xa2_2_fu_176 : STD_LOGIC;
  signal xa2_2_fu_176_reg : STD_LOGIC_VECTOR ( 45 downto 36 );
  signal \^xa2_2_fu_176_reg[35]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \xa2_2_fu_176_reg_n_20_[0]\ : STD_LOGIC;
  signal \xa2_2_fu_176_reg_n_20_[1]\ : STD_LOGIC;
  signal \xout1[27]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[27]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_2_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_3_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_4_n_20\ : STD_LOGIC;
  signal \xout1[31]_i_5_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_19_n_20\ : STD_LOGIC;
  signal \xout1[3]_i_20_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_6_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_7_n_20\ : STD_LOGIC;
  signal \xout2[27]_i_8_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_3_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_4_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_5_n_20\ : STD_LOGIC;
  signal \xout2[31]_i_6_n_20\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_20\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_21\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_22\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_23\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_24\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_25\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_26\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_27\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_25\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_26\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_27\ : STD_LOGIC;
  signal \NLW_add_ln367_reg_1153_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln371_reg_1260_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ap_return_preg_reg[15]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl1_reg_194_reg[0]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_reg_194_reg[17]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_reg_194_reg[17]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl1_reg_194_reg[17]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_reg_194_reg[17]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dec_rlt1_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_dec_rlt1_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sub_ln378_reg_1266_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_5_reg_1408_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_5_reg_1408_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_tmp_s_reg_1381_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_s_reg_1381_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_s_reg_1381_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_xa1_2_fu_180_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa1_2_fu_180_reg[45]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa1_2_fu_180_reg[45]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_10\ : label is "lutpair27";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_11\ : label is "lutpair26";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_12\ : label is "lutpair25";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_13\ : label is "lutpair24";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_14\ : label is "lutpair23";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_15\ : label is "lutpair22";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_16\ : label is "lutpair21";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_2\ : label is "lutpair26";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_4\ : label is "lutpair24";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_5\ : label is "lutpair23";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_6\ : label is "lutpair22";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \add_ln347_reg_1237[23]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_11\ : label is "lutpair33";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_12\ : label is "lutpair32";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_13\ : label is "lutpair31";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_14\ : label is "lutpair30";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_15\ : label is "lutpair29";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_16\ : label is "lutpair28";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_2\ : label is "lutpair33";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_3\ : label is "lutpair32";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_4\ : label is "lutpair31";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_5\ : label is "lutpair30";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_6\ : label is "lutpair29";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_7\ : label is "lutpair28";
  attribute HLUTNM of \add_ln347_reg_1237[31]_i_8\ : label is "lutpair27";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln367_reg_1153_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_1153_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_1153_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_1153_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_1260_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_1260_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_1260_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_1260_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__9\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__0\ : label is "soft_lutpair161";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[5]\ : label is "ap_CS_fsm_reg[5]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]_rep\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[5]_rep\ : label is "ap_CS_fsm_reg[5]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]_rep__0\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[5]_rep__0\ : label is "ap_CS_fsm_reg[5]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]_rep__1\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[5]_rep__1\ : label is "ap_CS_fsm_reg[5]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_return_preg[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_return_preg[11]_i_5__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_return_preg[11]_i_6\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_6\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_return_preg[13]_i_5__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_2__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_return_preg[14]_i_5__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_14__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_return_preg[1]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_return_preg[2]_i_3__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_return_preg[3]_i_3__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_return_preg[4]_i_3__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_return_preg[5]_i_3__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_return_preg[6]_i_3__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_return_preg[7]_i_3__2\ : label is "soft_lutpair185";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_return_preg_reg[15]_i_7__0\ : label is 11;
  attribute SOFT_HLUTNM of \dec_ph1[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dec_ph1[10]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dec_ph1[11]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dec_ph1[12]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dec_ph1[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dec_ph1[14]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dec_ph1[15]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \dec_ph1[16]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \dec_ph1[17]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dec_ph1[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dec_ph1[19]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dec_ph1[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dec_ph1[20]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dec_ph1[21]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dec_ph1[22]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dec_ph1[23]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dec_ph1[24]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dec_ph1[25]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dec_ph1[26]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dec_ph1[27]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dec_ph1[28]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dec_ph1[29]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dec_ph1[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dec_ph1[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dec_ph1[31]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dec_ph1[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dec_ph1[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dec_ph1[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dec_ph1[6]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dec_ph1[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dec_ph1[8]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dec_ph1[9]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dec_ph2[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dec_ph2[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dec_ph2[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dec_ph2[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dec_ph2[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dec_ph2[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dec_ph2[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dec_ph2[16]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dec_ph2[17]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dec_ph2[18]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dec_ph2[19]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dec_ph2[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dec_ph2[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dec_ph2[21]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dec_ph2[22]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dec_ph2[23]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dec_ph2[24]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dec_ph2[25]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dec_ph2[26]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dec_ph2[27]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dec_ph2[28]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dec_ph2[29]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dec_ph2[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dec_ph2[30]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dec_ph2[31]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dec_ph2[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dec_ph2[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dec_ph2[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dec_ph2[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dec_ph2[7]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dec_ph2[8]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dec_ph2[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dec_plt2[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dec_plt2[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dec_plt2[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dec_plt2[12]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dec_plt2[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dec_plt2[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dec_plt2[15]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dec_plt2[16]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dec_plt2[17]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dec_plt2[18]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dec_plt2[19]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \dec_plt2[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dec_plt2[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dec_plt2[21]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \dec_plt2[22]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dec_plt2[23]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dec_plt2[24]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dec_plt2[25]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \dec_plt2[26]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dec_plt2[27]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \dec_plt2[28]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dec_plt2[29]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dec_plt2[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dec_plt2[30]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dec_plt2[31]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dec_plt2[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dec_plt2[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dec_plt2[5]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dec_plt2[6]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dec_plt2[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \dec_plt2[8]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dec_plt2[9]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dec_rh1[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_rh1[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_rh1[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_rh1[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_rh1[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_rh1[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_rh1[15]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_rh1[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_rh1[17]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_rh1[18]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_rh1[19]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_rh1[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_rh1[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_rh1[21]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_rh1[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_rh1[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_rh1[24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_rh1[25]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_rh1[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_rh1[27]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_rh1[28]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_rh1[29]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_rh1[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_rh1[30]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_rh1[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dec_rh1[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dec_rh1[5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_rh1[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_rh1[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_rh1[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_rh1[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_rh2[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_rh2[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dec_rh2[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_rh2[12]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_rh2[13]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dec_rh2[14]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dec_rh2[15]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dec_rh2[16]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dec_rh2[17]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dec_rh2[18]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dec_rh2[19]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dec_rh2[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dec_rh2[20]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dec_rh2[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dec_rh2[22]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dec_rh2[23]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dec_rh2[24]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dec_rh2[25]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dec_rh2[26]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dec_rh2[27]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dec_rh2[28]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dec_rh2[29]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dec_rh2[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dec_rh2[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dec_rh2[3]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dec_rh2[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dec_rh2[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dec_rh2[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \dec_rh2[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dec_rh2[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dec_rh2[9]_i_1\ : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[23]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[30]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[30]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of grp_decode_fu_399_ap_start_reg_i_1 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i_9_fu_192[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_9_fu_192[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i_9_fu_192[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_fu_184[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i_fu_184[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i_fu_184[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_fu_184[3]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \idx22_fu_188[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \idx22_fu_188[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \idx22_fu_188[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idx_fu_172[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \idx_fu_172[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \idx_fu_172[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \idx_fu_172[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/tmp_product_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_0_out_inferred__0/tmp_product_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \q0[10]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \q0[11]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \q0[12]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \q0[12]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \q0[12]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \q0[9]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_12 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_13 : label is "soft_lutpair164";
  attribute ADDER_THRESHOLD of \sub_ln378_reg_1266_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_1266_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_1266_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_1266_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_5_reg_1408[7]_i_44\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tmp_5_reg_1408[7]_i_46\ : label is "soft_lutpair158";
  attribute COMPARATOR_THRESHOLD of \tmp_5_reg_1408_reg[14]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_5_reg_1408_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_5_reg_1408_reg[14]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \xout2[31]_i_1\ : label is "soft_lutpair163";
  attribute ADDER_THRESHOLD of \xout2_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[31]_i_2\ : label is 35;
begin
  CEA2 <= \^cea2\;
  CEB2 <= \^ceb2\;
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  O(0) <= \^o\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \add_ln367_reg_1153_reg[31]_0\(0) <= \^add_ln367_reg_1153_reg[31]_0\(0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[1]_2\ <= \^ap_cs_fsm_reg[1]_2\;
  \ap_CS_fsm_reg[5]_rep_0\ <= \^ap_cs_fsm_reg[5]_rep_0\;
  \ap_CS_fsm_reg[5]_rep__0_0\ <= \^ap_cs_fsm_reg[5]_rep__0_0\;
  \ap_CS_fsm_reg[5]_rep__1_0\ <= \^ap_cs_fsm_reg[5]_rep__1_0\;
  \ap_CS_fsm_reg[7]_rep__7\ <= \^ap_cs_fsm_reg[7]_rep__7\;
  \dec_deth_reg[14]\(0) <= \^dec_deth_reg[14]\(0);
  \dec_nbh_reg[14]\(7 downto 0) <= \^dec_nbh_reg[14]\(7 downto 0);
  grp_decode_fu_399_grp_logscl_fu_657_p_start <= \^grp_decode_fu_399_grp_logscl_fu_657_p_start\;
  grp_decode_fu_399_grp_scalel_fu_663_p_start <= \^grp_decode_fu_399_grp_scalel_fu_663_p_start\;
  grp_decode_fu_399_grp_uppol1_fu_669_p_start <= \^grp_decode_fu_399_grp_uppol1_fu_669_p_start\;
  grp_decode_fu_399_grp_uppol2_fu_676_p_start <= \^grp_decode_fu_399_grp_uppol2_fu_676_p_start\;
  grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0) <= \^grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1\(0);
  grp_scalel_fu_663_nbl(8 downto 0) <= \^grp_scalel_fu_663_nbl\(8 downto 0);
  grp_uppol1_fu_669_apl2(14 downto 0) <= \^grp_uppol1_fu_669_apl2\(14 downto 0);
  grp_uppol2_fu_676_ap_return(14 downto 0) <= \^grp_uppol2_fu_676_ap_return\(14 downto 0);
  \reg_407_reg[11]_0\ <= \^reg_407_reg[11]_0\;
  \reg_407_reg[14]_0\(14 downto 0) <= \^reg_407_reg[14]_0\(14 downto 0);
  \reg_407_reg[1]_0\ <= \^reg_407_reg[1]_0\;
  \reg_407_reg[8]_0\ <= \^reg_407_reg[8]_0\;
  \reg_407_reg[8]_1\ <= \^reg_407_reg[8]_1\;
  \trunc_ln_reg_1138_reg[0]_0\(4 downto 0) <= \^trunc_ln_reg_1138_reg[0]_0\(4 downto 0);
  \xa2_2_fu_176_reg[35]_0\(33 downto 0) <= \^xa2_2_fu_176_reg[35]_0\(33 downto 0);
\add_ln347_reg_1237[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(23),
      I1 => tmp_s_reg_1215(23),
      I2 => tmp_s_reg_1215(22),
      I3 => tmp_reg_1203(22),
      I4 => \add_ln347_reg_1237[23]_i_2_n_20\,
      O => \add_ln347_reg_1237[23]_i_10_n_20\
    );
\add_ln347_reg_1237[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(22),
      I1 => tmp_s_reg_1215(22),
      I2 => tmp_s_reg_1215(21),
      I3 => tmp_reg_1203(21),
      I4 => \add_ln347_reg_1237[23]_i_3_n_20\,
      O => \add_ln347_reg_1237[23]_i_11_n_20\
    );
\add_ln347_reg_1237[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(21),
      I1 => tmp_s_reg_1215(21),
      I2 => tmp_s_reg_1215(20),
      I3 => tmp_reg_1203(20),
      I4 => \add_ln347_reg_1237[23]_i_4_n_20\,
      O => \add_ln347_reg_1237[23]_i_12_n_20\
    );
\add_ln347_reg_1237[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(20),
      I1 => tmp_s_reg_1215(20),
      I2 => tmp_s_reg_1215(19),
      I3 => tmp_reg_1203(19),
      I4 => \add_ln347_reg_1237[23]_i_5_n_20\,
      O => \add_ln347_reg_1237[23]_i_13_n_20\
    );
\add_ln347_reg_1237[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(19),
      I1 => tmp_s_reg_1215(19),
      I2 => tmp_s_reg_1215(18),
      I3 => tmp_reg_1203(18),
      I4 => \add_ln347_reg_1237[23]_i_6_n_20\,
      O => \add_ln347_reg_1237[23]_i_14_n_20\
    );
\add_ln347_reg_1237[23]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(18),
      I1 => tmp_s_reg_1215(18),
      I2 => tmp_s_reg_1215(17),
      I3 => tmp_reg_1203(17),
      I4 => \add_ln347_reg_1237[23]_i_7_n_20\,
      O => \add_ln347_reg_1237[23]_i_15_n_20\
    );
\add_ln347_reg_1237[23]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(17),
      I1 => tmp_s_reg_1215(17),
      I2 => tmp_s_reg_1215(16),
      I3 => tmp_reg_1203(16),
      I4 => \add_ln347_reg_1237[23]_i_8_n_20\,
      O => \add_ln347_reg_1237[23]_i_16_n_20\
    );
\add_ln347_reg_1237[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(22),
      I1 => tmp_s_reg_1215(22),
      I2 => tmp_s_reg_1215(21),
      I3 => tmp_reg_1203(21),
      O => \add_ln347_reg_1237[23]_i_2_n_20\
    );
\add_ln347_reg_1237[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(21),
      I1 => tmp_s_reg_1215(21),
      I2 => tmp_s_reg_1215(20),
      I3 => tmp_reg_1203(20),
      O => \add_ln347_reg_1237[23]_i_3_n_20\
    );
\add_ln347_reg_1237[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(20),
      I1 => tmp_s_reg_1215(20),
      I2 => tmp_s_reg_1215(19),
      I3 => tmp_reg_1203(19),
      O => \add_ln347_reg_1237[23]_i_4_n_20\
    );
\add_ln347_reg_1237[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(19),
      I1 => tmp_s_reg_1215(19),
      I2 => tmp_s_reg_1215(18),
      I3 => tmp_reg_1203(18),
      O => \add_ln347_reg_1237[23]_i_5_n_20\
    );
\add_ln347_reg_1237[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(18),
      I1 => tmp_s_reg_1215(18),
      I2 => tmp_s_reg_1215(17),
      I3 => tmp_reg_1203(17),
      O => \add_ln347_reg_1237[23]_i_6_n_20\
    );
\add_ln347_reg_1237[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(17),
      I1 => tmp_s_reg_1215(17),
      I2 => tmp_s_reg_1215(16),
      I3 => tmp_reg_1203(16),
      O => \add_ln347_reg_1237[23]_i_7_n_20\
    );
\add_ln347_reg_1237[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(16),
      I1 => tmp_s_reg_1215(16),
      I2 => tmp_s_reg_1215(15),
      I3 => tmp_reg_1203(15),
      O => \add_ln347_reg_1237[23]_i_8_n_20\
    );
\add_ln347_reg_1237[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A95656A9"
    )
        port map (
      I0 => \add_ln347_reg_1237[31]_i_2_n_20\,
      I1 => tmp_reg_1203(29),
      I2 => tmp_s_reg_1215(29),
      I3 => tmp_reg_1203(30),
      I4 => tmp_s_reg_1215(30),
      O => \add_ln347_reg_1237[31]_i_10_n_20\
    );
\add_ln347_reg_1237[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(29),
      I1 => tmp_s_reg_1215(29),
      I2 => tmp_s_reg_1215(28),
      I3 => tmp_reg_1203(28),
      I4 => \add_ln347_reg_1237[31]_i_3_n_20\,
      O => \add_ln347_reg_1237[31]_i_11_n_20\
    );
\add_ln347_reg_1237[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(28),
      I1 => tmp_s_reg_1215(28),
      I2 => tmp_s_reg_1215(27),
      I3 => tmp_reg_1203(27),
      I4 => \add_ln347_reg_1237[31]_i_4_n_20\,
      O => \add_ln347_reg_1237[31]_i_12_n_20\
    );
\add_ln347_reg_1237[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(27),
      I1 => tmp_s_reg_1215(27),
      I2 => tmp_s_reg_1215(26),
      I3 => tmp_reg_1203(26),
      I4 => \add_ln347_reg_1237[31]_i_5_n_20\,
      O => \add_ln347_reg_1237[31]_i_13_n_20\
    );
\add_ln347_reg_1237[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(26),
      I1 => tmp_s_reg_1215(26),
      I2 => tmp_s_reg_1215(25),
      I3 => tmp_reg_1203(25),
      I4 => \add_ln347_reg_1237[31]_i_6_n_20\,
      O => \add_ln347_reg_1237[31]_i_14_n_20\
    );
\add_ln347_reg_1237[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(25),
      I1 => tmp_s_reg_1215(25),
      I2 => tmp_s_reg_1215(24),
      I3 => tmp_reg_1203(24),
      I4 => \add_ln347_reg_1237[31]_i_7_n_20\,
      O => \add_ln347_reg_1237[31]_i_15_n_20\
    );
\add_ln347_reg_1237[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966669"
    )
        port map (
      I0 => tmp_reg_1203(24),
      I1 => tmp_s_reg_1215(24),
      I2 => tmp_s_reg_1215(23),
      I3 => tmp_reg_1203(23),
      I4 => \add_ln347_reg_1237[31]_i_8_n_20\,
      O => \add_ln347_reg_1237[31]_i_16_n_20\
    );
\add_ln347_reg_1237[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(29),
      I1 => tmp_s_reg_1215(29),
      I2 => tmp_s_reg_1215(28),
      I3 => tmp_reg_1203(28),
      O => \add_ln347_reg_1237[31]_i_2_n_20\
    );
\add_ln347_reg_1237[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(28),
      I1 => tmp_s_reg_1215(28),
      I2 => tmp_s_reg_1215(27),
      I3 => tmp_reg_1203(27),
      O => \add_ln347_reg_1237[31]_i_3_n_20\
    );
\add_ln347_reg_1237[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(27),
      I1 => tmp_s_reg_1215(27),
      I2 => tmp_s_reg_1215(26),
      I3 => tmp_reg_1203(26),
      O => \add_ln347_reg_1237[31]_i_4_n_20\
    );
\add_ln347_reg_1237[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(26),
      I1 => tmp_s_reg_1215(26),
      I2 => tmp_s_reg_1215(25),
      I3 => tmp_reg_1203(25),
      O => \add_ln347_reg_1237[31]_i_5_n_20\
    );
\add_ln347_reg_1237[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(25),
      I1 => tmp_s_reg_1215(25),
      I2 => tmp_s_reg_1215(24),
      I3 => tmp_reg_1203(24),
      O => \add_ln347_reg_1237[31]_i_6_n_20\
    );
\add_ln347_reg_1237[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(24),
      I1 => tmp_s_reg_1215(24),
      I2 => tmp_s_reg_1215(23),
      I3 => tmp_reg_1203(23),
      O => \add_ln347_reg_1237[31]_i_7_n_20\
    );
\add_ln347_reg_1237[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9990"
    )
        port map (
      I0 => tmp_reg_1203(23),
      I1 => tmp_s_reg_1215(23),
      I2 => tmp_s_reg_1215(22),
      I3 => tmp_reg_1203(22),
      O => \add_ln347_reg_1237[31]_i_8_n_20\
    );
\add_ln347_reg_1237[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => tmp_reg_1203(29),
      I1 => tmp_s_reg_1215(29),
      I2 => tmp_reg_1203(31),
      I3 => tmp_s_reg_1215(31),
      I4 => tmp_reg_1203(30),
      I5 => tmp_s_reg_1215(30),
      O => \add_ln347_reg_1237[31]_i_9_n_20\
    );
\add_ln347_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(0),
      Q => add_ln347_reg_1237(0),
      R => '0'
    );
\add_ln347_reg_1237_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(10),
      Q => add_ln347_reg_1237(10),
      R => '0'
    );
\add_ln347_reg_1237_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(11),
      Q => add_ln347_reg_1237(11),
      R => '0'
    );
\add_ln347_reg_1237_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(12),
      Q => add_ln347_reg_1237(12),
      R => '0'
    );
\add_ln347_reg_1237_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(13),
      Q => add_ln347_reg_1237(13),
      R => '0'
    );
\add_ln347_reg_1237_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(14),
      Q => add_ln347_reg_1237(14),
      R => '0'
    );
\add_ln347_reg_1237_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(15),
      Q => add_ln347_reg_1237(15),
      R => '0'
    );
\add_ln347_reg_1237_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(16),
      Q => add_ln347_reg_1237(16),
      R => '0'
    );
\add_ln347_reg_1237_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(17),
      Q => add_ln347_reg_1237(17),
      R => '0'
    );
\add_ln347_reg_1237_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(18),
      Q => add_ln347_reg_1237(18),
      R => '0'
    );
\add_ln347_reg_1237_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(19),
      Q => add_ln347_reg_1237(19),
      R => '0'
    );
\add_ln347_reg_1237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(1),
      Q => add_ln347_reg_1237(1),
      R => '0'
    );
\add_ln347_reg_1237_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(20),
      Q => add_ln347_reg_1237(20),
      R => '0'
    );
\add_ln347_reg_1237_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(21),
      Q => add_ln347_reg_1237(21),
      R => '0'
    );
\add_ln347_reg_1237_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(22),
      Q => add_ln347_reg_1237(22),
      R => '0'
    );
\add_ln347_reg_1237_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(23),
      Q => add_ln347_reg_1237(23),
      R => '0'
    );
\add_ln347_reg_1237_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(24),
      Q => add_ln347_reg_1237(24),
      R => '0'
    );
\add_ln347_reg_1237_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(25),
      Q => add_ln347_reg_1237(25),
      R => '0'
    );
\add_ln347_reg_1237_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(26),
      Q => add_ln347_reg_1237(26),
      R => '0'
    );
\add_ln347_reg_1237_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(27),
      Q => add_ln347_reg_1237(27),
      R => '0'
    );
\add_ln347_reg_1237_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(28),
      Q => add_ln347_reg_1237(28),
      R => '0'
    );
\add_ln347_reg_1237_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(29),
      Q => add_ln347_reg_1237(29),
      R => '0'
    );
\add_ln347_reg_1237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(2),
      Q => add_ln347_reg_1237(2),
      R => '0'
    );
\add_ln347_reg_1237_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(30),
      Q => add_ln347_reg_1237(30),
      R => '0'
    );
\add_ln347_reg_1237_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(31),
      Q => add_ln347_reg_1237(31),
      R => '0'
    );
\add_ln347_reg_1237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(3),
      Q => add_ln347_reg_1237(3),
      R => '0'
    );
\add_ln347_reg_1237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(4),
      Q => add_ln347_reg_1237(4),
      R => '0'
    );
\add_ln347_reg_1237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(5),
      Q => add_ln347_reg_1237(5),
      R => '0'
    );
\add_ln347_reg_1237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(6),
      Q => add_ln347_reg_1237(6),
      R => '0'
    );
\add_ln347_reg_1237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(7),
      Q => add_ln347_reg_1237(7),
      R => '0'
    );
\add_ln347_reg_1237_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(8),
      Q => add_ln347_reg_1237(8),
      R => '0'
    );
\add_ln347_reg_1237_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln347_fu_671_p2(9),
      Q => add_ln347_reg_1237(9),
      R => '0'
    );
\add_ln350_reg_1243[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1203(15),
      O => \add_ln350_reg_1243[15]_i_2_n_20\
    );
\add_ln350_reg_1243[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(22),
      I1 => tmp_reg_1203(23),
      O => \add_ln350_reg_1243[23]_i_2_n_20\
    );
\add_ln350_reg_1243[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(21),
      I1 => tmp_reg_1203(22),
      O => \add_ln350_reg_1243[23]_i_3_n_20\
    );
\add_ln350_reg_1243[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(20),
      I1 => tmp_reg_1203(21),
      O => \add_ln350_reg_1243[23]_i_4_n_20\
    );
\add_ln350_reg_1243[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(19),
      I1 => tmp_reg_1203(20),
      O => \add_ln350_reg_1243[23]_i_5_n_20\
    );
\add_ln350_reg_1243[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(18),
      I1 => tmp_reg_1203(19),
      O => \add_ln350_reg_1243[23]_i_6_n_20\
    );
\add_ln350_reg_1243[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(17),
      I1 => tmp_reg_1203(18),
      O => \add_ln350_reg_1243[23]_i_7_n_20\
    );
\add_ln350_reg_1243[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(16),
      I1 => tmp_reg_1203(17),
      O => \add_ln350_reg_1243[23]_i_8_n_20\
    );
\add_ln350_reg_1243[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(15),
      I1 => tmp_reg_1203(16),
      O => \add_ln350_reg_1243[23]_i_9_n_20\
    );
\add_ln350_reg_1243[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(30),
      I1 => tmp_reg_1203(31),
      O => \add_ln350_reg_1243[31]_i_2_n_20\
    );
\add_ln350_reg_1243[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(29),
      I1 => tmp_reg_1203(30),
      O => \add_ln350_reg_1243[31]_i_3_n_20\
    );
\add_ln350_reg_1243[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(28),
      I1 => tmp_reg_1203(29),
      O => \add_ln350_reg_1243[31]_i_4_n_20\
    );
\add_ln350_reg_1243[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(27),
      I1 => tmp_reg_1203(28),
      O => \add_ln350_reg_1243[31]_i_5_n_20\
    );
\add_ln350_reg_1243[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(26),
      I1 => tmp_reg_1203(27),
      O => \add_ln350_reg_1243[31]_i_6_n_20\
    );
\add_ln350_reg_1243[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(25),
      I1 => tmp_reg_1203(26),
      O => \add_ln350_reg_1243[31]_i_7_n_20\
    );
\add_ln350_reg_1243[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(24),
      I1 => tmp_reg_1203(25),
      O => \add_ln350_reg_1243[31]_i_8_n_20\
    );
\add_ln350_reg_1243[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1203(23),
      I1 => tmp_reg_1203(24),
      O => \add_ln350_reg_1243[31]_i_9_n_20\
    );
\add_ln350_reg_1243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(0),
      Q => add_ln350_reg_1243(0),
      R => '0'
    );
\add_ln350_reg_1243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(10),
      Q => add_ln350_reg_1243(10),
      R => '0'
    );
\add_ln350_reg_1243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(11),
      Q => add_ln350_reg_1243(11),
      R => '0'
    );
\add_ln350_reg_1243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(12),
      Q => add_ln350_reg_1243(12),
      R => '0'
    );
\add_ln350_reg_1243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(13),
      Q => add_ln350_reg_1243(13),
      R => '0'
    );
\add_ln350_reg_1243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(14),
      Q => add_ln350_reg_1243(14),
      R => '0'
    );
\add_ln350_reg_1243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(15),
      Q => add_ln350_reg_1243(15),
      R => '0'
    );
\add_ln350_reg_1243_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(16),
      Q => add_ln350_reg_1243(16),
      R => '0'
    );
\add_ln350_reg_1243_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(17),
      Q => add_ln350_reg_1243(17),
      R => '0'
    );
\add_ln350_reg_1243_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(18),
      Q => add_ln350_reg_1243(18),
      R => '0'
    );
\add_ln350_reg_1243_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(19),
      Q => add_ln350_reg_1243(19),
      R => '0'
    );
\add_ln350_reg_1243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(1),
      Q => add_ln350_reg_1243(1),
      R => '0'
    );
\add_ln350_reg_1243_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(20),
      Q => add_ln350_reg_1243(20),
      R => '0'
    );
\add_ln350_reg_1243_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(21),
      Q => add_ln350_reg_1243(21),
      R => '0'
    );
\add_ln350_reg_1243_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(22),
      Q => add_ln350_reg_1243(22),
      R => '0'
    );
\add_ln350_reg_1243_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(23),
      Q => add_ln350_reg_1243(23),
      R => '0'
    );
\add_ln350_reg_1243_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(24),
      Q => add_ln350_reg_1243(24),
      R => '0'
    );
\add_ln350_reg_1243_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(25),
      Q => add_ln350_reg_1243(25),
      R => '0'
    );
\add_ln350_reg_1243_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(26),
      Q => add_ln350_reg_1243(26),
      R => '0'
    );
\add_ln350_reg_1243_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(27),
      Q => add_ln350_reg_1243(27),
      R => '0'
    );
\add_ln350_reg_1243_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(28),
      Q => add_ln350_reg_1243(28),
      R => '0'
    );
\add_ln350_reg_1243_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(29),
      Q => add_ln350_reg_1243(29),
      R => '0'
    );
\add_ln350_reg_1243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(2),
      Q => add_ln350_reg_1243(2),
      R => '0'
    );
\add_ln350_reg_1243_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(30),
      Q => add_ln350_reg_1243(30),
      R => '0'
    );
\add_ln350_reg_1243_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(31),
      Q => add_ln350_reg_1243(31),
      R => '0'
    );
\add_ln350_reg_1243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(3),
      Q => add_ln350_reg_1243(3),
      R => '0'
    );
\add_ln350_reg_1243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(4),
      Q => add_ln350_reg_1243(4),
      R => '0'
    );
\add_ln350_reg_1243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(5),
      Q => add_ln350_reg_1243(5),
      R => '0'
    );
\add_ln350_reg_1243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(6),
      Q => add_ln350_reg_1243(6),
      R => '0'
    );
\add_ln350_reg_1243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(7),
      Q => add_ln350_reg_1243(7),
      R => '0'
    );
\add_ln350_reg_1243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(8),
      Q => add_ln350_reg_1243(8),
      R => '0'
    );
\add_ln350_reg_1243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => add_ln350_fu_677_p2(9),
      Q => add_ln350_reg_1243(9),
      R => '0'
    );
\add_ln367_reg_1153[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(8),
      I1 => grp_filtez_fu_317_ap_return(8),
      O => \add_ln367_reg_1153[15]_i_10_n_20\
    );
\add_ln367_reg_1153[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(12),
      I1 => grp_filtez_fu_317_ap_return(12),
      O => \add_ln367_reg_1153[15]_i_6_n_20\
    );
\add_ln367_reg_1153[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(11),
      I1 => grp_filtez_fu_317_ap_return(11),
      O => \add_ln367_reg_1153[15]_i_7_n_20\
    );
\add_ln367_reg_1153[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(10),
      I1 => grp_filtez_fu_317_ap_return(10),
      O => \add_ln367_reg_1153[15]_i_8_n_20\
    );
\add_ln367_reg_1153[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(9),
      I1 => grp_filtez_fu_317_ap_return(9),
      O => \add_ln367_reg_1153[15]_i_9_n_20\
    );
\add_ln367_reg_1153[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(7),
      I1 => grp_filtez_fu_317_ap_return(7),
      O => \add_ln367_reg_1153[7]_i_2_n_20\
    );
\add_ln367_reg_1153[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(6),
      I1 => grp_filtez_fu_317_ap_return(6),
      O => \add_ln367_reg_1153[7]_i_3_n_20\
    );
\add_ln367_reg_1153[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(5),
      I1 => grp_filtez_fu_317_ap_return(5),
      O => \add_ln367_reg_1153[7]_i_4_n_20\
    );
\add_ln367_reg_1153[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(4),
      I1 => grp_filtez_fu_317_ap_return(4),
      O => \add_ln367_reg_1153[7]_i_5_n_20\
    );
\add_ln367_reg_1153[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(3),
      I1 => grp_filtez_fu_317_ap_return(3),
      O => \add_ln367_reg_1153[7]_i_6_n_20\
    );
\add_ln367_reg_1153[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(2),
      I1 => grp_filtez_fu_317_ap_return(2),
      O => \add_ln367_reg_1153[7]_i_7_n_20\
    );
\add_ln367_reg_1153[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(1),
      I1 => grp_filtez_fu_317_ap_return(1),
      O => \add_ln367_reg_1153[7]_i_8_n_20\
    );
\add_ln367_reg_1153[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln364_1_fu_488_p1(0),
      I1 => grp_filtez_fu_317_ap_return(0),
      O => \add_ln367_reg_1153[7]_i_9_n_20\
    );
\add_ln367_reg_1153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(0),
      Q => add_ln367_reg_1153(0),
      R => '0'
    );
\add_ln367_reg_1153_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(10),
      Q => add_ln367_reg_1153(10),
      R => '0'
    );
\add_ln367_reg_1153_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(11),
      Q => add_ln367_reg_1153(11),
      R => '0'
    );
\add_ln367_reg_1153_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(12),
      Q => add_ln367_reg_1153(12),
      R => '0'
    );
\add_ln367_reg_1153_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(13),
      Q => add_ln367_reg_1153(13),
      R => '0'
    );
\add_ln367_reg_1153_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(14),
      Q => add_ln367_reg_1153(14),
      R => '0'
    );
\add_ln367_reg_1153_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(15),
      Q => add_ln367_reg_1153(15),
      R => '0'
    );
\add_ln367_reg_1153_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_1153_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_1153_reg[15]_i_1_n_20\,
      CO(6) => \add_ln367_reg_1153_reg[15]_i_1_n_21\,
      CO(5) => \add_ln367_reg_1153_reg[15]_i_1_n_22\,
      CO(4) => \add_ln367_reg_1153_reg[15]_i_1_n_23\,
      CO(3) => \add_ln367_reg_1153_reg[15]_i_1_n_24\,
      CO(2) => \add_ln367_reg_1153_reg[15]_i_1_n_25\,
      CO(1) => \add_ln367_reg_1153_reg[15]_i_1_n_26\,
      CO(0) => \add_ln367_reg_1153_reg[15]_i_1_n_27\,
      DI(7 downto 6) => grp_filtez_fu_317_ap_return(14 downto 13),
      DI(5) => grp_filtez_fu_317_n_154,
      DI(4 downto 0) => sext_ln364_1_fu_488_p1(12 downto 8),
      O(7 downto 0) => add_ln367_fu_492_p2(15 downto 8),
      S(7) => grp_filtez_fu_317_n_103,
      S(6) => grp_filtez_fu_317_n_104,
      S(5) => grp_filtez_fu_317_n_105,
      S(4) => \add_ln367_reg_1153[15]_i_6_n_20\,
      S(3) => \add_ln367_reg_1153[15]_i_7_n_20\,
      S(2) => \add_ln367_reg_1153[15]_i_8_n_20\,
      S(1) => \add_ln367_reg_1153[15]_i_9_n_20\,
      S(0) => \add_ln367_reg_1153[15]_i_10_n_20\
    );
\add_ln367_reg_1153_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(16),
      Q => add_ln367_reg_1153(16),
      R => '0'
    );
\add_ln367_reg_1153_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(17),
      Q => add_ln367_reg_1153(17),
      R => '0'
    );
\add_ln367_reg_1153_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(18),
      Q => add_ln367_reg_1153(18),
      R => '0'
    );
\add_ln367_reg_1153_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(19),
      Q => add_ln367_reg_1153(19),
      R => '0'
    );
\add_ln367_reg_1153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(1),
      Q => add_ln367_reg_1153(1),
      R => '0'
    );
\add_ln367_reg_1153_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(20),
      Q => add_ln367_reg_1153(20),
      R => '0'
    );
\add_ln367_reg_1153_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(21),
      Q => add_ln367_reg_1153(21),
      R => '0'
    );
\add_ln367_reg_1153_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(22),
      Q => add_ln367_reg_1153(22),
      R => '0'
    );
\add_ln367_reg_1153_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(23),
      Q => add_ln367_reg_1153(23),
      R => '0'
    );
\add_ln367_reg_1153_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_1153_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_1153_reg[23]_i_1_n_20\,
      CO(6) => \add_ln367_reg_1153_reg[23]_i_1_n_21\,
      CO(5) => \add_ln367_reg_1153_reg[23]_i_1_n_22\,
      CO(4) => \add_ln367_reg_1153_reg[23]_i_1_n_23\,
      CO(3) => \add_ln367_reg_1153_reg[23]_i_1_n_24\,
      CO(2) => \add_ln367_reg_1153_reg[23]_i_1_n_25\,
      CO(1) => \add_ln367_reg_1153_reg[23]_i_1_n_26\,
      CO(0) => \add_ln367_reg_1153_reg[23]_i_1_n_27\,
      DI(7 downto 0) => grp_filtez_fu_317_ap_return(22 downto 15),
      O(7 downto 0) => add_ln367_fu_492_p2(23 downto 16),
      S(7) => grp_filtez_fu_317_n_138,
      S(6) => grp_filtez_fu_317_n_139,
      S(5) => grp_filtez_fu_317_n_140,
      S(4) => grp_filtez_fu_317_n_141,
      S(3) => grp_filtez_fu_317_n_142,
      S(2) => grp_filtez_fu_317_n_143,
      S(1) => grp_filtez_fu_317_n_144,
      S(0) => grp_filtez_fu_317_n_145
    );
\add_ln367_reg_1153_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(24),
      Q => add_ln367_reg_1153(24),
      R => '0'
    );
\add_ln367_reg_1153_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(25),
      Q => add_ln367_reg_1153(25),
      R => '0'
    );
\add_ln367_reg_1153_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(26),
      Q => add_ln367_reg_1153(26),
      R => '0'
    );
\add_ln367_reg_1153_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(27),
      Q => add_ln367_reg_1153(27),
      R => '0'
    );
\add_ln367_reg_1153_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(28),
      Q => add_ln367_reg_1153(28),
      R => '0'
    );
\add_ln367_reg_1153_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(29),
      Q => add_ln367_reg_1153(29),
      R => '0'
    );
\add_ln367_reg_1153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(2),
      Q => add_ln367_reg_1153(2),
      R => '0'
    );
\add_ln367_reg_1153_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(30),
      Q => add_ln367_reg_1153(30),
      R => '0'
    );
\add_ln367_reg_1153_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(31),
      Q => \^add_ln367_reg_1153_reg[31]_0\(0),
      R => '0'
    );
\add_ln367_reg_1153_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_1153_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln367_reg_1153_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln367_reg_1153_reg[31]_i_1_n_21\,
      CO(5) => \add_ln367_reg_1153_reg[31]_i_1_n_22\,
      CO(4) => \add_ln367_reg_1153_reg[31]_i_1_n_23\,
      CO(3) => \add_ln367_reg_1153_reg[31]_i_1_n_24\,
      CO(2) => \add_ln367_reg_1153_reg[31]_i_1_n_25\,
      CO(1) => \add_ln367_reg_1153_reg[31]_i_1_n_26\,
      CO(0) => \add_ln367_reg_1153_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => grp_filtez_fu_317_ap_return(29 downto 23),
      O(7 downto 0) => add_ln367_fu_492_p2(31 downto 24),
      S(7) => grp_filtez_fu_317_n_146,
      S(6) => grp_filtez_fu_317_n_147,
      S(5) => grp_filtez_fu_317_n_148,
      S(4) => grp_filtez_fu_317_n_149,
      S(3) => grp_filtez_fu_317_n_150,
      S(2) => grp_filtez_fu_317_n_151,
      S(1) => grp_filtez_fu_317_n_152,
      S(0) => grp_filtez_fu_317_n_153
    );
\add_ln367_reg_1153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(3),
      Q => add_ln367_reg_1153(3),
      R => '0'
    );
\add_ln367_reg_1153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(4),
      Q => add_ln367_reg_1153(4),
      R => '0'
    );
\add_ln367_reg_1153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(5),
      Q => add_ln367_reg_1153(5),
      R => '0'
    );
\add_ln367_reg_1153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(6),
      Q => add_ln367_reg_1153(6),
      R => '0'
    );
\add_ln367_reg_1153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(7),
      Q => add_ln367_reg_1153(7),
      R => '0'
    );
\add_ln367_reg_1153_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_1153_reg[7]_i_1_n_20\,
      CO(6) => \add_ln367_reg_1153_reg[7]_i_1_n_21\,
      CO(5) => \add_ln367_reg_1153_reg[7]_i_1_n_22\,
      CO(4) => \add_ln367_reg_1153_reg[7]_i_1_n_23\,
      CO(3) => \add_ln367_reg_1153_reg[7]_i_1_n_24\,
      CO(2) => \add_ln367_reg_1153_reg[7]_i_1_n_25\,
      CO(1) => \add_ln367_reg_1153_reg[7]_i_1_n_26\,
      CO(0) => \add_ln367_reg_1153_reg[7]_i_1_n_27\,
      DI(7 downto 0) => sext_ln364_1_fu_488_p1(7 downto 0),
      O(7 downto 0) => add_ln367_fu_492_p2(7 downto 0),
      S(7) => \add_ln367_reg_1153[7]_i_2_n_20\,
      S(6) => \add_ln367_reg_1153[7]_i_3_n_20\,
      S(5) => \add_ln367_reg_1153[7]_i_4_n_20\,
      S(4) => \add_ln367_reg_1153[7]_i_5_n_20\,
      S(3) => \add_ln367_reg_1153[7]_i_6_n_20\,
      S(2) => \add_ln367_reg_1153[7]_i_7_n_20\,
      S(1) => \add_ln367_reg_1153[7]_i_8_n_20\,
      S(0) => \add_ln367_reg_1153[7]_i_9_n_20\
    );
\add_ln367_reg_1153_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(8),
      Q => add_ln367_reg_1153(8),
      R => '0'
    );
\add_ln367_reg_1153_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => add_ln367_fu_492_p2(9),
      Q => add_ln367_reg_1153(9),
      R => '0'
    );
\add_ln371_reg_1260[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(15),
      I1 => ap_return(15),
      O => \add_ln371_reg_1260[15]_i_2_n_20\
    );
\add_ln371_reg_1260[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(14),
      I1 => ap_return(14),
      O => \add_ln371_reg_1260[15]_i_3_n_20\
    );
\add_ln371_reg_1260[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(13),
      I1 => ap_return(13),
      O => \add_ln371_reg_1260[15]_i_4_n_20\
    );
\add_ln371_reg_1260[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(12),
      I1 => ap_return(12),
      O => \add_ln371_reg_1260[15]_i_5_n_20\
    );
\add_ln371_reg_1260[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(11),
      I1 => ap_return(11),
      O => \add_ln371_reg_1260[15]_i_6_n_20\
    );
\add_ln371_reg_1260[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(10),
      I1 => ap_return(10),
      O => \add_ln371_reg_1260[15]_i_7_n_20\
    );
\add_ln371_reg_1260[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(9),
      I1 => ap_return(9),
      O => \add_ln371_reg_1260[15]_i_8_n_20\
    );
\add_ln371_reg_1260[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(8),
      I1 => ap_return(8),
      O => \add_ln371_reg_1260[15]_i_9_n_20\
    );
\add_ln371_reg_1260[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(23),
      I1 => ap_return(23),
      O => \add_ln371_reg_1260[23]_i_2_n_20\
    );
\add_ln371_reg_1260[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(22),
      I1 => ap_return(22),
      O => \add_ln371_reg_1260[23]_i_3_n_20\
    );
\add_ln371_reg_1260[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(21),
      I1 => ap_return(21),
      O => \add_ln371_reg_1260[23]_i_4_n_20\
    );
\add_ln371_reg_1260[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(20),
      I1 => ap_return(20),
      O => \add_ln371_reg_1260[23]_i_5_n_20\
    );
\add_ln371_reg_1260[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(19),
      I1 => ap_return(19),
      O => \add_ln371_reg_1260[23]_i_6_n_20\
    );
\add_ln371_reg_1260[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(18),
      I1 => ap_return(18),
      O => \add_ln371_reg_1260[23]_i_7_n_20\
    );
\add_ln371_reg_1260[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(17),
      I1 => ap_return(17),
      O => \add_ln371_reg_1260[23]_i_8_n_20\
    );
\add_ln371_reg_1260[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(16),
      I1 => ap_return(16),
      O => \add_ln371_reg_1260[23]_i_9_n_20\
    );
\add_ln371_reg_1260[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(30),
      I1 => ap_return(30),
      O => \add_ln371_reg_1260[31]_i_3_n_20\
    );
\add_ln371_reg_1260[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(29),
      I1 => ap_return(29),
      O => \add_ln371_reg_1260[31]_i_4_n_20\
    );
\add_ln371_reg_1260[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(28),
      I1 => ap_return(28),
      O => \add_ln371_reg_1260[31]_i_5_n_20\
    );
\add_ln371_reg_1260[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(27),
      I1 => ap_return(27),
      O => \add_ln371_reg_1260[31]_i_6_n_20\
    );
\add_ln371_reg_1260[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(26),
      I1 => ap_return(26),
      O => \add_ln371_reg_1260[31]_i_7_n_20\
    );
\add_ln371_reg_1260[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(25),
      I1 => ap_return(25),
      O => \add_ln371_reg_1260[31]_i_8_n_20\
    );
\add_ln371_reg_1260[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(24),
      I1 => ap_return(24),
      O => \add_ln371_reg_1260[31]_i_9_n_20\
    );
\add_ln371_reg_1260[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(7),
      I1 => ap_return(7),
      O => \add_ln371_reg_1260[7]_i_2_n_20\
    );
\add_ln371_reg_1260[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(6),
      I1 => ap_return(6),
      O => \add_ln371_reg_1260[7]_i_3_n_20\
    );
\add_ln371_reg_1260[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(5),
      I1 => ap_return(5),
      O => \add_ln371_reg_1260[7]_i_4_n_20\
    );
\add_ln371_reg_1260[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(4),
      I1 => ap_return(4),
      O => \add_ln371_reg_1260[7]_i_5_n_20\
    );
\add_ln371_reg_1260[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(3),
      I1 => ap_return(3),
      O => \add_ln371_reg_1260[7]_i_6_n_20\
    );
\add_ln371_reg_1260[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(2),
      I1 => ap_return(2),
      O => \add_ln371_reg_1260[7]_i_7_n_20\
    );
\add_ln371_reg_1260[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(1),
      I1 => ap_return(1),
      O => \add_ln371_reg_1260[7]_i_8_n_20\
    );
\add_ln371_reg_1260[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln367_reg_1153(0),
      I1 => ap_return(0),
      O => \add_ln371_reg_1260[7]_i_9_n_20\
    );
\add_ln371_reg_1260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(0),
      Q => add_ln371_reg_1260(0),
      R => '0'
    );
\add_ln371_reg_1260_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(10),
      Q => add_ln371_reg_1260(10),
      R => '0'
    );
\add_ln371_reg_1260_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(11),
      Q => add_ln371_reg_1260(11),
      R => '0'
    );
\add_ln371_reg_1260_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(12),
      Q => add_ln371_reg_1260(12),
      R => '0'
    );
\add_ln371_reg_1260_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(13),
      Q => add_ln371_reg_1260(13),
      R => '0'
    );
\add_ln371_reg_1260_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(14),
      Q => add_ln371_reg_1260(14),
      R => '0'
    );
\add_ln371_reg_1260_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(15),
      Q => add_ln371_reg_1260(15),
      R => '0'
    );
\add_ln371_reg_1260_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_1260_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_1260_reg[15]_i_1_n_20\,
      CO(6) => \add_ln371_reg_1260_reg[15]_i_1_n_21\,
      CO(5) => \add_ln371_reg_1260_reg[15]_i_1_n_22\,
      CO(4) => \add_ln371_reg_1260_reg[15]_i_1_n_23\,
      CO(3) => \add_ln371_reg_1260_reg[15]_i_1_n_24\,
      CO(2) => \add_ln371_reg_1260_reg[15]_i_1_n_25\,
      CO(1) => \add_ln371_reg_1260_reg[15]_i_1_n_26\,
      CO(0) => \add_ln371_reg_1260_reg[15]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_reg_1153(15 downto 8),
      O(7 downto 0) => trunc_ln372_fu_732_p1(15 downto 8),
      S(7) => \add_ln371_reg_1260[15]_i_2_n_20\,
      S(6) => \add_ln371_reg_1260[15]_i_3_n_20\,
      S(5) => \add_ln371_reg_1260[15]_i_4_n_20\,
      S(4) => \add_ln371_reg_1260[15]_i_5_n_20\,
      S(3) => \add_ln371_reg_1260[15]_i_6_n_20\,
      S(2) => \add_ln371_reg_1260[15]_i_7_n_20\,
      S(1) => \add_ln371_reg_1260[15]_i_8_n_20\,
      S(0) => \add_ln371_reg_1260[15]_i_9_n_20\
    );
\add_ln371_reg_1260_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(16),
      Q => add_ln371_reg_1260(16),
      R => '0'
    );
\add_ln371_reg_1260_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(17),
      Q => add_ln371_reg_1260(17),
      R => '0'
    );
\add_ln371_reg_1260_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(18),
      Q => add_ln371_reg_1260(18),
      R => '0'
    );
\add_ln371_reg_1260_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(19),
      Q => add_ln371_reg_1260(19),
      R => '0'
    );
\add_ln371_reg_1260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(1),
      Q => add_ln371_reg_1260(1),
      R => '0'
    );
\add_ln371_reg_1260_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(20),
      Q => add_ln371_reg_1260(20),
      R => '0'
    );
\add_ln371_reg_1260_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(21),
      Q => add_ln371_reg_1260(21),
      R => '0'
    );
\add_ln371_reg_1260_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(22),
      Q => add_ln371_reg_1260(22),
      R => '0'
    );
\add_ln371_reg_1260_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(23),
      Q => add_ln371_reg_1260(23),
      R => '0'
    );
\add_ln371_reg_1260_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_1260_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_1260_reg[23]_i_1_n_20\,
      CO(6) => \add_ln371_reg_1260_reg[23]_i_1_n_21\,
      CO(5) => \add_ln371_reg_1260_reg[23]_i_1_n_22\,
      CO(4) => \add_ln371_reg_1260_reg[23]_i_1_n_23\,
      CO(3) => \add_ln371_reg_1260_reg[23]_i_1_n_24\,
      CO(2) => \add_ln371_reg_1260_reg[23]_i_1_n_25\,
      CO(1) => \add_ln371_reg_1260_reg[23]_i_1_n_26\,
      CO(0) => \add_ln371_reg_1260_reg[23]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_reg_1153(23 downto 16),
      O(7 downto 0) => trunc_ln372_fu_732_p1(23 downto 16),
      S(7) => \add_ln371_reg_1260[23]_i_2_n_20\,
      S(6) => \add_ln371_reg_1260[23]_i_3_n_20\,
      S(5) => \add_ln371_reg_1260[23]_i_4_n_20\,
      S(4) => \add_ln371_reg_1260[23]_i_5_n_20\,
      S(3) => \add_ln371_reg_1260[23]_i_6_n_20\,
      S(2) => \add_ln371_reg_1260[23]_i_7_n_20\,
      S(1) => \add_ln371_reg_1260[23]_i_8_n_20\,
      S(0) => \add_ln371_reg_1260[23]_i_9_n_20\
    );
\add_ln371_reg_1260_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(24),
      Q => add_ln371_reg_1260(24),
      R => '0'
    );
\add_ln371_reg_1260_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(25),
      Q => add_ln371_reg_1260(25),
      R => '0'
    );
\add_ln371_reg_1260_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(26),
      Q => add_ln371_reg_1260(26),
      R => '0'
    );
\add_ln371_reg_1260_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(27),
      Q => add_ln371_reg_1260(27),
      R => '0'
    );
\add_ln371_reg_1260_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(28),
      Q => add_ln371_reg_1260(28),
      R => '0'
    );
\add_ln371_reg_1260_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(29),
      Q => add_ln371_reg_1260(29),
      R => '0'
    );
\add_ln371_reg_1260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(2),
      Q => add_ln371_reg_1260(2),
      R => '0'
    );
\add_ln371_reg_1260_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(30),
      Q => add_ln371_reg_1260(30),
      R => '0'
    );
\add_ln371_reg_1260_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(31),
      Q => add_ln371_reg_1260(31),
      R => '0'
    );
\add_ln371_reg_1260_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_1260_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln371_reg_1260_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln371_reg_1260_reg[31]_i_1_n_21\,
      CO(5) => \add_ln371_reg_1260_reg[31]_i_1_n_22\,
      CO(4) => \add_ln371_reg_1260_reg[31]_i_1_n_23\,
      CO(3) => \add_ln371_reg_1260_reg[31]_i_1_n_24\,
      CO(2) => \add_ln371_reg_1260_reg[31]_i_1_n_25\,
      CO(1) => \add_ln371_reg_1260_reg[31]_i_1_n_26\,
      CO(0) => \add_ln371_reg_1260_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln367_reg_1153(30 downto 24),
      O(7 downto 0) => trunc_ln372_fu_732_p1(31 downto 24),
      S(7) => \add_ln371_reg_1260_reg[31]_0\(0),
      S(6) => \add_ln371_reg_1260[31]_i_3_n_20\,
      S(5) => \add_ln371_reg_1260[31]_i_4_n_20\,
      S(4) => \add_ln371_reg_1260[31]_i_5_n_20\,
      S(3) => \add_ln371_reg_1260[31]_i_6_n_20\,
      S(2) => \add_ln371_reg_1260[31]_i_7_n_20\,
      S(1) => \add_ln371_reg_1260[31]_i_8_n_20\,
      S(0) => \add_ln371_reg_1260[31]_i_9_n_20\
    );
\add_ln371_reg_1260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(3),
      Q => add_ln371_reg_1260(3),
      R => '0'
    );
\add_ln371_reg_1260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(4),
      Q => add_ln371_reg_1260(4),
      R => '0'
    );
\add_ln371_reg_1260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(5),
      Q => add_ln371_reg_1260(5),
      R => '0'
    );
\add_ln371_reg_1260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(6),
      Q => add_ln371_reg_1260(6),
      R => '0'
    );
\add_ln371_reg_1260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(7),
      Q => add_ln371_reg_1260(7),
      R => '0'
    );
\add_ln371_reg_1260_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_1260_reg[7]_i_1_n_20\,
      CO(6) => \add_ln371_reg_1260_reg[7]_i_1_n_21\,
      CO(5) => \add_ln371_reg_1260_reg[7]_i_1_n_22\,
      CO(4) => \add_ln371_reg_1260_reg[7]_i_1_n_23\,
      CO(3) => \add_ln371_reg_1260_reg[7]_i_1_n_24\,
      CO(2) => \add_ln371_reg_1260_reg[7]_i_1_n_25\,
      CO(1) => \add_ln371_reg_1260_reg[7]_i_1_n_26\,
      CO(0) => \add_ln371_reg_1260_reg[7]_i_1_n_27\,
      DI(7 downto 0) => add_ln367_reg_1153(7 downto 0),
      O(7 downto 0) => trunc_ln372_fu_732_p1(7 downto 0),
      S(7) => \add_ln371_reg_1260[7]_i_2_n_20\,
      S(6) => \add_ln371_reg_1260[7]_i_3_n_20\,
      S(5) => \add_ln371_reg_1260[7]_i_4_n_20\,
      S(4) => \add_ln371_reg_1260[7]_i_5_n_20\,
      S(3) => \add_ln371_reg_1260[7]_i_6_n_20\,
      S(2) => \add_ln371_reg_1260[7]_i_7_n_20\,
      S(1) => \add_ln371_reg_1260[7]_i_8_n_20\,
      S(0) => \add_ln371_reg_1260[7]_i_9_n_20\
    );
\add_ln371_reg_1260_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(8),
      Q => add_ln371_reg_1260(8),
      R => '0'
    );
\add_ln371_reg_1260_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => trunc_ln372_fu_732_p1(9),
      Q => add_ln371_reg_1260(9),
      R => '0'
    );
\add_ln379_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(0),
      Q => add_ln379_reg_1271(0),
      R => '0'
    );
\add_ln379_reg_1271_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(10),
      Q => add_ln379_reg_1271(10),
      R => '0'
    );
\add_ln379_reg_1271_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(11),
      Q => add_ln379_reg_1271(11),
      R => '0'
    );
\add_ln379_reg_1271_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(12),
      Q => add_ln379_reg_1271(12),
      R => '0'
    );
\add_ln379_reg_1271_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(13),
      Q => add_ln379_reg_1271(13),
      R => '0'
    );
\add_ln379_reg_1271_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(14),
      Q => add_ln379_reg_1271(14),
      R => '0'
    );
\add_ln379_reg_1271_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(15),
      Q => add_ln379_reg_1271(15),
      R => '0'
    );
\add_ln379_reg_1271_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(16),
      Q => add_ln379_reg_1271(16),
      R => '0'
    );
\add_ln379_reg_1271_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(17),
      Q => add_ln379_reg_1271(17),
      R => '0'
    );
\add_ln379_reg_1271_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(18),
      Q => add_ln379_reg_1271(18),
      R => '0'
    );
\add_ln379_reg_1271_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(19),
      Q => add_ln379_reg_1271(19),
      R => '0'
    );
\add_ln379_reg_1271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(1),
      Q => add_ln379_reg_1271(1),
      R => '0'
    );
\add_ln379_reg_1271_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(20),
      Q => add_ln379_reg_1271(20),
      R => '0'
    );
\add_ln379_reg_1271_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(21),
      Q => add_ln379_reg_1271(21),
      R => '0'
    );
\add_ln379_reg_1271_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(22),
      Q => add_ln379_reg_1271(22),
      R => '0'
    );
\add_ln379_reg_1271_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(23),
      Q => add_ln379_reg_1271(23),
      R => '0'
    );
\add_ln379_reg_1271_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(24),
      Q => add_ln379_reg_1271(24),
      R => '0'
    );
\add_ln379_reg_1271_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(25),
      Q => add_ln379_reg_1271(25),
      R => '0'
    );
\add_ln379_reg_1271_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(26),
      Q => add_ln379_reg_1271(26),
      R => '0'
    );
\add_ln379_reg_1271_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(27),
      Q => add_ln379_reg_1271(27),
      R => '0'
    );
\add_ln379_reg_1271_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(28),
      Q => add_ln379_reg_1271(28),
      R => '0'
    );
\add_ln379_reg_1271_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(29),
      Q => add_ln379_reg_1271(29),
      R => '0'
    );
\add_ln379_reg_1271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(2),
      Q => add_ln379_reg_1271(2),
      R => '0'
    );
\add_ln379_reg_1271_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(30),
      Q => add_ln379_reg_1271(30),
      R => '0'
    );
\add_ln379_reg_1271_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(31),
      Q => add_ln379_reg_1271(31),
      R => '0'
    );
\add_ln379_reg_1271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(3),
      Q => add_ln379_reg_1271(3),
      R => '0'
    );
\add_ln379_reg_1271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(4),
      Q => add_ln379_reg_1271(4),
      R => '0'
    );
\add_ln379_reg_1271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(5),
      Q => add_ln379_reg_1271(5),
      R => '0'
    );
\add_ln379_reg_1271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(6),
      Q => add_ln379_reg_1271(6),
      R => '0'
    );
\add_ln379_reg_1271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(7),
      Q => add_ln379_reg_1271(7),
      R => '0'
    );
\add_ln379_reg_1271_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(8),
      Q => add_ln379_reg_1271(8),
      R => '0'
    );
\add_ln379_reg_1271_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sext_ln386_fu_814_p1(9),
      Q => add_ln379_reg_1271(9),
      R => '0'
    );
\al1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3120FFFF31201100"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(10),
      I1 => \^grp_uppol1_fu_669_apl2\(11),
      I2 => \^reg_407_reg[8]_0\,
      I3 => \dec_ah1_reg[11]\,
      I4 => grp_uppol1_fu_380_ap_start_reg_reg_1(1),
      I5 => \dec_ah1_reg[11]_0\(0),
      O => \^ap_cs_fsm_reg[1]_2\
    );
\al1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^reg_407_reg[11]_0\,
      I1 => \^grp_uppol1_fu_669_apl2\(9),
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      I4 => \^grp_uppol1_fu_669_apl2\(8),
      O => \reg_407_reg[11]_1\
    );
\al1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \al1[14]_i_2\,
      I1 => \^grp_uppol1_fu_669_apl2\(9),
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      I4 => \^grp_uppol1_fu_669_apl2\(8),
      O => \ap_CS_fsm_reg[7]_rep__7_0\
    );
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777FFFF"
    )
        port map (
      I0 => \^grp_decode_fu_399_grp_uppol1_fu_669_p_start\,
      I1 => \dec_al1_reg[11]_0\,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      I4 => grp_uppol1_fu_380_ap_start_reg_reg_1(0),
      O => grp_uppol1_fu_380_ap_start_reg_reg_0(0)
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I1 => grp_decode_fu_399_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      O => grp_decode_fu_399_ap_done
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => grp_decode_fu_399_h_ce0,
      I1 => i_fu_184_reg(2),
      I2 => i_fu_184_reg(3),
      I3 => i_fu_184_reg(0),
      I4 => i_fu_184_reg(1),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => grp_decode_fu_399_xout2_ap_vld,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => i_9_fu_192_reg(2),
      I2 => i_9_fu_192_reg(3),
      I3 => i_9_fu_192_reg(1),
      I4 => i_9_fu_192_reg(0),
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => grp_uppol1_fu_669_ap_done,
      I2 => \^q\(2),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[7]_rep__1\(0)
    );
\ap_CS_fsm[7]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_1\
    );
\ap_CS_fsm[7]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_2\
    );
\ap_CS_fsm[7]_rep__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_3\
    );
\ap_CS_fsm[7]_rep__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_4\
    );
\ap_CS_fsm[7]_rep__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_5\
    );
\ap_CS_fsm[7]_rep__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_6\
    );
\ap_CS_fsm[7]_rep__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_7\
    );
\ap_CS_fsm[7]_rep__7_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_8\
    );
\ap_CS_fsm[7]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I4 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[6]_0\
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => xa2_2_fu_176
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \xout1_reg[31]\,
      I1 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I2 => grp_decode_fu_399_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_20_[0]\,
      O => \ap_CS_fsm_reg[7]_rep__1\(1)
    );
\ap_CS_fsm[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_9_fu_192_reg(2),
      I1 => i_9_fu_192_reg(3),
      I2 => i_9_fu_192_reg(1),
      I3 => i_9_fu_192_reg(0),
      I4 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[8]_i_2__0_n_20\
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => grp_decode_fu_399_h_ce0,
      I1 => i_fu_184_reg(2),
      I2 => i_fu_184_reg(3),
      I3 => i_fu_184_reg(0),
      I4 => i_fu_184_reg(1),
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_ap_done,
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => grp_decode_fu_399_xout2_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_decode_fu_399_dec_plt1_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_352_n_76,
      Q => \^ap_cs_fsm_reg[5]_rep_0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_352_n_77,
      Q => \^ap_cs_fsm_reg[5]_rep__0_0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_352_n_78,
      Q => \^ap_cs_fsm_reg[5]_rep__1_0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => xa2_2_fu_176,
      Q => grp_decode_fu_399_h_ce0,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\ap_return_preg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(0),
      I1 => \ap_return_preg[15]_i_32__0\(0),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(0)
    );
\ap_return_preg[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(9),
      I1 => \^grp_uppol1_fu_669_apl2\(7),
      I2 => \^ap_cs_fsm_reg[7]_rep__7\,
      I3 => \^grp_uppol1_fu_669_apl2\(8),
      I4 => \^grp_uppol1_fu_669_apl2\(10),
      O => \reg_407_reg[9]_0\
    );
\ap_return_preg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(8),
      I1 => \^ap_cs_fsm_reg[7]_rep__7\,
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \^grp_uppol1_fu_669_apl2\(9),
      I4 => \ap_return_preg_reg[8]\(0),
      I5 => \ap_return_preg_reg[8]_0\(0),
      O => \^reg_407_reg[8]_0\
    );
\ap_return_preg[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \ap_return_preg_reg[11]\,
      I1 => \^grp_uppol1_fu_669_apl2\(9),
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      I4 => \^grp_uppol1_fu_669_apl2\(8),
      O => \tmp_5_reg_1408_reg[10]\
    );
\ap_return_preg[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F40000000C0000"
    )
        port map (
      I0 => \^reg_407_reg[8]_1\,
      I1 => \ap_return_preg_reg[8]\(0),
      I2 => \ap_return_preg_reg[8]_0\(0),
      I3 => \^grp_uppol1_fu_669_apl2\(11),
      I4 => grp_uppol1_fu_380_ap_start_reg_reg_1(1),
      I5 => \^grp_uppol1_fu_669_apl2\(10),
      O => \ap_CS_fsm_reg[1]_3\
    );
\ap_return_preg[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(8),
      I1 => \ap_return_preg[15]_i_32__0\(8),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(8)
    );
\ap_return_preg[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(11),
      I1 => \ap_return_preg[15]_i_32__0\(11),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(11)
    );
\ap_return_preg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FFFFF3FFFFF"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(11),
      I1 => \ap_return_preg[15]_i_32__0\(11),
      I2 => \^grp_uppol1_fu_669_apl2\(10),
      I3 => \dec_al1_reg[11]_0\,
      I4 => \ap_return_preg[15]_i_32__0\(12),
      I5 => \^reg_407_reg[14]_0\(12),
      O => \^reg_407_reg[11]_0\
    );
\ap_return_preg[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(10),
      I1 => \ap_return_preg[15]_i_32__0\(10),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(10)
    );
\ap_return_preg[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(12),
      I1 => \ap_return_preg[15]_i_32__0\(12),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(12)
    );
\ap_return_preg[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \ap_return_preg[13]_i_2__0\,
      I1 => \^grp_uppol1_fu_669_apl2\(9),
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      I4 => \^grp_uppol1_fu_669_apl2\(8),
      O => \reg_407_reg[12]_0\
    );
\ap_return_preg[13]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(13),
      I1 => \ap_return_preg[15]_i_32__0\(13),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(13)
    );
\ap_return_preg[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I1 => \dec_al1_reg[11]_0\,
      I2 => \ap_return_preg_reg[12]\(1),
      O => grp_scalel_fu_663_shift_constant(0)
    );
\ap_return_preg[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(14),
      I1 => \ap_return_preg[15]_i_32__0\(14),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(14)
    );
\ap_return_preg[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEFEE"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(5),
      I1 => \ap_return_preg[7]_i_2__1\,
      I2 => \dec_al1_reg[11]_0\,
      I3 => \ap_return_preg[15]_i_32__0\(4),
      I4 => \^reg_407_reg[14]_0\(4),
      I5 => \^grp_uppol1_fu_669_apl2\(6),
      O => \^ap_cs_fsm_reg[7]_rep__7\
    );
\ap_return_preg[15]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(9),
      I1 => \ap_return_preg[15]_i_32__0\(9),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(9)
    );
\ap_return_preg[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD2F200DF002000"
    )
        port map (
      I0 => \^reg_407_reg[8]_1\,
      I1 => \ap_return_preg_reg[11]\,
      I2 => \^grp_uppol1_fu_669_apl2\(12),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(13),
      I4 => \^grp_uppol1_fu_669_apl2\(13),
      I5 => \ap_return_preg_reg[15]_i_7__0_0\(12),
      O => \ap_return_preg[15]_i_17__0_n_20\
    );
\ap_return_preg[15]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32A8EA80"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_7__0_0\(11),
      I1 => \^reg_407_reg[8]_1\,
      I2 => \ap_return_preg_reg[15]_i_7__0_0\(10),
      I3 => \^grp_uppol1_fu_669_apl2\(11),
      I4 => \^grp_uppol1_fu_669_apl2\(10),
      O => \ap_return_preg[15]_i_18__0_n_20\
    );
\ap_return_preg[15]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(8),
      I1 => \ap_return_preg_reg[15]_i_7__0_3\,
      I2 => \^grp_uppol1_fu_669_apl2\(9),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(8),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(9),
      O => \ap_return_preg[15]_i_19__0_n_20\
    );
\ap_return_preg[15]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(6),
      I1 => \ap_return_preg_reg[15]_i_7__0_2\,
      I2 => \^grp_uppol1_fu_669_apl2\(7),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(6),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(7),
      O => \ap_return_preg[15]_i_20__0_n_20\
    );
\ap_return_preg[15]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(4),
      I1 => \ap_return_preg[7]_i_2__1\,
      I2 => \^grp_uppol1_fu_669_apl2\(5),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(4),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(5),
      O => \ap_return_preg[15]_i_21__0_n_20\
    );
\ap_return_preg[15]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9E18100"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(2),
      I1 => \ap_return_preg_reg[15]_i_7__0_1\,
      I2 => \^grp_uppol1_fu_669_apl2\(3),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(2),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(3),
      O => \ap_return_preg[15]_i_22__0_n_20\
    );
\ap_return_preg[15]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD75A96501450000"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(0),
      I1 => \dec_al1_reg[11]_0\,
      I2 => \ap_return_preg[15]_i_32__0\(1),
      I3 => \^reg_407_reg[14]_0\(1),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(0),
      I5 => \ap_return_preg_reg[15]_i_7__0_0\(1),
      O => \ap_return_preg[15]_i_23__0_n_20\
    );
\ap_return_preg[15]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"108A0065"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(14),
      I1 => \ap_return_preg[13]_i_2__0\,
      I2 => \^reg_407_reg[8]_1\,
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(15),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(14),
      O => \ap_return_preg[15]_i_24__0_n_20\
    );
\ap_return_preg[15]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24054150180A82A0"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(13),
      I1 => \ap_return_preg_reg[11]\,
      I2 => \^grp_uppol1_fu_669_apl2\(12),
      I3 => \^reg_407_reg[8]_1\,
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(12),
      I5 => \ap_return_preg_reg[15]_i_7__0_0\(13),
      O => \ap_return_preg[15]_i_25__0_n_20\
    );
\ap_return_preg[15]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81144228"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(11),
      I1 => \^grp_uppol1_fu_669_apl2\(10),
      I2 => \^reg_407_reg[8]_1\,
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(10),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(11),
      O => \ap_return_preg[15]_i_26__0_n_20\
    );
\ap_return_preg[15]_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(3),
      I1 => \ap_return_preg_reg[15]_i_7__0_0\(3),
      I2 => \ap_return_preg_reg[15]_i_7__0_1\,
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(2),
      I4 => \^grp_uppol1_fu_669_apl2\(2),
      O => \ap_return_preg[15]_i_30__0_n_20\
    );
\ap_return_preg[15]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE400000000E41B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \ap_return_preg[15]_i_32__0\(1),
      I2 => \^reg_407_reg[14]_0\(1),
      I3 => \ap_return_preg_reg[15]_i_7__0_0\(1),
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(0),
      I5 => \^grp_uppol1_fu_669_apl2\(0),
      O => \ap_return_preg[15]_i_31__0_n_20\
    );
\ap_return_preg[15]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFABABA0F002323"
    )
        port map (
      I0 => \ap_return_preg_reg[15]_i_10__0\,
      I1 => \ap_return_preg_reg[15]_i_7__0_0\(13),
      I2 => \^reg_407_reg[11]_0\,
      I3 => \^reg_407_reg[8]_1\,
      I4 => \ap_return_preg_reg[8]\(0),
      I5 => \^grp_uppol1_fu_669_apl2\(13),
      O => \apl1_reg_194_reg[13]\(1)
    );
\ap_return_preg[15]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48084A0A5A1A5B1B"
    )
        port map (
      I0 => \^grp_uppol1_fu_669_apl2\(11),
      I1 => \ap_return_preg_reg[8]\(0),
      I2 => \^grp_uppol1_fu_669_apl2\(10),
      I3 => \^reg_407_reg[8]_1\,
      I4 => \ap_return_preg_reg[15]_i_7__0_0\(10),
      I5 => \ap_return_preg_reg[15]_i_7__0_0\(11),
      O => \apl1_reg_194_reg[13]\(0)
    );
\ap_return_preg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(8),
      I1 => \ap_return_preg[15]_i_32__0\(8),
      I2 => \dec_al1_reg[11]_0\,
      I3 => \^ap_cs_fsm_reg[7]_rep__7\,
      I4 => \^grp_uppol1_fu_669_apl2\(7),
      I5 => \^grp_uppol1_fu_669_apl2\(9),
      O => \^reg_407_reg[8]_1\
    );
\ap_return_preg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(1),
      I1 => \ap_return_preg[15]_i_32__0\(1),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(1)
    );
\ap_return_preg[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(2),
      I1 => \ap_return_preg[15]_i_32__0\(2),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(2)
    );
\ap_return_preg[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(3),
      I1 => \ap_return_preg[15]_i_32__0\(3),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(3)
    );
\ap_return_preg[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(1),
      I1 => \ap_return_preg[15]_i_32__0\(1),
      I2 => \^grp_uppol1_fu_669_apl2\(0),
      I3 => \dec_al1_reg[11]_0\,
      I4 => \ap_return_preg[15]_i_32__0\(2),
      I5 => \^reg_407_reg[14]_0\(2),
      O => \^reg_407_reg[1]_0\
    );
\ap_return_preg[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(4),
      I1 => \ap_return_preg[15]_i_32__0\(4),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(4)
    );
\ap_return_preg[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(5),
      I1 => \ap_return_preg[15]_i_32__0\(5),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(5)
    );
\ap_return_preg[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(3),
      I1 => \ap_return_preg[15]_i_32__0\(3),
      I2 => \^reg_407_reg[1]_0\,
      I3 => \dec_al1_reg[11]_0\,
      I4 => \ap_return_preg[15]_i_32__0\(4),
      I5 => \^reg_407_reg[14]_0\(4),
      O => \reg_407_reg[3]_0\
    );
\ap_return_preg[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(6),
      I1 => \ap_return_preg[15]_i_32__0\(6),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(6)
    );
\ap_return_preg[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(7),
      I1 => \ap_return_preg[15]_i_32__0\(7),
      I2 => \dec_al1_reg[11]_0\,
      O => \^grp_uppol1_fu_669_apl2\(7)
    );
\ap_return_preg[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000E000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_rep__7\,
      I1 => \^grp_uppol1_fu_669_apl2\(7),
      I2 => \ap_return_preg_reg[8]\(0),
      I3 => grp_uppol1_fu_380_ap_start_reg_reg_1(1),
      I4 => \ap_return_preg_reg[8]_0\(0),
      I5 => \^grp_uppol1_fu_669_apl2\(8),
      O => \ap_CS_fsm_reg[1]_1\
    );
\ap_return_preg[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \^reg_407_reg[14]_0\(7),
      I1 => \ap_return_preg[15]_i_32__0\(7),
      I2 => \^ap_cs_fsm_reg[7]_rep__7\,
      I3 => \dec_al1_reg[11]_0\,
      I4 => \ap_return_preg[15]_i_32__0\(8),
      I5 => \^reg_407_reg[14]_0\(8),
      O => \reg_407_reg[7]_0\
    );
\ap_return_preg_reg[15]_i_7__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[15]\(0),
      CO(6) => \ap_return_preg_reg[15]_i_7__0_n_21\,
      CO(5) => \ap_return_preg_reg[15]_i_7__0_n_22\,
      CO(4) => \ap_return_preg_reg[15]_i_7__0_n_23\,
      CO(3) => \ap_return_preg_reg[15]_i_7__0_n_24\,
      CO(2) => \ap_return_preg_reg[15]_i_7__0_n_25\,
      CO(1) => \ap_return_preg_reg[15]_i_7__0_n_26\,
      CO(0) => \ap_return_preg_reg[15]_i_7__0_n_27\,
      DI(7) => \ap_return_preg_reg[15]_i_2__0\(0),
      DI(6) => \ap_return_preg[15]_i_17__0_n_20\,
      DI(5) => \ap_return_preg[15]_i_18__0_n_20\,
      DI(4) => \ap_return_preg[15]_i_19__0_n_20\,
      DI(3) => \ap_return_preg[15]_i_20__0_n_20\,
      DI(2) => \ap_return_preg[15]_i_21__0_n_20\,
      DI(1) => \ap_return_preg[15]_i_22__0_n_20\,
      DI(0) => \ap_return_preg[15]_i_23__0_n_20\,
      O(7 downto 0) => \NLW_ap_return_preg_reg[15]_i_7__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_return_preg[15]_i_24__0_n_20\,
      S(6) => \ap_return_preg[15]_i_25__0_n_20\,
      S(5) => \ap_return_preg[15]_i_26__0_n_20\,
      S(4 downto 2) => \ap_return_preg_reg[15]_i_2__0_0\(2 downto 0),
      S(1) => \ap_return_preg[15]_i_30__0_n_20\,
      S(0) => \ap_return_preg[15]_i_31__0_n_20\
    );
\apl1_reg_194[0]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(2),
      I2 => \dec_ah1_reg[15]_0\(2),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(2),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(2)
    );
\apl1_reg_194[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(1),
      I2 => \dec_ah1_reg[15]_0\(1),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(1),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(1)
    );
\apl1_reg_194[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(0),
      I2 => \dec_ah1_reg[15]_0\(0),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(0),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(0)
    );
\apl1_reg_194[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(0),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(0),
      I3 => \apl1_reg_194_reg[4]_0\(0),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(0)
    );
\apl1_reg_194[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(0),
      I2 => \dec_ah1_reg[15]_0\(0),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(0),
      I5 => grp_uppol1_fu_669_al1(8),
      O => \apl1_reg_194[0]_i_4__0_n_20\
    );
\apl1_reg_194[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(7),
      I2 => \dec_ah1_reg[15]_0\(7),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(7),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(7)
    );
\apl1_reg_194[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(6),
      I2 => \dec_ah1_reg[15]_0\(6),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(6),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(6)
    );
\apl1_reg_194[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(5),
      I2 => \dec_ah1_reg[15]_0\(5),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(5),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(5)
    );
\apl1_reg_194[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(4),
      I2 => \dec_ah1_reg[15]_0\(4),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(4),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(4)
    );
\apl1_reg_194[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(3),
      I2 => \dec_ah1_reg[15]_0\(3),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(3),
      O => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(3)
    );
\apl1_reg_194[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(8),
      O => \apl1_reg_194[12]_i_2__0_n_20\
    );
\apl1_reg_194[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(11),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(12),
      O => \apl1_reg_194[12]_i_3__0_n_20\
    );
\apl1_reg_194[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(10),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(11),
      O => \apl1_reg_194[12]_i_4__0_n_20\
    );
\apl1_reg_194[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(9),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(10),
      O => \apl1_reg_194[12]_i_5__0_n_20\
    );
\apl1_reg_194[12]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(8),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(9),
      O => \apl1_reg_194[12]_i_6__0_n_20\
    );
\apl1_reg_194[12]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(8),
      I1 => \apl1_reg_194_reg[12]_0\(0),
      O => \apl1_reg_194[12]_i_7__0_n_20\
    );
\apl1_reg_194[12]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(6),
      O => \apl1_reg_194[12]_i_9__0_n_20\
    );
\apl1_reg_194[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(11),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(11),
      I3 => \apl1_reg_194_reg[4]_0\(11),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol1_fu_669_al1(11)
    );
\apl1_reg_194[17]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(10),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(10),
      I3 => \apl1_reg_194_reg[4]_0\(10),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol1_fu_669_al1(10)
    );
\apl1_reg_194[17]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(9),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(9),
      I3 => \apl1_reg_194_reg[4]_0\(9),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(9)
    );
\apl1_reg_194[17]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(8),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(8),
      I3 => \apl1_reg_194_reg[4]_0\(8),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(8)
    );
\apl1_reg_194[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(14),
      I2 => \dec_ah1_reg[15]_0\(14),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(14),
      I5 => grp_uppol1_fu_669_al1(15),
      O => \apl1_reg_194[17]_i_14_n_20\
    );
\apl1_reg_194[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(13),
      I2 => \dec_ah1_reg[15]_0\(13),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(13),
      I5 => grp_uppol1_fu_669_al1(14),
      O => \apl1_reg_194[17]_i_15_n_20\
    );
\apl1_reg_194[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(12),
      I2 => \dec_ah1_reg[15]_0\(12),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(12),
      I5 => grp_uppol1_fu_669_al1(13),
      O => \apl1_reg_194[17]_i_16_n_20\
    );
\apl1_reg_194[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(11),
      I2 => \dec_ah1_reg[15]_0\(11),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(11),
      I5 => grp_uppol1_fu_669_al1(12),
      O => \apl1_reg_194[17]_i_17_n_20\
    );
\apl1_reg_194[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(10),
      I2 => \dec_ah1_reg[15]_0\(10),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(10),
      I5 => grp_uppol1_fu_669_al1(11),
      O => \apl1_reg_194[17]_i_18_n_20\
    );
\apl1_reg_194[17]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(9),
      I2 => \dec_ah1_reg[15]_0\(9),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(9),
      I5 => grp_uppol1_fu_669_al1(10),
      O => \apl1_reg_194[17]_i_19_n_20\
    );
\apl1_reg_194[17]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(8),
      I2 => \dec_ah1_reg[15]_0\(8),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(8),
      I5 => grp_uppol1_fu_669_al1(9),
      O => \apl1_reg_194[17]_i_20_n_20\
    );
\apl1_reg_194[17]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(15),
      I1 => \apl1_reg_194_reg[17]_i_2__0_n_20\,
      O => \apl1_reg_194[17]_i_3__0_n_20\
    );
\apl1_reg_194[17]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(14),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(15),
      O => \apl1_reg_194[17]_i_4__0_n_20\
    );
\apl1_reg_194[17]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(13),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(14),
      O => \apl1_reg_194[17]_i_5__0_n_20\
    );
\apl1_reg_194[17]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(12),
      I1 => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(13),
      O => \apl1_reg_194[17]_i_6__0_n_20\
    );
\apl1_reg_194[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(14),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(14),
      I3 => \apl1_reg_194_reg[4]_0\(14),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol1_fu_669_al1(14)
    );
\apl1_reg_194[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(13),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(13),
      I3 => \apl1_reg_194_reg[4]_0\(13),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol1_fu_669_al1(13)
    );
\apl1_reg_194[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(12),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(12),
      I3 => \apl1_reg_194_reg[4]_0\(12),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol1_fu_669_al1(12)
    );
\apl1_reg_194[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(15),
      I2 => \dec_ah1_reg[15]_0\(15),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(15),
      I5 => grp_uppol1_fu_669_al1(8),
      O => \apl1_reg_194[4]_i_10_n_20\
    );
\apl1_reg_194[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9656565A965"
    )
        port map (
      I0 => grp_uppol1_fu_669_al1(15),
      I1 => \dec_al1_reg[11]_0\,
      I2 => \apl1_reg_194_reg[4]_0\(7),
      I3 => \dec_ah1_reg[15]_0\(7),
      I4 => \^q\(2),
      I5 => \apl1_reg_194_reg[4]\(7),
      O => \apl1_reg_194[4]_i_11_n_20\
    );
\apl1_reg_194[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(6),
      I2 => \dec_ah1_reg[15]_0\(6),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(6),
      I5 => grp_uppol1_fu_669_al1(14),
      O => \apl1_reg_194[4]_i_12_n_20\
    );
\apl1_reg_194[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(5),
      I2 => \dec_ah1_reg[15]_0\(5),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(5),
      I5 => grp_uppol1_fu_669_al1(13),
      O => \apl1_reg_194[4]_i_13_n_20\
    );
\apl1_reg_194[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(4),
      I2 => \dec_ah1_reg[15]_0\(4),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(4),
      I5 => grp_uppol1_fu_669_al1(12),
      O => \apl1_reg_194[4]_i_14_n_20\
    );
\apl1_reg_194[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(3),
      I2 => \dec_ah1_reg[15]_0\(3),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(3),
      I5 => grp_uppol1_fu_669_al1(11),
      O => \apl1_reg_194[4]_i_15_n_20\
    );
\apl1_reg_194[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \apl1_reg_194_reg[4]_0\(2),
      I2 => \dec_ah1_reg[15]_0\(2),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(2),
      I5 => grp_uppol1_fu_669_al1(10),
      O => \apl1_reg_194[4]_i_16_n_20\
    );
\apl1_reg_194[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \dec_al1_reg[11]_0\,
      I1 => \apl1_reg_194_reg[4]_0\(1),
      I2 => \dec_ah1_reg[15]_0\(1),
      I3 => \^q\(2),
      I4 => \apl1_reg_194_reg[4]\(1),
      I5 => grp_uppol1_fu_669_al1(9),
      O => \apl1_reg_194[4]_i_17_n_20\
    );
\apl1_reg_194[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(15),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(15),
      I3 => \apl1_reg_194_reg[4]_0\(15),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(15)
    );
\apl1_reg_194[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(7),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(7),
      I3 => \apl1_reg_194_reg[4]_0\(7),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(7)
    );
\apl1_reg_194[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(6),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(6),
      I3 => \apl1_reg_194_reg[4]_0\(6),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(6)
    );
\apl1_reg_194[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(5),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(5),
      I3 => \apl1_reg_194_reg[4]_0\(5),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(5)
    );
\apl1_reg_194[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(4),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(4),
      I3 => \apl1_reg_194_reg[4]_0\(4),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(4)
    );
\apl1_reg_194[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(3),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(3),
      I3 => \apl1_reg_194_reg[4]_0\(3),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(3)
    );
\apl1_reg_194[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(2),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(2),
      I3 => \apl1_reg_194_reg[4]_0\(2),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(2)
    );
\apl1_reg_194[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(1),
      I1 => \^q\(2),
      I2 => \dec_ah1_reg[15]_0\(1),
      I3 => \apl1_reg_194_reg[4]_0\(1),
      I4 => \dec_al1_reg[11]_0\,
      O => grp_uppol1_fu_669_al1(1)
    );
\apl1_reg_194_reg[0]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(0),
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[0]_i_1__0_n_20\,
      CO(6) => \apl1_reg_194_reg[0]_i_1__0_n_21\,
      CO(5) => \apl1_reg_194_reg[0]_i_1__0_n_22\,
      CO(4) => \apl1_reg_194_reg[0]_i_1__0_n_23\,
      CO(3) => \apl1_reg_194_reg[0]_i_1__0_n_24\,
      CO(2) => \apl1_reg_194_reg[0]_i_1__0_n_25\,
      CO(1) => \apl1_reg_194_reg[0]_i_1__0_n_26\,
      CO(0) => \apl1_reg_194_reg[0]_i_1__0_n_27\,
      DI(7) => grp_uppol1_fu_669_al1(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \apl1_reg_194[17]_i_6__0_0\(0),
      O(6 downto 0) => \NLW_apl1_reg_194_reg[0]_i_1__0_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_reg_194[0]_i_4__0_n_20\,
      S(6 downto 0) => \grp_uppol1_fu_669/sub_ln597_fu_88_p20\(7 downto 1)
    );
\apl1_reg_194_reg[12]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[12]_i_1__0_n_20\,
      CO(6) => \apl1_reg_194_reg[12]_i_1__0_n_21\,
      CO(5) => \apl1_reg_194_reg[12]_i_1__0_n_22\,
      CO(4) => \apl1_reg_194_reg[12]_i_1__0_n_23\,
      CO(3) => \apl1_reg_194_reg[12]_i_1__0_n_24\,
      CO(2) => \apl1_reg_194_reg[12]_i_1__0_n_25\,
      CO(1) => \apl1_reg_194_reg[12]_i_1__0_n_26\,
      CO(0) => \apl1_reg_194_reg[12]_i_1__0_n_27\,
      DI(7 downto 4) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(11 downto 8),
      DI(3) => \apl1_reg_194[12]_i_2__0_n_20\,
      DI(2) => \^o\(0),
      DI(1) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(6),
      DI(0) => '0',
      O(7 downto 0) => \apl1_reg_194[17]_i_6__0_0\(12 downto 5),
      S(7) => \apl1_reg_194[12]_i_3__0_n_20\,
      S(6) => \apl1_reg_194[12]_i_4__0_n_20\,
      S(5) => \apl1_reg_194[12]_i_5__0_n_20\,
      S(4) => \apl1_reg_194[12]_i_6__0_n_20\,
      S(3) => \apl1_reg_194[12]_i_7__0_n_20\,
      S(2) => \apl1_reg_194_reg[12]\(0),
      S(1) => \apl1_reg_194[12]_i_9__0_n_20\,
      S(0) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(5)
    );
\apl1_reg_194_reg[17]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[12]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_reg_194_reg[17]_i_1__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_reg_194_reg[17]_i_1__0_n_24\,
      CO(2) => \apl1_reg_194_reg[17]_i_1__0_n_25\,
      CO(1) => \apl1_reg_194_reg[17]_i_1__0_n_26\,
      CO(0) => \apl1_reg_194_reg[17]_i_1__0_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(15 downto 12),
      O(7 downto 5) => \NLW_apl1_reg_194_reg[17]_i_1__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \apl1_reg_194[17]_i_6__0_0\(17 downto 13),
      S(7 downto 4) => B"0001",
      S(3) => \apl1_reg_194[17]_i_3__0_n_20\,
      S(2) => \apl1_reg_194[17]_i_4__0_n_20\,
      S(1) => \apl1_reg_194[17]_i_5__0_n_20\,
      S(0) => \apl1_reg_194[17]_i_6__0_n_20\
    );
\apl1_reg_194_reg[17]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[4]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[17]_i_2__0_n_20\,
      CO(6) => \NLW_apl1_reg_194_reg[17]_i_2__0_CO_UNCONNECTED\(6),
      CO(5) => \apl1_reg_194_reg[17]_i_2__0_n_22\,
      CO(4) => \apl1_reg_194_reg[17]_i_2__0_n_23\,
      CO(3) => \apl1_reg_194_reg[17]_i_2__0_n_24\,
      CO(2) => \apl1_reg_194_reg[17]_i_2__0_n_25\,
      CO(1) => \apl1_reg_194_reg[17]_i_2__0_n_26\,
      CO(0) => \apl1_reg_194_reg[17]_i_2__0_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => grp_uppol1_fu_669_al1(14 downto 8),
      O(7) => \NLW_apl1_reg_194_reg[17]_i_2__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_reg_194[17]_i_14_n_20\,
      S(5) => \apl1_reg_194[17]_i_15_n_20\,
      S(4) => \apl1_reg_194[17]_i_16_n_20\,
      S(3) => \apl1_reg_194[17]_i_17_n_20\,
      S(2) => \apl1_reg_194[17]_i_18_n_20\,
      S(1) => \apl1_reg_194[17]_i_19_n_20\,
      S(0) => \apl1_reg_194[17]_i_20_n_20\
    );
\apl1_reg_194_reg[4]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_194_reg[0]_i_1__0_n_20\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_194_reg[4]_i_1__0_n_20\,
      CO(6) => \apl1_reg_194_reg[4]_i_1__0_n_21\,
      CO(5) => \apl1_reg_194_reg[4]_i_1__0_n_22\,
      CO(4) => \apl1_reg_194_reg[4]_i_1__0_n_23\,
      CO(3) => \apl1_reg_194_reg[4]_i_1__0_n_24\,
      CO(2) => \apl1_reg_194_reg[4]_i_1__0_n_25\,
      CO(1) => \apl1_reg_194_reg[4]_i_1__0_n_26\,
      CO(0) => \apl1_reg_194_reg[4]_i_1__0_n_27\,
      DI(7) => grp_uppol1_fu_669_al1(15),
      DI(6 downto 0) => grp_uppol1_fu_669_al1(7 downto 1),
      O(7) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(8),
      O(6) => \^o\(0),
      O(5 downto 4) => \grp_uppol1_fu_669/sext_ln599_2_fu_104_p1\(6 downto 5),
      O(3 downto 0) => \apl1_reg_194[17]_i_6__0_0\(4 downto 1),
      S(7) => \apl1_reg_194[4]_i_10_n_20\,
      S(6) => \apl1_reg_194[4]_i_11_n_20\,
      S(5) => \apl1_reg_194[4]_i_12_n_20\,
      S(4) => \apl1_reg_194[4]_i_13_n_20\,
      S(3) => \apl1_reg_194[4]_i_14_n_20\,
      S(2) => \apl1_reg_194[4]_i_15_n_20\,
      S(1) => \apl1_reg_194[4]_i_16_n_20\,
      S(0) => \apl1_reg_194[4]_i_17_n_20\
    );
\dec_ah2_load_reg_1177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(0),
      Q => dec_ah2_load_reg_1177(0),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(10),
      Q => dec_ah2_load_reg_1177(10),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(11),
      Q => dec_ah2_load_reg_1177(11),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(12),
      Q => dec_ah2_load_reg_1177(12),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(13),
      Q => dec_ah2_load_reg_1177(13),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(14),
      Q => dec_ah2_load_reg_1177(14),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(1),
      Q => dec_ah2_load_reg_1177(1),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(2),
      Q => dec_ah2_load_reg_1177(2),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(3),
      Q => dec_ah2_load_reg_1177(3),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(4),
      Q => dec_ah2_load_reg_1177(4),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(5),
      Q => dec_ah2_load_reg_1177(5),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(6),
      Q => dec_ah2_load_reg_1177(6),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(7),
      Q => dec_ah2_load_reg_1177(7),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(8),
      Q => dec_ah2_load_reg_1177(8),
      R => '0'
    );
\dec_ah2_load_reg_1177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ah2_load_reg_1177_reg[14]_0\(9),
      Q => dec_ah2_load_reg_1177(9),
      R => '0'
    );
\dec_al1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2000000000000"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(11),
      I1 => \^q\(2),
      I2 => \^ap_cs_fsm_reg[1]_2\,
      I3 => \dec_ah1_reg[11]_1\,
      I4 => \dec_al1_reg[11]_0\,
      I5 => grp_decode_fu_399_dec_al1_o_ap_vld,
      O => \dec_al1_reg[11]\(0)
    );
\dec_nbh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \^q\(0),
      I2 => \dec_rlt1_reg[30]\(0),
      I3 => \q0_reg[0]\(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_rep\(0)
    );
\dec_ph1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(0)
    );
\dec_ph1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(10),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(10)
    );
\dec_ph1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(11),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(11)
    );
\dec_ph1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(12),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(12)
    );
\dec_ph1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(13),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(13)
    );
\dec_ph1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(14),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(14)
    );
\dec_ph1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(15),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(15)
    );
\dec_ph1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(16),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(16)
    );
\dec_ph1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(17),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(17)
    );
\dec_ph1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(18),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(18)
    );
\dec_ph1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(19),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(19)
    );
\dec_ph1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(1),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(1)
    );
\dec_ph1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(20),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(20)
    );
\dec_ph1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(21),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(21)
    );
\dec_ph1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(22),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(22)
    );
\dec_ph1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(23),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(23)
    );
\dec_ph1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(24),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(24)
    );
\dec_ph1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(25),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(25)
    );
\dec_ph1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(26),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(26)
    );
\dec_ph1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(27),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(27)
    );
\dec_ph1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(28),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(28)
    );
\dec_ph1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(29),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(29)
    );
\dec_ph1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(2),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(2)
    );
\dec_ph1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(30),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(30)
    );
\dec_ph1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^add_ln367_reg_1153_reg[31]_0\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(31)
    );
\dec_ph1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(3),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(3)
    );
\dec_ph1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(4),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(4)
    );
\dec_ph1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(5),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(5)
    );
\dec_ph1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(6),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(6)
    );
\dec_ph1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(7),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(7)
    );
\dec_ph1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(8),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(8)
    );
\dec_ph1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => add_ln367_reg_1153(9),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \add_ln367_reg_1153_reg[31]_1\(9)
    );
\dec_ph1_load_reg_1192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(0),
      Q => dec_ph1_load_reg_1192(0),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(10),
      Q => dec_ph1_load_reg_1192(10),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(11),
      Q => dec_ph1_load_reg_1192(11),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(12),
      Q => dec_ph1_load_reg_1192(12),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(13),
      Q => dec_ph1_load_reg_1192(13),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(14),
      Q => dec_ph1_load_reg_1192(14),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(15),
      Q => dec_ph1_load_reg_1192(15),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(16),
      Q => dec_ph1_load_reg_1192(16),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(17),
      Q => dec_ph1_load_reg_1192(17),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(18),
      Q => dec_ph1_load_reg_1192(18),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(19),
      Q => dec_ph1_load_reg_1192(19),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(1),
      Q => dec_ph1_load_reg_1192(1),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(20),
      Q => dec_ph1_load_reg_1192(20),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(21),
      Q => dec_ph1_load_reg_1192(21),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(22),
      Q => dec_ph1_load_reg_1192(22),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(23),
      Q => dec_ph1_load_reg_1192(23),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(24),
      Q => dec_ph1_load_reg_1192(24),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(25),
      Q => dec_ph1_load_reg_1192(25),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(26),
      Q => dec_ph1_load_reg_1192(26),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(27),
      Q => dec_ph1_load_reg_1192(27),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(28),
      Q => dec_ph1_load_reg_1192(28),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(29),
      Q => dec_ph1_load_reg_1192(29),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(2),
      Q => dec_ph1_load_reg_1192(2),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(30),
      Q => dec_ph1_load_reg_1192(30),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(31),
      Q => dec_ph1_load_reg_1192(31),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(3),
      Q => dec_ph1_load_reg_1192(3),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(4),
      Q => dec_ph1_load_reg_1192(4),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(5),
      Q => dec_ph1_load_reg_1192(5),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(6),
      Q => dec_ph1_load_reg_1192(6),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(7),
      Q => dec_ph1_load_reg_1192(7),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(8),
      Q => dec_ph1_load_reg_1192(8),
      R => '0'
    );
\dec_ph1_load_reg_1192_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph1_load_reg_1192_reg[31]_0\(9),
      Q => dec_ph1_load_reg_1192(9),
      R => '0'
    );
\dec_ph2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(0)
    );
\dec_ph2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(10),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(10)
    );
\dec_ph2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(11),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(11)
    );
\dec_ph2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(12),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(12)
    );
\dec_ph2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(13),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(13)
    );
\dec_ph2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(14),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(14)
    );
\dec_ph2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(15),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(15)
    );
\dec_ph2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(16),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(16)
    );
\dec_ph2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(17),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(17)
    );
\dec_ph2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(18),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(18)
    );
\dec_ph2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(19),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(19)
    );
\dec_ph2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(1),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(1)
    );
\dec_ph2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(20),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(20)
    );
\dec_ph2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(21),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(21)
    );
\dec_ph2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(22),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(22)
    );
\dec_ph2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(23),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(23)
    );
\dec_ph2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(24),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(24)
    );
\dec_ph2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(25),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(25)
    );
\dec_ph2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(26),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(26)
    );
\dec_ph2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(27),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(27)
    );
\dec_ph2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(28),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(28)
    );
\dec_ph2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(29),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(29)
    );
\dec_ph2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(2),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(2)
    );
\dec_ph2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(30),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(30)
    );
\dec_ph2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(31),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(31)
    );
\dec_ph2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(3),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(3)
    );
\dec_ph2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(4),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(4)
    );
\dec_ph2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(5),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(5)
    );
\dec_ph2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(6),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(6)
    );
\dec_ph2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(7),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(7)
    );
\dec_ph2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(8),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(8)
    );
\dec_ph2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dec_ph1_load_reg_1192_reg[31]_0\(9),
      I1 => \dec_nbh_reg[0]\,
      I2 => \^q\(0),
      O => \dec_ph1_reg[31]\(9)
    );
\dec_ph2_load_reg_1198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(0),
      Q => dec_ph2_load_reg_1198(0),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(10),
      Q => dec_ph2_load_reg_1198(10),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(11),
      Q => dec_ph2_load_reg_1198(11),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(12),
      Q => dec_ph2_load_reg_1198(12),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(13),
      Q => dec_ph2_load_reg_1198(13),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(14),
      Q => dec_ph2_load_reg_1198(14),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(15),
      Q => dec_ph2_load_reg_1198(15),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(16),
      Q => dec_ph2_load_reg_1198(16),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(17),
      Q => dec_ph2_load_reg_1198(17),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(18),
      Q => dec_ph2_load_reg_1198(18),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(19),
      Q => dec_ph2_load_reg_1198(19),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(1),
      Q => dec_ph2_load_reg_1198(1),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(20),
      Q => dec_ph2_load_reg_1198(20),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(21),
      Q => dec_ph2_load_reg_1198(21),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(22),
      Q => dec_ph2_load_reg_1198(22),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(23),
      Q => dec_ph2_load_reg_1198(23),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(24),
      Q => dec_ph2_load_reg_1198(24),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(25),
      Q => dec_ph2_load_reg_1198(25),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(26),
      Q => dec_ph2_load_reg_1198(26),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(27),
      Q => dec_ph2_load_reg_1198(27),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(28),
      Q => dec_ph2_load_reg_1198(28),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(29),
      Q => dec_ph2_load_reg_1198(29),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(2),
      Q => dec_ph2_load_reg_1198(2),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(30),
      Q => dec_ph2_load_reg_1198(30),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(31),
      Q => dec_ph2_load_reg_1198(31),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(3),
      Q => dec_ph2_load_reg_1198(3),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(4),
      Q => dec_ph2_load_reg_1198(4),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(5),
      Q => dec_ph2_load_reg_1198(5),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(6),
      Q => dec_ph2_load_reg_1198(6),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(7),
      Q => dec_ph2_load_reg_1198(7),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(8),
      Q => dec_ph2_load_reg_1198(8),
      R => '0'
    );
\dec_ph2_load_reg_1198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \dec_ph2_load_reg_1198_reg[31]_0\(9),
      Q => dec_ph2_load_reg_1198(9),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(0),
      Q => dec_plt1_load_reg_1249(0),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(10),
      Q => dec_plt1_load_reg_1249(10),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(11),
      Q => dec_plt1_load_reg_1249(11),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(12),
      Q => dec_plt1_load_reg_1249(12),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(13),
      Q => dec_plt1_load_reg_1249(13),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(14),
      Q => dec_plt1_load_reg_1249(14),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(15),
      Q => dec_plt1_load_reg_1249(15),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(16),
      Q => dec_plt1_load_reg_1249(16),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(17),
      Q => dec_plt1_load_reg_1249(17),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(18),
      Q => dec_plt1_load_reg_1249(18),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(19),
      Q => dec_plt1_load_reg_1249(19),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(1),
      Q => dec_plt1_load_reg_1249(1),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(20),
      Q => dec_plt1_load_reg_1249(20),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(21),
      Q => dec_plt1_load_reg_1249(21),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(22),
      Q => dec_plt1_load_reg_1249(22),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(23),
      Q => dec_plt1_load_reg_1249(23),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(24),
      Q => dec_plt1_load_reg_1249(24),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(25),
      Q => dec_plt1_load_reg_1249(25),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(26),
      Q => dec_plt1_load_reg_1249(26),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(27),
      Q => dec_plt1_load_reg_1249(27),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(28),
      Q => dec_plt1_load_reg_1249(28),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(29),
      Q => dec_plt1_load_reg_1249(29),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(2),
      Q => dec_plt1_load_reg_1249(2),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(30),
      Q => dec_plt1_load_reg_1249(30),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(31),
      Q => dec_plt1_load_reg_1249(31),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(3),
      Q => dec_plt1_load_reg_1249(3),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(4),
      Q => dec_plt1_load_reg_1249(4),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(5),
      Q => dec_plt1_load_reg_1249(5),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(6),
      Q => dec_plt1_load_reg_1249(6),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(7),
      Q => dec_plt1_load_reg_1249(7),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(8),
      Q => dec_plt1_load_reg_1249(8),
      R => '0'
    );
\dec_plt1_load_reg_1249_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt1_load_reg_1249_reg[31]_0\(9),
      Q => dec_plt1_load_reg_1249(9),
      R => '0'
    );
\dec_plt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(0),
      O => \ap_CS_fsm_reg[4]_2\(0)
    );
\dec_plt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(10),
      O => \ap_CS_fsm_reg[4]_2\(10)
    );
\dec_plt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(11),
      O => \ap_CS_fsm_reg[4]_2\(11)
    );
\dec_plt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(12),
      O => \ap_CS_fsm_reg[4]_2\(12)
    );
\dec_plt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(13),
      O => \ap_CS_fsm_reg[4]_2\(13)
    );
\dec_plt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(14),
      O => \ap_CS_fsm_reg[4]_2\(14)
    );
\dec_plt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(15),
      O => \ap_CS_fsm_reg[4]_2\(15)
    );
\dec_plt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(16),
      O => \ap_CS_fsm_reg[4]_2\(16)
    );
\dec_plt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(17),
      O => \ap_CS_fsm_reg[4]_2\(17)
    );
\dec_plt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(18),
      O => \ap_CS_fsm_reg[4]_2\(18)
    );
\dec_plt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(19),
      O => \ap_CS_fsm_reg[4]_2\(19)
    );
\dec_plt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(1),
      O => \ap_CS_fsm_reg[4]_2\(1)
    );
\dec_plt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(20),
      O => \ap_CS_fsm_reg[4]_2\(20)
    );
\dec_plt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(21),
      O => \ap_CS_fsm_reg[4]_2\(21)
    );
\dec_plt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(22),
      O => \ap_CS_fsm_reg[4]_2\(22)
    );
\dec_plt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(23),
      O => \ap_CS_fsm_reg[4]_2\(23)
    );
\dec_plt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(24),
      O => \ap_CS_fsm_reg[4]_2\(24)
    );
\dec_plt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(25),
      O => \ap_CS_fsm_reg[4]_2\(25)
    );
\dec_plt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(26),
      O => \ap_CS_fsm_reg[4]_2\(26)
    );
\dec_plt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(27),
      O => \ap_CS_fsm_reg[4]_2\(27)
    );
\dec_plt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(28),
      O => \ap_CS_fsm_reg[4]_2\(28)
    );
\dec_plt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(29),
      O => \ap_CS_fsm_reg[4]_2\(29)
    );
\dec_plt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(2),
      O => \ap_CS_fsm_reg[4]_2\(2)
    );
\dec_plt2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(30),
      O => \ap_CS_fsm_reg[4]_2\(30)
    );
\dec_plt2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(31),
      O => \ap_CS_fsm_reg[4]_2\(31)
    );
\dec_plt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(3),
      O => \ap_CS_fsm_reg[4]_2\(3)
    );
\dec_plt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(4),
      O => \ap_CS_fsm_reg[4]_2\(4)
    );
\dec_plt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(5),
      O => \ap_CS_fsm_reg[4]_2\(5)
    );
\dec_plt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(6),
      O => \ap_CS_fsm_reg[4]_2\(6)
    );
\dec_plt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(7),
      O => \ap_CS_fsm_reg[4]_2\(7)
    );
\dec_plt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(8),
      O => \ap_CS_fsm_reg[4]_2\(8)
    );
\dec_plt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_plt1_load_reg_1249_reg[31]_0\(9),
      O => \ap_CS_fsm_reg[4]_2\(9)
    );
\dec_plt2_load_reg_1255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(0),
      Q => dec_plt2_load_reg_1255(0),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(10),
      Q => dec_plt2_load_reg_1255(10),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(11),
      Q => dec_plt2_load_reg_1255(11),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(12),
      Q => dec_plt2_load_reg_1255(12),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(13),
      Q => dec_plt2_load_reg_1255(13),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(14),
      Q => dec_plt2_load_reg_1255(14),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(15),
      Q => dec_plt2_load_reg_1255(15),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(16),
      Q => dec_plt2_load_reg_1255(16),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(17),
      Q => dec_plt2_load_reg_1255(17),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(18),
      Q => dec_plt2_load_reg_1255(18),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(19),
      Q => dec_plt2_load_reg_1255(19),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(1),
      Q => dec_plt2_load_reg_1255(1),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(20),
      Q => dec_plt2_load_reg_1255(20),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(21),
      Q => dec_plt2_load_reg_1255(21),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(22),
      Q => dec_plt2_load_reg_1255(22),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(23),
      Q => dec_plt2_load_reg_1255(23),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(24),
      Q => dec_plt2_load_reg_1255(24),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(25),
      Q => dec_plt2_load_reg_1255(25),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(26),
      Q => dec_plt2_load_reg_1255(26),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(27),
      Q => dec_plt2_load_reg_1255(27),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(28),
      Q => dec_plt2_load_reg_1255(28),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(29),
      Q => dec_plt2_load_reg_1255(29),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(2),
      Q => dec_plt2_load_reg_1255(2),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(30),
      Q => dec_plt2_load_reg_1255(30),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(31),
      Q => dec_plt2_load_reg_1255(31),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(3),
      Q => dec_plt2_load_reg_1255(3),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(4),
      Q => dec_plt2_load_reg_1255(4),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(5),
      Q => dec_plt2_load_reg_1255(5),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(6),
      Q => dec_plt2_load_reg_1255(6),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(7),
      Q => dec_plt2_load_reg_1255(7),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(8),
      Q => dec_plt2_load_reg_1255(8),
      R => '0'
    );
\dec_plt2_load_reg_1255_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_399_dec_plt1_o_ap_vld,
      D => \dec_plt2_load_reg_1255_reg[31]_0\(9),
      Q => dec_plt2_load_reg_1255(9),
      R => '0'
    );
\dec_rh1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(0),
      O => \ap_CS_fsm_reg[4]_1\(0)
    );
\dec_rh1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(10),
      O => \ap_CS_fsm_reg[4]_1\(10)
    );
\dec_rh1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(11),
      O => \ap_CS_fsm_reg[4]_1\(11)
    );
\dec_rh1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(12),
      O => \ap_CS_fsm_reg[4]_1\(12)
    );
\dec_rh1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(13),
      O => \ap_CS_fsm_reg[4]_1\(13)
    );
\dec_rh1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(14),
      O => \ap_CS_fsm_reg[4]_1\(14)
    );
\dec_rh1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(15),
      O => \ap_CS_fsm_reg[4]_1\(15)
    );
\dec_rh1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(16),
      O => \ap_CS_fsm_reg[4]_1\(16)
    );
\dec_rh1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(17),
      O => \ap_CS_fsm_reg[4]_1\(17)
    );
\dec_rh1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(18),
      O => \ap_CS_fsm_reg[4]_1\(18)
    );
\dec_rh1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(19),
      O => \ap_CS_fsm_reg[4]_1\(19)
    );
\dec_rh1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(1),
      O => \ap_CS_fsm_reg[4]_1\(1)
    );
\dec_rh1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(20),
      O => \ap_CS_fsm_reg[4]_1\(20)
    );
\dec_rh1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(21),
      O => \ap_CS_fsm_reg[4]_1\(21)
    );
\dec_rh1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(22),
      O => \ap_CS_fsm_reg[4]_1\(22)
    );
\dec_rh1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(23),
      O => \ap_CS_fsm_reg[4]_1\(23)
    );
\dec_rh1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(24),
      O => \ap_CS_fsm_reg[4]_1\(24)
    );
\dec_rh1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(25),
      O => \ap_CS_fsm_reg[4]_1\(25)
    );
\dec_rh1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(26),
      O => \ap_CS_fsm_reg[4]_1\(26)
    );
\dec_rh1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(27),
      O => \ap_CS_fsm_reg[4]_1\(27)
    );
\dec_rh1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(28),
      O => \ap_CS_fsm_reg[4]_1\(28)
    );
\dec_rh1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(29),
      O => \ap_CS_fsm_reg[4]_1\(29)
    );
\dec_rh1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(2),
      O => \ap_CS_fsm_reg[4]_1\(2)
    );
\dec_rh1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(30),
      O => \ap_CS_fsm_reg[4]_1\(30)
    );
\dec_rh1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(3),
      O => \ap_CS_fsm_reg[4]_1\(3)
    );
\dec_rh1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(4),
      O => \ap_CS_fsm_reg[4]_1\(4)
    );
\dec_rh1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(5),
      O => \ap_CS_fsm_reg[4]_1\(5)
    );
\dec_rh1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(6),
      O => \ap_CS_fsm_reg[4]_1\(6)
    );
\dec_rh1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(7),
      O => \ap_CS_fsm_reg[4]_1\(7)
    );
\dec_rh1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(8),
      O => \ap_CS_fsm_reg[4]_1\(8)
    );
\dec_rh1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => trunc_ln372_fu_732_p1(9),
      O => \ap_CS_fsm_reg[4]_1\(9)
    );
\dec_rh2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(0),
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\dec_rh2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(10),
      O => \ap_CS_fsm_reg[4]_0\(10)
    );
\dec_rh2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(11),
      O => \ap_CS_fsm_reg[4]_0\(11)
    );
\dec_rh2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(12),
      O => \ap_CS_fsm_reg[4]_0\(12)
    );
\dec_rh2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(13),
      O => \ap_CS_fsm_reg[4]_0\(13)
    );
\dec_rh2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(14),
      O => \ap_CS_fsm_reg[4]_0\(14)
    );
\dec_rh2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(15),
      O => \ap_CS_fsm_reg[4]_0\(15)
    );
\dec_rh2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(16),
      O => \ap_CS_fsm_reg[4]_0\(16)
    );
\dec_rh2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(17),
      O => \ap_CS_fsm_reg[4]_0\(17)
    );
\dec_rh2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(18),
      O => \ap_CS_fsm_reg[4]_0\(18)
    );
\dec_rh2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(19),
      O => \ap_CS_fsm_reg[4]_0\(19)
    );
\dec_rh2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(1),
      O => \ap_CS_fsm_reg[4]_0\(1)
    );
\dec_rh2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(20),
      O => \ap_CS_fsm_reg[4]_0\(20)
    );
\dec_rh2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(21),
      O => \ap_CS_fsm_reg[4]_0\(21)
    );
\dec_rh2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(22),
      O => \ap_CS_fsm_reg[4]_0\(22)
    );
\dec_rh2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(23),
      O => \ap_CS_fsm_reg[4]_0\(23)
    );
\dec_rh2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(24),
      O => \ap_CS_fsm_reg[4]_0\(24)
    );
\dec_rh2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(25),
      O => \ap_CS_fsm_reg[4]_0\(25)
    );
\dec_rh2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(26),
      O => \ap_CS_fsm_reg[4]_0\(26)
    );
\dec_rh2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(27),
      O => \ap_CS_fsm_reg[4]_0\(27)
    );
\dec_rh2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(28),
      O => \ap_CS_fsm_reg[4]_0\(28)
    );
\dec_rh2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(29),
      O => \ap_CS_fsm_reg[4]_0\(29)
    );
\dec_rh2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(2),
      O => \ap_CS_fsm_reg[4]_0\(2)
    );
\dec_rh2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(30),
      O => \ap_CS_fsm_reg[4]_0\(30)
    );
\dec_rh2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(3),
      O => \ap_CS_fsm_reg[4]_0\(3)
    );
\dec_rh2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(4),
      O => \ap_CS_fsm_reg[4]_0\(4)
    );
\dec_rh2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(5),
      O => \ap_CS_fsm_reg[4]_0\(5)
    );
\dec_rh2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(6),
      O => \ap_CS_fsm_reg[4]_0\(6)
    );
\dec_rh2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(7),
      O => \ap_CS_fsm_reg[4]_0\(7)
    );
\dec_rh2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(8),
      O => \ap_CS_fsm_reg[4]_0\(8)
    );
\dec_rh2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rh2_reg[30]\(9),
      O => \ap_CS_fsm_reg[4]_0\(9)
    );
\dec_rlt1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln344_fu_654_p2(15),
      O => \dec_rlt1[15]_i_3_n_20\
    );
\dec_rlt1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(16),
      I1 => add_ln344_fu_654_p2(17),
      O => \dec_rlt1[23]_i_10_n_20\
    );
\dec_rlt1[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(15),
      I1 => add_ln344_fu_654_p2(16),
      O => \dec_rlt1[23]_i_11_n_20\
    );
\dec_rlt1[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(15),
      I1 => tmp_reg_1203(15),
      O => \dec_rlt1[23]_i_13_n_20\
    );
\dec_rlt1[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(14),
      I1 => tmp_reg_1203(14),
      O => \dec_rlt1[23]_i_14_n_20\
    );
\dec_rlt1[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(13),
      I1 => tmp_reg_1203(13),
      O => \dec_rlt1[23]_i_15_n_20\
    );
\dec_rlt1[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(12),
      I1 => tmp_reg_1203(12),
      O => \dec_rlt1[23]_i_16_n_20\
    );
\dec_rlt1[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(11),
      I1 => tmp_reg_1203(11),
      O => \dec_rlt1[23]_i_17_n_20\
    );
\dec_rlt1[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(10),
      I1 => tmp_reg_1203(10),
      O => \dec_rlt1[23]_i_18_n_20\
    );
\dec_rlt1[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(9),
      I1 => tmp_reg_1203(9),
      O => \dec_rlt1[23]_i_19_n_20\
    );
\dec_rlt1[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(8),
      I1 => tmp_reg_1203(8),
      O => \dec_rlt1[23]_i_20_n_20\
    );
\dec_rlt1[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(7),
      I1 => tmp_reg_1203(7),
      O => \dec_rlt1[23]_i_21_n_20\
    );
\dec_rlt1[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(6),
      I1 => tmp_reg_1203(6),
      O => \dec_rlt1[23]_i_22_n_20\
    );
\dec_rlt1[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(5),
      I1 => tmp_reg_1203(5),
      O => \dec_rlt1[23]_i_23_n_20\
    );
\dec_rlt1[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(4),
      I1 => tmp_reg_1203(4),
      O => \dec_rlt1[23]_i_24_n_20\
    );
\dec_rlt1[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(3),
      I1 => tmp_reg_1203(3),
      O => \dec_rlt1[23]_i_25_n_20\
    );
\dec_rlt1[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(2),
      I1 => tmp_reg_1203(2),
      O => \dec_rlt1[23]_i_26_n_20\
    );
\dec_rlt1[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(1),
      I1 => tmp_reg_1203(1),
      O => \dec_rlt1[23]_i_27_n_20\
    );
\dec_rlt1[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(0),
      I1 => tmp_reg_1203(0),
      O => \dec_rlt1[23]_i_28_n_20\
    );
\dec_rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(22),
      I1 => add_ln344_fu_654_p2(23),
      O => \dec_rlt1[23]_i_4_n_20\
    );
\dec_rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(21),
      I1 => add_ln344_fu_654_p2(22),
      O => \dec_rlt1[23]_i_5_n_20\
    );
\dec_rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(20),
      I1 => add_ln344_fu_654_p2(21),
      O => \dec_rlt1[23]_i_6_n_20\
    );
\dec_rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(19),
      I1 => add_ln344_fu_654_p2(20),
      O => \dec_rlt1[23]_i_7_n_20\
    );
\dec_rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(18),
      I1 => add_ln344_fu_654_p2(19),
      O => \dec_rlt1[23]_i_8_n_20\
    );
\dec_rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(17),
      I1 => add_ln344_fu_654_p2(18),
      O => \dec_rlt1[23]_i_9_n_20\
    );
\dec_rlt1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I1 => \dec_rlt1_reg[30]\(2),
      I2 => \dec_rlt1_reg[30]\(0),
      I3 => \q0_reg[0]\(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_5\(0)
    );
\dec_rlt1[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(25),
      I1 => add_ln344_fu_654_p2(26),
      O => \dec_rlt1[30]_i_10_n_20\
    );
\dec_rlt1[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(24),
      I1 => add_ln344_fu_654_p2(25),
      O => \dec_rlt1[30]_i_11_n_20\
    );
\dec_rlt1[30]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(23),
      I1 => add_ln344_fu_654_p2(24),
      O => \dec_rlt1[30]_i_12_n_20\
    );
\dec_rlt1[30]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_1203(30),
      I1 => tmp_s_reg_1215(30),
      O => \dec_rlt1[30]_i_13_n_20\
    );
\dec_rlt1[30]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(29),
      I1 => tmp_reg_1203(29),
      O => \dec_rlt1[30]_i_14_n_20\
    );
\dec_rlt1[30]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(28),
      I1 => tmp_reg_1203(28),
      O => \dec_rlt1[30]_i_15_n_20\
    );
\dec_rlt1[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(27),
      I1 => tmp_reg_1203(27),
      O => \dec_rlt1[30]_i_16_n_20\
    );
\dec_rlt1[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(26),
      I1 => tmp_reg_1203(26),
      O => \dec_rlt1[30]_i_17_n_20\
    );
\dec_rlt1[30]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(25),
      I1 => tmp_reg_1203(25),
      O => \dec_rlt1[30]_i_18_n_20\
    );
\dec_rlt1[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(24),
      I1 => tmp_reg_1203(24),
      O => \dec_rlt1[30]_i_19_n_20\
    );
\dec_rlt1[30]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(23),
      I1 => tmp_reg_1203(23),
      O => \dec_rlt1[30]_i_20_n_20\
    );
\dec_rlt1[30]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(22),
      I1 => tmp_reg_1203(22),
      O => \dec_rlt1[30]_i_21_n_20\
    );
\dec_rlt1[30]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(21),
      I1 => tmp_reg_1203(21),
      O => \dec_rlt1[30]_i_22_n_20\
    );
\dec_rlt1[30]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(20),
      I1 => tmp_reg_1203(20),
      O => \dec_rlt1[30]_i_23_n_20\
    );
\dec_rlt1[30]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(19),
      I1 => tmp_reg_1203(19),
      O => \dec_rlt1[30]_i_24_n_20\
    );
\dec_rlt1[30]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(18),
      I1 => tmp_reg_1203(18),
      O => \dec_rlt1[30]_i_25_n_20\
    );
\dec_rlt1[30]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(17),
      I1 => tmp_reg_1203(17),
      O => \dec_rlt1[30]_i_26_n_20\
    );
\dec_rlt1[30]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_s_reg_1215(16),
      I1 => tmp_reg_1203(16),
      O => \dec_rlt1[30]_i_27_n_20\
    );
\dec_rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(29),
      I1 => add_ln344_fu_654_p2(30),
      O => \dec_rlt1[30]_i_6_n_20\
    );
\dec_rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(28),
      I1 => add_ln344_fu_654_p2(29),
      O => \dec_rlt1[30]_i_7_n_20\
    );
\dec_rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(27),
      I1 => add_ln344_fu_654_p2(28),
      O => \dec_rlt1[30]_i_8_n_20\
    );
\dec_rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln344_fu_654_p2(26),
      I1 => add_ln344_fu_654_p2(27),
      O => \dec_rlt1[30]_i_9_n_20\
    );
\dec_rlt1_reg[23]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[23]_i_12_n_20\,
      CO(6) => \dec_rlt1_reg[23]_i_12_n_21\,
      CO(5) => \dec_rlt1_reg[23]_i_12_n_22\,
      CO(4) => \dec_rlt1_reg[23]_i_12_n_23\,
      CO(3) => \dec_rlt1_reg[23]_i_12_n_24\,
      CO(2) => \dec_rlt1_reg[23]_i_12_n_25\,
      CO(1) => \dec_rlt1_reg[23]_i_12_n_26\,
      CO(0) => \dec_rlt1_reg[23]_i_12_n_27\,
      DI(7 downto 0) => tmp_s_reg_1215(7 downto 0),
      O(7 downto 0) => add_ln344_fu_654_p2(7 downto 0),
      S(7) => \dec_rlt1[23]_i_21_n_20\,
      S(6) => \dec_rlt1[23]_i_22_n_20\,
      S(5) => \dec_rlt1[23]_i_23_n_20\,
      S(4) => \dec_rlt1[23]_i_24_n_20\,
      S(3) => \dec_rlt1[23]_i_25_n_20\,
      S(2) => \dec_rlt1[23]_i_26_n_20\,
      S(1) => \dec_rlt1[23]_i_27_n_20\,
      S(0) => \dec_rlt1[23]_i_28_n_20\
    );
\dec_rlt1_reg[23]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[23]_i_12_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[23]_i_3_n_20\,
      CO(6) => \dec_rlt1_reg[23]_i_3_n_21\,
      CO(5) => \dec_rlt1_reg[23]_i_3_n_22\,
      CO(4) => \dec_rlt1_reg[23]_i_3_n_23\,
      CO(3) => \dec_rlt1_reg[23]_i_3_n_24\,
      CO(2) => \dec_rlt1_reg[23]_i_3_n_25\,
      CO(1) => \dec_rlt1_reg[23]_i_3_n_26\,
      CO(0) => \dec_rlt1_reg[23]_i_3_n_27\,
      DI(7 downto 0) => tmp_s_reg_1215(15 downto 8),
      O(7 downto 0) => add_ln344_fu_654_p2(15 downto 8),
      S(7) => \dec_rlt1[23]_i_13_n_20\,
      S(6) => \dec_rlt1[23]_i_14_n_20\,
      S(5) => \dec_rlt1[23]_i_15_n_20\,
      S(4) => \dec_rlt1[23]_i_16_n_20\,
      S(3) => \dec_rlt1[23]_i_17_n_20\,
      S(2) => \dec_rlt1[23]_i_18_n_20\,
      S(1) => \dec_rlt1[23]_i_19_n_20\,
      S(0) => \dec_rlt1[23]_i_20_n_20\
    );
\dec_rlt1_reg[30]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[30]_i_5_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_dec_rlt1_reg[30]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \dec_rlt1_reg[30]_i_4_n_22\,
      CO(4) => \dec_rlt1_reg[30]_i_4_n_23\,
      CO(3) => \dec_rlt1_reg[30]_i_4_n_24\,
      CO(2) => \dec_rlt1_reg[30]_i_4_n_25\,
      CO(1) => \dec_rlt1_reg[30]_i_4_n_26\,
      CO(0) => \dec_rlt1_reg[30]_i_4_n_27\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => tmp_s_reg_1215(29 downto 24),
      O(7) => \NLW_dec_rlt1_reg[30]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln344_fu_654_p2(30 downto 24),
      S(7) => '0',
      S(6) => \dec_rlt1[30]_i_13_n_20\,
      S(5) => \dec_rlt1[30]_i_14_n_20\,
      S(4) => \dec_rlt1[30]_i_15_n_20\,
      S(3) => \dec_rlt1[30]_i_16_n_20\,
      S(2) => \dec_rlt1[30]_i_17_n_20\,
      S(1) => \dec_rlt1[30]_i_18_n_20\,
      S(0) => \dec_rlt1[30]_i_19_n_20\
    );
\dec_rlt1_reg[30]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[23]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[30]_i_5_n_20\,
      CO(6) => \dec_rlt1_reg[30]_i_5_n_21\,
      CO(5) => \dec_rlt1_reg[30]_i_5_n_22\,
      CO(4) => \dec_rlt1_reg[30]_i_5_n_23\,
      CO(3) => \dec_rlt1_reg[30]_i_5_n_24\,
      CO(2) => \dec_rlt1_reg[30]_i_5_n_25\,
      CO(1) => \dec_rlt1_reg[30]_i_5_n_26\,
      CO(0) => \dec_rlt1_reg[30]_i_5_n_27\,
      DI(7 downto 0) => tmp_s_reg_1215(23 downto 16),
      O(7 downto 0) => add_ln344_fu_654_p2(23 downto 16),
      S(7) => \dec_rlt1[30]_i_20_n_20\,
      S(6) => \dec_rlt1[30]_i_21_n_20\,
      S(5) => \dec_rlt1[30]_i_22_n_20\,
      S(4) => \dec_rlt1[30]_i_23_n_20\,
      S(3) => \dec_rlt1[30]_i_24_n_20\,
      S(2) => \dec_rlt1[30]_i_25_n_20\,
      S(1) => \dec_rlt1[30]_i_26_n_20\,
      S(0) => \dec_rlt1[30]_i_27_n_20\
    );
grp_decode_fu_399_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \dec_rlt1_reg[30]\(1),
      I1 => \ap_CS_fsm[8]_i_2__0_n_20\,
      I2 => grp_decode_fu_399_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_9\
    );
grp_filtez_fu_317: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez_18
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(3 downto 0) => ap_NS_fsm(4 downto 1),
      DI(0) => grp_filtez_fu_317_n_154,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      Q(3 downto 2) => \^q\(1 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_20_[0]\,
      S(2) => grp_filtez_fu_317_n_103,
      S(1) => grp_filtez_fu_317_n_104,
      S(0) => grp_filtez_fu_317_n_105,
      \add_ln367_reg_1153_reg[15]\(0) => sext_ln364_1_fu_488_p1(13),
      \ap_CS_fsm_reg[1]_0\ => grp_filtez_fu_317_n_21,
      \ap_CS_fsm_reg[1]_1\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \ap_CS_fsm_reg[3]_0\(2 downto 0) => \ap_CS_fsm_reg[3]_4\(2 downto 0),
      \ap_CS_fsm_reg[4]\ => grp_upzero_fu_352_n_75,
      \ap_CS_fsm_reg[7]_rep__7\ => dec_rlt21,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      \dec_ah2_reg[14]\(14 downto 0) => \dec_ah2_reg[14]\(14 downto 0),
      \dec_ah2_reg[14]_0\(14 downto 0) => \dec_ah2_load_reg_1177_reg[14]_0\(14 downto 0),
      \dec_ah2_reg[14]_1\(14 downto 0) => \^grp_uppol2_fu_676_ap_return\(14 downto 0),
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      dec_del_bpl_address0(2 downto 0) => dec_del_bpl_address0(2 downto 0),
      \dec_deth_reg[14]\(0) => \^dec_deth_reg[14]\(0),
      \dec_deth_reg[14]_0\(0) => \dec_deth_reg[14]_0\(0),
      \dec_nbl_reg[14]\(14 downto 0) => \dec_nbl_reg[14]\(14 downto 0),
      \dec_nbl_reg[14]_0\(14 downto 0) => \dec_nbl_reg[14]_0\(14 downto 0),
      \dec_nbl_reg[14]_1\(14 downto 0) => \tmp_13_reg_1232_reg[14]_0\(14 downto 0),
      \dec_rlt2_reg[0]\(0) => \dec_rlt1_reg[30]\(0),
      \dec_rlt2_reg[0]_0\(0) => \q0_reg[0]\(0),
      \dec_rlt2_reg[30]\(30 downto 0) => \dec_rlt2_reg[30]\(30 downto 0),
      \dec_rlt2_reg[30]_0\ => \dec_al1_reg[11]_0\,
      \dec_rlt2_reg[30]_1\(30 downto 0) => \dec_rlt2_reg[30]_1\(30 downto 0),
      \dec_rlt2_reg[30]_2\(30 downto 0) => \dec_rlt2_reg[30]_0\(30 downto 0),
      grp_decode_fu_399_ap_start_reg => grp_decode_fu_399_ap_start_reg,
      grp_decode_fu_399_ap_start_reg_reg => grp_filtez_fu_317_n_26,
      grp_filtez_fu_317_ap_start_reg => grp_filtez_fu_317_ap_start_reg,
      grp_filtez_fu_317_ap_start_reg_reg => grp_filtez_fu_317_n_20,
      grp_logscl_fu_657_ap_done => grp_logscl_fu_657_ap_done,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(0),
      grp_upzero_fu_352_bli_address0(2 downto 0) => grp_upzero_fu_352_bli_address0(2 downto 0),
      grp_upzero_fu_352_dlti_address0(2 downto 0) => grp_upzero_fu_352_dlti_address0(2 downto 0),
      \q0_reg[31]\ => \^ap_cs_fsm_reg[5]_rep_0\,
      \q0_reg[31]_0\(2 downto 0) => \q0_reg[31]_0\(2 downto 0),
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => \^ap_cs_fsm_reg[5]_rep__1_0\,
      ram_reg_bram_0_1(2 downto 0) => ram_reg_bram_0_1(2 downto 0),
      \zl_1_fu_36_reg[36]_0\(7) => grp_filtez_fu_317_n_138,
      \zl_1_fu_36_reg[36]_0\(6) => grp_filtez_fu_317_n_139,
      \zl_1_fu_36_reg[36]_0\(5) => grp_filtez_fu_317_n_140,
      \zl_1_fu_36_reg[36]_0\(4) => grp_filtez_fu_317_n_141,
      \zl_1_fu_36_reg[36]_0\(3) => grp_filtez_fu_317_n_142,
      \zl_1_fu_36_reg[36]_0\(2) => grp_filtez_fu_317_n_143,
      \zl_1_fu_36_reg[36]_0\(1) => grp_filtez_fu_317_n_144,
      \zl_1_fu_36_reg[36]_0\(0) => grp_filtez_fu_317_n_145,
      \zl_1_fu_36_reg[44]_0\(7) => grp_filtez_fu_317_n_146,
      \zl_1_fu_36_reg[44]_0\(6) => grp_filtez_fu_317_n_147,
      \zl_1_fu_36_reg[44]_0\(5) => grp_filtez_fu_317_n_148,
      \zl_1_fu_36_reg[44]_0\(4) => grp_filtez_fu_317_n_149,
      \zl_1_fu_36_reg[44]_0\(3) => grp_filtez_fu_317_n_150,
      \zl_1_fu_36_reg[44]_0\(2) => grp_filtez_fu_317_n_151,
      \zl_1_fu_36_reg[44]_0\(1) => grp_filtez_fu_317_n_152,
      \zl_1_fu_36_reg[44]_0\(0) => grp_filtez_fu_317_n_153,
      \zl_1_fu_36_reg[45]_0\(31 downto 0) => grp_filtez_fu_317_ap_return(31 downto 0)
    );
grp_filtez_fu_317_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_filtez_fu_317_n_26,
      Q => grp_filtez_fu_317_ap_start_reg,
      R => ap_rst
    );
grp_logscl_fu_327_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_logscl_fu_327_ap_start_reg_reg_0(0),
      I1 => \^q\(0),
      I2 => \^grp_decode_fu_399_grp_logscl_fu_657_p_start\,
      O => grp_logscl_fu_327_ap_start_reg_i_1_n_20
    );
grp_logscl_fu_327_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_logscl_fu_327_ap_start_reg_i_1_n_20,
      Q => \^grp_decode_fu_399_grp_logscl_fu_657_p_start\,
      R => ap_rst
    );
grp_scalel_fu_341_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_scalel_fu_341_ap_start_reg_reg_0(0),
      I1 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I2 => \^q\(0),
      I3 => \^grp_decode_fu_399_grp_scalel_fu_663_p_start\,
      O => grp_scalel_fu_341_ap_start_reg_i_1_n_20
    );
grp_scalel_fu_341_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_scalel_fu_341_ap_start_reg_i_1_n_20,
      Q => \^grp_decode_fu_399_grp_scalel_fu_663_p_start\,
      R => ap_rst
    );
grp_uppol1_fu_380_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_uppol1_fu_380_ap_start_reg_reg_1(1),
      I1 => ap_CS_fsm_state7,
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \^grp_decode_fu_399_grp_uppol1_fu_669_p_start\,
      O => grp_uppol1_fu_380_ap_start_reg_i_1_n_20
    );
grp_uppol1_fu_380_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_380_ap_start_reg_i_1_n_20,
      Q => \^grp_decode_fu_399_grp_uppol1_fu_669_p_start\,
      R => ap_rst
    );
grp_uppol2_fu_363_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I1 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I2 => \^q\(0),
      I3 => \^grp_decode_fu_399_grp_uppol2_fu_676_p_start\,
      O => grp_uppol2_fu_363_ap_start_reg_i_1_n_20
    );
grp_uppol2_fu_363_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol2_fu_363_ap_start_reg_i_1_n_20,
      Q => \^grp_decode_fu_399_grp_uppol2_fu_676_p_start\,
      R => ap_rst
    );
grp_upzero_fu_352: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_19
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      B(15 downto 0) => grp_upzero_fu_352_dlt(15 downto 0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      E(0) => \^e\(0),
      Q(3 downto 1) => \ap_CS_fsm_reg[7]_0\(2 downto 0),
      Q(0) => ap_CS_fsm_state1,
      S(5 downto 0) => S(5 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[3]_3\(0) => \ap_CS_fsm_reg[3]_3\(0),
      \ap_CS_fsm_reg[4]_0\ => grp_upzero_fu_352_n_76,
      \ap_CS_fsm_reg[4]_1\ => grp_upzero_fu_352_n_77,
      \ap_CS_fsm_reg[4]_2\ => grp_upzero_fu_352_n_78,
      \ap_CS_fsm_reg[5]_0\(2) => grp_decode_fu_399_dec_plt1_o_ap_vld,
      \ap_CS_fsm_reg[5]_0\(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[5]_1\ => \^ap_cs_fsm_reg[5]_rep_0\,
      \ap_CS_fsm_reg[5]_rep\(0) => \ap_CS_fsm_reg[5]_rep_1\(0),
      \ap_CS_fsm_reg[5]_rep__0\ => dec_ah11,
      \ap_CS_fsm_reg[5]_rep__0_0\(0) => reg_4070,
      \ap_CS_fsm_reg[5]_rep__1\(0) => \ap_CS_fsm_reg[5]_rep__1_1\(0),
      \ap_CS_fsm_reg[7]_0\ => grp_upzero_fu_352_n_75,
      \ap_CS_fsm_reg[7]_1\ => grp_upzero_fu_352_n_79,
      \ap_CS_fsm_reg[7]_rep__2\ => \ap_CS_fsm_reg[7]_rep__2\,
      \ap_CS_fsm_reg[7]_rep__2_0\(0) => \ap_CS_fsm_reg[7]_rep__2_0\(0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \dec_ah1_reg[11]\ => \^ap_cs_fsm_reg[1]_2\,
      \dec_ah1_reg[11]_0\ => \dec_ah1_reg[11]_1\,
      \dec_ah1_reg[12]\ => \dec_ah1_reg[12]\,
      \dec_ah1_reg[12]_0\ => \dec_ah1_reg[12]_0\,
      \dec_ah1_reg[13]\ => \dec_ah1_reg[13]\,
      \dec_ah1_reg[13]_0\ => \dec_ah1_reg[13]_0\,
      \dec_ah1_reg[14]\ => \dec_ah1_reg[14]\,
      \dec_ah1_reg[14]_0\ => \dec_ah1_reg[14]_0\,
      \dec_ah1_reg[15]\(15 downto 0) => \dec_ah1_reg[15]\(15 downto 0),
      \dec_ah1_reg[15]_0\(15 downto 0) => \dec_ah1_reg[15]_0\(15 downto 0),
      \dec_al2_reg[14]\(14 downto 0) => \dec_al2_reg[14]\(14 downto 0),
      \dec_al2_reg[14]_0\(14 downto 0) => \dec_al2_reg[14]_0\(14 downto 0),
      \dec_al2_reg[14]_1\(14 downto 0) => \^grp_uppol2_fu_676_ap_return\(14 downto 0),
      \dec_al2_reg[14]_2\ => \dec_al1_reg[11]_0\,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dec_detl_reg[14]\(0) => \^d\(0),
      \dec_detl_reg[14]_0\ => \^ap_cs_fsm_reg[5]_rep__0_0\,
      \dec_detl_reg[14]_1\(0) => \dec_detl_reg[14]\(0),
      \dlti_load_2_reg_379_reg[15]_0\(15 downto 0) => \dlti_load_2_reg_379_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]\(15 downto 0),
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(0),
      grp_uppol1_fu_669_ap_done => grp_uppol1_fu_669_ap_done,
      grp_uppol1_fu_669_ap_return(11 downto 0) => grp_uppol1_fu_669_ap_return(11 downto 0),
      grp_uppol2_fu_676_ap_done => grp_uppol2_fu_676_ap_done,
      grp_upzero_fu_352_ap_start_reg => grp_upzero_fu_352_ap_start_reg,
      grp_upzero_fu_352_bli_address0(2 downto 0) => grp_upzero_fu_352_bli_address0(2 downto 0),
      grp_upzero_fu_352_dlti_address0(2 downto 0) => grp_upzero_fu_352_dlti_address0(2 downto 0),
      icmp_ln535_reg_330 => icmp_ln535_reg_330,
      \icmp_ln535_reg_330_reg[0]_0\ => mul_16s_15ns_31_1_1_U135_n_50,
      p_0_in => p_0_in,
      \q0_reg[0]\(0) => \dec_rlt1_reg[30]\(0),
      \q0_reg[0]_0\(2 downto 0) => \q0_reg[0]\(2 downto 0),
      \q0_reg[31]\ => \q0_reg[31]\,
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \ram_reg_0_7_30_30_i_2__1\(23 downto 0),
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => \^ap_cs_fsm_reg[5]_rep__1_0\,
      ram_reg_bram_0_2 => grp_filtez_fu_317_n_20,
      ram_reg_bram_0_3 => grp_filtez_fu_317_n_21,
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]\(15 downto 0),
      \reg_407_reg[0]\(0) => ap_NS_fsm(4)
    );
grp_upzero_fu_352_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_352_n_79,
      Q => grp_upzero_fu_352_ap_start_reg,
      R => ap_rst
    );
\i_9_fu_192[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_9_fu_192_reg(0),
      O => \i_9_fu_192[0]_i_1_n_20\
    );
\i_9_fu_192[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_9_fu_192_reg(1),
      I1 => i_9_fu_192_reg(0),
      O => i_17_fu_1053_p2(1)
    );
\i_9_fu_192[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_9_fu_192_reg(1),
      I1 => i_9_fu_192_reg(0),
      I2 => i_9_fu_192_reg(2),
      O => i_17_fu_1053_p2(2)
    );
\i_9_fu_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_9_fu_192_reg(3),
      I1 => i_9_fu_192_reg(1),
      I2 => i_9_fu_192_reg(0),
      I3 => i_9_fu_192_reg(2),
      O => i_17_fu_1053_p2(3)
    );
\i_9_fu_192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \i_9_fu_192[0]_i_1_n_20\,
      Q => i_9_fu_192_reg(0),
      R => ap_NS_fsm(10)
    );
\i_9_fu_192_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => i_17_fu_1053_p2(1),
      Q => i_9_fu_192_reg(1),
      R => ap_NS_fsm(10)
    );
\i_9_fu_192_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => i_17_fu_1053_p2(2),
      Q => i_9_fu_192_reg(2),
      R => ap_NS_fsm(10)
    );
\i_9_fu_192_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => i_17_fu_1053_p2(3),
      Q => i_9_fu_192_reg(3),
      R => ap_NS_fsm(10)
    );
\i_fu_184[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_184_reg(0),
      O => \i_fu_184[0]_i_1_n_20\
    );
\i_fu_184[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_184_reg(1),
      I1 => i_fu_184_reg(0),
      O => i_15_fu_842_p2(1)
    );
\i_fu_184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_184_reg(2),
      I1 => i_fu_184_reg(0),
      I2 => i_fu_184_reg(1),
      O => \i_fu_184[2]_i_1_n_20\
    );
\i_fu_184[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm10_out
    );
\i_fu_184[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_184_reg(3),
      I1 => i_fu_184_reg(1),
      I2 => i_fu_184_reg(0),
      I3 => i_fu_184_reg(2),
      O => i_15_fu_842_p2(3)
    );
\i_fu_184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \i_fu_184[0]_i_1_n_20\,
      Q => i_fu_184_reg(0),
      R => ap_NS_fsm10_out
    );
\i_fu_184_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => i_15_fu_842_p2(1),
      Q => i_fu_184_reg(1),
      R => ap_NS_fsm10_out
    );
\i_fu_184_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \i_fu_184[2]_i_1_n_20\,
      Q => i_fu_184_reg(2),
      R => ap_NS_fsm10_out
    );
\i_fu_184_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => i_15_fu_842_p2(3),
      Q => i_fu_184_reg(3),
      R => ap_NS_fsm10_out
    );
\idx22_fu_188[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx22_fu_188_reg(0),
      O => data1(0)
    );
\idx22_fu_188[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx22_fu_188_reg(0),
      I1 => idx22_fu_188_reg(1),
      O => add_ln405_fu_1078_p2(1)
    );
\idx22_fu_188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx22_fu_188_reg(2),
      I1 => idx22_fu_188_reg(0),
      I2 => idx22_fu_188_reg(1),
      O => \idx22_fu_188[2]_i_1_n_20\
    );
\idx22_fu_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx22_fu_188_reg(3),
      I1 => idx22_fu_188_reg(1),
      I2 => idx22_fu_188_reg(0),
      I3 => idx22_fu_188_reg(2),
      O => add_ln405_fu_1078_p2(3)
    );
\idx22_fu_188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => data1(0),
      Q => idx22_fu_188_reg(0),
      R => ap_NS_fsm(10)
    );
\idx22_fu_188_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => add_ln405_fu_1078_p2(1),
      Q => idx22_fu_188_reg(1),
      R => ap_NS_fsm(10)
    );
\idx22_fu_188_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => \idx22_fu_188[2]_i_1_n_20\,
      Q => idx22_fu_188_reg(2),
      R => ap_NS_fsm(10)
    );
\idx22_fu_188_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(12),
      D => add_ln405_fu_1078_p2(3),
      Q => idx22_fu_188_reg(3),
      R => ap_NS_fsm(10)
    );
\idx_fu_172[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_172_reg(1),
      O => grp_decode_fu_399_h_address0(1)
    );
\idx_fu_172[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_172_reg(2),
      I1 => idx_fu_172_reg(1),
      O => grp_decode_fu_399_h_address0(2)
    );
\idx_fu_172[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_fu_172_reg(2),
      I1 => idx_fu_172_reg(1),
      I2 => idx_fu_172_reg(3),
      O => grp_decode_fu_399_h_address0(3)
    );
\idx_fu_172[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_172_reg(4),
      I1 => idx_fu_172_reg(2),
      I2 => idx_fu_172_reg(1),
      I3 => idx_fu_172_reg(3),
      O => grp_decode_fu_399_h_address0(4)
    );
\idx_fu_172_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => grp_decode_fu_399_h_address0(1),
      Q => idx_fu_172_reg(1),
      R => ap_NS_fsm10_out
    );
\idx_fu_172_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => grp_decode_fu_399_h_address0(2),
      Q => idx_fu_172_reg(2),
      R => ap_NS_fsm10_out
    );
\idx_fu_172_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => grp_decode_fu_399_h_address0(3),
      Q => idx_fu_172_reg(3),
      R => ap_NS_fsm10_out
    );
\idx_fu_172_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => grp_decode_fu_399_h_address0(4),
      Q => idx_fu_172_reg(4),
      R => ap_NS_fsm10_out
    );
\lshr_ln_reg_1143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DSP_ALU_INST_0(0),
      Q => grp_decode_fu_399_qq4_code4_table_address0(0),
      R => '0'
    );
\lshr_ln_reg_1143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DSP_ALU_INST_0(1),
      Q => grp_decode_fu_399_qq4_code4_table_address0(1),
      R => '0'
    );
\lshr_ln_reg_1143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DSP_ALU_INST_0(2),
      Q => grp_decode_fu_399_qq4_code4_table_address0(2),
      R => '0'
    );
\lshr_ln_reg_1143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DSP_ALU_INST_0(3),
      Q => grp_decode_fu_399_qq4_code4_table_address0(3),
      R => '0'
    );
mul_14s_15ns_29_1_1_U134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1_20
     port map (
      A(11) => \^dec_deth_reg[14]\(0),
      A(10 downto 0) => DSP_ALU_INST_1(10 downto 0),
      B(2 downto 1) => tmp_23_fu_454_p6(13 downto 12),
      B(0) => DSP_ALU_INST_0(5),
      D(13 downto 0) => sext_ln364_1_fu_488_p1(13 downto 0),
      DSP_ALU_INST(0) => \^ap_cs_fsm_reg[1]_0\(0),
      DSP_A_B_DATA_INST(0) => DSP_ALU_INST_0(4),
      ap_clk => ap_clk
    );
mul_15s_32s_47_1_1_U130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_21
     port map (
      B(11 downto 0) => A(11 downto 0),
      CEA2 => \^ceb2\,
      CEB2 => \^cea2\,
      D(45) => mul_15s_32s_47_1_1_U130_n_33,
      D(44) => mul_15s_32s_47_1_1_U130_n_34,
      D(43) => mul_15s_32s_47_1_1_U130_n_35,
      D(42) => mul_15s_32s_47_1_1_U130_n_36,
      D(41) => mul_15s_32s_47_1_1_U130_n_37,
      D(40) => mul_15s_32s_47_1_1_U130_n_38,
      D(39) => mul_15s_32s_47_1_1_U130_n_39,
      D(38) => mul_15s_32s_47_1_1_U130_n_40,
      D(37) => mul_15s_32s_47_1_1_U130_n_41,
      D(36) => mul_15s_32s_47_1_1_U130_n_42,
      D(35) => mul_15s_32s_47_1_1_U130_n_43,
      D(34) => mul_15s_32s_47_1_1_U130_n_44,
      D(33) => mul_15s_32s_47_1_1_U130_n_45,
      D(32) => mul_15s_32s_47_1_1_U130_n_46,
      D(31) => mul_15s_32s_47_1_1_U130_n_47,
      D(30) => mul_15s_32s_47_1_1_U130_n_48,
      D(29) => mul_15s_32s_47_1_1_U130_n_49,
      D(28) => mul_15s_32s_47_1_1_U130_n_50,
      D(27) => mul_15s_32s_47_1_1_U130_n_51,
      D(26) => mul_15s_32s_47_1_1_U130_n_52,
      D(25) => mul_15s_32s_47_1_1_U130_n_53,
      D(24) => mul_15s_32s_47_1_1_U130_n_54,
      D(23) => mul_15s_32s_47_1_1_U130_n_55,
      D(22) => mul_15s_32s_47_1_1_U130_n_56,
      D(21) => mul_15s_32s_47_1_1_U130_n_57,
      D(20) => mul_15s_32s_47_1_1_U130_n_58,
      D(19) => mul_15s_32s_47_1_1_U130_n_59,
      D(18) => mul_15s_32s_47_1_1_U130_n_60,
      D(17) => mul_15s_32s_47_1_1_U130_n_61,
      D(16) => mul_15s_32s_47_1_1_U130_n_62,
      D(15) => mul_15s_32s_47_1_1_U130_n_63,
      D(14) => mul_15s_32s_47_1_1_U130_n_64,
      D(13) => mul_15s_32s_47_1_1_U130_n_65,
      D(12) => mul_15s_32s_47_1_1_U130_n_66,
      D(11) => mul_15s_32s_47_1_1_U130_n_67,
      D(10) => mul_15s_32s_47_1_1_U130_n_68,
      D(9) => mul_15s_32s_47_1_1_U130_n_69,
      D(8) => mul_15s_32s_47_1_1_U130_n_70,
      D(7) => mul_15s_32s_47_1_1_U130_n_71,
      D(6) => mul_15s_32s_47_1_1_U130_n_72,
      D(5) => mul_15s_32s_47_1_1_U130_n_73,
      D(4) => mul_15s_32s_47_1_1_U130_n_74,
      D(3) => mul_15s_32s_47_1_1_U130_n_75,
      D(2) => mul_15s_32s_47_1_1_U130_n_76,
      D(1) => mul_15s_32s_47_1_1_U130_n_77,
      D(0) => mul_15s_32s_47_1_1_U130_n_78,
      DI(7) => \xa1_2_fu_180[7]_i_2_n_20\,
      DI(6) => \xa1_2_fu_180[7]_i_3_n_20\,
      DI(5) => \xa1_2_fu_180[7]_i_4_n_20\,
      DI(4) => \xa1_2_fu_180[7]_i_5_n_20\,
      DI(3) => \xa1_2_fu_180[7]_i_6_n_20\,
      DI(2) => \xa1_2_fu_180[7]_i_7_n_20\,
      DI(1) => \xa1_2_fu_180[7]_i_8_n_20\,
      DI(0) => \xa1_2_fu_180[7]_i_9_n_20\,
      DSP_A_B_DATA_INST(1 downto 0) => h_address0(4 downto 3),
      DSP_A_B_DATA_INST_0 => mul_15s_32s_47_1_1_U131_n_82,
      DSP_A_B_DATA_INST_1 => mul_15s_32s_47_1_1_U131_n_83,
      Q(1 downto 0) => idx_fu_172_reg(2 downto 1),
      ap_clk => ap_clk,
      h_address0(0) => h_address0(2),
      q00(31 downto 0) => q00(31 downto 0),
      sext_ln333_fu_810_p1(34 downto 0) => sext_ln333_fu_810_p1(36 downto 2),
      \tmp_product_i_5__15\ => \q0_reg[0]_0\,
      \tmp_product_i_5__15_0\(1 downto 0) => \tmp_product_i_5__15\(1 downto 0),
      \xa1_2_fu_180_reg[15]\(7) => \xa1_2_fu_180[15]_i_2_n_20\,
      \xa1_2_fu_180_reg[15]\(6) => \xa1_2_fu_180[15]_i_3_n_20\,
      \xa1_2_fu_180_reg[15]\(5) => \xa1_2_fu_180[15]_i_4_n_20\,
      \xa1_2_fu_180_reg[15]\(4) => \xa1_2_fu_180[15]_i_5_n_20\,
      \xa1_2_fu_180_reg[15]\(3) => \xa1_2_fu_180[15]_i_6_n_20\,
      \xa1_2_fu_180_reg[15]\(2) => \xa1_2_fu_180[15]_i_7_n_20\,
      \xa1_2_fu_180_reg[15]\(1) => \xa1_2_fu_180[15]_i_8_n_20\,
      \xa1_2_fu_180_reg[15]\(0) => \xa1_2_fu_180[15]_i_9_n_20\,
      \xa1_2_fu_180_reg[23]\(7) => \xa1_2_fu_180[23]_i_2_n_20\,
      \xa1_2_fu_180_reg[23]\(6) => \xa1_2_fu_180[23]_i_3_n_20\,
      \xa1_2_fu_180_reg[23]\(5) => \xa1_2_fu_180[23]_i_4_n_20\,
      \xa1_2_fu_180_reg[23]\(4) => \xa1_2_fu_180[23]_i_5_n_20\,
      \xa1_2_fu_180_reg[23]\(3) => \xa1_2_fu_180[23]_i_6_n_20\,
      \xa1_2_fu_180_reg[23]\(2) => \xa1_2_fu_180[23]_i_7_n_20\,
      \xa1_2_fu_180_reg[23]\(1) => \xa1_2_fu_180[23]_i_8_n_20\,
      \xa1_2_fu_180_reg[23]\(0) => \xa1_2_fu_180[23]_i_9_n_20\,
      \xa1_2_fu_180_reg[31]\(7) => \xa1_2_fu_180[31]_i_2_n_20\,
      \xa1_2_fu_180_reg[31]\(6) => \xa1_2_fu_180[31]_i_3_n_20\,
      \xa1_2_fu_180_reg[31]\(5) => \xa1_2_fu_180[31]_i_4_n_20\,
      \xa1_2_fu_180_reg[31]\(4) => \xa1_2_fu_180[31]_i_5_n_20\,
      \xa1_2_fu_180_reg[31]\(3) => \xa1_2_fu_180[31]_i_6_n_20\,
      \xa1_2_fu_180_reg[31]\(2) => \xa1_2_fu_180[31]_i_7_n_20\,
      \xa1_2_fu_180_reg[31]\(1) => \xa1_2_fu_180[31]_i_8_n_20\,
      \xa1_2_fu_180_reg[31]\(0) => \xa1_2_fu_180[31]_i_9_n_20\,
      \xa1_2_fu_180_reg[39]\(7) => \xa1_2_fu_180[39]_i_2_n_20\,
      \xa1_2_fu_180_reg[39]\(6) => \xa1_2_fu_180[39]_i_3_n_20\,
      \xa1_2_fu_180_reg[39]\(5) => \xa1_2_fu_180[39]_i_4_n_20\,
      \xa1_2_fu_180_reg[39]\(4) => \xa1_2_fu_180[39]_i_5_n_20\,
      \xa1_2_fu_180_reg[39]\(3) => \xa1_2_fu_180[39]_i_6_n_20\,
      \xa1_2_fu_180_reg[39]\(2) => \xa1_2_fu_180[39]_i_7_n_20\,
      \xa1_2_fu_180_reg[39]\(1) => \xa1_2_fu_180[39]_i_8_n_20\,
      \xa1_2_fu_180_reg[39]\(0) => \xa1_2_fu_180[39]_i_9_n_20\,
      \xa1_2_fu_180_reg[45]\(4) => \xa1_2_fu_180[45]_i_2_n_20\,
      \xa1_2_fu_180_reg[45]\(3) => \xa1_2_fu_180[45]_i_3_n_20\,
      \xa1_2_fu_180_reg[45]\(2) => \xa1_2_fu_180[45]_i_4_n_20\,
      \xa1_2_fu_180_reg[45]\(1) => \xa1_2_fu_180[45]_i_5_n_20\,
      \xa1_2_fu_180_reg[45]\(0) => \xa1_2_fu_180[45]_i_6_n_20\,
      \xa1_2_fu_180_reg[45]_0\(45 downto 0) => xa1_2_fu_180(45 downto 0),
      \xa1_2_fu_180_reg[45]_1\ => \xa2_2_fu_176_reg[0]_0\
    );
mul_15s_32s_47_1_1_U131: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_22
     port map (
      B(11 downto 0) => \idx_fu_196_reg[1]\(11 downto 0),
      CEA2 => \^ceb2\,
      CEB2 => \^cea2\,
      DSP_ALU_INST(31 downto 0) => DSP_ALU_INST_2(31 downto 0),
      DSP_A_B_DATA_INST => \ap_CS_fsm_reg[0]_0\,
      DSP_A_B_DATA_INST_0(0) => \ap_return_preg_reg[12]\(0),
      DSP_A_B_DATA_INST_1(0) => \tmp_product_i_5__15\(0),
      O(7) => mul_15s_32s_47_1_1_U131_n_34,
      O(6) => mul_15s_32s_47_1_1_U131_n_35,
      O(5) => mul_15s_32s_47_1_1_U131_n_36,
      O(4) => mul_15s_32s_47_1_1_U131_n_37,
      O(3) => mul_15s_32s_47_1_1_U131_n_38,
      O(2) => mul_15s_32s_47_1_1_U131_n_39,
      O(1) => mul_15s_32s_47_1_1_U131_n_40,
      O(0) => mul_15s_32s_47_1_1_U131_n_41,
      P(0) => \tmp_product__1\(45),
      Q(1) => grp_decode_fu_399_xout2_ap_vld,
      Q(0) => grp_decode_fu_399_h_ce0,
      S(0) => mul_32s_7s_39_1_1_U132_n_61,
      ap_clk => ap_clk,
      h_address0(0) => h_address0(2),
      \idx_fu_172_reg[2]\ => mul_15s_32s_47_1_1_U131_n_82,
      \idx_fu_172_reg[4]\(1 downto 0) => h_address0(4 downto 3),
      \idx_fu_172_reg[4]_0\ => mul_15s_32s_47_1_1_U131_n_83,
      q0(1 downto 0) => q0(1 downto 0),
      sext_ln333_1_fu_819_p1(34 downto 0) => sext_ln333_1_fu_819_p1(38 downto 4),
      \tmp_product_i_6__15\(3 downto 0) => idx_fu_172_reg(4 downto 1),
      \tmp_product_i_6__15_0\ => \q0_reg[0]_0\,
      \tmp_product_i_6__15_1\(1 downto 0) => \tmp_product_i_6__15\(1 downto 0),
      xa2_2_fu_176_reg(8 downto 0) => xa2_2_fu_176_reg(44 downto 36),
      \xa2_2_fu_176_reg[15]\(7) => mul_15s_32s_47_1_1_U131_n_42,
      \xa2_2_fu_176_reg[15]\(6) => mul_15s_32s_47_1_1_U131_n_43,
      \xa2_2_fu_176_reg[15]\(5) => mul_15s_32s_47_1_1_U131_n_44,
      \xa2_2_fu_176_reg[15]\(4) => mul_15s_32s_47_1_1_U131_n_45,
      \xa2_2_fu_176_reg[15]\(3) => mul_15s_32s_47_1_1_U131_n_46,
      \xa2_2_fu_176_reg[15]\(2) => mul_15s_32s_47_1_1_U131_n_47,
      \xa2_2_fu_176_reg[15]\(1) => mul_15s_32s_47_1_1_U131_n_48,
      \xa2_2_fu_176_reg[15]\(0) => mul_15s_32s_47_1_1_U131_n_49,
      \xa2_2_fu_176_reg[23]\(7) => mul_15s_32s_47_1_1_U131_n_50,
      \xa2_2_fu_176_reg[23]\(6) => mul_15s_32s_47_1_1_U131_n_51,
      \xa2_2_fu_176_reg[23]\(5) => mul_15s_32s_47_1_1_U131_n_52,
      \xa2_2_fu_176_reg[23]\(4) => mul_15s_32s_47_1_1_U131_n_53,
      \xa2_2_fu_176_reg[23]\(3) => mul_15s_32s_47_1_1_U131_n_54,
      \xa2_2_fu_176_reg[23]\(2) => mul_15s_32s_47_1_1_U131_n_55,
      \xa2_2_fu_176_reg[23]\(1) => mul_15s_32s_47_1_1_U131_n_56,
      \xa2_2_fu_176_reg[23]\(0) => mul_15s_32s_47_1_1_U131_n_57,
      \xa2_2_fu_176_reg[31]\(7) => mul_15s_32s_47_1_1_U131_n_58,
      \xa2_2_fu_176_reg[31]\(6) => mul_15s_32s_47_1_1_U131_n_59,
      \xa2_2_fu_176_reg[31]\(5) => mul_15s_32s_47_1_1_U131_n_60,
      \xa2_2_fu_176_reg[31]\(4) => mul_15s_32s_47_1_1_U131_n_61,
      \xa2_2_fu_176_reg[31]\(3) => mul_15s_32s_47_1_1_U131_n_62,
      \xa2_2_fu_176_reg[31]\(2) => mul_15s_32s_47_1_1_U131_n_63,
      \xa2_2_fu_176_reg[31]\(1) => mul_15s_32s_47_1_1_U131_n_64,
      \xa2_2_fu_176_reg[31]\(0) => mul_15s_32s_47_1_1_U131_n_65,
      \xa2_2_fu_176_reg[39]\(7) => mul_15s_32s_47_1_1_U131_n_66,
      \xa2_2_fu_176_reg[39]\(6) => mul_15s_32s_47_1_1_U131_n_67,
      \xa2_2_fu_176_reg[39]\(5) => mul_15s_32s_47_1_1_U131_n_68,
      \xa2_2_fu_176_reg[39]\(4) => mul_15s_32s_47_1_1_U131_n_69,
      \xa2_2_fu_176_reg[39]\(3) => mul_15s_32s_47_1_1_U131_n_70,
      \xa2_2_fu_176_reg[39]\(2) => mul_15s_32s_47_1_1_U131_n_71,
      \xa2_2_fu_176_reg[39]\(1) => mul_15s_32s_47_1_1_U131_n_72,
      \xa2_2_fu_176_reg[39]\(0) => mul_15s_32s_47_1_1_U131_n_73,
      \xa2_2_fu_176_reg[39]_0\(33 downto 0) => \^xa2_2_fu_176_reg[35]_0\(33 downto 0),
      \xa2_2_fu_176_reg[45]\(5) => mul_15s_32s_47_1_1_U131_n_74,
      \xa2_2_fu_176_reg[45]\(4) => mul_15s_32s_47_1_1_U131_n_75,
      \xa2_2_fu_176_reg[45]\(3) => mul_15s_32s_47_1_1_U131_n_76,
      \xa2_2_fu_176_reg[45]\(2) => mul_15s_32s_47_1_1_U131_n_77,
      \xa2_2_fu_176_reg[45]\(1) => mul_15s_32s_47_1_1_U131_n_78,
      \xa2_2_fu_176_reg[45]\(0) => mul_15s_32s_47_1_1_U131_n_79,
      \xa2_2_fu_176_reg[45]_0\ => \xa2_2_fu_176_reg[0]_0\,
      \xa2_2_fu_176_reg[7]_0\ => \xa2_2_fu_176_reg_n_20_[1]\,
      \xa2_2_fu_176_reg[7]_1\(1 downto 0) => sext_ln386_fu_814_p1(1 downto 0),
      xa2_2_fu_176_reg_7_sp_1 => \xa2_2_fu_176_reg_n_20_[0]\
    );
mul_16s_15ns_31_1_1_U135: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_23
     port map (
      A(12 downto 0) => \lshr_ln_reg_1143_reg[3]_0\(12 downto 0),
      B(11) => \^d\(0),
      B(10 downto 0) => DSP_ALU_INST(10 downto 0),
      D(31 downto 0) => add_ln350_fu_677_p2(31 downto 0),
      DI(0) => \dec_rlt1[15]_i_3_n_20\,
      DSP_A_B_DATA_INST => \dec_al1_reg[11]_0\,
      DSP_A_B_DATA_INST_0 => \ap_CS_fsm_reg[0]_0\,
      DSP_A_B_DATA_INST_1(0) => DSP_A_B_DATA_INST(0),
      DSP_A_B_DATA_INST_2(3 downto 0) => DSP_A_B_DATA_INST_0(3 downto 0),
      E(0) => \^e\(0),
      Q(2) => grp_decode_fu_399_dec_plt1_o_ap_vld,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(7) => \dec_rlt1[23]_i_4_n_20\,
      S(6) => \dec_rlt1[23]_i_5_n_20\,
      S(5) => \dec_rlt1[23]_i_6_n_20\,
      S(4) => \dec_rlt1[23]_i_7_n_20\,
      S(3) => \dec_rlt1[23]_i_8_n_20\,
      S(2) => \dec_rlt1[23]_i_9_n_20\,
      S(1) => \dec_rlt1[23]_i_10_n_20\,
      S(0) => \dec_rlt1[23]_i_11_n_20\,
      add_ln344_fu_654_p2(28 downto 0) => add_ln344_fu_654_p2(28 downto 0),
      \add_ln350_reg_1243_reg[15]\(0) => \add_ln350_reg_1243[15]_i_2_n_20\,
      \add_ln350_reg_1243_reg[23]\(7) => \add_ln350_reg_1243[23]_i_2_n_20\,
      \add_ln350_reg_1243_reg[23]\(6) => \add_ln350_reg_1243[23]_i_3_n_20\,
      \add_ln350_reg_1243_reg[23]\(5) => \add_ln350_reg_1243[23]_i_4_n_20\,
      \add_ln350_reg_1243_reg[23]\(4) => \add_ln350_reg_1243[23]_i_5_n_20\,
      \add_ln350_reg_1243_reg[23]\(3) => \add_ln350_reg_1243[23]_i_6_n_20\,
      \add_ln350_reg_1243_reg[23]\(2) => \add_ln350_reg_1243[23]_i_7_n_20\,
      \add_ln350_reg_1243_reg[23]\(1) => \add_ln350_reg_1243[23]_i_8_n_20\,
      \add_ln350_reg_1243_reg[23]\(0) => \add_ln350_reg_1243[23]_i_9_n_20\,
      \add_ln350_reg_1243_reg[31]\(29 downto 0) => tmp_reg_1203(29 downto 0),
      \add_ln350_reg_1243_reg[31]_0\(7) => \add_ln350_reg_1243[31]_i_2_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(6) => \add_ln350_reg_1243[31]_i_3_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(5) => \add_ln350_reg_1243[31]_i_4_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(4) => \add_ln350_reg_1243[31]_i_5_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(3) => \add_ln350_reg_1243[31]_i_6_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(2) => \add_ln350_reg_1243[31]_i_7_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(1) => \add_ln350_reg_1243[31]_i_8_n_20\,
      \add_ln350_reg_1243_reg[31]_0\(0) => \add_ln350_reg_1243[31]_i_9_n_20\,
      \ap_CS_fsm_reg[0]\ => mul_16s_15ns_31_1_1_U135_n_50,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[4]\(31 downto 0) => \ap_CS_fsm_reg[4]_3\(31 downto 0),
      \ap_CS_fsm_reg[4]_0\(30 downto 0) => \ap_CS_fsm_reg[4]_4\(30 downto 0),
      \ap_CS_fsm_reg[5]_rep__1\(15 downto 0) => grp_upzero_fu_352_dlt(15 downto 0),
      ap_clk => ap_clk,
      \dec_rlt1_reg[30]\(6) => \dec_rlt1[30]_i_6_n_20\,
      \dec_rlt1_reg[30]\(5) => \dec_rlt1[30]_i_7_n_20\,
      \dec_rlt1_reg[30]\(4) => \dec_rlt1[30]_i_8_n_20\,
      \dec_rlt1_reg[30]\(3) => \dec_rlt1[30]_i_9_n_20\,
      \dec_rlt1_reg[30]\(2) => \dec_rlt1[30]_i_10_n_20\,
      \dec_rlt1_reg[30]\(1) => \dec_rlt1[30]_i_11_n_20\,
      \dec_rlt1_reg[30]\(0) => \dec_rlt1[30]_i_12_n_20\,
      \dec_rlt1_reg[30]_0\(0) => \dec_rlt1_reg[30]\(2),
      grp_decode_fu_399_qq4_code4_table_address0(3 downto 0) => grp_decode_fu_399_qq4_code4_table_address0(3 downto 0),
      icmp_ln535_reg_330 => icmp_ln535_reg_330,
      \icmp_ln535_reg_330_reg[0]\(13 downto 0) => sext_ln365_reg_1182(13 downto 0),
      \icmp_ln535_reg_330_reg[0]_0\(0) => ap_CS_fsm_state1,
      ram_reg_bram_0 => \^ap_cs_fsm_reg[5]_rep__1_0\
    );
mul_16s_15ns_31_1_1_U136: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1_24
     port map (
      A(12 downto 0) => p_0_out(13 downto 1),
      B(11) => \^d\(0),
      B(10 downto 0) => DSP_ALU_INST(10 downto 0),
      D(31 downto 0) => add_ln347_fu_671_p2(31 downto 0),
      DI(6) => \add_ln347_reg_1237[23]_i_2_n_20\,
      DI(5) => \add_ln347_reg_1237[23]_i_3_n_20\,
      DI(4) => \add_ln347_reg_1237[23]_i_4_n_20\,
      DI(3) => \add_ln347_reg_1237[23]_i_5_n_20\,
      DI(2) => \add_ln347_reg_1237[23]_i_6_n_20\,
      DI(1) => \add_ln347_reg_1237[23]_i_7_n_20\,
      DI(0) => \add_ln347_reg_1237[23]_i_8_n_20\,
      E(0) => \^e\(0),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(6) => \add_ln347_reg_1237[23]_i_10_n_20\,
      S(5) => \add_ln347_reg_1237[23]_i_11_n_20\,
      S(4) => \add_ln347_reg_1237[23]_i_12_n_20\,
      S(3) => \add_ln347_reg_1237[23]_i_13_n_20\,
      S(2) => \add_ln347_reg_1237[23]_i_14_n_20\,
      S(1) => \add_ln347_reg_1237[23]_i_15_n_20\,
      S(0) => \add_ln347_reg_1237[23]_i_16_n_20\,
      \add_ln347_reg_1237_reg[23]\(16 downto 0) => tmp_reg_1203(16 downto 0),
      \add_ln347_reg_1237_reg[23]_0\(16 downto 0) => tmp_s_reg_1215(16 downto 0),
      \add_ln347_reg_1237_reg[31]\(6) => \add_ln347_reg_1237[31]_i_2_n_20\,
      \add_ln347_reg_1237_reg[31]\(5) => \add_ln347_reg_1237[31]_i_3_n_20\,
      \add_ln347_reg_1237_reg[31]\(4) => \add_ln347_reg_1237[31]_i_4_n_20\,
      \add_ln347_reg_1237_reg[31]\(3) => \add_ln347_reg_1237[31]_i_5_n_20\,
      \add_ln347_reg_1237_reg[31]\(2) => \add_ln347_reg_1237[31]_i_6_n_20\,
      \add_ln347_reg_1237_reg[31]\(1) => \add_ln347_reg_1237[31]_i_7_n_20\,
      \add_ln347_reg_1237_reg[31]\(0) => \add_ln347_reg_1237[31]_i_8_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(7) => \add_ln347_reg_1237[31]_i_9_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(6) => \add_ln347_reg_1237[31]_i_10_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(5) => \add_ln347_reg_1237[31]_i_11_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(4) => \add_ln347_reg_1237[31]_i_12_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(3) => \add_ln347_reg_1237[31]_i_13_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(2) => \add_ln347_reg_1237[31]_i_14_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(1) => \add_ln347_reg_1237[31]_i_15_n_20\,
      \add_ln347_reg_1237_reg[31]_0\(0) => \add_ln347_reg_1237[31]_i_16_n_20\,
      ap_clk => ap_clk
    );
mul_32s_7s_39_1_1_U132: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1_25
     port map (
      CO(0) => mul_32s_7s_39_1_1_U132_n_20,
      DI(1 downto 0) => grp_fu_396_p0(1 downto 0),
      O(1) => mul_32s_7s_39_1_1_U132_n_22,
      O(0) => mul_32s_7s_39_1_1_U132_n_23,
      P(0) => \tmp_product__1\(45),
      Q(31 downto 0) => add_ln347_reg_1237(31 downto 0),
      S(2) => \tmp_product__14_carry__3_i_3__0_n_20\,
      S(1) => \tmp_product__14_carry__3_i_4__0_n_20\,
      S(0) => \tmp_product__14_carry__3_i_5__0_n_20\,
      \add_ln379_reg_1271_reg[31]\(31 downto 0) => add_ln371_reg_1260(31 downto 0),
      q0(31 downto 0) => q0(31 downto 0),
      \q0_reg[29]\(1 downto 0) => grp_fu_396_p0(29 downto 28),
      \q0_reg[30]\(0) => mul_32s_7s_39_1_1_U132_n_21,
      sext_ln333_1_fu_819_p1(34 downto 0) => sext_ln333_1_fu_819_p1(38 downto 4),
      sext_ln386_fu_814_p1(31 downto 0) => sext_ln386_fu_814_p1(31 downto 0),
      \tmp_product__14_carry_0\(0) => grp_decode_fu_399_xout2_ap_vld,
      \xa1_2_fu_180_reg[43]\(31 downto 0) => \xa1_2_fu_180_reg[43]_0\(31 downto 0),
      xa2_2_fu_176_reg(0) => xa2_2_fu_176_reg(45),
      \xa2_2_fu_176_reg[45]\(0) => mul_32s_7s_39_1_1_U132_n_61,
      \xa2_2_fu_176_reg[45]_0\ => \xa2_2_fu_176_reg[0]_0\,
      \xout1_reg[27]\(1) => \tmp_product__14_carry__3_i_1__0_n_20\,
      \xout1_reg[27]\(0) => \tmp_product__14_carry__3_i_2__0_n_20\,
      \xout1_reg[27]_0\(0) => \xout1[27]_i_2_n_20\,
      \xout1_reg[27]_1\(2) => \xout1[27]_i_3_n_20\,
      \xout1_reg[27]_1\(1) => \xout1[27]_i_4_n_20\,
      \xout1_reg[27]_1\(0) => \xout1[27]_i_5_n_20\,
      \xout1_reg[31]\(39 downto 0) => xa1_2_fu_180(43 downto 4),
      \xout1_reg[31]_0\(3) => \xout1[31]_i_2_n_20\,
      \xout1_reg[31]_0\(2) => \xout1[31]_i_3_n_20\,
      \xout1_reg[31]_0\(1) => \xout1[31]_i_4_n_20\,
      \xout1_reg[31]_0\(0) => \xout1[31]_i_5_n_20\,
      \xout1_reg[3]\(1) => \xout1[3]_i_19_n_20\,
      \xout1_reg[3]\(0) => \xout1[3]_i_20_n_20\
    );
mux_4_2_14_1_1_U133: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1_26
     port map (
      B(1 downto 0) => tmp_23_fu_454_p6(13 downto 12),
      DSP_A_B_DATA_INST(1 downto 0) => DSP_ALU_INST_0(5 downto 4)
    );
\p_0_out_inferred__0/tmp_product_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(2),
      I1 => DSP_A_B_DATA_INST_101(1),
      I2 => DSP_A_B_DATA_INST_101(4),
      I3 => DSP_A_B_DATA_INST_101(3),
      I4 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(13)
    );
\p_0_out_inferred__0/tmp_product_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E533F4D8DC351717"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(5),
      I4 => DSP_A_B_DATA_INST_101(0),
      I5 => DSP_A_B_DATA_INST_101(2),
      O => p_0_out(4)
    );
\p_0_out_inferred__0/tmp_product_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D28B7C8C645B439F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(5),
      I4 => DSP_A_B_DATA_INST_101(0),
      I5 => DSP_A_B_DATA_INST_101(2),
      O => p_0_out(3)
    );
\p_0_out_inferred__0/tmp_product_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6EFBA8E2FD7C553"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(2),
      I4 => DSP_A_B_DATA_INST_101(0),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(2)
    );
\p_0_out_inferred__0/tmp_product_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DC0C03B134B4B37"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(2),
      I4 => DSP_A_B_DATA_INST_101(5),
      I5 => DSP_A_B_DATA_INST_101(0),
      O => p_0_out(1)
    );
\p_0_out_inferred__0/tmp_product_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0C0F3F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(1),
      I1 => DSP_A_B_DATA_INST_101(3),
      I2 => DSP_A_B_DATA_INST_101(5),
      I3 => DSP_A_B_DATA_INST_101(4),
      I4 => DSP_A_B_DATA_INST_101(2),
      O => p_0_out(12)
    );
\p_0_out_inferred__0/tmp_product_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9191FDDC0223DDDD"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(0),
      I4 => DSP_A_B_DATA_INST_101(5),
      I5 => DSP_A_B_DATA_INST_101(2),
      O => p_0_out(11)
    );
\p_0_out_inferred__0/tmp_product_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A32504DAFBB9B9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(0),
      I4 => DSP_A_B_DATA_INST_101(2),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(10)
    );
\p_0_out_inferred__0/tmp_product_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96D760509FAFD351"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(0),
      I4 => DSP_A_B_DATA_INST_101(2),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(9)
    );
\p_0_out_inferred__0/tmp_product_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E16BB6CA943D3593"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(2),
      I4 => DSP_A_B_DATA_INST_101(0),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(8)
    );
\p_0_out_inferred__0/tmp_product_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4B1A05E5FA1579D"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(0),
      I4 => DSP_A_B_DATA_INST_101(2),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(7)
    );
\p_0_out_inferred__0/tmp_product_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F25D7866A21B991F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(4),
      I2 => DSP_A_B_DATA_INST_101(1),
      I3 => DSP_A_B_DATA_INST_101(2),
      I4 => DSP_A_B_DATA_INST_101(0),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(6)
    );
\p_0_out_inferred__0/tmp_product_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DAED2F2770D030"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_101(3),
      I1 => DSP_A_B_DATA_INST_101(0),
      I2 => DSP_A_B_DATA_INST_101(4),
      I3 => DSP_A_B_DATA_INST_101(2),
      I4 => DSP_A_B_DATA_INST_101(1),
      I5 => DSP_A_B_DATA_INST_101(5),
      O => p_0_out(5)
    );
\q0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9898988585859885"
    )
        port map (
      I0 => grp_logscl_fu_657_il(4),
      I1 => grp_logscl_fu_657_il(3),
      I2 => grp_logscl_fu_657_il(2),
      I3 => encoded_d0(3),
      I4 => \dec_al1_reg[11]_0\,
      I5 => grp_decode_fu_399_qq4_code4_table_address0(3),
      O => \lshr_ln_reg_1143_reg[2]_0\(8)
    );
\q0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFC0000"
    )
        port map (
      I0 => \^grp_scalel_fu_663_nbl\(1),
      I1 => \^grp_scalel_fu_663_nbl\(2),
      I2 => \^grp_scalel_fu_663_nbl\(3),
      I3 => \^grp_scalel_fu_663_nbl\(0),
      I4 => \^grp_scalel_fu_663_nbl\(4),
      O => \ap_CS_fsm_reg[7]_rep__6\(1)
    );
\q0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(7),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(7),
      I4 => \q0_reg[9]_2\,
      O => \^grp_scalel_fu_663_nbl\(1)
    );
\q0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(8),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(8),
      I4 => \q0_reg[9]_1\,
      O => \^grp_scalel_fu_663_nbl\(2)
    );
\q0[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(9),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(9),
      I4 => \q0_reg[9]_0\,
      O => \^grp_scalel_fu_663_nbl\(3)
    );
\q0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(6),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(6),
      I4 => \q0_reg[9]_3\,
      O => \^grp_scalel_fu_663_nbl\(0)
    );
\q0[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(10),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(10),
      I4 => \q0_reg[9]\,
      O => \^grp_scalel_fu_663_nbl\(4)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE0000000057F7"
    )
        port map (
      I0 => grp_logscl_fu_657_il(2),
      I1 => encoded_d0(3),
      I2 => \dec_al1_reg[11]_0\,
      I3 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I4 => grp_logscl_fu_657_il(4),
      I5 => grp_logscl_fu_657_il(3),
      O => \lshr_ln_reg_1143_reg[2]_0\(9)
    );
\q0[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(2),
      O => grp_logscl_fu_657_il(4)
    );
\q0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E001E0E0E0010101"
    )
        port map (
      I0 => grp_logscl_fu_657_il(5),
      I1 => grp_logscl_fu_657_il(2),
      I2 => grp_logscl_fu_657_il(3),
      I3 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I4 => \dec_al1_reg[11]_0\,
      I5 => encoded_d0(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(10)
    );
\q0[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(3),
      O => grp_logscl_fu_657_il(5)
    );
\q0[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(0),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(0),
      O => grp_logscl_fu_657_il(2)
    );
\q0[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(1),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(1),
      O => grp_logscl_fu_657_il(3)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7ABFBABFBFEAE"
    )
        port map (
      I0 => grp_logscl_fu_657_il(3),
      I1 => encoded_d0(2),
      I2 => \dec_al1_reg[11]_0\,
      I3 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I4 => grp_logscl_fu_657_il(5),
      I5 => grp_logscl_fu_657_il(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(0)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A359A9A9A353535"
    )
        port map (
      I0 => grp_logscl_fu_657_il(2),
      I1 => grp_logscl_fu_657_il(3),
      I2 => grp_logscl_fu_657_il(4),
      I3 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I4 => \dec_al1_reg[11]_0\,
      I5 => encoded_d0(3),
      O => \lshr_ln_reg_1143_reg[2]_0\(1)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47B847B8FFB8"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(2),
      I3 => grp_logscl_fu_657_il(3),
      I4 => grp_logscl_fu_657_il(5),
      I5 => grp_logscl_fu_657_il(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(2)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2448242424484848"
    )
        port map (
      I0 => grp_logscl_fu_657_il(2),
      I1 => grp_logscl_fu_657_il(3),
      I2 => grp_logscl_fu_657_il(5),
      I3 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I4 => \dec_al1_reg[11]_0\,
      I5 => encoded_d0(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(3)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE2FFE2FFFF00"
    )
        port map (
      I0 => encoded_d0(2),
      I1 => \dec_al1_reg[11]_0\,
      I2 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I3 => grp_logscl_fu_657_il(3),
      I4 => grp_logscl_fu_657_il(5),
      I5 => grp_logscl_fu_657_il(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(4)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E61FE6E6E61F1F1F"
    )
        port map (
      I0 => grp_logscl_fu_657_il(5),
      I1 => grp_logscl_fu_657_il(2),
      I2 => grp_logscl_fu_657_il(3),
      I3 => grp_decode_fu_399_qq4_code4_table_address0(2),
      I4 => \dec_al1_reg[11]_0\,
      I5 => encoded_d0(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(5)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAA99995999555"
    )
        port map (
      I0 => grp_logscl_fu_657_il(3),
      I1 => grp_logscl_fu_657_il(4),
      I2 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I3 => \dec_al1_reg[11]_0\,
      I4 => encoded_d0(3),
      I5 => grp_logscl_fu_657_il(2),
      O => \lshr_ln_reg_1143_reg[2]_0\(6)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB847B8000047FF"
    )
        port map (
      I0 => grp_decode_fu_399_qq4_code4_table_address0(3),
      I1 => \dec_al1_reg[11]_0\,
      I2 => encoded_d0(3),
      I3 => grp_logscl_fu_657_il(2),
      I4 => grp_logscl_fu_657_il(4),
      I5 => grp_logscl_fu_657_il(3),
      O => \lshr_ln_reg_1143_reg[2]_0\(7)
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEC1030"
    )
        port map (
      I0 => \^grp_scalel_fu_663_nbl\(1),
      I1 => \^grp_scalel_fu_663_nbl\(2),
      I2 => \^grp_scalel_fu_663_nbl\(4),
      I3 => \^grp_scalel_fu_663_nbl\(0),
      I4 => \^grp_scalel_fu_663_nbl\(3),
      O => \ap_CS_fsm_reg[7]_rep__6\(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(0),
      I1 => ap_CS_fsm_state13,
      I2 => q0(0),
      I3 => \q0_reg[0]_0\,
      O => d0(0)
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540555515400000"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_we0,
      I1 => idx22_fu_188_reg(1),
      I2 => idx22_fu_188_reg(0),
      I3 => idx22_fu_188_reg(2),
      I4 => ap_NS_fsm(12),
      I5 => i_fu_184_reg(2),
      O => ram_reg_0_15_0_0_i_10_n_20
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00545454"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_we0,
      I1 => i_fu_184_reg(3),
      I2 => ap_CS_fsm_state12,
      I3 => ap_NS_fsm(12),
      I4 => ram_reg_0_15_0_0_i_12_n_20,
      I5 => ram_reg_0_15_0_0_i_13_n_20,
      O => grp_decode_fu_399_accumd_address0(3)
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx22_fu_188_reg(3),
      I1 => idx22_fu_188_reg(2),
      I2 => idx22_fu_188_reg(1),
      I3 => idx22_fu_188_reg(0),
      O => ram_reg_0_15_0_0_i_12_n_20
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => trunc_ln405_reg_1316(1),
      I2 => trunc_ln405_reg_1316(2),
      I3 => trunc_ln405_reg_1316(3),
      O => ram_reg_0_15_0_0_i_13_n_20
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(0),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(0),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(0)
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \q0_reg[31]_2\(0),
      I1 => \dec_rlt1_reg[30]\(0),
      I2 => \q0_reg[0]_0\,
      I3 => grp_decode_fu_399_accumd_we0,
      I4 => \^ceb2\,
      O => \ap_CS_fsm_reg[1]_4\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_address0(0),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[31]_1\(0),
      O => accumd_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => trunc_ln405_reg_1316(1),
      I1 => ap_CS_fsm_state13,
      I2 => ram_reg_0_15_0_0_i_9_n_20,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[31]_1\(1),
      O => accumd_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEA0000"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_10_n_20,
      I1 => ap_CS_fsm_state13,
      I2 => trunc_ln405_reg_1316(1),
      I3 => trunc_ln405_reg_1316(2),
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[31]_1\(2),
      O => accumd_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_decode_fu_399_accumd_address0(3),
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[31]_1\(3),
      O => accumd_address0(3)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state12,
      I2 => i_9_fu_192_reg(0),
      I3 => i_9_fu_192_reg(1),
      I4 => i_9_fu_192_reg(3),
      I5 => i_9_fu_192_reg(2),
      O => grp_decode_fu_399_accumd_we0
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F8FFF8"
    )
        port map (
      I0 => trunc_ln405_reg_1316(0),
      I1 => ap_CS_fsm_state13,
      I2 => i_fu_184_reg(0),
      I3 => ap_NS_fsm(12),
      I4 => idx22_fu_188_reg(0),
      I5 => grp_decode_fu_399_accumd_we0,
      O => grp_decode_fu_399_accumd_address0(0)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007D7D7D00"
    )
        port map (
      I0 => ap_NS_fsm(12),
      I1 => idx22_fu_188_reg(1),
      I2 => idx22_fu_188_reg(0),
      I3 => ap_CS_fsm_state12,
      I4 => i_fu_184_reg(1),
      I5 => grp_decode_fu_399_accumd_we0,
      O => ram_reg_0_15_0_0_i_9_n_20
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(10),
      I1 => ap_CS_fsm_state13,
      I2 => q0(10),
      I3 => \q0_reg[0]_0\,
      O => d0(10)
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(10),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(10),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(10)
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(11),
      I1 => ap_CS_fsm_state13,
      I2 => q0(11),
      I3 => \q0_reg[0]_0\,
      O => d0(11)
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(11),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(11),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(11)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(12),
      I1 => ap_CS_fsm_state13,
      I2 => q0(12),
      I3 => \q0_reg[0]_0\,
      O => d0(12)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(12),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(12),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(12)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(13),
      I1 => ap_CS_fsm_state13,
      I2 => q0(13),
      I3 => \q0_reg[0]_0\,
      O => d0(13)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(13),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(13),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(13)
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(14),
      I1 => ap_CS_fsm_state13,
      I2 => q0(14),
      I3 => \q0_reg[0]_0\,
      O => d0(14)
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(14),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(14),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(14)
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(15),
      I1 => ap_CS_fsm_state13,
      I2 => q0(15),
      I3 => \q0_reg[0]_0\,
      O => d0(15)
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(15),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(15),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(15)
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(16),
      I1 => ap_CS_fsm_state13,
      I2 => q0(16),
      I3 => \q0_reg[0]_0\,
      O => d0(16)
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(16),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(16),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(16)
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(17),
      I1 => ap_CS_fsm_state13,
      I2 => q0(17),
      I3 => \q0_reg[0]_0\,
      O => d0(17)
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(17),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(17),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(17)
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(18),
      I1 => ap_CS_fsm_state13,
      I2 => q0(18),
      I3 => \q0_reg[0]_0\,
      O => d0(18)
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(18),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(18),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(18)
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(19),
      I1 => ap_CS_fsm_state13,
      I2 => q0(19),
      I3 => \q0_reg[0]_0\,
      O => d0(19)
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(19),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(19),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(19)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(1),
      I1 => ap_CS_fsm_state13,
      I2 => q0(1),
      I3 => \q0_reg[0]_0\,
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(1),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(1),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(1)
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(20),
      I1 => ap_CS_fsm_state13,
      I2 => q0(20),
      I3 => \q0_reg[0]_0\,
      O => d0(20)
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(20),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(20),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(20)
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(21),
      I1 => ap_CS_fsm_state13,
      I2 => q0(21),
      I3 => \q0_reg[0]_0\,
      O => d0(21)
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(21),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(21),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(21)
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(22),
      I1 => ap_CS_fsm_state13,
      I2 => q0(22),
      I3 => \q0_reg[0]_0\,
      O => d0(22)
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(22),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(22),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(22)
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(23),
      I1 => ap_CS_fsm_state13,
      I2 => q0(23),
      I3 => \q0_reg[0]_0\,
      O => d0(23)
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(23),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(23),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(23)
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(24),
      I1 => ap_CS_fsm_state13,
      I2 => q0(24),
      I3 => \q0_reg[0]_0\,
      O => d0(24)
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(24),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(24),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(24)
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(25),
      I1 => ap_CS_fsm_state13,
      I2 => q0(25),
      I3 => \q0_reg[0]_0\,
      O => d0(25)
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(25),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(25),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(25)
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(26),
      I1 => ap_CS_fsm_state13,
      I2 => q0(26),
      I3 => \q0_reg[0]_0\,
      O => d0(26)
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(26),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(26),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(26)
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(27),
      I1 => ap_CS_fsm_state13,
      I2 => q0(27),
      I3 => \q0_reg[0]_0\,
      O => d0(27)
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(27),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(27),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(27)
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(28),
      I1 => ap_CS_fsm_state13,
      I2 => q0(28),
      I3 => \q0_reg[0]_0\,
      O => d0(28)
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(28),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(28),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(28)
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(29),
      I1 => ap_CS_fsm_state13,
      I2 => q0(29),
      I3 => \q0_reg[0]_0\,
      O => d0(29)
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(29),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(29),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(29)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(2),
      I1 => ap_CS_fsm_state13,
      I2 => q0(2),
      I3 => \q0_reg[0]_0\,
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(2),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(2),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(2)
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(30),
      I1 => ap_CS_fsm_state13,
      I2 => q0(30),
      I3 => \q0_reg[0]_0\,
      O => d0(30)
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(30),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(30),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(30)
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(31),
      I1 => ap_CS_fsm_state13,
      I2 => q0(31),
      I3 => \q0_reg[0]_0\,
      O => d0(31)
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(31),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(31),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(31)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(3),
      I1 => ap_CS_fsm_state13,
      I2 => q0(3),
      I3 => \q0_reg[0]_0\,
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(3),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(3),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(4),
      I1 => ap_CS_fsm_state13,
      I2 => q0(4),
      I3 => \q0_reg[0]_0\,
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(4),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(4),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(5),
      I1 => ap_CS_fsm_state13,
      I2 => q0(5),
      I3 => \q0_reg[0]_0\,
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(5),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(5),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(6),
      I1 => ap_CS_fsm_state13,
      I2 => q0(6),
      I3 => \q0_reg[0]_0\,
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(6),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(6),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(7),
      I1 => ap_CS_fsm_state13,
      I2 => q0(7),
      I3 => \q0_reg[0]_0\,
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(7),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(7),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(7)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(8),
      I1 => ap_CS_fsm_state13,
      I2 => q0(8),
      I3 => \q0_reg[0]_0\,
      O => d0(8)
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(8),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(8),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(8)
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sub_ln378_reg_1266(9),
      I1 => ap_CS_fsm_state13,
      I2 => q0(9),
      I3 => \q0_reg[0]_0\,
      O => d0(9)
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => add_ln379_reg_1271(9),
      I1 => ap_CS_fsm_state13,
      I2 => \q0_reg[31]_3\(9),
      I3 => \q0_reg[0]_0\,
      O => \add_ln379_reg_1271_reg[31]_0\(9)
    );
\reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(0),
      Q => \^reg_407_reg[14]_0\(0),
      R => '0'
    );
\reg_407_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(10),
      Q => \^reg_407_reg[14]_0\(10),
      R => '0'
    );
\reg_407_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(11),
      Q => \^reg_407_reg[14]_0\(11),
      R => '0'
    );
\reg_407_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(12),
      Q => \^reg_407_reg[14]_0\(12),
      R => '0'
    );
\reg_407_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(13),
      Q => \^reg_407_reg[14]_0\(13),
      R => '0'
    );
\reg_407_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(14),
      Q => \^reg_407_reg[14]_0\(14),
      R => '0'
    );
\reg_407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(1),
      Q => \^reg_407_reg[14]_0\(1),
      R => '0'
    );
\reg_407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(2),
      Q => \^reg_407_reg[14]_0\(2),
      R => '0'
    );
\reg_407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(3),
      Q => \^reg_407_reg[14]_0\(3),
      R => '0'
    );
\reg_407_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(4),
      Q => \^reg_407_reg[14]_0\(4),
      R => '0'
    );
\reg_407_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(5),
      Q => \^reg_407_reg[14]_0\(5),
      R => '0'
    );
\reg_407_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(6),
      Q => \^reg_407_reg[14]_0\(6),
      R => '0'
    );
\reg_407_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(7),
      Q => \^reg_407_reg[14]_0\(7),
      R => '0'
    );
\reg_407_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(8),
      Q => \^reg_407_reg[14]_0\(8),
      R => '0'
    );
\reg_407_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4070,
      D => \^grp_uppol2_fu_676_ap_return\(9),
      Q => \^reg_407_reg[14]_0\(9),
      R => '0'
    );
\sext_ln365_reg_1182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(0),
      Q => sext_ln365_reg_1182(0),
      R => '0'
    );
\sext_ln365_reg_1182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(10),
      Q => sext_ln365_reg_1182(10),
      R => '0'
    );
\sext_ln365_reg_1182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(11),
      Q => sext_ln365_reg_1182(11),
      R => '0'
    );
\sext_ln365_reg_1182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(12),
      Q => sext_ln365_reg_1182(12),
      R => '0'
    );
\sext_ln365_reg_1182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(13),
      Q => sext_ln365_reg_1182(13),
      R => '0'
    );
\sext_ln365_reg_1182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(1),
      Q => sext_ln365_reg_1182(1),
      R => '0'
    );
\sext_ln365_reg_1182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(2),
      Q => sext_ln365_reg_1182(2),
      R => '0'
    );
\sext_ln365_reg_1182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(3),
      Q => sext_ln365_reg_1182(3),
      R => '0'
    );
\sext_ln365_reg_1182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(4),
      Q => sext_ln365_reg_1182(4),
      R => '0'
    );
\sext_ln365_reg_1182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(5),
      Q => sext_ln365_reg_1182(5),
      R => '0'
    );
\sext_ln365_reg_1182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(6),
      Q => sext_ln365_reg_1182(6),
      R => '0'
    );
\sext_ln365_reg_1182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(7),
      Q => sext_ln365_reg_1182(7),
      R => '0'
    );
\sext_ln365_reg_1182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(8),
      Q => sext_ln365_reg_1182(8),
      R => '0'
    );
\sext_ln365_reg_1182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => trunc_ln364_1_reg_1148(9),
      Q => sext_ln365_reg_1182(9),
      R => '0'
    );
\sub_ln378_reg_1266[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(15),
      I1 => add_ln371_reg_1260(15),
      O => \sub_ln378_reg_1266[15]_i_2_n_20\
    );
\sub_ln378_reg_1266[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(14),
      I1 => add_ln371_reg_1260(14),
      O => \sub_ln378_reg_1266[15]_i_3_n_20\
    );
\sub_ln378_reg_1266[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(13),
      I1 => add_ln371_reg_1260(13),
      O => \sub_ln378_reg_1266[15]_i_4_n_20\
    );
\sub_ln378_reg_1266[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(12),
      I1 => add_ln371_reg_1260(12),
      O => \sub_ln378_reg_1266[15]_i_5_n_20\
    );
\sub_ln378_reg_1266[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(11),
      I1 => add_ln371_reg_1260(11),
      O => \sub_ln378_reg_1266[15]_i_6_n_20\
    );
\sub_ln378_reg_1266[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(10),
      I1 => add_ln371_reg_1260(10),
      O => \sub_ln378_reg_1266[15]_i_7_n_20\
    );
\sub_ln378_reg_1266[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(9),
      I1 => add_ln371_reg_1260(9),
      O => \sub_ln378_reg_1266[15]_i_8_n_20\
    );
\sub_ln378_reg_1266[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(8),
      I1 => add_ln371_reg_1260(8),
      O => \sub_ln378_reg_1266[15]_i_9_n_20\
    );
\sub_ln378_reg_1266[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(23),
      I1 => add_ln371_reg_1260(23),
      O => \sub_ln378_reg_1266[23]_i_2_n_20\
    );
\sub_ln378_reg_1266[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(22),
      I1 => add_ln371_reg_1260(22),
      O => \sub_ln378_reg_1266[23]_i_3_n_20\
    );
\sub_ln378_reg_1266[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(21),
      I1 => add_ln371_reg_1260(21),
      O => \sub_ln378_reg_1266[23]_i_4_n_20\
    );
\sub_ln378_reg_1266[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(20),
      I1 => add_ln371_reg_1260(20),
      O => \sub_ln378_reg_1266[23]_i_5_n_20\
    );
\sub_ln378_reg_1266[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(19),
      I1 => add_ln371_reg_1260(19),
      O => \sub_ln378_reg_1266[23]_i_6_n_20\
    );
\sub_ln378_reg_1266[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(18),
      I1 => add_ln371_reg_1260(18),
      O => \sub_ln378_reg_1266[23]_i_7_n_20\
    );
\sub_ln378_reg_1266[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(17),
      I1 => add_ln371_reg_1260(17),
      O => \sub_ln378_reg_1266[23]_i_8_n_20\
    );
\sub_ln378_reg_1266[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(16),
      I1 => add_ln371_reg_1260(16),
      O => \sub_ln378_reg_1266[23]_i_9_n_20\
    );
\sub_ln378_reg_1266[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln371_reg_1260(31),
      I1 => add_ln347_reg_1237(31),
      O => \sub_ln378_reg_1266[31]_i_2_n_20\
    );
\sub_ln378_reg_1266[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(30),
      I1 => add_ln371_reg_1260(30),
      O => \sub_ln378_reg_1266[31]_i_3_n_20\
    );
\sub_ln378_reg_1266[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(29),
      I1 => add_ln371_reg_1260(29),
      O => \sub_ln378_reg_1266[31]_i_4_n_20\
    );
\sub_ln378_reg_1266[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(28),
      I1 => add_ln371_reg_1260(28),
      O => \sub_ln378_reg_1266[31]_i_5_n_20\
    );
\sub_ln378_reg_1266[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(27),
      I1 => add_ln371_reg_1260(27),
      O => \sub_ln378_reg_1266[31]_i_6_n_20\
    );
\sub_ln378_reg_1266[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(26),
      I1 => add_ln371_reg_1260(26),
      O => \sub_ln378_reg_1266[31]_i_7_n_20\
    );
\sub_ln378_reg_1266[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(25),
      I1 => add_ln371_reg_1260(25),
      O => \sub_ln378_reg_1266[31]_i_8_n_20\
    );
\sub_ln378_reg_1266[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(24),
      I1 => add_ln371_reg_1260(24),
      O => \sub_ln378_reg_1266[31]_i_9_n_20\
    );
\sub_ln378_reg_1266[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(7),
      I1 => add_ln371_reg_1260(7),
      O => \sub_ln378_reg_1266[7]_i_2_n_20\
    );
\sub_ln378_reg_1266[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(6),
      I1 => add_ln371_reg_1260(6),
      O => \sub_ln378_reg_1266[7]_i_3_n_20\
    );
\sub_ln378_reg_1266[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(5),
      I1 => add_ln371_reg_1260(5),
      O => \sub_ln378_reg_1266[7]_i_4_n_20\
    );
\sub_ln378_reg_1266[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(4),
      I1 => add_ln371_reg_1260(4),
      O => \sub_ln378_reg_1266[7]_i_5_n_20\
    );
\sub_ln378_reg_1266[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(3),
      I1 => add_ln371_reg_1260(3),
      O => \sub_ln378_reg_1266[7]_i_6_n_20\
    );
\sub_ln378_reg_1266[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(2),
      I1 => add_ln371_reg_1260(2),
      O => \sub_ln378_reg_1266[7]_i_7_n_20\
    );
\sub_ln378_reg_1266[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(1),
      I1 => add_ln371_reg_1260(1),
      O => \sub_ln378_reg_1266[7]_i_8_n_20\
    );
\sub_ln378_reg_1266[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_1237(0),
      I1 => add_ln371_reg_1260(0),
      O => \sub_ln378_reg_1266[7]_i_9_n_20\
    );
\sub_ln378_reg_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(0),
      Q => sub_ln378_reg_1266(0),
      R => '0'
    );
\sub_ln378_reg_1266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(10),
      Q => sub_ln378_reg_1266(10),
      R => '0'
    );
\sub_ln378_reg_1266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(11),
      Q => sub_ln378_reg_1266(11),
      R => '0'
    );
\sub_ln378_reg_1266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(12),
      Q => sub_ln378_reg_1266(12),
      R => '0'
    );
\sub_ln378_reg_1266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(13),
      Q => sub_ln378_reg_1266(13),
      R => '0'
    );
\sub_ln378_reg_1266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(14),
      Q => sub_ln378_reg_1266(14),
      R => '0'
    );
\sub_ln378_reg_1266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(15),
      Q => sub_ln378_reg_1266(15),
      R => '0'
    );
\sub_ln378_reg_1266_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_1266_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_1266_reg[15]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_1266_reg[15]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_1266_reg[15]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_1266_reg[15]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_1266_reg[15]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_1266_reg[15]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_1266_reg[15]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_1266_reg[15]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_1237(15 downto 8),
      O(7 downto 0) => sub_ln378_fu_772_p20_out(15 downto 8),
      S(7) => \sub_ln378_reg_1266[15]_i_2_n_20\,
      S(6) => \sub_ln378_reg_1266[15]_i_3_n_20\,
      S(5) => \sub_ln378_reg_1266[15]_i_4_n_20\,
      S(4) => \sub_ln378_reg_1266[15]_i_5_n_20\,
      S(3) => \sub_ln378_reg_1266[15]_i_6_n_20\,
      S(2) => \sub_ln378_reg_1266[15]_i_7_n_20\,
      S(1) => \sub_ln378_reg_1266[15]_i_8_n_20\,
      S(0) => \sub_ln378_reg_1266[15]_i_9_n_20\
    );
\sub_ln378_reg_1266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(16),
      Q => sub_ln378_reg_1266(16),
      R => '0'
    );
\sub_ln378_reg_1266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(17),
      Q => sub_ln378_reg_1266(17),
      R => '0'
    );
\sub_ln378_reg_1266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(18),
      Q => sub_ln378_reg_1266(18),
      R => '0'
    );
\sub_ln378_reg_1266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(19),
      Q => sub_ln378_reg_1266(19),
      R => '0'
    );
\sub_ln378_reg_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(1),
      Q => sub_ln378_reg_1266(1),
      R => '0'
    );
\sub_ln378_reg_1266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(20),
      Q => sub_ln378_reg_1266(20),
      R => '0'
    );
\sub_ln378_reg_1266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(21),
      Q => sub_ln378_reg_1266(21),
      R => '0'
    );
\sub_ln378_reg_1266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(22),
      Q => sub_ln378_reg_1266(22),
      R => '0'
    );
\sub_ln378_reg_1266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(23),
      Q => sub_ln378_reg_1266(23),
      R => '0'
    );
\sub_ln378_reg_1266_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_1266_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_1266_reg[23]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_1266_reg[23]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_1266_reg[23]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_1266_reg[23]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_1266_reg[23]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_1266_reg[23]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_1266_reg[23]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_1266_reg[23]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_1237(23 downto 16),
      O(7 downto 0) => sub_ln378_fu_772_p20_out(23 downto 16),
      S(7) => \sub_ln378_reg_1266[23]_i_2_n_20\,
      S(6) => \sub_ln378_reg_1266[23]_i_3_n_20\,
      S(5) => \sub_ln378_reg_1266[23]_i_4_n_20\,
      S(4) => \sub_ln378_reg_1266[23]_i_5_n_20\,
      S(3) => \sub_ln378_reg_1266[23]_i_6_n_20\,
      S(2) => \sub_ln378_reg_1266[23]_i_7_n_20\,
      S(1) => \sub_ln378_reg_1266[23]_i_8_n_20\,
      S(0) => \sub_ln378_reg_1266[23]_i_9_n_20\
    );
\sub_ln378_reg_1266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(24),
      Q => sub_ln378_reg_1266(24),
      R => '0'
    );
\sub_ln378_reg_1266_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(25),
      Q => sub_ln378_reg_1266(25),
      R => '0'
    );
\sub_ln378_reg_1266_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(26),
      Q => sub_ln378_reg_1266(26),
      R => '0'
    );
\sub_ln378_reg_1266_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(27),
      Q => sub_ln378_reg_1266(27),
      R => '0'
    );
\sub_ln378_reg_1266_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(28),
      Q => sub_ln378_reg_1266(28),
      R => '0'
    );
\sub_ln378_reg_1266_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(29),
      Q => sub_ln378_reg_1266(29),
      R => '0'
    );
\sub_ln378_reg_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(2),
      Q => sub_ln378_reg_1266(2),
      R => '0'
    );
\sub_ln378_reg_1266_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(30),
      Q => sub_ln378_reg_1266(30),
      R => '0'
    );
\sub_ln378_reg_1266_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(31),
      Q => sub_ln378_reg_1266(31),
      R => '0'
    );
\sub_ln378_reg_1266_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_1266_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln378_reg_1266_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln378_reg_1266_reg[31]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_1266_reg[31]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_1266_reg[31]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_1266_reg[31]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_1266_reg[31]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_1266_reg[31]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_1266_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln347_reg_1237(30 downto 24),
      O(7 downto 0) => sub_ln378_fu_772_p20_out(31 downto 24),
      S(7) => \sub_ln378_reg_1266[31]_i_2_n_20\,
      S(6) => \sub_ln378_reg_1266[31]_i_3_n_20\,
      S(5) => \sub_ln378_reg_1266[31]_i_4_n_20\,
      S(4) => \sub_ln378_reg_1266[31]_i_5_n_20\,
      S(3) => \sub_ln378_reg_1266[31]_i_6_n_20\,
      S(2) => \sub_ln378_reg_1266[31]_i_7_n_20\,
      S(1) => \sub_ln378_reg_1266[31]_i_8_n_20\,
      S(0) => \sub_ln378_reg_1266[31]_i_9_n_20\
    );
\sub_ln378_reg_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(3),
      Q => sub_ln378_reg_1266(3),
      R => '0'
    );
\sub_ln378_reg_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(4),
      Q => sub_ln378_reg_1266(4),
      R => '0'
    );
\sub_ln378_reg_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(5),
      Q => sub_ln378_reg_1266(5),
      R => '0'
    );
\sub_ln378_reg_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(6),
      Q => sub_ln378_reg_1266(6),
      R => '0'
    );
\sub_ln378_reg_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(7),
      Q => sub_ln378_reg_1266(7),
      R => '0'
    );
\sub_ln378_reg_1266_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_1266_reg[7]_i_1_n_20\,
      CO(6) => \sub_ln378_reg_1266_reg[7]_i_1_n_21\,
      CO(5) => \sub_ln378_reg_1266_reg[7]_i_1_n_22\,
      CO(4) => \sub_ln378_reg_1266_reg[7]_i_1_n_23\,
      CO(3) => \sub_ln378_reg_1266_reg[7]_i_1_n_24\,
      CO(2) => \sub_ln378_reg_1266_reg[7]_i_1_n_25\,
      CO(1) => \sub_ln378_reg_1266_reg[7]_i_1_n_26\,
      CO(0) => \sub_ln378_reg_1266_reg[7]_i_1_n_27\,
      DI(7 downto 0) => add_ln347_reg_1237(7 downto 0),
      O(7 downto 0) => sub_ln378_fu_772_p20_out(7 downto 0),
      S(7) => \sub_ln378_reg_1266[7]_i_2_n_20\,
      S(6) => \sub_ln378_reg_1266[7]_i_3_n_20\,
      S(5) => \sub_ln378_reg_1266[7]_i_4_n_20\,
      S(4) => \sub_ln378_reg_1266[7]_i_5_n_20\,
      S(3) => \sub_ln378_reg_1266[7]_i_6_n_20\,
      S(2) => \sub_ln378_reg_1266[7]_i_7_n_20\,
      S(1) => \sub_ln378_reg_1266[7]_i_8_n_20\,
      S(0) => \sub_ln378_reg_1266[7]_i_9_n_20\
    );
\sub_ln378_reg_1266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(8),
      Q => sub_ln378_reg_1266(8),
      R => '0'
    );
\sub_ln378_reg_1266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => sub_ln378_fu_772_p20_out(9),
      Q => sub_ln378_reg_1266(9),
      R => '0'
    );
\tmp_13_reg_1232_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(10),
      Q => tmp_13_reg_1232(10),
      R => '0'
    );
\tmp_13_reg_1232_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(11),
      Q => tmp_13_reg_1232(11),
      R => '0'
    );
\tmp_13_reg_1232_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(12),
      Q => tmp_13_reg_1232(12),
      R => '0'
    );
\tmp_13_reg_1232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(13),
      Q => tmp_13_reg_1232(13),
      R => '0'
    );
\tmp_13_reg_1232_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(14),
      Q => tmp_13_reg_1232(14),
      R => '0'
    );
\tmp_13_reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(6),
      Q => tmp_13_reg_1232(6),
      R => '0'
    );
\tmp_13_reg_1232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(7),
      Q => tmp_13_reg_1232(7),
      R => '0'
    );
\tmp_13_reg_1232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(8),
      Q => tmp_13_reg_1232(8),
      R => '0'
    );
\tmp_13_reg_1232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \tmp_13_reg_1232_reg[14]_0\(9),
      Q => tmp_13_reg_1232(9),
      R => '0'
    );
\tmp_19_reg_1187[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tmp_19_reg_1187_reg[10]_0\,
      O => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_19_reg_1187_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sext_ln622_fu_114_p1(4),
      Q => tmp_19_reg_1187(10),
      R => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_19_reg_1187_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \tmp_19_reg_1187_reg[14]_0\(0),
      Q => tmp_19_reg_1187(11),
      R => '0'
    );
\tmp_19_reg_1187_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \tmp_19_reg_1187_reg[14]_0\(1),
      Q => tmp_19_reg_1187(12),
      R => '0'
    );
\tmp_19_reg_1187_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \tmp_19_reg_1187_reg[14]_0\(2),
      Q => tmp_19_reg_1187(13),
      R => '0'
    );
\tmp_19_reg_1187_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \tmp_19_reg_1187_reg[14]_0\(3),
      Q => tmp_19_reg_1187(14),
      R => '0'
    );
\tmp_19_reg_1187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sext_ln622_fu_114_p1(0),
      Q => tmp_19_reg_1187(6),
      R => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_19_reg_1187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sext_ln622_fu_114_p1(1),
      Q => tmp_19_reg_1187(7),
      R => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_19_reg_1187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sext_ln622_fu_114_p1(2),
      Q => tmp_19_reg_1187(8),
      R => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_19_reg_1187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sext_ln622_fu_114_p1(3),
      Q => tmp_19_reg_1187(9),
      R => \tmp_19_reg_1187[10]_i_1_n_20\
    );
\tmp_5_reg_1408[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(0),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(0),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(0)
    );
\tmp_5_reg_1408[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(10),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(10),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(10)
    );
\tmp_5_reg_1408[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(11),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(11),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(11)
    );
\tmp_5_reg_1408[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(12),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(12),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \grp_uppol2_fu_676/p_0_in0_in\,
      I4 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      O => \^grp_uppol2_fu_676_ap_return\(12)
    );
\tmp_5_reg_1408[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(13),
      I2 => \grp_uppol2_fu_676/p_0_in0_in\,
      I3 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I4 => \reg_407_reg[14]_1\(13),
      O => \^grp_uppol2_fu_676_ap_return\(13)
    );
\tmp_5_reg_1408[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCAAAA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(14),
      I1 => \grp_uppol2_fu_676/p_0_in0_in\,
      I2 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I3 => \grp_uppol2_fu_676/apl2_fu_236_p2\(14),
      I4 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      O => \^grp_uppol2_fu_676_ap_return\(14)
    );
\tmp_5_reg_1408[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6074"
    )
        port map (
      I0 => tmp_2_reg_274,
      I1 => grp_uppol2_fu_676_al1(15),
      I2 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(10),
      I3 => \tmp_5_reg_1408[14]_i_52_n_20\,
      I4 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(11),
      O => \tmp_5_reg_1408[14]_i_13_n_20\
    );
\tmp_5_reg_1408[14]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A6A104"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_53_n_20\,
      I1 => \tmp_5_reg_1408[14]_i_54_n_20\,
      I2 => tmp_2_reg_274,
      I3 => grp_uppol2_fu_676_al1(14),
      I4 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(9),
      O => \tmp_5_reg_1408[14]_i_14_n_20\
    );
\tmp_5_reg_1408[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C11C000002200000"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I1 => tmp_2_reg_274,
      I2 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(9),
      I3 => grp_uppol2_fu_676_al1(14),
      I4 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(8),
      I5 => grp_uppol2_fu_676_al1(12),
      O => \tmp_5_reg_1408[14]_i_15_n_20\
    );
\tmp_5_reg_1408[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"63696369C9C3C9CC"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(8),
      I1 => \tmp_5_reg_1408[14]_i_58_n_20\,
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I4 => grp_uppol2_fu_676_al1(13),
      I5 => grp_uppol2_fu_676_al1(12),
      O => \tmp_5_reg_1408[14]_i_16_n_20\
    );
\tmp_5_reg_1408[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FE1F01E"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I1 => grp_uppol2_fu_676_al1(12),
      I2 => grp_uppol2_fu_676_al1(13),
      I3 => tmp_2_reg_274,
      I4 => tmp_3_reg_279,
      O => \tmp_5_reg_1408[14]_i_17_n_20\
    );
\tmp_5_reg_1408[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(14),
      I1 => \tmp_5_reg_1408_reg[14]_i_12_n_22\,
      O => \tmp_5_reg_1408[14]_i_18_n_20\
    );
\tmp_5_reg_1408[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(13),
      I1 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(14),
      O => \tmp_5_reg_1408[14]_i_19_n_20\
    );
\tmp_5_reg_1408[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(12),
      I1 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(13),
      O => \tmp_5_reg_1408[14]_i_20_n_20\
    );
\tmp_5_reg_1408[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAFBBA55050445"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(11),
      I1 => \tmp_5_reg_1408[14]_i_52_n_20\,
      I2 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(10),
      I3 => grp_uppol2_fu_676_al1(15),
      I4 => tmp_2_reg_274,
      I5 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(12),
      O => \tmp_5_reg_1408[14]_i_21_n_20\
    );
\tmp_5_reg_1408[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96AA959A69556A65"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_14_n_20\,
      I1 => tmp_2_reg_274,
      I2 => grp_uppol2_fu_676_al1(15),
      I3 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(10),
      I4 => \tmp_5_reg_1408[14]_i_52_n_20\,
      I5 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(11),
      O => \tmp_5_reg_1408[14]_i_22_n_20\
    );
\tmp_5_reg_1408[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966996999966666"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_15_n_20\,
      I1 => \tmp_5_reg_1408[14]_i_53_n_20\,
      I2 => \tmp_5_reg_1408[14]_i_54_n_20\,
      I3 => tmp_2_reg_274,
      I4 => grp_uppol2_fu_676_al1(14),
      I5 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(9),
      O => \tmp_5_reg_1408[14]_i_23_n_20\
    );
\tmp_5_reg_1408[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699669655555555"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_16_n_20\,
      I1 => grp_uppol2_fu_676_al1(13),
      I2 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I3 => tmp_2_reg_274,
      I4 => grp_uppol2_fu_676_al1(12),
      I5 => tmp_3_reg_279,
      O => \tmp_5_reg_1408[14]_i_24_n_20\
    );
\tmp_5_reg_1408[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696969696"
    )
        port map (
      I0 => tmp_3_reg_279,
      I1 => grp_uppol2_fu_676_al1(13),
      I2 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(8),
      I3 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I4 => tmp_2_reg_274,
      I5 => grp_uppol2_fu_676_al1(12),
      O => \tmp_5_reg_1408[14]_i_25_n_20\
    );
\tmp_5_reg_1408[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(14),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(15),
      O => \tmp_5_reg_1408[14]_i_26_n_20\
    );
\tmp_5_reg_1408[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(10),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(11),
      O => \tmp_5_reg_1408[14]_i_27_n_20\
    );
\tmp_5_reg_1408[14]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(8),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(9),
      O => \tmp_5_reg_1408[14]_i_28_n_20\
    );
\tmp_5_reg_1408[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(6),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(7),
      O => \tmp_5_reg_1408[14]_i_29_n_20\
    );
\tmp_5_reg_1408[14]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(4),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(5),
      O => \tmp_5_reg_1408[14]_i_30_n_20\
    );
\tmp_5_reg_1408[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(2),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(3),
      O => \tmp_5_reg_1408[14]_i_31_n_20\
    );
\tmp_5_reg_1408[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(0),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(1),
      O => \tmp_5_reg_1408[14]_i_32_n_20\
    );
\tmp_5_reg_1408[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(15),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(14),
      O => \tmp_5_reg_1408[14]_i_33_n_20\
    );
\tmp_5_reg_1408[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(12),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(13),
      O => \tmp_5_reg_1408[14]_i_34_n_20\
    );
\tmp_5_reg_1408[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(11),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(10),
      O => \tmp_5_reg_1408[14]_i_35_n_20\
    );
\tmp_5_reg_1408[14]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(9),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(8),
      O => \tmp_5_reg_1408[14]_i_36_n_20\
    );
\tmp_5_reg_1408[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(7),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(6),
      O => \tmp_5_reg_1408[14]_i_37_n_20\
    );
\tmp_5_reg_1408[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(5),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(4),
      O => \tmp_5_reg_1408[14]_i_38_n_20\
    );
\tmp_5_reg_1408[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(3),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(2),
      O => \tmp_5_reg_1408[14]_i_39_n_20\
    );
\tmp_5_reg_1408[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(1),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(0),
      O => \tmp_5_reg_1408[14]_i_40_n_20\
    );
\tmp_5_reg_1408[14]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(13),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(13),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(13),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(13)
    );
\tmp_5_reg_1408[14]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(12),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(12),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(12),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(12)
    );
\tmp_5_reg_1408[14]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(11),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(11),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(11),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(11)
    );
\tmp_5_reg_1408[14]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(10),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(10),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(10),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(10)
    );
\tmp_5_reg_1408[14]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(9),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(9),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(9),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(9)
    );
\tmp_5_reg_1408[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(13),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(13),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(13),
      I5 => grp_uppol2_fu_676_al2(14),
      O => \tmp_5_reg_1408[14]_i_46_n_20\
    );
\tmp_5_reg_1408[14]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(12),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(12),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(12),
      I5 => grp_uppol2_fu_676_al2(13),
      O => \tmp_5_reg_1408[14]_i_47_n_20\
    );
\tmp_5_reg_1408[14]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(11),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(11),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(11),
      I5 => grp_uppol2_fu_676_al2(12),
      O => \tmp_5_reg_1408[14]_i_48_n_20\
    );
\tmp_5_reg_1408[14]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(10),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(10),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(10),
      I5 => grp_uppol2_fu_676_al2(11),
      O => \tmp_5_reg_1408[14]_i_49_n_20\
    );
\tmp_5_reg_1408[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(14),
      I1 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I2 => \grp_uppol2_fu_676/apl2_fu_236_p2\(15),
      O => \tmp_5_reg_1408[14]_i_5_n_20\
    );
\tmp_5_reg_1408[14]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(9),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(9),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(9),
      I5 => grp_uppol2_fu_676_al2(10),
      O => \tmp_5_reg_1408[14]_i_50_n_20\
    );
\tmp_5_reg_1408[14]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(15),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(15),
      I3 => \apl1_reg_194_reg[4]_0\(15),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(15)
    );
\tmp_5_reg_1408[14]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBABABAFEBA"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_54_n_20\,
      I1 => \tmp_reg_129_reg[3]\,
      I2 => \apl1_reg_194_reg[4]_0\(14),
      I3 => \dec_ah1_reg[15]_0\(14),
      I4 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I5 => \apl1_reg_194_reg[4]\(14),
      O => \tmp_5_reg_1408[14]_i_52_n_20\
    );
\tmp_5_reg_1408[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959A95AAAA5555"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(10),
      I1 => \apl1_reg_194_reg[4]\(15),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => \dec_ah1_reg[15]_0\(15),
      I4 => \apl1_reg_194_reg[4]_0\(15),
      I5 => \tmp_reg_129_reg[3]\,
      O => \tmp_5_reg_1408[14]_i_53_n_20\
    );
\tmp_5_reg_1408[14]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(12),
      I1 => grp_uppol2_fu_676_al1(13),
      I2 => grp_uppol2_fu_676_al1(11),
      I3 => \tmp_5_reg_1408[7]_i_42_n_20\,
      O => \tmp_5_reg_1408[14]_i_54_n_20\
    );
\tmp_5_reg_1408[14]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(14),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(14),
      I3 => \apl1_reg_194_reg[4]_0\(14),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(14)
    );
\tmp_5_reg_1408[14]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBABABAFEBA"
    )
        port map (
      I0 => \tmp_5_reg_1408[7]_i_42_n_20\,
      I1 => \tmp_reg_129_reg[3]\,
      I2 => \apl1_reg_194_reg[4]_0\(11),
      I3 => \dec_ah1_reg[15]_0\(11),
      I4 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I5 => \apl1_reg_194_reg[4]\(11),
      O => \tmp_5_reg_1408[14]_i_56_n_20\
    );
\tmp_5_reg_1408[14]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(12),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(12),
      I3 => \apl1_reg_194_reg[4]_0\(12),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(12)
    );
\tmp_5_reg_1408[14]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A959A95AAAA5555"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(9),
      I1 => \apl1_reg_194_reg[4]\(14),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => \dec_ah1_reg[15]_0\(14),
      I4 => \apl1_reg_194_reg[4]_0\(14),
      I5 => \tmp_reg_129_reg[3]\,
      O => \tmp_5_reg_1408[14]_i_58_n_20\
    );
\tmp_5_reg_1408[14]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(13),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(13),
      I3 => \apl1_reg_194_reg[4]_0\(13),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(13)
    );
\tmp_5_reg_1408[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(13),
      I1 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I2 => \grp_uppol2_fu_676/apl2_fu_236_p2\(12),
      O => \tmp_5_reg_1408[14]_i_6_n_20\
    );
\tmp_5_reg_1408[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I1 => \tmp_5_reg_1408_reg[14]_i_11_n_27\,
      O => \tmp_5_reg_1408[14]_i_7_n_20\
    );
\tmp_5_reg_1408[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(15),
      I1 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I2 => \grp_uppol2_fu_676/apl2_fu_236_p2\(14),
      O => \tmp_5_reg_1408[14]_i_8_n_20\
    );
\tmp_5_reg_1408[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \grp_uppol2_fu_676/apl2_fu_236_p2\(12),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(13),
      I2 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      O => \tmp_5_reg_1408[14]_i_9_n_20\
    );
\tmp_5_reg_1408[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(1),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(1),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(1)
    );
\tmp_5_reg_1408[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(2),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(2),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(2)
    );
\tmp_5_reg_1408[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(3),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(3),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(3)
    );
\tmp_5_reg_1408[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(4),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(4),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(4)
    );
\tmp_5_reg_1408[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(5),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(5),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(5)
    );
\tmp_5_reg_1408[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(6),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(6),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(6)
    );
\tmp_5_reg_1408[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(7),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(7),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(7)
    );
\tmp_5_reg_1408[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00FE0101FE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(6),
      I1 => \tmp_5_reg_1408[7]_i_48_n_20\,
      I2 => grp_uppol2_fu_676_al1(7),
      I3 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(3),
      I4 => grp_uppol2_fu_676_al1(8),
      I5 => tmp_2_reg_274,
      O => \tmp_5_reg_1408[7]_i_10_n_20\
    );
\tmp_5_reg_1408[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(2),
      I1 => grp_uppol2_fu_676_al1(7),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_51_n_20\,
      O => \tmp_5_reg_1408[7]_i_11_n_20\
    );
\tmp_5_reg_1408[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(1),
      I1 => grp_uppol2_fu_676_al1(6),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_48_n_20\,
      O => \tmp_5_reg_1408[7]_i_12_n_20\
    );
\tmp_5_reg_1408[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(0),
      I1 => grp_uppol2_fu_676_al1(5),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_53_n_20\,
      O => \tmp_5_reg_1408[7]_i_13_n_20\
    );
\tmp_5_reg_1408[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(8),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(8),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(8),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(8)
    );
\tmp_5_reg_1408[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(14),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(14),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(14),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(14)
    );
\tmp_5_reg_1408[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(7),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(7),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(7),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(7)
    );
\tmp_5_reg_1408[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(6),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(6),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(6),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(6)
    );
\tmp_5_reg_1408[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(5),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(5),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(5),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(5)
    );
\tmp_5_reg_1408[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(4),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(4),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(4),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(4)
    );
\tmp_5_reg_1408[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(3),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(3),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(3),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(3)
    );
\tmp_5_reg_1408[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(2),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(2),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(2),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(2)
    );
\tmp_5_reg_1408[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(8),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(8),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(8),
      I5 => grp_uppol2_fu_676_al2(9),
      O => \tmp_5_reg_1408[7]_i_22_n_20\
    );
\tmp_5_reg_1408[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(14),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(14),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(14),
      I5 => grp_uppol2_fu_676_al2(8),
      O => \tmp_5_reg_1408[7]_i_23_n_20\
    );
\tmp_5_reg_1408[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9656565A965"
    )
        port map (
      I0 => grp_uppol2_fu_676_al2(14),
      I1 => \tmp_reg_129_reg[3]\,
      I2 => \tmp_5_reg_1408_reg[7]_i_4_0\(7),
      I3 => \dec_ah2_load_reg_1177_reg[14]_0\(7),
      I4 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I5 => \dec_al2_reg[14]_0\(7),
      O => \tmp_5_reg_1408[7]_i_24_n_20\
    );
\tmp_5_reg_1408[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(6),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(6),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(6),
      I5 => grp_uppol2_fu_676_al2(13),
      O => \tmp_5_reg_1408[7]_i_25_n_20\
    );
\tmp_5_reg_1408[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(5),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(5),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(5),
      I5 => grp_uppol2_fu_676_al2(12),
      O => \tmp_5_reg_1408[7]_i_26_n_20\
    );
\tmp_5_reg_1408[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(4),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(4),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(4),
      I5 => grp_uppol2_fu_676_al2(11),
      O => \tmp_5_reg_1408[7]_i_27_n_20\
    );
\tmp_5_reg_1408[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(3),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(3),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(3),
      I5 => grp_uppol2_fu_676_al2(10),
      O => \tmp_5_reg_1408[7]_i_28_n_20\
    );
\tmp_5_reg_1408[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(2),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(2),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(2),
      I5 => grp_uppol2_fu_676_al2(9),
      O => \tmp_5_reg_1408[7]_i_29_n_20\
    );
\tmp_5_reg_1408[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I1 => tmp_2_reg_274,
      I2 => grp_uppol2_fu_676_al1(12),
      O => \tmp_5_reg_1408[7]_i_3_n_20\
    );
\tmp_5_reg_1408[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(0),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(0),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(0),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(0)
    );
\tmp_5_reg_1408[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(1),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(1),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(1),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(1)
    );
\tmp_5_reg_1408[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \dec_al2_reg[14]_0\(0),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(0),
      I3 => \tmp_5_reg_1408_reg[7]_i_4_0\(0),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al2(0)
    );
\tmp_5_reg_1408[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(1),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(1),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(1),
      I5 => grp_uppol2_fu_676_al2(8),
      O => \tmp_5_reg_1408[7]_i_33_n_20\
    );
\tmp_5_reg_1408[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE444E4111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(0),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(0),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(0),
      I5 => grp_uppol2_fu_676_al2(7),
      O => \tmp_5_reg_1408[7]_i_34_n_20\
    );
\tmp_5_reg_1408[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(6),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(6),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(6),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(6)
    );
\tmp_5_reg_1408[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(5),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(5),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(5),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(5)
    );
\tmp_5_reg_1408[7]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(4),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(4),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(4),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(4)
    );
\tmp_5_reg_1408[7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(3),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(3),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(3),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(3)
    );
\tmp_5_reg_1408[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(2),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(2),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(2),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(2)
    );
\tmp_5_reg_1408[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111BBB1B"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => \tmp_5_reg_1408_reg[7]_i_4_0\(1),
      I2 => \dec_ah2_load_reg_1177_reg[14]_0\(1),
      I3 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I4 => \dec_al2_reg[14]_0\(1),
      O => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(1)
    );
\tmp_5_reg_1408[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(11),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(11),
      I3 => \apl1_reg_194_reg[4]_0\(11),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(11)
    );
\tmp_5_reg_1408[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(9),
      I1 => grp_uppol2_fu_676_al1(7),
      I2 => \tmp_5_reg_1408[7]_i_48_n_20\,
      I3 => grp_uppol2_fu_676_al1(6),
      I4 => grp_uppol2_fu_676_al1(8),
      I5 => grp_uppol2_fu_676_al1(10),
      O => \tmp_5_reg_1408[7]_i_42_n_20\
    );
\tmp_5_reg_1408[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(10),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(10),
      I3 => \apl1_reg_194_reg[4]_0\(10),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(10)
    );
\tmp_5_reg_1408[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(8),
      I1 => grp_uppol2_fu_676_al1(6),
      I2 => \tmp_5_reg_1408[7]_i_48_n_20\,
      I3 => grp_uppol2_fu_676_al1(7),
      I4 => grp_uppol2_fu_676_al1(9),
      O => \tmp_5_reg_1408[7]_i_44_n_20\
    );
\tmp_5_reg_1408[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(9),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(9),
      I3 => \apl1_reg_194_reg[4]_0\(9),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(9)
    );
\tmp_5_reg_1408[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(7),
      I1 => \tmp_5_reg_1408[7]_i_48_n_20\,
      I2 => grp_uppol2_fu_676_al1(6),
      I3 => grp_uppol2_fu_676_al1(8),
      O => \tmp_5_reg_1408[7]_i_46_n_20\
    );
\tmp_5_reg_1408[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(6),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(6),
      I3 => \apl1_reg_194_reg[4]_0\(6),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(6)
    );
\tmp_5_reg_1408[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(2),
      I1 => grp_uppol2_fu_676_al1(0),
      I2 => grp_uppol2_fu_676_al1(4),
      I3 => grp_uppol2_fu_676_al1(3),
      I4 => grp_uppol2_fu_676_al1(1),
      I5 => grp_uppol2_fu_676_al1(5),
      O => \tmp_5_reg_1408[7]_i_48_n_20\
    );
\tmp_5_reg_1408[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(7),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(7),
      I3 => \apl1_reg_194_reg[4]_0\(7),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(7)
    );
\tmp_5_reg_1408[7]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(8),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(8),
      I3 => \apl1_reg_194_reg[4]_0\(8),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(8)
    );
\tmp_5_reg_1408[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBABABAFEBA"
    )
        port map (
      I0 => \tmp_5_reg_1408[7]_i_48_n_20\,
      I1 => \tmp_reg_129_reg[3]\,
      I2 => \apl1_reg_194_reg[4]_0\(6),
      I3 => \dec_ah1_reg[15]_0\(6),
      I4 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I5 => \apl1_reg_194_reg[4]\(6),
      O => \tmp_5_reg_1408[7]_i_51_n_20\
    );
\tmp_5_reg_1408[7]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(5),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(5),
      I3 => \apl1_reg_194_reg[4]_0\(5),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(5)
    );
\tmp_5_reg_1408[7]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => grp_uppol2_fu_676_al1(1),
      I1 => grp_uppol2_fu_676_al1(3),
      I2 => grp_uppol2_fu_676_al1(4),
      I3 => grp_uppol2_fu_676_al1(0),
      I4 => grp_uppol2_fu_676_al1(2),
      O => \tmp_5_reg_1408[7]_i_53_n_20\
    );
\tmp_5_reg_1408[7]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(2),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(2),
      I3 => \apl1_reg_194_reg[4]_0\(2),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(2)
    );
\tmp_5_reg_1408[7]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(0),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(0),
      I3 => \apl1_reg_194_reg[4]_0\(0),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(0)
    );
\tmp_5_reg_1408[7]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(4),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(4),
      I3 => \apl1_reg_194_reg[4]_0\(4),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(4)
    );
\tmp_5_reg_1408[7]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(3),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(3),
      I3 => \apl1_reg_194_reg[4]_0\(3),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(3)
    );
\tmp_5_reg_1408[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \apl1_reg_194_reg[4]\(1),
      I1 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I2 => \dec_ah1_reg[15]_0\(1),
      I3 => \apl1_reg_194_reg[4]_0\(1),
      I4 => \tmp_reg_129_reg[3]\,
      O => grp_uppol2_fu_676_al1(1)
    );
\tmp_5_reg_1408[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \tmp_5_reg_1408[14]_i_56_n_20\,
      I1 => tmp_2_reg_274,
      I2 => grp_uppol2_fu_676_al1(12),
      I3 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(7),
      O => \tmp_5_reg_1408[7]_i_6_n_20\
    );
\tmp_5_reg_1408[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(6),
      I1 => grp_uppol2_fu_676_al1(11),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_42_n_20\,
      O => \tmp_5_reg_1408[7]_i_7_n_20\
    );
\tmp_5_reg_1408[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(5),
      I1 => grp_uppol2_fu_676_al1(10),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_44_n_20\,
      O => \tmp_5_reg_1408[7]_i_8_n_20\
    );
\tmp_5_reg_1408[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(4),
      I1 => grp_uppol2_fu_676_al1(9),
      I2 => tmp_2_reg_274,
      I3 => \tmp_5_reg_1408[7]_i_46_n_20\,
      O => \tmp_5_reg_1408[7]_i_9_n_20\
    );
\tmp_5_reg_1408[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(8),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(8),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(8)
    );
\tmp_5_reg_1408[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \reg_407_reg[14]_1\(9),
      I1 => \grp_uppol2_fu_676/apl2_fu_236_p2\(9),
      I2 => grp_uppol2_fu_363_ap_start_reg_reg_0(0),
      I3 => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      I4 => \grp_uppol2_fu_676/p_0_in0_in\,
      O => \^grp_uppol2_fu_676_ap_return\(9)
    );
\tmp_5_reg_1408_reg[14]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_1408_reg[14]_i_10_n_20\,
      CO(6) => \tmp_5_reg_1408_reg[14]_i_10_n_21\,
      CO(5) => \tmp_5_reg_1408_reg[14]_i_10_n_22\,
      CO(4) => \tmp_5_reg_1408_reg[14]_i_10_n_23\,
      CO(3) => \tmp_5_reg_1408_reg[14]_i_10_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[14]_i_10_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[14]_i_10_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[14]_i_10_n_27\,
      DI(7) => \tmp_5_reg_1408[14]_i_26_n_20\,
      DI(6) => '0',
      DI(5) => \tmp_5_reg_1408[14]_i_27_n_20\,
      DI(4) => \tmp_5_reg_1408[14]_i_28_n_20\,
      DI(3) => \tmp_5_reg_1408[14]_i_29_n_20\,
      DI(2) => \tmp_5_reg_1408[14]_i_30_n_20\,
      DI(1) => \tmp_5_reg_1408[14]_i_31_n_20\,
      DI(0) => \tmp_5_reg_1408[14]_i_32_n_20\,
      O(7 downto 0) => \NLW_tmp_5_reg_1408_reg[14]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_5_reg_1408[14]_i_33_n_20\,
      S(6) => \tmp_5_reg_1408[14]_i_34_n_20\,
      S(5) => \tmp_5_reg_1408[14]_i_35_n_20\,
      S(4) => \tmp_5_reg_1408[14]_i_36_n_20\,
      S(3) => \tmp_5_reg_1408[14]_i_37_n_20\,
      S(2) => \tmp_5_reg_1408[14]_i_38_n_20\,
      S(1) => \tmp_5_reg_1408[14]_i_39_n_20\,
      S(0) => \tmp_5_reg_1408[14]_i_40_n_20\
    );
\tmp_5_reg_1408_reg[14]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_1408_reg[14]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_tmp_5_reg_1408_reg[14]_i_11_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \tmp_5_reg_1408_reg[14]_i_11_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_tmp_5_reg_1408_reg[14]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\tmp_5_reg_1408_reg[14]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_1408_reg[7]_i_4_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_tmp_5_reg_1408_reg[14]_i_12_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \tmp_5_reg_1408_reg[14]_i_12_n_22\,
      CO(4) => \NLW_tmp_5_reg_1408_reg[14]_i_12_CO_UNCONNECTED\(4),
      CO(3) => \tmp_5_reg_1408_reg[14]_i_12_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[14]_i_12_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[14]_i_12_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[14]_i_12_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => grp_uppol2_fu_676_al2(13 downto 9),
      O(7 downto 5) => \NLW_tmp_5_reg_1408_reg[14]_i_12_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \tmp_5_reg_1408[14]_i_46_n_20\,
      S(3) => \tmp_5_reg_1408[14]_i_47_n_20\,
      S(2) => \tmp_5_reg_1408[14]_i_48_n_20\,
      S(1) => \tmp_5_reg_1408[14]_i_49_n_20\,
      S(0) => \tmp_5_reg_1408[14]_i_50_n_20\
    );
\tmp_5_reg_1408_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_5_reg_1408_reg[14]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \grp_uppol2_fu_676/p_0_in0_in\,
      CO(1) => \tmp_5_reg_1408_reg[14]_i_2_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[14]_i_2_n_27\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_5_reg_1408[14]_i_5_n_20\,
      DI(0) => \tmp_5_reg_1408[14]_i_6_n_20\,
      O(7 downto 0) => \NLW_tmp_5_reg_1408_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \tmp_5_reg_1408[14]_i_7_n_20\,
      S(1) => \tmp_5_reg_1408[14]_i_8_n_20\,
      S(0) => \tmp_5_reg_1408[14]_i_9_n_20\
    );
\tmp_5_reg_1408_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_1408_reg[14]_i_10_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_tmp_5_reg_1408_reg[14]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \tmp_5_reg_1408_reg[14]_i_3_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_tmp_5_reg_1408_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \tmp_5_reg_1408_reg[14]_i_11_n_27\
    );
\tmp_5_reg_1408_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_1408_reg[7]_i_2_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_1408_reg[14]_i_4_n_20\,
      CO(6) => \tmp_5_reg_1408_reg[14]_i_4_n_21\,
      CO(5) => \tmp_5_reg_1408_reg[14]_i_4_n_22\,
      CO(4) => \tmp_5_reg_1408_reg[14]_i_4_n_23\,
      CO(3) => \tmp_5_reg_1408_reg[14]_i_4_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[14]_i_4_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[14]_i_4_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[14]_i_4_n_27\,
      DI(7 downto 5) => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(14 downto 12),
      DI(4) => \tmp_5_reg_1408[14]_i_13_n_20\,
      DI(3) => \tmp_5_reg_1408[14]_i_14_n_20\,
      DI(2) => \tmp_5_reg_1408[14]_i_15_n_20\,
      DI(1) => \tmp_5_reg_1408[14]_i_16_n_20\,
      DI(0) => \tmp_5_reg_1408[14]_i_17_n_20\,
      O(7 downto 0) => \grp_uppol2_fu_676/apl2_fu_236_p2\(15 downto 8),
      S(7) => \tmp_5_reg_1408[14]_i_18_n_20\,
      S(6) => \tmp_5_reg_1408[14]_i_19_n_20\,
      S(5) => \tmp_5_reg_1408[14]_i_20_n_20\,
      S(4) => \tmp_5_reg_1408[14]_i_21_n_20\,
      S(3) => \tmp_5_reg_1408[14]_i_22_n_20\,
      S(2) => \tmp_5_reg_1408[14]_i_23_n_20\,
      S(1) => \tmp_5_reg_1408[14]_i_24_n_20\,
      S(0) => \tmp_5_reg_1408[14]_i_25_n_20\
    );
\tmp_5_reg_1408_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_1408_reg[7]_i_2_n_20\,
      CO(6) => \tmp_5_reg_1408_reg[7]_i_2_n_21\,
      CO(5) => \tmp_5_reg_1408_reg[7]_i_2_n_22\,
      CO(4) => \tmp_5_reg_1408_reg[7]_i_2_n_23\,
      CO(3) => \tmp_5_reg_1408_reg[7]_i_2_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[7]_i_2_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[7]_i_2_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[7]_i_2_n_27\,
      DI(7) => \tmp_5_reg_1408[7]_i_3_n_20\,
      DI(6 downto 0) => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(6 downto 0),
      O(7 downto 0) => \grp_uppol2_fu_676/apl2_fu_236_p2\(7 downto 0),
      S(7) => \tmp_5_reg_1408[7]_i_6_n_20\,
      S(6) => \tmp_5_reg_1408[7]_i_7_n_20\,
      S(5) => \tmp_5_reg_1408[7]_i_8_n_20\,
      S(4) => \tmp_5_reg_1408[7]_i_9_n_20\,
      S(3) => \tmp_5_reg_1408[7]_i_10_n_20\,
      S(2) => \tmp_5_reg_1408[7]_i_11_n_20\,
      S(1) => \tmp_5_reg_1408[7]_i_12_n_20\,
      S(0) => \tmp_5_reg_1408[7]_i_13_n_20\
    );
\tmp_5_reg_1408_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_5_reg_1408_reg[7]_i_5_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_1408_reg[7]_i_4_n_20\,
      CO(6) => \tmp_5_reg_1408_reg[7]_i_4_n_21\,
      CO(5) => \tmp_5_reg_1408_reg[7]_i_4_n_22\,
      CO(4) => \tmp_5_reg_1408_reg[7]_i_4_n_23\,
      CO(3) => \tmp_5_reg_1408_reg[7]_i_4_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[7]_i_4_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[7]_i_4_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[7]_i_4_n_27\,
      DI(7) => grp_uppol2_fu_676_al2(8),
      DI(6) => grp_uppol2_fu_676_al2(14),
      DI(5 downto 0) => grp_uppol2_fu_676_al2(7 downto 2),
      O(7 downto 0) => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(9 downto 2),
      S(7) => \tmp_5_reg_1408[7]_i_22_n_20\,
      S(6) => \tmp_5_reg_1408[7]_i_23_n_20\,
      S(5) => \tmp_5_reg_1408[7]_i_24_n_20\,
      S(4) => \tmp_5_reg_1408[7]_i_25_n_20\,
      S(3) => \tmp_5_reg_1408[7]_i_26_n_20\,
      S(2) => \tmp_5_reg_1408[7]_i_27_n_20\,
      S(1) => \tmp_5_reg_1408[7]_i_28_n_20\,
      S(0) => \tmp_5_reg_1408[7]_i_29_n_20\
    );
\tmp_5_reg_1408_reg[7]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(0),
      CI_TOP => '0',
      CO(7) => \tmp_5_reg_1408_reg[7]_i_5_n_20\,
      CO(6) => \tmp_5_reg_1408_reg[7]_i_5_n_21\,
      CO(5) => \tmp_5_reg_1408_reg[7]_i_5_n_22\,
      CO(4) => \tmp_5_reg_1408_reg[7]_i_5_n_23\,
      CO(3) => \tmp_5_reg_1408_reg[7]_i_5_n_24\,
      CO(2) => \tmp_5_reg_1408_reg[7]_i_5_n_25\,
      CO(1) => \tmp_5_reg_1408_reg[7]_i_5_n_26\,
      CO(0) => \tmp_5_reg_1408_reg[7]_i_5_n_27\,
      DI(7 downto 6) => grp_uppol2_fu_676_al2(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \grp_uppol2_fu_676/sext_ln580_2_fu_219_p1\(1 downto 0),
      O(5 downto 0) => \NLW_tmp_5_reg_1408_reg[7]_i_5_O_UNCONNECTED\(5 downto 0),
      S(7) => \tmp_5_reg_1408[7]_i_33_n_20\,
      S(6) => \tmp_5_reg_1408[7]_i_34_n_20\,
      S(5 downto 0) => \grp_uppol2_fu_676/sub_ln580_fu_203_p20\(6 downto 1)
    );
\tmp_product__0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(21),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(21),
      I4 => DSP_A_B_DATA_INST_11,
      O => grp_filtep_fu_650_rlt1(21)
    );
\tmp_product__0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(21),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(21),
      I4 => DSP_A_B_DATA_INST_60,
      O => grp_filtep_fu_650_rlt2(21)
    );
\tmp_product__0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(22),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(22),
      I3 => DSP_A_B_DATA_INST_97(22),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(22)
    );
\tmp_product__0_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(22),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(22),
      I3 => DSP_A_B_DATA_INST_97(22),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(22)
    );
\tmp_product__0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(20),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(20),
      I4 => DSP_A_B_DATA_INST_12,
      O => grp_filtep_fu_650_rlt1(20)
    );
\tmp_product__0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(20),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(20),
      I4 => DSP_A_B_DATA_INST_61,
      O => grp_filtep_fu_650_rlt2(20)
    );
\tmp_product__0_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(21),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(21),
      I3 => DSP_A_B_DATA_INST_97(21),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(21)
    );
\tmp_product__0_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(21),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(21),
      I3 => DSP_A_B_DATA_INST_97(21),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(21)
    );
\tmp_product__0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(19),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(19),
      I4 => DSP_A_B_DATA_INST_13,
      O => grp_filtep_fu_650_rlt1(19)
    );
\tmp_product__0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(19),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(19),
      I4 => DSP_A_B_DATA_INST_62,
      O => grp_filtep_fu_650_rlt2(19)
    );
\tmp_product__0_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(20),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(20),
      I3 => DSP_A_B_DATA_INST_97(20),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(20)
    );
\tmp_product__0_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(20),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(20),
      I3 => DSP_A_B_DATA_INST_97(20),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(20)
    );
\tmp_product__0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(18),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(18),
      I4 => DSP_A_B_DATA_INST_14,
      O => grp_filtep_fu_650_rlt1(18)
    );
\tmp_product__0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(18),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(18),
      I4 => DSP_A_B_DATA_INST_63,
      O => grp_filtep_fu_650_rlt2(18)
    );
\tmp_product__0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(19),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(19),
      I3 => DSP_A_B_DATA_INST_97(19),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(19)
    );
\tmp_product__0_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(19),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(19),
      I3 => DSP_A_B_DATA_INST_97(19),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(19)
    );
\tmp_product__0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(17),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(17),
      I4 => DSP_A_B_DATA_INST_15,
      O => grp_filtep_fu_650_rlt1(17)
    );
\tmp_product__0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(17),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(17),
      I4 => DSP_A_B_DATA_INST_64,
      O => grp_filtep_fu_650_rlt2(17)
    );
\tmp_product__0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(18),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(18),
      I3 => DSP_A_B_DATA_INST_97(18),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(18)
    );
\tmp_product__0_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(18),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(18),
      I3 => DSP_A_B_DATA_INST_97(18),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(18)
    );
\tmp_product__0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(16),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(16),
      I4 => DSP_A_B_DATA_INST_16,
      O => grp_filtep_fu_650_rlt1(16)
    );
\tmp_product__0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(16),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(16),
      I4 => DSP_A_B_DATA_INST_65,
      O => grp_filtep_fu_650_rlt2(16)
    );
\tmp_product__0_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(17),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(17),
      I3 => DSP_A_B_DATA_INST_97(17),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(17)
    );
\tmp_product__0_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(17),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(17),
      I3 => DSP_A_B_DATA_INST_97(17),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(17)
    );
\tmp_product__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(30),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(30),
      I4 => DSP_A_B_DATA_INST_2,
      O => grp_filtep_fu_650_rlt1(30)
    );
\tmp_product__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(30),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(30),
      I4 => DSP_A_B_DATA_INST_51,
      O => grp_filtep_fu_650_rlt2(30)
    );
\tmp_product__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(31),
      I1 => \^q\(2),
      I2 => \^add_ln367_reg_1153_reg[31]_0\(0),
      I3 => DSP_A_B_DATA_INST_97(31),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(31)
    );
\tmp_product__0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(31),
      I1 => ap_CS_fsm_state6,
      I2 => \^add_ln367_reg_1153_reg[31]_0\(0),
      I3 => DSP_A_B_DATA_INST_97(31),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(31)
    );
\tmp_product__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(29),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(29),
      I4 => DSP_A_B_DATA_INST_3,
      O => grp_filtep_fu_650_rlt1(29)
    );
\tmp_product__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(29),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(29),
      I4 => DSP_A_B_DATA_INST_52,
      O => grp_filtep_fu_650_rlt2(29)
    );
\tmp_product__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(30),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(30),
      I3 => DSP_A_B_DATA_INST_97(30),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(30)
    );
\tmp_product__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(30),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(30),
      I3 => DSP_A_B_DATA_INST_97(30),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(30)
    );
\tmp_product__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(28),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(28),
      I4 => DSP_A_B_DATA_INST_4,
      O => grp_filtep_fu_650_rlt1(28)
    );
\tmp_product__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(28),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(28),
      I4 => DSP_A_B_DATA_INST_53,
      O => grp_filtep_fu_650_rlt2(28)
    );
\tmp_product__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(29),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(29),
      I3 => DSP_A_B_DATA_INST_97(29),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(29)
    );
\tmp_product__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(29),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(29),
      I3 => DSP_A_B_DATA_INST_97(29),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(29)
    );
\tmp_product__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(27),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(27),
      I4 => DSP_A_B_DATA_INST_5,
      O => grp_filtep_fu_650_rlt1(27)
    );
\tmp_product__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(27),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(27),
      I4 => DSP_A_B_DATA_INST_54,
      O => grp_filtep_fu_650_rlt2(27)
    );
\tmp_product__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(28),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(28),
      I3 => DSP_A_B_DATA_INST_97(28),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(28)
    );
\tmp_product__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(28),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(28),
      I3 => DSP_A_B_DATA_INST_97(28),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(28)
    );
\tmp_product__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(26),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(26),
      I4 => DSP_A_B_DATA_INST_6,
      O => grp_filtep_fu_650_rlt1(26)
    );
\tmp_product__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(26),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(26),
      I4 => DSP_A_B_DATA_INST_55,
      O => grp_filtep_fu_650_rlt2(26)
    );
\tmp_product__0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(27),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(27),
      I3 => DSP_A_B_DATA_INST_97(27),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(27)
    );
\tmp_product__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(27),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(27),
      I3 => DSP_A_B_DATA_INST_97(27),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(27)
    );
\tmp_product__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(25),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(25),
      I4 => DSP_A_B_DATA_INST_7,
      O => grp_filtep_fu_650_rlt1(25)
    );
\tmp_product__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(25),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(25),
      I4 => DSP_A_B_DATA_INST_56,
      O => grp_filtep_fu_650_rlt2(25)
    );
\tmp_product__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(26),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(26),
      I3 => DSP_A_B_DATA_INST_97(26),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(26)
    );
\tmp_product__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(26),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(26),
      I3 => DSP_A_B_DATA_INST_97(26),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(26)
    );
\tmp_product__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(24),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(24),
      I4 => DSP_A_B_DATA_INST_8,
      O => grp_filtep_fu_650_rlt1(24)
    );
\tmp_product__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(24),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(24),
      I4 => DSP_A_B_DATA_INST_57,
      O => grp_filtep_fu_650_rlt2(24)
    );
\tmp_product__0_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(25),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(25),
      I3 => DSP_A_B_DATA_INST_97(25),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(25)
    );
\tmp_product__0_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(25),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(25),
      I3 => DSP_A_B_DATA_INST_97(25),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(25)
    );
\tmp_product__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(23),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(23),
      I4 => DSP_A_B_DATA_INST_9,
      O => grp_filtep_fu_650_rlt1(23)
    );
\tmp_product__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(23),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(23),
      I4 => DSP_A_B_DATA_INST_58,
      O => grp_filtep_fu_650_rlt2(23)
    );
\tmp_product__0_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(24),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(24),
      I3 => DSP_A_B_DATA_INST_97(24),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(24)
    );
\tmp_product__0_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(24),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(24),
      I3 => DSP_A_B_DATA_INST_97(24),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(24)
    );
\tmp_product__0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(22),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(22),
      I4 => DSP_A_B_DATA_INST_10,
      O => grp_filtep_fu_650_rlt1(22)
    );
\tmp_product__0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(22),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(22),
      I4 => DSP_A_B_DATA_INST_59,
      O => grp_filtep_fu_650_rlt2(22)
    );
\tmp_product__0_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(23),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(23),
      I3 => DSP_A_B_DATA_INST_97(23),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(23)
    );
\tmp_product__0_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(23),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(23),
      I3 => DSP_A_B_DATA_INST_97(23),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(23)
    );
\tmp_product__14_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A202A0000"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U132_n_22,
      I1 => q0(29),
      I2 => grp_decode_fu_399_xout2_ap_vld,
      I3 => sext_ln386_fu_814_p1(29),
      I4 => grp_fu_396_p0(30),
      I5 => mul_32s_7s_39_1_1_U132_n_21,
      O => \tmp_product__14_carry__3_i_1__0_n_20\
    );
\tmp_product__14_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90009990"
    )
        port map (
      I0 => grp_fu_396_p0(29),
      I1 => mul_32s_7s_39_1_1_U132_n_22,
      I2 => mul_32s_7s_39_1_1_U132_n_20,
      I3 => mul_32s_7s_39_1_1_U132_n_23,
      I4 => grp_fu_396_p0(28),
      O => \tmp_product__14_carry__3_i_2__0_n_20\
    );
\tmp_product__14_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => sext_ln386_fu_814_p1(31),
      I1 => q0(31),
      I2 => q0(30),
      I3 => grp_decode_fu_399_xout2_ap_vld,
      I4 => sext_ln386_fu_814_p1(30),
      I5 => mul_32s_7s_39_1_1_U132_n_21,
      O => \tmp_product__14_carry__3_i_3__0_n_20\
    );
\tmp_product__14_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24DB242424DBDBDB"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_7__0_n_20\,
      I1 => mul_32s_7s_39_1_1_U132_n_21,
      I2 => grp_fu_396_p0(30),
      I3 => q0(31),
      I4 => grp_decode_fu_399_xout2_ap_vld,
      I5 => sext_ln386_fu_814_p1(31),
      O => \tmp_product__14_carry__3_i_4__0_n_20\
    );
\tmp_product__14_carry__3_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_2__0_n_20\,
      I1 => mul_32s_7s_39_1_1_U132_n_21,
      I2 => grp_fu_396_p0(30),
      I3 => grp_fu_396_p0(29),
      I4 => mul_32s_7s_39_1_1_U132_n_22,
      O => \tmp_product__14_carry__3_i_5__0_n_20\
    );
\tmp_product__14_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_814_p1(30),
      O => grp_fu_396_p0(30)
    );
\tmp_product__14_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => sext_ln386_fu_814_p1(29),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => q0(29),
      I3 => mul_32s_7s_39_1_1_U132_n_22,
      O => \tmp_product__14_carry__3_i_7__0_n_20\
    );
\tmp_product__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(16),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(16),
      I3 => DSP_A_B_DATA_INST_98(16),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(16)
    );
\tmp_product__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(7),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(7),
      I3 => DSP_A_B_DATA_INST_98(7),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(7)
    );
\tmp_product__1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(7),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(7),
      I3 => DSP_A_B_DATA_INST_98(7),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(7)
    );
\tmp_product__1_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(7),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(7),
      I3 => DSP_A_B_DATA_INST_100(7),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(7)
    );
\tmp_product__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(6),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(6),
      I3 => DSP_A_B_DATA_INST_98(6),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(6)
    );
\tmp_product__1_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(6),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(6),
      I3 => DSP_A_B_DATA_INST_98(6),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(6)
    );
\tmp_product__1_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(6),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(6),
      I3 => DSP_A_B_DATA_INST_100(6),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(6)
    );
\tmp_product__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(5),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(5),
      I3 => DSP_A_B_DATA_INST_98(5),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(5)
    );
\tmp_product__1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(5),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(5),
      I3 => DSP_A_B_DATA_INST_98(5),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(5)
    );
\tmp_product__1_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(5),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(5),
      I3 => DSP_A_B_DATA_INST_100(5),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(5)
    );
\tmp_product__1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(4),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(4),
      I3 => DSP_A_B_DATA_INST_98(4),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(4)
    );
\tmp_product__1_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(4),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(4),
      I3 => DSP_A_B_DATA_INST_98(4),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(4)
    );
\tmp_product__1_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(4),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(4),
      I3 => DSP_A_B_DATA_INST_100(4),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(4)
    );
\tmp_product__1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(3),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(3),
      I3 => DSP_A_B_DATA_INST_98(3),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(3)
    );
\tmp_product__1_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(3),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(3),
      I3 => DSP_A_B_DATA_INST_98(3),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(3)
    );
\tmp_product__1_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(3),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(3),
      I3 => DSP_A_B_DATA_INST_100(3),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(3)
    );
\tmp_product__1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(2),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(2),
      I3 => DSP_A_B_DATA_INST_98(2),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(2)
    );
\tmp_product__1_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(2),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(2),
      I3 => DSP_A_B_DATA_INST_98(2),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(2)
    );
\tmp_product__1_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(2),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(2),
      I3 => DSP_A_B_DATA_INST_100(2),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(2)
    );
\tmp_product__1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(1),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(1),
      I3 => DSP_A_B_DATA_INST_98(1),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(1)
    );
\tmp_product__1_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(1),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(1),
      I3 => DSP_A_B_DATA_INST_98(1),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(1)
    );
\tmp_product__1_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(1),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(1),
      I3 => DSP_A_B_DATA_INST_100(1),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(1)
    );
\tmp_product__1_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(0),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(0),
      I3 => DSP_A_B_DATA_INST_98(0),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(0)
    );
\tmp_product__1_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(0),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(0),
      I3 => DSP_A_B_DATA_INST_98(0),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(0)
    );
\tmp_product__1_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(0),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(0),
      I3 => DSP_A_B_DATA_INST_100(0),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(0)
    );
\tmp_product__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(16),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(16),
      I3 => DSP_A_B_DATA_INST_98(16),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(16)
    );
\tmp_product__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(16),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(16),
      I3 => DSP_A_B_DATA_INST_100(16),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(16)
    );
\tmp_product__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(15),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(15),
      I3 => DSP_A_B_DATA_INST_98(15),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(15)
    );
\tmp_product__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(15),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(15),
      I3 => DSP_A_B_DATA_INST_98(15),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(15)
    );
\tmp_product__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(15),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(15),
      I3 => DSP_A_B_DATA_INST_100(15),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(15)
    );
\tmp_product__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(14),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(14),
      I3 => DSP_A_B_DATA_INST_98(14),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(14)
    );
\tmp_product__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(14),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(14),
      I3 => DSP_A_B_DATA_INST_98(14),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(14)
    );
\tmp_product__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(14),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(14),
      I3 => DSP_A_B_DATA_INST_100(14),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(14)
    );
\tmp_product__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(13),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(13),
      I3 => DSP_A_B_DATA_INST_98(13),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(13)
    );
\tmp_product__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(13),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(13),
      I3 => DSP_A_B_DATA_INST_98(13),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(13)
    );
\tmp_product__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(13),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(13),
      I3 => DSP_A_B_DATA_INST_100(13),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(13)
    );
\tmp_product__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(12),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(12),
      I3 => DSP_A_B_DATA_INST_98(12),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(12)
    );
\tmp_product__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(12),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(12),
      I3 => DSP_A_B_DATA_INST_98(12),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(12)
    );
\tmp_product__1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(12),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(12),
      I3 => DSP_A_B_DATA_INST_100(12),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(12)
    );
\tmp_product__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(11),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(11),
      I3 => DSP_A_B_DATA_INST_98(11),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(11)
    );
\tmp_product__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(11),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(11),
      I3 => DSP_A_B_DATA_INST_98(11),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(11)
    );
\tmp_product__1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(11),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(11),
      I3 => DSP_A_B_DATA_INST_100(11),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(11)
    );
\tmp_product__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(10),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(10),
      I3 => DSP_A_B_DATA_INST_98(10),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(10)
    );
\tmp_product__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(10),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(10),
      I3 => DSP_A_B_DATA_INST_98(10),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(10)
    );
\tmp_product__1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(10),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(10),
      I3 => DSP_A_B_DATA_INST_100(10),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(10)
    );
\tmp_product__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(9),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(9),
      I3 => DSP_A_B_DATA_INST_98(9),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(9)
    );
\tmp_product__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(9),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(9),
      I3 => DSP_A_B_DATA_INST_98(9),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(9)
    );
\tmp_product__1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(9),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(9),
      I3 => DSP_A_B_DATA_INST_100(9),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(9)
    );
\tmp_product__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(8),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(8),
      I3 => DSP_A_B_DATA_INST_98(8),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(8)
    );
\tmp_product__1_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(8),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(8),
      I3 => DSP_A_B_DATA_INST_98(8),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(8)
    );
\tmp_product__1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(8),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(8),
      I3 => DSP_A_B_DATA_INST_100(8),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(8)
    );
\tmp_product_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(6),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(6),
      I4 => DSP_A_B_DATA_INST_42,
      O => \ap_CS_fsm_reg[7]_rep__4\(6)
    );
\tmp_product_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(5),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(5),
      I4 => DSP_A_B_DATA_INST_91,
      O => \ap_CS_fsm_reg[7]_rep__3\(5)
    );
\tmp_product_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(22),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(22),
      I3 => DSP_A_B_DATA_INST_98(22),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(22)
    );
\tmp_product_i_10__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(22),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(22),
      I3 => DSP_A_B_DATA_INST_98(22),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(22)
    );
\tmp_product_i_10__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(22),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(22),
      I3 => DSP_A_B_DATA_INST_100(22),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(22)
    );
\tmp_product_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(5),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(5),
      I4 => DSP_A_B_DATA_INST_43,
      O => \ap_CS_fsm_reg[7]_rep__4\(5)
    );
\tmp_product_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(4),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(4),
      I4 => DSP_A_B_DATA_INST_92,
      O => \ap_CS_fsm_reg[7]_rep__3\(4)
    );
\tmp_product_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(21),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(21),
      I3 => DSP_A_B_DATA_INST_98(21),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(21)
    );
\tmp_product_i_11__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(21),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(21),
      I3 => DSP_A_B_DATA_INST_98(21),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(21)
    );
\tmp_product_i_11__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(21),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(21),
      I3 => DSP_A_B_DATA_INST_100(21),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(21)
    );
\tmp_product_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(4),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(4),
      I4 => DSP_A_B_DATA_INST_44,
      O => \ap_CS_fsm_reg[7]_rep__4\(4)
    );
\tmp_product_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(3),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(3),
      I4 => DSP_A_B_DATA_INST_93,
      O => \ap_CS_fsm_reg[7]_rep__3\(3)
    );
\tmp_product_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(20),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(20),
      I3 => DSP_A_B_DATA_INST_98(20),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(20)
    );
\tmp_product_i_12__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(20),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(20),
      I3 => DSP_A_B_DATA_INST_98(20),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(20)
    );
\tmp_product_i_12__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(20),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(20),
      I3 => DSP_A_B_DATA_INST_100(20),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(20)
    );
\tmp_product_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(3),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(3),
      I4 => DSP_A_B_DATA_INST_45,
      O => \ap_CS_fsm_reg[7]_rep__4\(3)
    );
\tmp_product_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(2),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(2),
      I4 => DSP_A_B_DATA_INST_94,
      O => \ap_CS_fsm_reg[7]_rep__3\(2)
    );
\tmp_product_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(19),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(19),
      I3 => DSP_A_B_DATA_INST_98(19),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(19)
    );
\tmp_product_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(19),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(19),
      I3 => DSP_A_B_DATA_INST_98(19),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(19)
    );
\tmp_product_i_13__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(19),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(19),
      I3 => DSP_A_B_DATA_INST_100(19),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(19)
    );
\tmp_product_i_14__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(2),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(2),
      I4 => DSP_A_B_DATA_INST_46,
      O => \ap_CS_fsm_reg[7]_rep__4\(2)
    );
\tmp_product_i_14__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(1),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(1),
      I4 => DSP_A_B_DATA_INST_95,
      O => \ap_CS_fsm_reg[7]_rep__3\(1)
    );
\tmp_product_i_14__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(18),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(18),
      I3 => DSP_A_B_DATA_INST_98(18),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(18)
    );
\tmp_product_i_14__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(18),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(18),
      I3 => DSP_A_B_DATA_INST_98(18),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(18)
    );
\tmp_product_i_14__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(18),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(18),
      I3 => DSP_A_B_DATA_INST_100(18),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(18)
    );
\tmp_product_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(1),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(1),
      I4 => DSP_A_B_DATA_INST_47,
      O => \ap_CS_fsm_reg[7]_rep__4\(1)
    );
\tmp_product_i_15__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(0),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(0),
      I4 => DSP_A_B_DATA_INST_96,
      O => \ap_CS_fsm_reg[7]_rep__3\(0)
    );
\tmp_product_i_15__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(17),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(17),
      I3 => DSP_A_B_DATA_INST_98(17),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(17)
    );
\tmp_product_i_15__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(17),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(17),
      I3 => DSP_A_B_DATA_INST_98(17),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(17)
    );
\tmp_product_i_15__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(17),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(17),
      I3 => DSP_A_B_DATA_INST_100(17),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(17)
    );
\tmp_product_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(0),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(0),
      I4 => DSP_A_B_DATA_INST_48,
      O => \ap_CS_fsm_reg[7]_rep__4\(0)
    );
\tmp_product_i_16__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(15),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(15),
      I4 => DSP_A_B_DATA_INST_66,
      O => grp_filtep_fu_650_rlt2(15)
    );
\tmp_product_i_16__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(16),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(16),
      I3 => DSP_A_B_DATA_INST_97(16),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(16)
    );
\tmp_product_i_16__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(16),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(16),
      I3 => DSP_A_B_DATA_INST_97(16),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(16)
    );
\tmp_product_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(15),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(15),
      I4 => DSP_A_B_DATA_INST_17,
      O => grp_filtep_fu_650_rlt1(15)
    );
\tmp_product_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(14),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(14),
      I4 => DSP_A_B_DATA_INST_67,
      O => grp_filtep_fu_650_rlt2(14)
    );
\tmp_product_i_17__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(15),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(15),
      I3 => DSP_A_B_DATA_INST_97(15),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(15)
    );
\tmp_product_i_17__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(15),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(15),
      I3 => DSP_A_B_DATA_INST_97(15),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(15)
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(14),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(14),
      I4 => DSP_A_B_DATA_INST_18,
      O => grp_filtep_fu_650_rlt1(14)
    );
\tmp_product_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(13),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(13),
      I4 => DSP_A_B_DATA_INST_68,
      O => grp_filtep_fu_650_rlt2(13)
    );
\tmp_product_i_18__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(14),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(14),
      I3 => DSP_A_B_DATA_INST_97(14),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(14)
    );
\tmp_product_i_18__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(14),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(14),
      I3 => DSP_A_B_DATA_INST_97(14),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(14)
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(13),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(13),
      I4 => DSP_A_B_DATA_INST_19,
      O => grp_filtep_fu_650_rlt1(13)
    );
\tmp_product_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(12),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(12),
      I4 => DSP_A_B_DATA_INST_69,
      O => grp_filtep_fu_650_rlt2(12)
    );
\tmp_product_i_19__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(13),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(13),
      I3 => DSP_A_B_DATA_INST_97(13),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(13)
    );
\tmp_product_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(13),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(13),
      I3 => DSP_A_B_DATA_INST_97(13),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(13)
    );
\tmp_product_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE00FE00FE00"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state12,
      I2 => grp_decode_fu_399_h_ce0,
      I3 => \q0_reg[0]_0\,
      I4 => \dec_rlt1_reg[30]\(0),
      I5 => \q0_reg[0]\(3),
      O => \^ceb2\
    );
\tmp_product_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(31),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(31),
      I3 => DSP_A_B_DATA_INST_98(31),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(31)
    );
\tmp_product_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(31),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(31),
      I3 => DSP_A_B_DATA_INST_98(31),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(31)
    );
\tmp_product_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(31),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(31),
      I3 => DSP_A_B_DATA_INST_100(31),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(31)
    );
\tmp_product_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(15),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(15),
      I4 => DSP_A_B_DATA_INST_33,
      O => \ap_CS_fsm_reg[7]_rep__4\(15)
    );
\tmp_product_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(14),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(14),
      I4 => DSP_A_B_DATA_INST_82,
      O => \ap_CS_fsm_reg[7]_rep__3\(14)
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(12),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(12),
      I4 => DSP_A_B_DATA_INST_20,
      O => grp_filtep_fu_650_rlt1(12)
    );
\tmp_product_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(11),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(11),
      I4 => DSP_A_B_DATA_INST_70,
      O => grp_filtep_fu_650_rlt2(11)
    );
\tmp_product_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(12),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(12),
      I3 => DSP_A_B_DATA_INST_97(12),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(12)
    );
\tmp_product_i_20__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(12),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(12),
      I3 => DSP_A_B_DATA_INST_97(12),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(12)
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(11),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(11),
      I4 => DSP_A_B_DATA_INST_21,
      O => grp_filtep_fu_650_rlt1(11)
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(10),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(10),
      I4 => DSP_A_B_DATA_INST_71,
      O => grp_filtep_fu_650_rlt2(10)
    );
\tmp_product_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(11),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(11),
      I3 => DSP_A_B_DATA_INST_97(11),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(11)
    );
\tmp_product_i_21__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(11),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(11),
      I3 => DSP_A_B_DATA_INST_97(11),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(11)
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(10),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(10),
      I4 => DSP_A_B_DATA_INST_22,
      O => grp_filtep_fu_650_rlt1(10)
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(9),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(9),
      I4 => DSP_A_B_DATA_INST_72,
      O => grp_filtep_fu_650_rlt2(9)
    );
\tmp_product_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(10),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(10),
      I3 => DSP_A_B_DATA_INST_97(10),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(10)
    );
\tmp_product_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(10),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(10),
      I3 => DSP_A_B_DATA_INST_97(10),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(10)
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(9),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(9),
      I4 => DSP_A_B_DATA_INST_23,
      O => grp_filtep_fu_650_rlt1(9)
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(8),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(8),
      I4 => DSP_A_B_DATA_INST_73,
      O => grp_filtep_fu_650_rlt2(8)
    );
\tmp_product_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(9),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(9),
      I3 => DSP_A_B_DATA_INST_97(9),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(9)
    );
\tmp_product_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(9),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(9),
      I3 => DSP_A_B_DATA_INST_97(9),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(9)
    );
\tmp_product_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(8),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(8),
      I4 => DSP_A_B_DATA_INST_24,
      O => grp_filtep_fu_650_rlt1(8)
    );
\tmp_product_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(7),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(7),
      I4 => DSP_A_B_DATA_INST_74,
      O => grp_filtep_fu_650_rlt2(7)
    );
\tmp_product_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(8),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(8),
      I3 => DSP_A_B_DATA_INST_97(8),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(8)
    );
\tmp_product_i_24__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(8),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(8),
      I3 => DSP_A_B_DATA_INST_97(8),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(8)
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(7),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(7),
      I4 => DSP_A_B_DATA_INST_25,
      O => grp_filtep_fu_650_rlt1(7)
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(6),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(6),
      I4 => DSP_A_B_DATA_INST_75,
      O => grp_filtep_fu_650_rlt2(6)
    );
\tmp_product_i_25__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(7),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(7),
      I3 => DSP_A_B_DATA_INST_97(7),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(7)
    );
\tmp_product_i_25__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(7),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(7),
      I3 => DSP_A_B_DATA_INST_97(7),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(7)
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(6),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(6),
      I4 => DSP_A_B_DATA_INST_26,
      O => grp_filtep_fu_650_rlt1(6)
    );
\tmp_product_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(5),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(5),
      I4 => DSP_A_B_DATA_INST_76,
      O => grp_filtep_fu_650_rlt2(5)
    );
\tmp_product_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(6),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(6),
      I3 => DSP_A_B_DATA_INST_97(6),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(6)
    );
\tmp_product_i_26__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(6),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(6),
      I3 => DSP_A_B_DATA_INST_97(6),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(6)
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(5),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(5),
      I4 => DSP_A_B_DATA_INST_27,
      O => grp_filtep_fu_650_rlt1(5)
    );
\tmp_product_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(4),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(4),
      I4 => DSP_A_B_DATA_INST_77,
      O => grp_filtep_fu_650_rlt2(4)
    );
\tmp_product_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(5),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(5),
      I3 => DSP_A_B_DATA_INST_97(5),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(5)
    );
\tmp_product_i_27__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(5),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(5),
      I3 => DSP_A_B_DATA_INST_97(5),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(5)
    );
\tmp_product_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(4),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(4),
      I4 => DSP_A_B_DATA_INST_28,
      O => grp_filtep_fu_650_rlt1(4)
    );
\tmp_product_i_28__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(3),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(3),
      I4 => DSP_A_B_DATA_INST_78,
      O => grp_filtep_fu_650_rlt2(3)
    );
\tmp_product_i_28__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(4),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(4),
      I3 => DSP_A_B_DATA_INST_97(4),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(4)
    );
\tmp_product_i_28__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(4),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(4),
      I3 => DSP_A_B_DATA_INST_97(4),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(4)
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(3),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(3),
      I4 => DSP_A_B_DATA_INST_29,
      O => grp_filtep_fu_650_rlt1(3)
    );
\tmp_product_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(2),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(2),
      I4 => DSP_A_B_DATA_INST_79,
      O => grp_filtep_fu_650_rlt2(2)
    );
\tmp_product_i_29__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(3),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(3),
      I3 => DSP_A_B_DATA_INST_97(3),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(3)
    );
\tmp_product_i_29__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(3),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(3),
      I3 => DSP_A_B_DATA_INST_97(3),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(3)
    );
\tmp_product_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(14),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(14),
      I4 => DSP_A_B_DATA_INST_34,
      O => \ap_CS_fsm_reg[7]_rep__4\(14)
    );
\tmp_product_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(13),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(13),
      I4 => DSP_A_B_DATA_INST_83,
      O => \ap_CS_fsm_reg[7]_rep__3\(13)
    );
\tmp_product_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(30),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(30),
      I3 => DSP_A_B_DATA_INST_98(30),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(30)
    );
\tmp_product_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(30),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(30),
      I3 => DSP_A_B_DATA_INST_98(30),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(30)
    );
\tmp_product_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(30),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(30),
      I3 => DSP_A_B_DATA_INST_100(30),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(30)
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(2),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(2),
      I4 => DSP_A_B_DATA_INST_30,
      O => grp_filtep_fu_650_rlt1(2)
    );
\tmp_product_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(1),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(1),
      I4 => DSP_A_B_DATA_INST_80,
      O => grp_filtep_fu_650_rlt2(1)
    );
\tmp_product_i_30__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(2),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(2),
      I3 => DSP_A_B_DATA_INST_97(2),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(2)
    );
\tmp_product_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(2),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(2),
      I3 => DSP_A_B_DATA_INST_97(2),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(2)
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(1),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(1),
      I4 => DSP_A_B_DATA_INST_31,
      O => grp_filtep_fu_650_rlt1(1)
    );
\tmp_product_i_31__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => DSP_A_B_DATA_INST_50(0),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_1\(0),
      I4 => DSP_A_B_DATA_INST_81,
      O => grp_filtep_fu_650_rlt2(0)
    );
\tmp_product_i_31__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(1),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(1),
      I3 => DSP_A_B_DATA_INST_97(1),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(1)
    );
\tmp_product_i_31__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(1),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(1),
      I3 => DSP_A_B_DATA_INST_97(1),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(1)
    );
\tmp_product_i_32__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_rh2_reg[30]\(0),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_rlt2_reg[30]_0\(0),
      I4 => DSP_A_B_DATA_INST_32,
      O => grp_filtep_fu_650_rlt1(0)
    );
\tmp_product_i_32__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(0),
      I1 => \^q\(2),
      I2 => add_ln367_reg_1153(0),
      I3 => DSP_A_B_DATA_INST_97(0),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt(0)
    );
\tmp_product_i_32__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => add_ln350_reg_1243(0),
      I1 => ap_CS_fsm_state6,
      I2 => add_ln367_reg_1153(0),
      I3 => DSP_A_B_DATA_INST_97(0),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt(0)
    );
\tmp_product_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(13),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(13),
      I4 => DSP_A_B_DATA_INST_35,
      O => \ap_CS_fsm_reg[7]_rep__4\(13)
    );
\tmp_product_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(12),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(12),
      I4 => DSP_A_B_DATA_INST_84,
      O => \ap_CS_fsm_reg[7]_rep__3\(12)
    );
\tmp_product_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(29),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(29),
      I3 => DSP_A_B_DATA_INST_98(29),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(29)
    );
\tmp_product_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(29),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(29),
      I3 => DSP_A_B_DATA_INST_98(29),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(29)
    );
\tmp_product_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(29),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(29),
      I3 => DSP_A_B_DATA_INST_100(29),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(29)
    );
\tmp_product_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(12),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(12),
      I4 => DSP_A_B_DATA_INST_36,
      O => \ap_CS_fsm_reg[7]_rep__4\(12)
    );
\tmp_product_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(11),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(11),
      I4 => DSP_A_B_DATA_INST_85,
      O => \ap_CS_fsm_reg[7]_rep__3\(11)
    );
\tmp_product_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(28),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(28),
      I3 => DSP_A_B_DATA_INST_98(28),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(28)
    );
\tmp_product_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(28),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(28),
      I3 => DSP_A_B_DATA_INST_98(28),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(28)
    );
\tmp_product_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(28),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(28),
      I3 => DSP_A_B_DATA_INST_100(28),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(28)
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(11),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(11),
      I4 => DSP_A_B_DATA_INST_37,
      O => \ap_CS_fsm_reg[7]_rep__4\(11)
    );
\tmp_product_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(10),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(10),
      I4 => DSP_A_B_DATA_INST_86,
      O => \ap_CS_fsm_reg[7]_rep__3\(10)
    );
\tmp_product_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(27),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(27),
      I3 => DSP_A_B_DATA_INST_98(27),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(27)
    );
\tmp_product_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(27),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(27),
      I3 => DSP_A_B_DATA_INST_98(27),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(27)
    );
\tmp_product_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(27),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(27),
      I3 => DSP_A_B_DATA_INST_100(27),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(27)
    );
\tmp_product_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(10),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(10),
      I4 => DSP_A_B_DATA_INST_38,
      O => \ap_CS_fsm_reg[7]_rep__4\(10)
    );
\tmp_product_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(9),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(9),
      I4 => DSP_A_B_DATA_INST_87,
      O => \ap_CS_fsm_reg[7]_rep__3\(9)
    );
\tmp_product_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(26),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(26),
      I3 => DSP_A_B_DATA_INST_98(26),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(26)
    );
\tmp_product_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(26),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(26),
      I3 => DSP_A_B_DATA_INST_98(26),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(26)
    );
\tmp_product_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(26),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(26),
      I3 => DSP_A_B_DATA_INST_100(26),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(26)
    );
\tmp_product_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(9),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(9),
      I4 => DSP_A_B_DATA_INST_39,
      O => \ap_CS_fsm_reg[7]_rep__4\(9)
    );
\tmp_product_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(8),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(8),
      I4 => DSP_A_B_DATA_INST_88,
      O => \ap_CS_fsm_reg[7]_rep__3\(8)
    );
\tmp_product_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(25),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(25),
      I3 => DSP_A_B_DATA_INST_98(25),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(25)
    );
\tmp_product_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(25),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(25),
      I3 => DSP_A_B_DATA_INST_98(25),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(25)
    );
\tmp_product_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(25),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(25),
      I3 => DSP_A_B_DATA_INST_100(25),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(25)
    );
\tmp_product_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(8),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(8),
      I4 => DSP_A_B_DATA_INST_40,
      O => \ap_CS_fsm_reg[7]_rep__4\(8)
    );
\tmp_product_i_8__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(7),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(7),
      I4 => DSP_A_B_DATA_INST_89,
      O => \ap_CS_fsm_reg[7]_rep__3\(7)
    );
\tmp_product_i_8__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(24),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(24),
      I3 => DSP_A_B_DATA_INST_98(24),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(24)
    );
\tmp_product_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(24),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(24),
      I3 => DSP_A_B_DATA_INST_98(24),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(24)
    );
\tmp_product_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(24),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(24),
      I3 => DSP_A_B_DATA_INST_100(24),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(24)
    );
\tmp_product_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1,
      I1 => \dec_ah1_reg[15]_0\(7),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \apl1_reg_194_reg[4]\(7),
      I4 => DSP_A_B_DATA_INST_41,
      O => \ap_CS_fsm_reg[7]_rep__4\(7)
    );
\tmp_product_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_49,
      I1 => dec_ah2_load_reg_1177(6),
      I2 => grp_decode_fu_399_dec_plt1_o_ap_vld,
      I3 => \dec_al2_reg[14]_0\(6),
      I4 => DSP_A_B_DATA_INST_90,
      O => \ap_CS_fsm_reg[7]_rep__3\(6)
    );
\tmp_product_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(23),
      I1 => \^q\(2),
      I2 => dec_ph1_load_reg_1192(23),
      I3 => DSP_A_B_DATA_INST_98(23),
      I4 => \xout1_reg[31]\,
      O => grp_uppol1_fu_669_plt1(23)
    );
\tmp_product_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt1_load_reg_1249(23),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph1_load_reg_1192(23),
      I3 => DSP_A_B_DATA_INST_98(23),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt1(23)
    );
\tmp_product_i_9__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => dec_plt2_load_reg_1255(23),
      I1 => ap_CS_fsm_state6,
      I2 => dec_ph2_load_reg_1198(23),
      I3 => DSP_A_B_DATA_INST_100(23),
      I4 => DSP_A_B_DATA_INST_99,
      O => grp_uppol2_fu_676_plt2(23)
    );
\tmp_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(0),
      Q => tmp_reg_1203(0),
      R => '0'
    );
\tmp_reg_1203_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(10),
      Q => tmp_reg_1203(10),
      R => '0'
    );
\tmp_reg_1203_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(11),
      Q => tmp_reg_1203(11),
      R => '0'
    );
\tmp_reg_1203_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(12),
      Q => tmp_reg_1203(12),
      R => '0'
    );
\tmp_reg_1203_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(13),
      Q => tmp_reg_1203(13),
      R => '0'
    );
\tmp_reg_1203_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(14),
      Q => tmp_reg_1203(14),
      R => '0'
    );
\tmp_reg_1203_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(15),
      Q => tmp_reg_1203(15),
      R => '0'
    );
\tmp_reg_1203_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(16),
      Q => tmp_reg_1203(16),
      R => '0'
    );
\tmp_reg_1203_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(17),
      Q => tmp_reg_1203(17),
      R => '0'
    );
\tmp_reg_1203_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(18),
      Q => tmp_reg_1203(18),
      R => '0'
    );
\tmp_reg_1203_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(19),
      Q => tmp_reg_1203(19),
      R => '0'
    );
\tmp_reg_1203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(1),
      Q => tmp_reg_1203(1),
      R => '0'
    );
\tmp_reg_1203_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(20),
      Q => tmp_reg_1203(20),
      R => '0'
    );
\tmp_reg_1203_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(21),
      Q => tmp_reg_1203(21),
      R => '0'
    );
\tmp_reg_1203_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(22),
      Q => tmp_reg_1203(22),
      R => '0'
    );
\tmp_reg_1203_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(23),
      Q => tmp_reg_1203(23),
      R => '0'
    );
\tmp_reg_1203_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(24),
      Q => tmp_reg_1203(24),
      R => '0'
    );
\tmp_reg_1203_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(25),
      Q => tmp_reg_1203(25),
      R => '0'
    );
\tmp_reg_1203_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(26),
      Q => tmp_reg_1203(26),
      R => '0'
    );
\tmp_reg_1203_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(27),
      Q => tmp_reg_1203(27),
      R => '0'
    );
\tmp_reg_1203_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(28),
      Q => tmp_reg_1203(28),
      R => '0'
    );
\tmp_reg_1203_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(29),
      Q => tmp_reg_1203(29),
      R => '0'
    );
\tmp_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(2),
      Q => tmp_reg_1203(2),
      R => '0'
    );
\tmp_reg_1203_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(30),
      Q => tmp_reg_1203(30),
      R => '0'
    );
\tmp_reg_1203_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(31),
      Q => tmp_reg_1203(31),
      R => '0'
    );
\tmp_reg_1203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(3),
      Q => tmp_reg_1203(3),
      R => '0'
    );
\tmp_reg_1203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(4),
      Q => tmp_reg_1203(4),
      R => '0'
    );
\tmp_reg_1203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(5),
      Q => tmp_reg_1203(5),
      R => '0'
    );
\tmp_reg_1203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(6),
      Q => tmp_reg_1203(6),
      R => '0'
    );
\tmp_reg_1203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(7),
      Q => tmp_reg_1203(7),
      R => '0'
    );
\tmp_reg_1203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(8),
      Q => tmp_reg_1203(8),
      R => '0'
    );
\tmp_reg_1203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => grp_filtez_fu_317_ap_return(9),
      Q => tmp_reg_1203(9),
      R => '0'
    );
\tmp_reg_129[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(11),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(11),
      I4 => \tmp_reg_129_reg[0]\,
      O => \^grp_scalel_fu_663_nbl\(5)
    );
\tmp_reg_129[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(12),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(12),
      I4 => \tmp_reg_129_reg[1]\,
      O => \^grp_scalel_fu_663_nbl\(6)
    );
\tmp_reg_129[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(13),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(13),
      I4 => \tmp_reg_129_reg[2]\,
      O => \^grp_scalel_fu_663_nbl\(7)
    );
\tmp_reg_129[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_13_reg_1232(14),
      I2 => \^ap_cs_fsm_reg[5]_rep__0_0\,
      I3 => tmp_19_reg_1187(14),
      I4 => \tmp_reg_129_reg[3]_0\,
      O => \^grp_scalel_fu_663_nbl\(8)
    );
\tmp_s_reg_1215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(0),
      Q => tmp_s_reg_1215(0),
      R => '0'
    );
\tmp_s_reg_1215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(10),
      Q => tmp_s_reg_1215(10),
      R => '0'
    );
\tmp_s_reg_1215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(11),
      Q => tmp_s_reg_1215(11),
      R => '0'
    );
\tmp_s_reg_1215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(12),
      Q => tmp_s_reg_1215(12),
      R => '0'
    );
\tmp_s_reg_1215_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(13),
      Q => tmp_s_reg_1215(13),
      R => '0'
    );
\tmp_s_reg_1215_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(14),
      Q => tmp_s_reg_1215(14),
      R => '0'
    );
\tmp_s_reg_1215_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(15),
      Q => tmp_s_reg_1215(15),
      R => '0'
    );
\tmp_s_reg_1215_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(16),
      Q => tmp_s_reg_1215(16),
      R => '0'
    );
\tmp_s_reg_1215_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(17),
      Q => tmp_s_reg_1215(17),
      R => '0'
    );
\tmp_s_reg_1215_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(18),
      Q => tmp_s_reg_1215(18),
      R => '0'
    );
\tmp_s_reg_1215_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(19),
      Q => tmp_s_reg_1215(19),
      R => '0'
    );
\tmp_s_reg_1215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(1),
      Q => tmp_s_reg_1215(1),
      R => '0'
    );
\tmp_s_reg_1215_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(20),
      Q => tmp_s_reg_1215(20),
      R => '0'
    );
\tmp_s_reg_1215_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(21),
      Q => tmp_s_reg_1215(21),
      R => '0'
    );
\tmp_s_reg_1215_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(22),
      Q => tmp_s_reg_1215(22),
      R => '0'
    );
\tmp_s_reg_1215_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(23),
      Q => tmp_s_reg_1215(23),
      R => '0'
    );
\tmp_s_reg_1215_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(24),
      Q => tmp_s_reg_1215(24),
      R => '0'
    );
\tmp_s_reg_1215_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(25),
      Q => tmp_s_reg_1215(25),
      R => '0'
    );
\tmp_s_reg_1215_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(26),
      Q => tmp_s_reg_1215(26),
      R => '0'
    );
\tmp_s_reg_1215_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(27),
      Q => tmp_s_reg_1215(27),
      R => '0'
    );
\tmp_s_reg_1215_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(28),
      Q => tmp_s_reg_1215(28),
      R => '0'
    );
\tmp_s_reg_1215_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(29),
      Q => tmp_s_reg_1215(29),
      R => '0'
    );
\tmp_s_reg_1215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(2),
      Q => tmp_s_reg_1215(2),
      R => '0'
    );
\tmp_s_reg_1215_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(30),
      Q => tmp_s_reg_1215(30),
      R => '0'
    );
\tmp_s_reg_1215_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(31),
      Q => tmp_s_reg_1215(31),
      R => '0'
    );
\tmp_s_reg_1215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(3),
      Q => tmp_s_reg_1215(3),
      R => '0'
    );
\tmp_s_reg_1215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(4),
      Q => tmp_s_reg_1215(4),
      R => '0'
    );
\tmp_s_reg_1215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(5),
      Q => tmp_s_reg_1215(5),
      R => '0'
    );
\tmp_s_reg_1215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(6),
      Q => tmp_s_reg_1215(6),
      R => '0'
    );
\tmp_s_reg_1215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(7),
      Q => tmp_s_reg_1215(7),
      R => '0'
    );
\tmp_s_reg_1215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(8),
      Q => tmp_s_reg_1215(8),
      R => '0'
    );
\tmp_s_reg_1215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => ap_return(9),
      Q => tmp_s_reg_1215(9),
      R => '0'
    );
\tmp_s_reg_1381[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(4),
      I1 => \^dec_nbh_reg[14]\(5),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(3)
    );
\tmp_s_reg_1381[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(3),
      I1 => \^dec_nbh_reg[14]\(4),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(2)
    );
\tmp_s_reg_1381[10]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(1),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(1)
    );
\tmp_s_reg_1381[10]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(0),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(0)
    );
\tmp_s_reg_1381[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(14),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(14),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(14)
    );
\tmp_s_reg_1381[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(13),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(13),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(13)
    );
\tmp_s_reg_1381[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(12),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(12),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(12)
    );
\tmp_s_reg_1381[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(11),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(11),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(11)
    );
\tmp_s_reg_1381[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(10),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(10),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(10)
    );
\tmp_s_reg_1381[10]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(14),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(14),
      O => \tmp_s_reg_1381[10]_i_20_n_20\
    );
\tmp_s_reg_1381[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(13),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(13),
      O => \tmp_s_reg_1381[10]_i_21_n_20\
    );
\tmp_s_reg_1381[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(12),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(12),
      O => \tmp_s_reg_1381[10]_i_22_n_20\
    );
\tmp_s_reg_1381[10]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(11),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(11),
      O => \tmp_s_reg_1381[10]_i_23_n_20\
    );
\tmp_s_reg_1381[10]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(10),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(10),
      O => \tmp_s_reg_1381[10]_i_24_n_20\
    );
\tmp_s_reg_1381[10]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(9),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(9),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(9)
    );
\tmp_s_reg_1381[10]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(8),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(8),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(8)
    );
\tmp_s_reg_1381[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(7),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(7),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(7)
    );
\tmp_s_reg_1381[10]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(6),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(6),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(6)
    );
\tmp_s_reg_1381[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(5),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(5),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(5)
    );
\tmp_s_reg_1381[10]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(4),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(4),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(4)
    );
\tmp_s_reg_1381[10]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(3),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(3),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(3)
    );
\tmp_s_reg_1381[10]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(2),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(2),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(2)
    );
\tmp_s_reg_1381[10]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(9),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(9),
      O => \tmp_s_reg_1381[10]_i_33_n_20\
    );
\tmp_s_reg_1381[10]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(8),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(8),
      O => \tmp_s_reg_1381[10]_i_34_n_20\
    );
\tmp_s_reg_1381[10]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(7),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(7),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(14),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(14),
      O => \tmp_s_reg_1381[10]_i_35_n_20\
    );
\tmp_s_reg_1381[10]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(6),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(6),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(13),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(13),
      O => \tmp_s_reg_1381[10]_i_36_n_20\
    );
\tmp_s_reg_1381[10]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(5),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(5),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(12),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(12),
      O => \tmp_s_reg_1381[10]_i_37_n_20\
    );
\tmp_s_reg_1381[10]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(4),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(4),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(11),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(11),
      O => \tmp_s_reg_1381[10]_i_38_n_20\
    );
\tmp_s_reg_1381[10]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(3),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(3),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(10),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(10),
      O => \tmp_s_reg_1381[10]_i_39_n_20\
    );
\tmp_s_reg_1381[10]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(2),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(2),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(9),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(9),
      O => \tmp_s_reg_1381[10]_i_40_n_20\
    );
\tmp_s_reg_1381[10]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(3),
      O => \^dec_nbh_reg[14]\(2)
    );
\tmp_s_reg_1381[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(7),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_n_22\,
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(6)
    );
\tmp_s_reg_1381[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(6),
      I1 => \^dec_nbh_reg[14]\(7),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(5)
    );
\tmp_s_reg_1381[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbh_reg[14]\(5),
      I1 => \^dec_nbh_reg[14]\(6),
      O => \tmp_s_reg_1381_reg[10]_i_4_0\(4)
    );
\tmp_s_reg_1381[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(1),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(1),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(1)
    );
\tmp_s_reg_1381[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_2\(0),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(0),
      I2 => \dec_nbh_reg[0]\,
      O => tmp_s_logsch_fu_684_nbh(0)
    );
\tmp_s_reg_1381[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(1),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(1),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(8),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(8),
      O => \tmp_s_reg_1381[7]_i_12_n_20\
    );
\tmp_s_reg_1381[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \tmp_s_reg_1381_reg[10]_i_4_1\(0),
      I1 => \tmp_s_reg_1381_reg[10]_i_4_2\(0),
      I2 => \dec_nbh_reg[0]\,
      I3 => \tmp_s_reg_1381_reg[10]_i_4_1\(7),
      I4 => \tmp_s_reg_1381_reg[10]_i_4_2\(7),
      O => \tmp_s_reg_1381[7]_i_13_n_20\
    );
\tmp_s_reg_1381[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(6),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(6),
      O => \tmp_s_logsch_fu_684/p_0_in\(6)
    );
\tmp_s_reg_1381[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(5),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(5),
      O => \tmp_s_logsch_fu_684/p_0_in\(5)
    );
\tmp_s_reg_1381[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(4),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(4),
      O => \tmp_s_logsch_fu_684/p_0_in\(4)
    );
\tmp_s_reg_1381[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(3),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(3),
      O => \tmp_s_logsch_fu_684/p_0_in\(3)
    );
\tmp_s_reg_1381[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(2),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(2),
      O => \tmp_s_logsch_fu_684/p_0_in\(2)
    );
\tmp_s_reg_1381[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(1),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(1),
      O => \tmp_s_logsch_fu_684/p_0_in\(1)
    );
\tmp_s_reg_1381[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => \tmp_s_reg_1381_reg[7]\(0),
      O => \^trunc_ln_reg_1138_reg[0]_0\(4)
    );
\tmp_s_reg_1381[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^trunc_ln_reg_1138_reg[0]_0\(2),
      O => \dec_nbh_reg[9]\(2)
    );
\tmp_s_reg_1381[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^trunc_ln_reg_1138_reg[0]_0\(0),
      O => \dec_nbh_reg[9]\(1)
    );
\tmp_s_reg_1381[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \dec_nbh_reg[0]\,
      I1 => \tmp_s_reg_1381_reg[10]_i_4_1\(0),
      I2 => \tmp_s_reg_1381_reg[10]_i_4_2\(0),
      O => \tmp_s_logsch_fu_684/p_0_in\(0)
    );
\tmp_s_reg_1381_reg[10]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_s_reg_1381_reg[10]_i_6_n_20\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_tmp_s_reg_1381_reg[10]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \tmp_s_reg_1381_reg[10]_i_4_n_22\,
      CO(4) => \NLW_tmp_s_reg_1381_reg[10]_i_4_CO_UNCONNECTED\(4),
      CO(3) => \tmp_s_reg_1381_reg[10]_i_4_n_24\,
      CO(2) => \tmp_s_reg_1381_reg[10]_i_4_n_25\,
      CO(1) => \tmp_s_reg_1381_reg[10]_i_4_n_26\,
      CO(0) => \tmp_s_reg_1381_reg[10]_i_4_n_27\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => tmp_s_logsch_fu_684_nbh(14 downto 10),
      O(7 downto 5) => \NLW_tmp_s_reg_1381_reg[10]_i_4_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \^dec_nbh_reg[14]\(7 downto 3),
      S(7 downto 5) => B"001",
      S(4) => \tmp_s_reg_1381[10]_i_20_n_20\,
      S(3) => \tmp_s_reg_1381[10]_i_21_n_20\,
      S(2) => \tmp_s_reg_1381[10]_i_22_n_20\,
      S(1) => \tmp_s_reg_1381[10]_i_23_n_20\,
      S(0) => \tmp_s_reg_1381[10]_i_24_n_20\
    );
\tmp_s_reg_1381_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_s_reg_1381_reg[7]_i_3_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_s_reg_1381_reg[10]_i_6_n_20\,
      CO(6) => \tmp_s_reg_1381_reg[10]_i_6_n_21\,
      CO(5) => \tmp_s_reg_1381_reg[10]_i_6_n_22\,
      CO(4) => \tmp_s_reg_1381_reg[10]_i_6_n_23\,
      CO(3) => \tmp_s_reg_1381_reg[10]_i_6_n_24\,
      CO(2) => \tmp_s_reg_1381_reg[10]_i_6_n_25\,
      CO(1) => \tmp_s_reg_1381_reg[10]_i_6_n_26\,
      CO(0) => \tmp_s_reg_1381_reg[10]_i_6_n_27\,
      DI(7 downto 0) => tmp_s_logsch_fu_684_nbh(9 downto 2),
      O(7 downto 6) => \^dec_nbh_reg[14]\(1 downto 0),
      O(5 downto 4) => \dec_nbh_reg[9]\(4 downto 3),
      O(3) => \dec_nbh_reg[9]_0\(0),
      O(2 downto 0) => \^trunc_ln_reg_1138_reg[0]_0\(3 downto 1),
      S(7) => \tmp_s_reg_1381[10]_i_33_n_20\,
      S(6) => \tmp_s_reg_1381[10]_i_34_n_20\,
      S(5) => \tmp_s_reg_1381[10]_i_35_n_20\,
      S(4) => \tmp_s_reg_1381[10]_i_36_n_20\,
      S(3) => \tmp_s_reg_1381[10]_i_37_n_20\,
      S(2) => \tmp_s_reg_1381[10]_i_38_n_20\,
      S(1) => \tmp_s_reg_1381[10]_i_39_n_20\,
      S(0) => \tmp_s_reg_1381[10]_i_40_n_20\
    );
\tmp_s_reg_1381_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_s_logsch_fu_684/p_0_in\(0),
      CI_TOP => '0',
      CO(7) => \tmp_s_reg_1381_reg[7]_i_3_n_20\,
      CO(6) => \tmp_s_reg_1381_reg[7]_i_3_n_21\,
      CO(5) => \tmp_s_reg_1381_reg[7]_i_3_n_22\,
      CO(4) => \tmp_s_reg_1381_reg[7]_i_3_n_23\,
      CO(3) => \tmp_s_reg_1381_reg[7]_i_3_n_24\,
      CO(2) => \tmp_s_reg_1381_reg[7]_i_3_n_25\,
      CO(1) => \tmp_s_reg_1381_reg[7]_i_3_n_26\,
      CO(0) => \tmp_s_reg_1381_reg[7]_i_3_n_27\,
      DI(7 downto 6) => tmp_s_logsch_fu_684_nbh(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7) => \^trunc_ln_reg_1138_reg[0]_0\(0),
      O(6) => \dec_nbh_reg[9]\(0),
      O(5 downto 0) => \NLW_tmp_s_reg_1381_reg[7]_i_3_O_UNCONNECTED\(5 downto 0),
      S(7) => \tmp_s_reg_1381[7]_i_12_n_20\,
      S(6) => \tmp_s_reg_1381[7]_i_13_n_20\,
      S(5 downto 0) => \tmp_s_logsch_fu_684/p_0_in\(6 downto 1)
    );
\trunc_ln364_1_reg_1148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(0),
      Q => trunc_ln364_1_reg_1148(0),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(10),
      Q => trunc_ln364_1_reg_1148(10),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(11),
      Q => trunc_ln364_1_reg_1148(11),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(12),
      Q => trunc_ln364_1_reg_1148(12),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(13),
      Q => trunc_ln364_1_reg_1148(13),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(1),
      Q => trunc_ln364_1_reg_1148(1),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(2),
      Q => trunc_ln364_1_reg_1148(2),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(3),
      Q => trunc_ln364_1_reg_1148(3),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(4),
      Q => trunc_ln364_1_reg_1148(4),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(5),
      Q => trunc_ln364_1_reg_1148(5),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(6),
      Q => trunc_ln364_1_reg_1148(6),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(7),
      Q => trunc_ln364_1_reg_1148(7),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(8),
      Q => trunc_ln364_1_reg_1148(8),
      R => '0'
    );
\trunc_ln364_1_reg_1148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sext_ln364_1_fu_488_p1(9),
      Q => trunc_ln364_1_reg_1148(9),
      R => '0'
    );
\trunc_ln405_reg_1316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => idx22_fu_188_reg(0),
      Q => trunc_ln405_reg_1316(0),
      R => '0'
    );
\trunc_ln405_reg_1316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => idx22_fu_188_reg(1),
      Q => trunc_ln405_reg_1316(1),
      R => '0'
    );
\trunc_ln405_reg_1316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => idx22_fu_188_reg(2),
      Q => trunc_ln405_reg_1316(2),
      R => '0'
    );
\trunc_ln405_reg_1316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => idx22_fu_188_reg(3),
      Q => trunc_ln405_reg_1316(3),
      R => '0'
    );
\trunc_ln_reg_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => DSP_ALU_INST_0(4),
      Q => \^grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1\(0),
      R => '0'
    );
\xa1_2_fu_180[15]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(0),
      O => \xa1_2_fu_180[15]_i_19_n_20\
    );
\xa1_2_fu_180[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(15),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_2_n_20\
    );
\xa1_2_fu_180[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(4),
      I1 => sub_ln378_fu_772_p20_out(6),
      O => \xa1_2_fu_180[15]_i_20_n_20\
    );
\xa1_2_fu_180[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(3),
      I1 => sub_ln378_fu_772_p20_out(5),
      O => \xa1_2_fu_180[15]_i_21_n_20\
    );
\xa1_2_fu_180[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(2),
      I1 => sub_ln378_fu_772_p20_out(4),
      O => \xa1_2_fu_180[15]_i_22_n_20\
    );
\xa1_2_fu_180[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(1),
      I1 => sub_ln378_fu_772_p20_out(3),
      O => \xa1_2_fu_180[15]_i_23_n_20\
    );
\xa1_2_fu_180[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(0),
      I1 => sub_ln378_fu_772_p20_out(2),
      O => \xa1_2_fu_180[15]_i_24_n_20\
    );
\xa1_2_fu_180[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(1),
      O => \xa1_2_fu_180[15]_i_25_n_20\
    );
\xa1_2_fu_180[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(14),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_3_n_20\
    );
\xa1_2_fu_180[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(13),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_4_n_20\
    );
\xa1_2_fu_180[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(12),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_5_n_20\
    );
\xa1_2_fu_180[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(11),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_6_n_20\
    );
\xa1_2_fu_180[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(10),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_7_n_20\
    );
\xa1_2_fu_180[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(9),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_8_n_20\
    );
\xa1_2_fu_180[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(8),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[15]_i_9_n_20\
    );
\xa1_2_fu_180[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(12),
      I1 => sub_ln378_fu_772_p20_out(14),
      O => \xa1_2_fu_180[23]_i_19_n_20\
    );
\xa1_2_fu_180[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(23),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_2_n_20\
    );
\xa1_2_fu_180[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(11),
      I1 => sub_ln378_fu_772_p20_out(13),
      O => \xa1_2_fu_180[23]_i_20_n_20\
    );
\xa1_2_fu_180[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(10),
      I1 => sub_ln378_fu_772_p20_out(12),
      O => \xa1_2_fu_180[23]_i_21_n_20\
    );
\xa1_2_fu_180[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(9),
      I1 => sub_ln378_fu_772_p20_out(11),
      O => \xa1_2_fu_180[23]_i_22_n_20\
    );
\xa1_2_fu_180[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(8),
      I1 => sub_ln378_fu_772_p20_out(10),
      O => \xa1_2_fu_180[23]_i_23_n_20\
    );
\xa1_2_fu_180[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(7),
      I1 => sub_ln378_fu_772_p20_out(9),
      O => \xa1_2_fu_180[23]_i_24_n_20\
    );
\xa1_2_fu_180[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(6),
      I1 => sub_ln378_fu_772_p20_out(8),
      O => \xa1_2_fu_180[23]_i_25_n_20\
    );
\xa1_2_fu_180[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(5),
      I1 => sub_ln378_fu_772_p20_out(7),
      O => \xa1_2_fu_180[23]_i_26_n_20\
    );
\xa1_2_fu_180[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(22),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_3_n_20\
    );
\xa1_2_fu_180[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(21),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_4_n_20\
    );
\xa1_2_fu_180[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(20),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_5_n_20\
    );
\xa1_2_fu_180[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(19),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_6_n_20\
    );
\xa1_2_fu_180[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(18),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_7_n_20\
    );
\xa1_2_fu_180[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(17),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_8_n_20\
    );
\xa1_2_fu_180[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(16),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[23]_i_9_n_20\
    );
\xa1_2_fu_180[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(20),
      I1 => sub_ln378_fu_772_p20_out(22),
      O => \xa1_2_fu_180[31]_i_19_n_20\
    );
\xa1_2_fu_180[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(31),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_2_n_20\
    );
\xa1_2_fu_180[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(19),
      I1 => sub_ln378_fu_772_p20_out(21),
      O => \xa1_2_fu_180[31]_i_20_n_20\
    );
\xa1_2_fu_180[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(18),
      I1 => sub_ln378_fu_772_p20_out(20),
      O => \xa1_2_fu_180[31]_i_21_n_20\
    );
\xa1_2_fu_180[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(17),
      I1 => sub_ln378_fu_772_p20_out(19),
      O => \xa1_2_fu_180[31]_i_22_n_20\
    );
\xa1_2_fu_180[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(16),
      I1 => sub_ln378_fu_772_p20_out(18),
      O => \xa1_2_fu_180[31]_i_23_n_20\
    );
\xa1_2_fu_180[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(15),
      I1 => sub_ln378_fu_772_p20_out(17),
      O => \xa1_2_fu_180[31]_i_24_n_20\
    );
\xa1_2_fu_180[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(14),
      I1 => sub_ln378_fu_772_p20_out(16),
      O => \xa1_2_fu_180[31]_i_25_n_20\
    );
\xa1_2_fu_180[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(13),
      I1 => sub_ln378_fu_772_p20_out(15),
      O => \xa1_2_fu_180[31]_i_26_n_20\
    );
\xa1_2_fu_180[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(30),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_3_n_20\
    );
\xa1_2_fu_180[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(29),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_4_n_20\
    );
\xa1_2_fu_180[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(28),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_5_n_20\
    );
\xa1_2_fu_180[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(27),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_6_n_20\
    );
\xa1_2_fu_180[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(26),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_7_n_20\
    );
\xa1_2_fu_180[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(25),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_8_n_20\
    );
\xa1_2_fu_180[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(24),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[31]_i_9_n_20\
    );
\xa1_2_fu_180[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(28),
      I1 => sub_ln378_fu_772_p20_out(30),
      O => \xa1_2_fu_180[39]_i_19_n_20\
    );
\xa1_2_fu_180[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(39),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_2_n_20\
    );
\xa1_2_fu_180[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(27),
      I1 => sub_ln378_fu_772_p20_out(29),
      O => \xa1_2_fu_180[39]_i_20_n_20\
    );
\xa1_2_fu_180[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(26),
      I1 => sub_ln378_fu_772_p20_out(28),
      O => \xa1_2_fu_180[39]_i_21_n_20\
    );
\xa1_2_fu_180[39]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(25),
      I1 => sub_ln378_fu_772_p20_out(27),
      O => \xa1_2_fu_180[39]_i_22_n_20\
    );
\xa1_2_fu_180[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(24),
      I1 => sub_ln378_fu_772_p20_out(26),
      O => \xa1_2_fu_180[39]_i_23_n_20\
    );
\xa1_2_fu_180[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(23),
      I1 => sub_ln378_fu_772_p20_out(25),
      O => \xa1_2_fu_180[39]_i_24_n_20\
    );
\xa1_2_fu_180[39]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(22),
      I1 => sub_ln378_fu_772_p20_out(24),
      O => \xa1_2_fu_180[39]_i_25_n_20\
    );
\xa1_2_fu_180[39]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(21),
      I1 => sub_ln378_fu_772_p20_out(23),
      O => \xa1_2_fu_180[39]_i_26_n_20\
    );
\xa1_2_fu_180[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(38),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_3_n_20\
    );
\xa1_2_fu_180[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(37),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_4_n_20\
    );
\xa1_2_fu_180[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(36),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_5_n_20\
    );
\xa1_2_fu_180[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(35),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_6_n_20\
    );
\xa1_2_fu_180[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(34),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_7_n_20\
    );
\xa1_2_fu_180[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(33),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_8_n_20\
    );
\xa1_2_fu_180[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(32),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[39]_i_9_n_20\
    );
\xa1_2_fu_180[45]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(30),
      I1 => sub_ln378_fu_772_p20_out(31),
      O => \xa1_2_fu_180[45]_i_14_n_20\
    );
\xa1_2_fu_180[45]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(31),
      I1 => sub_ln378_fu_772_p20_out(30),
      O => \xa1_2_fu_180[45]_i_15_n_20\
    );
\xa1_2_fu_180[45]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_772_p20_out(31),
      I1 => sub_ln378_fu_772_p20_out(29),
      O => \xa1_2_fu_180[45]_i_16_n_20\
    );
\xa1_2_fu_180[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(44),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[45]_i_2_n_20\
    );
\xa1_2_fu_180[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(43),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[45]_i_3_n_20\
    );
\xa1_2_fu_180[45]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(42),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[45]_i_4_n_20\
    );
\xa1_2_fu_180[45]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(41),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[45]_i_5_n_20\
    );
\xa1_2_fu_180[45]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(40),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[45]_i_6_n_20\
    );
\xa1_2_fu_180[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(7),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_2_n_20\
    );
\xa1_2_fu_180[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(6),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_3_n_20\
    );
\xa1_2_fu_180[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(5),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_4_n_20\
    );
\xa1_2_fu_180[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(4),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_5_n_20\
    );
\xa1_2_fu_180[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(3),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_6_n_20\
    );
\xa1_2_fu_180[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(2),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_7_n_20\
    );
\xa1_2_fu_180[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(1),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_8_n_20\
    );
\xa1_2_fu_180[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_180(0),
      I1 => \xa2_2_fu_176_reg[0]_0\,
      O => \xa1_2_fu_180[7]_i_9_n_20\
    );
\xa1_2_fu_180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_78,
      Q => xa1_2_fu_180(0),
      R => '0'
    );
\xa1_2_fu_180_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_68,
      Q => xa1_2_fu_180(10),
      R => '0'
    );
\xa1_2_fu_180_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_67,
      Q => xa1_2_fu_180(11),
      R => '0'
    );
\xa1_2_fu_180_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_66,
      Q => xa1_2_fu_180(12),
      R => '0'
    );
\xa1_2_fu_180_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_65,
      Q => xa1_2_fu_180(13),
      R => '0'
    );
\xa1_2_fu_180_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_64,
      Q => xa1_2_fu_180(14),
      R => '0'
    );
\xa1_2_fu_180_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_63,
      Q => xa1_2_fu_180(15),
      R => '0'
    );
\xa1_2_fu_180_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[15]_i_18_n_20\,
      CO(6) => \xa1_2_fu_180_reg[15]_i_18_n_21\,
      CO(5) => \xa1_2_fu_180_reg[15]_i_18_n_22\,
      CO(4) => \xa1_2_fu_180_reg[15]_i_18_n_23\,
      CO(3) => \xa1_2_fu_180_reg[15]_i_18_n_24\,
      CO(2) => \xa1_2_fu_180_reg[15]_i_18_n_25\,
      CO(1) => \xa1_2_fu_180_reg[15]_i_18_n_26\,
      CO(0) => \xa1_2_fu_180_reg[15]_i_18_n_27\,
      DI(7 downto 3) => sub_ln378_fu_772_p20_out(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa1_2_fu_180[15]_i_19_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln333_fu_810_p1(8 downto 2),
      O(0) => \NLW_xa1_2_fu_180_reg[15]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa1_2_fu_180[15]_i_20_n_20\,
      S(6) => \xa1_2_fu_180[15]_i_21_n_20\,
      S(5) => \xa1_2_fu_180[15]_i_22_n_20\,
      S(4) => \xa1_2_fu_180[15]_i_23_n_20\,
      S(3) => \xa1_2_fu_180[15]_i_24_n_20\,
      S(2) => \xa1_2_fu_180[15]_i_25_n_20\,
      S(1) => sub_ln378_fu_772_p20_out(0),
      S(0) => '0'
    );
\xa1_2_fu_180_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_62,
      Q => xa1_2_fu_180(16),
      R => '0'
    );
\xa1_2_fu_180_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_61,
      Q => xa1_2_fu_180(17),
      R => '0'
    );
\xa1_2_fu_180_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_60,
      Q => xa1_2_fu_180(18),
      R => '0'
    );
\xa1_2_fu_180_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_59,
      Q => xa1_2_fu_180(19),
      R => '0'
    );
\xa1_2_fu_180_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_77,
      Q => xa1_2_fu_180(1),
      R => '0'
    );
\xa1_2_fu_180_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_58,
      Q => xa1_2_fu_180(20),
      R => '0'
    );
\xa1_2_fu_180_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_57,
      Q => xa1_2_fu_180(21),
      R => '0'
    );
\xa1_2_fu_180_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_56,
      Q => xa1_2_fu_180(22),
      R => '0'
    );
\xa1_2_fu_180_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_55,
      Q => xa1_2_fu_180(23),
      R => '0'
    );
\xa1_2_fu_180_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[15]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[23]_i_18_n_20\,
      CO(6) => \xa1_2_fu_180_reg[23]_i_18_n_21\,
      CO(5) => \xa1_2_fu_180_reg[23]_i_18_n_22\,
      CO(4) => \xa1_2_fu_180_reg[23]_i_18_n_23\,
      CO(3) => \xa1_2_fu_180_reg[23]_i_18_n_24\,
      CO(2) => \xa1_2_fu_180_reg[23]_i_18_n_25\,
      CO(1) => \xa1_2_fu_180_reg[23]_i_18_n_26\,
      CO(0) => \xa1_2_fu_180_reg[23]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_772_p20_out(12 downto 5),
      O(7 downto 0) => sext_ln333_fu_810_p1(16 downto 9),
      S(7) => \xa1_2_fu_180[23]_i_19_n_20\,
      S(6) => \xa1_2_fu_180[23]_i_20_n_20\,
      S(5) => \xa1_2_fu_180[23]_i_21_n_20\,
      S(4) => \xa1_2_fu_180[23]_i_22_n_20\,
      S(3) => \xa1_2_fu_180[23]_i_23_n_20\,
      S(2) => \xa1_2_fu_180[23]_i_24_n_20\,
      S(1) => \xa1_2_fu_180[23]_i_25_n_20\,
      S(0) => \xa1_2_fu_180[23]_i_26_n_20\
    );
\xa1_2_fu_180_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_54,
      Q => xa1_2_fu_180(24),
      R => '0'
    );
\xa1_2_fu_180_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_53,
      Q => xa1_2_fu_180(25),
      R => '0'
    );
\xa1_2_fu_180_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_52,
      Q => xa1_2_fu_180(26),
      R => '0'
    );
\xa1_2_fu_180_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_51,
      Q => xa1_2_fu_180(27),
      R => '0'
    );
\xa1_2_fu_180_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_50,
      Q => xa1_2_fu_180(28),
      R => '0'
    );
\xa1_2_fu_180_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_49,
      Q => xa1_2_fu_180(29),
      R => '0'
    );
\xa1_2_fu_180_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_76,
      Q => xa1_2_fu_180(2),
      R => '0'
    );
\xa1_2_fu_180_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_48,
      Q => xa1_2_fu_180(30),
      R => '0'
    );
\xa1_2_fu_180_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_47,
      Q => xa1_2_fu_180(31),
      R => '0'
    );
\xa1_2_fu_180_reg[31]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[23]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[31]_i_18_n_20\,
      CO(6) => \xa1_2_fu_180_reg[31]_i_18_n_21\,
      CO(5) => \xa1_2_fu_180_reg[31]_i_18_n_22\,
      CO(4) => \xa1_2_fu_180_reg[31]_i_18_n_23\,
      CO(3) => \xa1_2_fu_180_reg[31]_i_18_n_24\,
      CO(2) => \xa1_2_fu_180_reg[31]_i_18_n_25\,
      CO(1) => \xa1_2_fu_180_reg[31]_i_18_n_26\,
      CO(0) => \xa1_2_fu_180_reg[31]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_772_p20_out(20 downto 13),
      O(7 downto 0) => sext_ln333_fu_810_p1(24 downto 17),
      S(7) => \xa1_2_fu_180[31]_i_19_n_20\,
      S(6) => \xa1_2_fu_180[31]_i_20_n_20\,
      S(5) => \xa1_2_fu_180[31]_i_21_n_20\,
      S(4) => \xa1_2_fu_180[31]_i_22_n_20\,
      S(3) => \xa1_2_fu_180[31]_i_23_n_20\,
      S(2) => \xa1_2_fu_180[31]_i_24_n_20\,
      S(1) => \xa1_2_fu_180[31]_i_25_n_20\,
      S(0) => \xa1_2_fu_180[31]_i_26_n_20\
    );
\xa1_2_fu_180_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_46,
      Q => xa1_2_fu_180(32),
      R => '0'
    );
\xa1_2_fu_180_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_45,
      Q => xa1_2_fu_180(33),
      R => '0'
    );
\xa1_2_fu_180_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_44,
      Q => xa1_2_fu_180(34),
      R => '0'
    );
\xa1_2_fu_180_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_43,
      Q => xa1_2_fu_180(35),
      R => '0'
    );
\xa1_2_fu_180_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_42,
      Q => xa1_2_fu_180(36),
      R => '0'
    );
\xa1_2_fu_180_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_41,
      Q => xa1_2_fu_180(37),
      R => '0'
    );
\xa1_2_fu_180_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_40,
      Q => xa1_2_fu_180(38),
      R => '0'
    );
\xa1_2_fu_180_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_39,
      Q => xa1_2_fu_180(39),
      R => '0'
    );
\xa1_2_fu_180_reg[39]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[31]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_180_reg[39]_i_18_n_20\,
      CO(6) => \xa1_2_fu_180_reg[39]_i_18_n_21\,
      CO(5) => \xa1_2_fu_180_reg[39]_i_18_n_22\,
      CO(4) => \xa1_2_fu_180_reg[39]_i_18_n_23\,
      CO(3) => \xa1_2_fu_180_reg[39]_i_18_n_24\,
      CO(2) => \xa1_2_fu_180_reg[39]_i_18_n_25\,
      CO(1) => \xa1_2_fu_180_reg[39]_i_18_n_26\,
      CO(0) => \xa1_2_fu_180_reg[39]_i_18_n_27\,
      DI(7 downto 0) => sub_ln378_fu_772_p20_out(28 downto 21),
      O(7 downto 0) => sext_ln333_fu_810_p1(32 downto 25),
      S(7) => \xa1_2_fu_180[39]_i_19_n_20\,
      S(6) => \xa1_2_fu_180[39]_i_20_n_20\,
      S(5) => \xa1_2_fu_180[39]_i_21_n_20\,
      S(4) => \xa1_2_fu_180[39]_i_22_n_20\,
      S(3) => \xa1_2_fu_180[39]_i_23_n_20\,
      S(2) => \xa1_2_fu_180[39]_i_24_n_20\,
      S(1) => \xa1_2_fu_180[39]_i_25_n_20\,
      S(0) => \xa1_2_fu_180[39]_i_26_n_20\
    );
\xa1_2_fu_180_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_75,
      Q => xa1_2_fu_180(3),
      R => '0'
    );
\xa1_2_fu_180_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_38,
      Q => xa1_2_fu_180(40),
      R => '0'
    );
\xa1_2_fu_180_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_37,
      Q => xa1_2_fu_180(41),
      R => '0'
    );
\xa1_2_fu_180_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_36,
      Q => xa1_2_fu_180(42),
      R => '0'
    );
\xa1_2_fu_180_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_35,
      Q => xa1_2_fu_180(43),
      R => '0'
    );
\xa1_2_fu_180_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_34,
      Q => xa1_2_fu_180(44),
      R => '0'
    );
\xa1_2_fu_180_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_33,
      Q => xa1_2_fu_180(45),
      R => '0'
    );
\xa1_2_fu_180_reg[45]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_180_reg[39]_i_18_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa1_2_fu_180_reg[45]_i_13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa1_2_fu_180_reg[45]_i_13_n_25\,
      CO(1) => \xa1_2_fu_180_reg[45]_i_13_n_26\,
      CO(0) => \xa1_2_fu_180_reg[45]_i_13_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => sub_ln378_fu_772_p20_out(30),
      DI(1) => sub_ln378_fu_772_p20_out(31),
      DI(0) => sub_ln378_fu_772_p20_out(29),
      O(7 downto 4) => \NLW_xa1_2_fu_180_reg[45]_i_13_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln333_fu_810_p1(36 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \xa1_2_fu_180[45]_i_14_n_20\,
      S(1) => \xa1_2_fu_180[45]_i_15_n_20\,
      S(0) => \xa1_2_fu_180[45]_i_16_n_20\
    );
\xa1_2_fu_180_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_74,
      Q => xa1_2_fu_180(4),
      R => '0'
    );
\xa1_2_fu_180_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_73,
      Q => xa1_2_fu_180(5),
      R => '0'
    );
\xa1_2_fu_180_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_72,
      Q => xa1_2_fu_180(6),
      R => '0'
    );
\xa1_2_fu_180_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_71,
      Q => xa1_2_fu_180(7),
      R => '0'
    );
\xa1_2_fu_180_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_70,
      Q => xa1_2_fu_180(8),
      R => '0'
    );
\xa1_2_fu_180_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U130_n_69,
      Q => xa1_2_fu_180(9),
      R => '0'
    );
\xa2_2_fu_176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_41,
      Q => \xa2_2_fu_176_reg_n_20_[0]\,
      R => '0'
    );
\xa2_2_fu_176_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_47,
      Q => \^xa2_2_fu_176_reg[35]_0\(8),
      R => '0'
    );
\xa2_2_fu_176_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_46,
      Q => \^xa2_2_fu_176_reg[35]_0\(9),
      R => '0'
    );
\xa2_2_fu_176_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_45,
      Q => \^xa2_2_fu_176_reg[35]_0\(10),
      R => '0'
    );
\xa2_2_fu_176_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_44,
      Q => \^xa2_2_fu_176_reg[35]_0\(11),
      R => '0'
    );
\xa2_2_fu_176_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_43,
      Q => \^xa2_2_fu_176_reg[35]_0\(12),
      R => '0'
    );
\xa2_2_fu_176_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_42,
      Q => \^xa2_2_fu_176_reg[35]_0\(13),
      R => '0'
    );
\xa2_2_fu_176_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_57,
      Q => \^xa2_2_fu_176_reg[35]_0\(14),
      R => '0'
    );
\xa2_2_fu_176_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_56,
      Q => \^xa2_2_fu_176_reg[35]_0\(15),
      R => '0'
    );
\xa2_2_fu_176_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_55,
      Q => \^xa2_2_fu_176_reg[35]_0\(16),
      R => '0'
    );
\xa2_2_fu_176_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_54,
      Q => \^xa2_2_fu_176_reg[35]_0\(17),
      R => '0'
    );
\xa2_2_fu_176_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_40,
      Q => \xa2_2_fu_176_reg_n_20_[1]\,
      R => '0'
    );
\xa2_2_fu_176_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_53,
      Q => \^xa2_2_fu_176_reg[35]_0\(18),
      R => '0'
    );
\xa2_2_fu_176_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_52,
      Q => \^xa2_2_fu_176_reg[35]_0\(19),
      R => '0'
    );
\xa2_2_fu_176_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_51,
      Q => \^xa2_2_fu_176_reg[35]_0\(20),
      R => '0'
    );
\xa2_2_fu_176_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_50,
      Q => \^xa2_2_fu_176_reg[35]_0\(21),
      R => '0'
    );
\xa2_2_fu_176_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_65,
      Q => \^xa2_2_fu_176_reg[35]_0\(22),
      R => '0'
    );
\xa2_2_fu_176_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_64,
      Q => \^xa2_2_fu_176_reg[35]_0\(23),
      R => '0'
    );
\xa2_2_fu_176_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_63,
      Q => \^xa2_2_fu_176_reg[35]_0\(24),
      R => '0'
    );
\xa2_2_fu_176_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_62,
      Q => \^xa2_2_fu_176_reg[35]_0\(25),
      R => '0'
    );
\xa2_2_fu_176_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_61,
      Q => \^xa2_2_fu_176_reg[35]_0\(26),
      R => '0'
    );
\xa2_2_fu_176_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_60,
      Q => \^xa2_2_fu_176_reg[35]_0\(27),
      R => '0'
    );
\xa2_2_fu_176_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_39,
      Q => \^xa2_2_fu_176_reg[35]_0\(0),
      R => '0'
    );
\xa2_2_fu_176_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_59,
      Q => \^xa2_2_fu_176_reg[35]_0\(28),
      R => '0'
    );
\xa2_2_fu_176_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_58,
      Q => \^xa2_2_fu_176_reg[35]_0\(29),
      R => '0'
    );
\xa2_2_fu_176_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_73,
      Q => \^xa2_2_fu_176_reg[35]_0\(30),
      R => '0'
    );
\xa2_2_fu_176_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_72,
      Q => \^xa2_2_fu_176_reg[35]_0\(31),
      R => '0'
    );
\xa2_2_fu_176_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_71,
      Q => \^xa2_2_fu_176_reg[35]_0\(32),
      R => '0'
    );
\xa2_2_fu_176_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_70,
      Q => \^xa2_2_fu_176_reg[35]_0\(33),
      R => '0'
    );
\xa2_2_fu_176_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_69,
      Q => xa2_2_fu_176_reg(36),
      R => '0'
    );
\xa2_2_fu_176_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_68,
      Q => xa2_2_fu_176_reg(37),
      R => '0'
    );
\xa2_2_fu_176_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_67,
      Q => xa2_2_fu_176_reg(38),
      R => '0'
    );
\xa2_2_fu_176_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_66,
      Q => xa2_2_fu_176_reg(39),
      R => '0'
    );
\xa2_2_fu_176_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_38,
      Q => \^xa2_2_fu_176_reg[35]_0\(1),
      R => '0'
    );
\xa2_2_fu_176_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_79,
      Q => xa2_2_fu_176_reg(40),
      R => '0'
    );
\xa2_2_fu_176_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_78,
      Q => xa2_2_fu_176_reg(41),
      R => '0'
    );
\xa2_2_fu_176_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_77,
      Q => xa2_2_fu_176_reg(42),
      R => '0'
    );
\xa2_2_fu_176_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_76,
      Q => xa2_2_fu_176_reg(43),
      R => '0'
    );
\xa2_2_fu_176_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_75,
      Q => xa2_2_fu_176_reg(44),
      R => '0'
    );
\xa2_2_fu_176_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_74,
      Q => xa2_2_fu_176_reg(45),
      R => '0'
    );
\xa2_2_fu_176_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_37,
      Q => \^xa2_2_fu_176_reg[35]_0\(2),
      R => '0'
    );
\xa2_2_fu_176_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_36,
      Q => \^xa2_2_fu_176_reg[35]_0\(3),
      R => '0'
    );
\xa2_2_fu_176_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_35,
      Q => \^xa2_2_fu_176_reg[35]_0\(4),
      R => '0'
    );
\xa2_2_fu_176_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_34,
      Q => \^xa2_2_fu_176_reg[35]_0\(5),
      R => '0'
    );
\xa2_2_fu_176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_49,
      Q => \^xa2_2_fu_176_reg[35]_0\(6),
      R => '0'
    );
\xa2_2_fu_176_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_176,
      D => mul_15s_32s_47_1_1_U131_n_48,
      Q => \^xa2_2_fu_176_reg[35]_0\(7),
      R => '0'
    );
\xout1[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xa1_2_fu_180(38),
      O => \xout1[27]_i_2_n_20\
    );
\xout1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(40),
      I1 => xa1_2_fu_180(41),
      O => \xout1[27]_i_3_n_20\
    );
\xout1[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(39),
      I1 => xa1_2_fu_180(40),
      O => \xout1[27]_i_4_n_20\
    );
\xout1[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(38),
      I1 => xa1_2_fu_180(39),
      O => \xout1[27]_i_5_n_20\
    );
\xout1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(44),
      I1 => xa1_2_fu_180(45),
      O => \xout1[31]_i_2_n_20\
    );
\xout1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(43),
      I1 => xa1_2_fu_180(44),
      O => \xout1[31]_i_3_n_20\
    );
\xout1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(42),
      I1 => xa1_2_fu_180(43),
      O => \xout1[31]_i_4_n_20\
    );
\xout1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_180(41),
      I1 => xa1_2_fu_180(42),
      O => \xout1[31]_i_5_n_20\
    );
\xout1[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(1),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_814_p1(1),
      O => grp_fu_396_p0(1)
    );
\xout1[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => sext_ln386_fu_814_p1(0),
      O => grp_fu_396_p0(0)
    );
\xout1[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_814_p1(1),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => q0(1),
      I3 => xa1_2_fu_180(3),
      O => \xout1[3]_i_19_n_20\
    );
\xout1[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_814_p1(0),
      I1 => grp_decode_fu_399_xout2_ap_vld,
      I2 => q0(0),
      I3 => xa1_2_fu_180(2),
      O => \xout1[3]_i_20_n_20\
    );
\xout2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(40),
      I1 => xa2_2_fu_176_reg(41),
      O => \xout2[27]_i_3_n_20\
    );
\xout2[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(39),
      I1 => xa2_2_fu_176_reg(40),
      O => \xout2[27]_i_4_n_20\
    );
\xout2[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(38),
      I1 => xa2_2_fu_176_reg(39),
      O => \xout2[27]_i_5_n_20\
    );
\xout2[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(37),
      I1 => xa2_2_fu_176_reg(38),
      O => \xout2[27]_i_6_n_20\
    );
\xout2[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(36),
      I1 => xa2_2_fu_176_reg(37),
      O => \xout2[27]_i_7_n_20\
    );
\xout2[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(36),
      I1 => DI(2),
      O => \xout2[27]_i_8_n_20\
    );
\xout2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_399_xout2_ap_vld,
      I1 => \xout1_reg[31]\,
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\xout2[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(44),
      I1 => xa2_2_fu_176_reg(45),
      O => \xout2[31]_i_3_n_20\
    );
\xout2[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(43),
      I1 => xa2_2_fu_176_reg(44),
      O => \xout2[31]_i_4_n_20\
    );
\xout2[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(42),
      I1 => xa2_2_fu_176_reg(43),
      O => \xout2[31]_i_5_n_20\
    );
\xout2[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_176_reg(41),
      I1 => xa2_2_fu_176_reg(42),
      O => \xout2[31]_i_6_n_20\
    );
\xout2_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \xout2_reg[27]_i_1_n_20\,
      CO(6) => \xout2_reg[27]_i_1_n_21\,
      CO(5) => \xout2_reg[27]_i_1_n_22\,
      CO(4) => \xout2_reg[27]_i_1_n_23\,
      CO(3) => \xout2_reg[27]_i_1_n_24\,
      CO(2) => \xout2_reg[27]_i_1_n_25\,
      CO(1) => \xout2_reg[27]_i_1_n_26\,
      CO(0) => \xout2_reg[27]_i_1_n_27\,
      DI(7 downto 3) => xa2_2_fu_176_reg(40 downto 36),
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => \xa2_2_fu_176_reg[43]_0\(7 downto 0),
      S(7) => \xout2[27]_i_3_n_20\,
      S(6) => \xout2[27]_i_4_n_20\,
      S(5) => \xout2[27]_i_5_n_20\,
      S(4) => \xout2[27]_i_6_n_20\,
      S(3) => \xout2[27]_i_7_n_20\,
      S(2) => \xout2[27]_i_8_n_20\,
      S(1 downto 0) => \xout2_reg[27]\(1 downto 0)
    );
\xout2_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[27]_i_1_n_20\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout2_reg[31]_i_2_n_25\,
      CO(1) => \xout2_reg[31]_i_2_n_26\,
      CO(0) => \xout2_reg[31]_i_2_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => xa2_2_fu_176_reg(43 downto 41),
      O(7 downto 4) => \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \xa2_2_fu_176_reg[43]_0\(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \xout2[31]_i_3_n_20\,
      S(2) => \xout2[31]_i_4_n_20\,
      S(1) => \xout2[31]_i_5_n_20\,
      S(0) => \xout2[31]_i_6_n_20\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    detl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_encode_fu_333_grp_logscl_fu_657_p_start : out STD_LOGIC;
    grp_encode_fu_333_grp_scalel_fu_663_p_start : out STD_LOGIC;
    grp_encode_fu_333_grp_uppol1_fu_669_p_start : out STD_LOGIC;
    grp_encode_fu_333_grp_uppol2_fu_676_p_start : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dlti_load_4_reg_396_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln269_reg_1263_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_fu_196_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_fu_196_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_logscl_fu_353_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_403_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_407_reg[6]\ : out STD_LOGIC;
    \tmp_5_reg_1408_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \reg_407_reg[4]\ : out STD_LOGIC;
    \reg_407_reg[2]\ : out STD_LOGIC;
    \tmp_5_reg_1408_reg[0]_0\ : out STD_LOGIC;
    \reg_407_reg[12]\ : out STD_LOGIC;
    \tmp_5_reg_1408_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__7\ : out STD_LOGIC;
    \reg_407_reg[12]_0\ : out STD_LOGIC;
    \tmp_5_reg_1408_reg[11]_0\ : out STD_LOGIC;
    grp_uppol2_fu_379_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_1381_reg[10]_i_2_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln314_reg_1337_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_s_reg_1381_reg[10]_i_2_1\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_rep__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    al11 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    deth1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce0 : out STD_LOGIC;
    delay_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_bpl_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_bph_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[11]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_dltx_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dhx_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    encoded_ce0 : out STD_LOGIC;
    tqmf_ce1 : out STD_LOGIC;
    tqmf_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_rep__0_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[4]_rep__0_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_rep__4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_32\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_33\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_34\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_35\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_36\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_37\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_38\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_39\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_40\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_41\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_42\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_43\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_44\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__4_45\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_21\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_26\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_27\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_30\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_31\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_32\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_33\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_34\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_35\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_36\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_37\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_38\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_39\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_40\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_41\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_42\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_43\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__3_44\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_rep__6_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \rh2_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ah2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \al2_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ah1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \al1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_180_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rlt1_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]_rep_1\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[4]_rep_2\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[7]_rep\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    plt1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CEA1 : out STD_LOGIC;
    encoded_d0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \add_ln290_reg_1359_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \plt1_load_reg_1365_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \plt2_load_reg_1371_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \dlti_load_2_reg_379_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CEA2 : in STD_LOGIC;
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_ALU_INST_4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst : in STD_LOGIC;
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_logscl_fu_657_ap_done : in STD_LOGIC;
    grp_scalel_fu_663_ap_done : in STD_LOGIC;
    grp_uppol2_fu_676_ap_done : in STD_LOGIC;
    grp_encode_fu_333_ap_start_reg : in STD_LOGIC;
    grp_uppol1_fu_669_ap_done : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln244_fu_499_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_logscl_fu_353_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_scalel_fu_403_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_uppol1_fu_414_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol2_fu_379_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    grp_decode_fu_399_grp_logscl_fu_657_p_start : in STD_LOGIC;
    grp_decode_fu_399_grp_scalel_fu_663_p_start : in STD_LOGIC;
    \ap_return_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \ap_return_preg[15]_i_33__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_decode_fu_399_grp_uppol2_fu_676_p_start : in STD_LOGIC;
    \dec_nbh_reg[0]\ : in STD_LOGIC;
    grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln618_fu_86_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_s_reg_1381_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_1381_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_s_reg_1381_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_1381_reg[10]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    encoded_ce0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_reset_fu_243_ap_start_reg : in STD_LOGIC;
    \rlt1_reg[0]\ : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tqmf_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_product_i_16__5\ : in STD_LOGIC;
    \rlt2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rh2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \al1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ah1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_product_i_15__6\ : in STD_LOGIC;
    \tmp_product__0_i_1__3\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \rh2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \al2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ah2_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_reg_129_reg[3]\ : in STD_LOGIC;
    \deth_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_scalel_fu_663_ap_return : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nbl_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_3_reg_1403_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \tmp_5_reg_1408_reg[14]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \detl_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_uppol1_fu_669_ap_return : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \al1_reg[11]\ : in STD_LOGIC;
    \al1_reg[11]_0\ : in STD_LOGIC;
    \al1_reg[12]\ : in STD_LOGIC;
    \al1_reg[12]_0\ : in STD_LOGIC;
    \al1_reg[13]\ : in STD_LOGIC;
    \al1_reg[13]_0\ : in STD_LOGIC;
    \al1_reg[14]\ : in STD_LOGIC;
    \al1_reg[14]_0\ : in STD_LOGIC;
    \dec_nbh_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \plt1_load_reg_1365_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_180_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_180_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dlti_load_4_reg_396_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \plt2_load_reg_1371_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_ALU_INST_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bpl_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode is
  signal \^cea1\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln243_1_fu_664_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln269_fu_675_p2 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal add_ln278_fu_741_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal add_ln290_fu_1042_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln290_reg_1359[15]_i_10_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[15]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[23]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[31]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_2_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_3_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_4_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_5_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_6_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_7_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_8_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359[7]_i_9_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[15]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[23]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[31]_i_1_n_27\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \add_ln290_reg_1359_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal add_ln314_fu_939_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^add_ln314_reg_1337_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln317_fu_1088_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[4]_i_1__5_n_20\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \^detl\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_encode_fu_333_ap_done : STD_LOGIC;
  signal grp_encode_fu_333_deth_o_ap_vld : STD_LOGIC;
  signal \^grp_encode_fu_333_grp_logscl_fu_657_p_start\ : STD_LOGIC;
  signal \^grp_encode_fu_333_grp_scalel_fu_663_p_start\ : STD_LOGIC;
  signal \^grp_encode_fu_333_grp_uppol1_fu_669_p_start\ : STD_LOGIC;
  signal \^grp_encode_fu_333_grp_uppol2_fu_676_p_start\ : STD_LOGIC;
  signal grp_encode_fu_333_h_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_encode_fu_333_ph1_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_333_rlt1_o_ap_vld : STD_LOGIC;
  signal grp_filtez_fu_318_ap_done : STD_LOGIC;
  signal grp_filtez_fu_318_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_318_ap_start_reg : STD_LOGIC;
  signal grp_filtez_fu_318_n_20 : STD_LOGIC;
  signal grp_filtez_fu_318_n_21 : STD_LOGIC;
  signal grp_filtez_fu_318_n_23 : STD_LOGIC;
  signal grp_filtez_fu_318_n_99 : STD_LOGIC;
  signal grp_fu_438_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_logscl_fu_353_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal grp_quantl_fu_336_ap_ready : STD_LOGIC;
  signal grp_quantl_fu_336_ap_start_reg : STD_LOGIC;
  signal grp_scalel_fu_403_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal grp_uppol1_fu_414_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal grp_uppol1_fu_422_ap_start_reg : STD_LOGIC;
  signal grp_uppol1_fu_422_n_22 : STD_LOGIC;
  signal grp_uppol2_fu_379_ap_start_reg_i_1_n_20 : STD_LOGIC;
  signal grp_uppol2_fu_388_ap_return : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_uppol2_fu_388_ap_start_reg : STD_LOGIC;
  signal grp_uppol2_fu_388_n_54 : STD_LOGIC;
  signal grp_upzero_fu_361_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_361_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_361_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_361_n_71 : STD_LOGIC;
  signal grp_upzero_fu_361_n_72 : STD_LOGIC;
  signal grp_upzero_fu_370_ap_done : STD_LOGIC;
  signal grp_upzero_fu_370_ap_start_reg : STD_LOGIC;
  signal grp_upzero_fu_370_bli_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_370_dlti_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_upzero_fu_370_n_72 : STD_LOGIC;
  signal i_11_fu_531_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_13_fu_651_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \i_6_fu_216[0]_i_1_n_20\ : STD_LOGIC;
  signal i_6_fu_216_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \i_fu_200[0]_i_1_n_20\ : STD_LOGIC;
  signal i_fu_200_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx17_fu_212[1]_i_1_n_20\ : STD_LOGIC;
  signal \idx17_fu_212[2]_i_1_n_20\ : STD_LOGIC;
  signal idx17_fu_212_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx_fu_196_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^idx_fu_196_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx_fu_196_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_15ns_11ns_25_1_1_U95_n_20 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_21 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_22 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_23 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_24 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_25 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_26 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_27 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_28 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_29 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_30 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_31 : STD_LOGIC;
  signal mul_15ns_11ns_25_1_1_U95_n_32 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_20 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_21 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_22 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_23 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_24 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_25 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_26 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_27 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_28 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_29 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_30 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_31 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_32 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_33 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U92_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_21 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_22 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_23 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_24 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_25 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_26 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_27 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_28 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_29 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_30 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_31 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_32 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_33 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_34 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_35 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_36 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_37 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_38 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_39 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_40 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U93_n_67 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U94_n_20 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U94_n_21 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U94_n_22 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U94_n_23 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U94_n_62 : STD_LOGIC;
  signal \^plt1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_reg_bram_0_i_79_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_80_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_81_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_82_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_83_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_84_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_85_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_86_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_87_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_88_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_89_n_20 : STD_LOGIC;
  signal ram_reg_bram_0_i_90_n_20 : STD_LOGIC;
  signal \^reg_407_reg[12]_0\ : STD_LOGIC;
  signal \^reg_407_reg[2]\ : STD_LOGIC;
  signal \^reg_407_reg[4]\ : STD_LOGIC;
  signal reg_449 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_4490 : STD_LOGIC;
  signal \rh1[15]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[15]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_10_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[23]_i_9_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_3_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_4_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_5_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_6_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_7_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_8_n_20\ : STD_LOGIC;
  signal \rh1[30]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[15]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_3_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[23]_i_9_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_10_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_4_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_5_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_6_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_7_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_8_n_20\ : STD_LOGIC;
  signal \rlt1[30]_i_9_n_20\ : STD_LOGIC;
  signal select_ln311_fu_931_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln244_1_fu_508_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln263_2_fu_706_p1 : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal sext_ln288_fu_968_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln315_1_reg_1376 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln315_fu_1019_p1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sub_ln263_fu_721_p2 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sub_ln279_fu_757_p20_out : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal sub_ln285_fu_813_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln285_reg_1299 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_11_reg_1413 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_13_fu_986_p6 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tmp_3_reg_1403 : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \^tmp_5_reg_1408_reg[0]_0\ : STD_LOGIC;
  signal \^tmp_5_reg_1408_reg[10]_0\ : STD_LOGIC;
  signal \^tmp_5_reg_1408_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_7_reg_1324 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \tmp_product__14_carry__3_i_1_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5_n_20\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7_n_20\ : STD_LOGIC;
  signal tmp_reg_1289 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_s_reg_1381 : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \tmp_s_reg_1381[10]_i_12_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[10]_i_1_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[7]_i_4_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[7]_i_5_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381[7]_i_7_n_20\ : STD_LOGIC;
  signal \^tmp_s_reg_1381_reg[10]_i_2_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tmp_s_reg_1381_reg[10]_i_2_1\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_21\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_22\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_23\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_24\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_25\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_26\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[10]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[14]_i_2_n_27\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_21\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_22\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_23\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_24\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_25\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_26\ : STD_LOGIC;
  signal \tmp_s_reg_1381_reg[7]_i_1_n_27\ : STD_LOGIC;
  signal tqmf_load_2_reg_1249 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln1_reg_1350 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal trunc_ln255_1_reg_1244 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln255_reg_1239 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln269_reg_1263 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln285_fu_809_p1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln285_reg_1294 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln304_reg_1329 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln8_reg_1273 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln8_reg_1273[0]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[0]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_13_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln8_reg_1273[31]_i_9_n_20\ : STD_LOGIC;
  signal trunc_ln9_reg_1278 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln9_reg_1278[17]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[17]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_38_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_39_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_40_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_41_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_42_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_43_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_44_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_45_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_46_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_47_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_48_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_49_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_50_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_51_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[1]_i_52_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[25]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_10_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_11_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_12_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_15_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_16_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_17_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_2_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_3_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_4_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_5_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_6_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_7_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_8_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[31]_i_9_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_20_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_21_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_22_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_23_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_24_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_25_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_26_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_27_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_28_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_29_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_30_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_31_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_32_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_33_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_34_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278[9]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[17]_i_19_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_35_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[1]_i_37_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[25]_i_19_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_13_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_13_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_13_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_13_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_14_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_20_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_20_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[31]_i_20_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_18_n_27\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_20\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_21\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_22\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_23\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_24\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_25\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_26\ : STD_LOGIC;
  signal \trunc_ln9_reg_1278_reg[9]_i_19_n_27\ : STD_LOGIC;
  signal trunc_ln_reg_1344 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xa_1_fu_204_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_1_fu_208_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_4_fu_736_p2 : STD_LOGIC_VECTOR ( 46 downto 2 );
  signal \NLW_add_ln290_reg_1359_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_s_reg_1381_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_s_reg_1381_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln9_reg_1278_reg[1]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln9_reg_1278_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln290_reg_1359_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_1359_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_1359_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_1359_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \al1[11]_i_4\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair465";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_return_preg[12]_i_7\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \dec_nbh[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dec_nbh[10]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \dec_nbh[11]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \dec_nbh[12]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dec_nbh[13]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \dec_nbh[1]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \dec_nbh[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \dec_nbh[3]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dec_nbh[4]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \dec_nbh[5]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dec_nbh[6]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \dec_nbh[7]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \dec_nbh[8]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \dec_nbh[9]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of grp_logscl_fu_353_ap_start_reg_i_1 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of grp_uppol2_fu_379_ap_start_reg_i_1 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \i_6_fu_216[0]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \i_6_fu_216[1]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \i_6_fu_216[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \i_6_fu_216[3]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \i_6_fu_216[4]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \i_fu_200[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \i_fu_200[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \i_fu_200[3]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \idx17_fu_212[0]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \idx17_fu_212[1]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \idx17_fu_212[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \idx17_fu_212[3]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \idx17_fu_212[4]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \idx_fu_196[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \idx_fu_196[2]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \idx_fu_196[3]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \idx_fu_196[4]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \nbh[0]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \nbh[10]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \nbh[11]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \nbh[12]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \nbh[13]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \nbh[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \nbh[2]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \nbh[3]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \nbh[4]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \nbh[5]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \nbh[6]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \nbh[7]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \nbh[8]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \nbh[9]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \plt1[0]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \plt1[10]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \plt1[11]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \plt1[12]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \plt1[13]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \plt1[14]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \plt1[15]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \plt1[16]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \plt1[17]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \plt1[18]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \plt1[19]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \plt1[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \plt1[20]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \plt1[21]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \plt1[22]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \plt1[23]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \plt1[24]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \plt1[25]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \plt1[26]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \plt1[27]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \plt1[28]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \plt1[29]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \plt1[2]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \plt1[30]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \plt1[31]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \plt1[3]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \plt1[4]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \plt1[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \plt1[6]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \plt1[7]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \plt1[8]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \plt1[9]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \plt2[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \plt2[10]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \plt2[11]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \plt2[12]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \plt2[13]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \plt2[14]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \plt2[15]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \plt2[16]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \plt2[17]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \plt2[18]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \plt2[19]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \plt2[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \plt2[20]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \plt2[21]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \plt2[22]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \plt2[23]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \plt2[24]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \plt2[25]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \plt2[26]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \plt2[27]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \plt2[28]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \plt2[29]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \plt2[2]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \plt2[30]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \plt2[31]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \plt2[3]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \plt2[4]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \plt2[5]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \plt2[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \plt2[7]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \plt2[8]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \plt2[9]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_77 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_78 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_79 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_82 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_83 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_84 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_86 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_87 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_88 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_89 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \rlt2[10]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \rlt2[11]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rlt2[12]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \rlt2[13]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rlt2[14]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \rlt2[15]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rlt2[16]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \rlt2[17]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \rlt2[18]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \rlt2[19]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \rlt2[1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rlt2[20]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \rlt2[21]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \rlt2[22]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \rlt2[23]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rlt2[24]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \rlt2[25]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \rlt2[26]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \rlt2[27]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \rlt2[28]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \rlt2[29]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rlt2[2]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \rlt2[30]_i_2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \rlt2[3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \rlt2[4]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \rlt2[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rlt2[6]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \rlt2[7]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \rlt2[8]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \rlt2[9]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_6\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \tmp_s_reg_1381[11]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \tmp_s_reg_1381[12]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tmp_s_reg_1381[13]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tmp_s_reg_1381[14]_i_1\ : label is "soft_lutpair438";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_10\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_12\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_13\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln8_reg_1273[31]_i_6\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \trunc_ln9_reg_1278[1]_i_36\ : label is "soft_lutpair461";
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[17]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[1]_i_35\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[25]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[31]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[31]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln9_reg_1278_reg[9]_i_18\ : label is 35;
begin
  CEA1 <= \^cea1\;
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \add_ln314_reg_1337_reg[0]_0\(4 downto 0) <= \^add_ln314_reg_1337_reg[0]_0\(4 downto 0);
  \ap_CS_fsm_reg[13]_0\(4 downto 0) <= \^ap_cs_fsm_reg[13]_0\(4 downto 0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[8]_0\(0) <= \^ap_cs_fsm_reg[8]_0\(0);
  detl(0) <= \^detl\(0);
  grp_encode_fu_333_grp_logscl_fu_657_p_start <= \^grp_encode_fu_333_grp_logscl_fu_657_p_start\;
  grp_encode_fu_333_grp_scalel_fu_663_p_start <= \^grp_encode_fu_333_grp_scalel_fu_663_p_start\;
  grp_encode_fu_333_grp_uppol1_fu_669_p_start <= \^grp_encode_fu_333_grp_uppol1_fu_669_p_start\;
  grp_encode_fu_333_grp_uppol2_fu_676_p_start <= \^grp_encode_fu_333_grp_uppol2_fu_676_p_start\;
  \idx_fu_196_reg[2]_0\(1 downto 0) <= \^idx_fu_196_reg[2]_0\(1 downto 0);
  \idx_fu_196_reg[4]_0\(1 downto 0) <= \^idx_fu_196_reg[4]_0\(1 downto 0);
  plt1(31 downto 0) <= \^plt1\(31 downto 0);
  \q0_reg[5]\(5 downto 0) <= \^q0_reg[5]\(5 downto 0);
  \reg_407_reg[12]_0\ <= \^reg_407_reg[12]_0\;
  \reg_407_reg[2]\ <= \^reg_407_reg[2]\;
  \reg_407_reg[4]\ <= \^reg_407_reg[4]\;
  \tmp_5_reg_1408_reg[0]_0\ <= \^tmp_5_reg_1408_reg[0]_0\;
  \tmp_5_reg_1408_reg[10]_0\ <= \^tmp_5_reg_1408_reg[10]_0\;
  \tmp_5_reg_1408_reg[14]_0\(14 downto 0) <= \^tmp_5_reg_1408_reg[14]_0\(14 downto 0);
  \tmp_s_reg_1381_reg[10]_i_2_0\(3 downto 0) <= \^tmp_s_reg_1381_reg[10]_i_2_0\(3 downto 0);
  \tmp_s_reg_1381_reg[10]_i_2_1\ <= \^tmp_s_reg_1381_reg[10]_i_2_1\;
\add_ln290_reg_1359[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(8),
      I1 => tmp_reg_1289(8),
      O => \add_ln290_reg_1359[15]_i_10_n_20\
    );
\add_ln290_reg_1359[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_1289(15),
      O => \add_ln290_reg_1359[15]_i_2_n_20\
    );
\add_ln290_reg_1359[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_reg_1289(15),
      I1 => trunc_ln_reg_1344(15),
      O => \add_ln290_reg_1359[15]_i_3_n_20\
    );
\add_ln290_reg_1359[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(14),
      I1 => tmp_reg_1289(14),
      O => \add_ln290_reg_1359[15]_i_4_n_20\
    );
\add_ln290_reg_1359[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(13),
      I1 => tmp_reg_1289(13),
      O => \add_ln290_reg_1359[15]_i_5_n_20\
    );
\add_ln290_reg_1359[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(12),
      I1 => tmp_reg_1289(12),
      O => \add_ln290_reg_1359[15]_i_6_n_20\
    );
\add_ln290_reg_1359[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(11),
      I1 => tmp_reg_1289(11),
      O => \add_ln290_reg_1359[15]_i_7_n_20\
    );
\add_ln290_reg_1359[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(10),
      I1 => tmp_reg_1289(10),
      O => \add_ln290_reg_1359[15]_i_8_n_20\
    );
\add_ln290_reg_1359[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(9),
      I1 => tmp_reg_1289(9),
      O => \add_ln290_reg_1359[15]_i_9_n_20\
    );
\add_ln290_reg_1359[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(22),
      I1 => tmp_reg_1289(23),
      O => \add_ln290_reg_1359[23]_i_2_n_20\
    );
\add_ln290_reg_1359[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(21),
      I1 => tmp_reg_1289(22),
      O => \add_ln290_reg_1359[23]_i_3_n_20\
    );
\add_ln290_reg_1359[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(20),
      I1 => tmp_reg_1289(21),
      O => \add_ln290_reg_1359[23]_i_4_n_20\
    );
\add_ln290_reg_1359[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(19),
      I1 => tmp_reg_1289(20),
      O => \add_ln290_reg_1359[23]_i_5_n_20\
    );
\add_ln290_reg_1359[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(18),
      I1 => tmp_reg_1289(19),
      O => \add_ln290_reg_1359[23]_i_6_n_20\
    );
\add_ln290_reg_1359[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(17),
      I1 => tmp_reg_1289(18),
      O => \add_ln290_reg_1359[23]_i_7_n_20\
    );
\add_ln290_reg_1359[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(16),
      I1 => tmp_reg_1289(17),
      O => \add_ln290_reg_1359[23]_i_8_n_20\
    );
\add_ln290_reg_1359[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(15),
      I1 => tmp_reg_1289(16),
      O => \add_ln290_reg_1359[23]_i_9_n_20\
    );
\add_ln290_reg_1359[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(30),
      I1 => tmp_reg_1289(31),
      O => \add_ln290_reg_1359[31]_i_2_n_20\
    );
\add_ln290_reg_1359[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(29),
      I1 => tmp_reg_1289(30),
      O => \add_ln290_reg_1359[31]_i_3_n_20\
    );
\add_ln290_reg_1359[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(28),
      I1 => tmp_reg_1289(29),
      O => \add_ln290_reg_1359[31]_i_4_n_20\
    );
\add_ln290_reg_1359[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(27),
      I1 => tmp_reg_1289(28),
      O => \add_ln290_reg_1359[31]_i_5_n_20\
    );
\add_ln290_reg_1359[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(26),
      I1 => tmp_reg_1289(27),
      O => \add_ln290_reg_1359[31]_i_6_n_20\
    );
\add_ln290_reg_1359[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(25),
      I1 => tmp_reg_1289(26),
      O => \add_ln290_reg_1359[31]_i_7_n_20\
    );
\add_ln290_reg_1359[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(24),
      I1 => tmp_reg_1289(25),
      O => \add_ln290_reg_1359[31]_i_8_n_20\
    );
\add_ln290_reg_1359[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_1289(23),
      I1 => tmp_reg_1289(24),
      O => \add_ln290_reg_1359[31]_i_9_n_20\
    );
\add_ln290_reg_1359[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(7),
      I1 => tmp_reg_1289(7),
      O => \add_ln290_reg_1359[7]_i_2_n_20\
    );
\add_ln290_reg_1359[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(6),
      I1 => tmp_reg_1289(6),
      O => \add_ln290_reg_1359[7]_i_3_n_20\
    );
\add_ln290_reg_1359[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(5),
      I1 => tmp_reg_1289(5),
      O => \add_ln290_reg_1359[7]_i_4_n_20\
    );
\add_ln290_reg_1359[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(4),
      I1 => tmp_reg_1289(4),
      O => \add_ln290_reg_1359[7]_i_5_n_20\
    );
\add_ln290_reg_1359[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(3),
      I1 => tmp_reg_1289(3),
      O => \add_ln290_reg_1359[7]_i_6_n_20\
    );
\add_ln290_reg_1359[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(2),
      I1 => tmp_reg_1289(2),
      O => \add_ln290_reg_1359[7]_i_7_n_20\
    );
\add_ln290_reg_1359[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(1),
      I1 => tmp_reg_1289(1),
      O => \add_ln290_reg_1359[7]_i_8_n_20\
    );
\add_ln290_reg_1359[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_reg_1344(0),
      I1 => tmp_reg_1289(0),
      O => \add_ln290_reg_1359[7]_i_9_n_20\
    );
\add_ln290_reg_1359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(0),
      Q => \add_ln290_reg_1359_reg[31]_0\(0),
      R => '0'
    );
\add_ln290_reg_1359_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(10),
      Q => \add_ln290_reg_1359_reg[31]_0\(10),
      R => '0'
    );
\add_ln290_reg_1359_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(11),
      Q => \add_ln290_reg_1359_reg[31]_0\(11),
      R => '0'
    );
\add_ln290_reg_1359_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(12),
      Q => \add_ln290_reg_1359_reg[31]_0\(12),
      R => '0'
    );
\add_ln290_reg_1359_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(13),
      Q => \add_ln290_reg_1359_reg[31]_0\(13),
      R => '0'
    );
\add_ln290_reg_1359_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(14),
      Q => \add_ln290_reg_1359_reg[31]_0\(14),
      R => '0'
    );
\add_ln290_reg_1359_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(15),
      Q => \add_ln290_reg_1359_reg[31]_0\(15),
      R => '0'
    );
\add_ln290_reg_1359_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_1359_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_1359_reg[15]_i_1_n_20\,
      CO(6) => \add_ln290_reg_1359_reg[15]_i_1_n_21\,
      CO(5) => \add_ln290_reg_1359_reg[15]_i_1_n_22\,
      CO(4) => \add_ln290_reg_1359_reg[15]_i_1_n_23\,
      CO(3) => \add_ln290_reg_1359_reg[15]_i_1_n_24\,
      CO(2) => \add_ln290_reg_1359_reg[15]_i_1_n_25\,
      CO(1) => \add_ln290_reg_1359_reg[15]_i_1_n_26\,
      CO(0) => \add_ln290_reg_1359_reg[15]_i_1_n_27\,
      DI(7) => \add_ln290_reg_1359[15]_i_2_n_20\,
      DI(6 downto 0) => trunc_ln_reg_1344(14 downto 8),
      O(7 downto 0) => add_ln290_fu_1042_p2(15 downto 8),
      S(7) => \add_ln290_reg_1359[15]_i_3_n_20\,
      S(6) => \add_ln290_reg_1359[15]_i_4_n_20\,
      S(5) => \add_ln290_reg_1359[15]_i_5_n_20\,
      S(4) => \add_ln290_reg_1359[15]_i_6_n_20\,
      S(3) => \add_ln290_reg_1359[15]_i_7_n_20\,
      S(2) => \add_ln290_reg_1359[15]_i_8_n_20\,
      S(1) => \add_ln290_reg_1359[15]_i_9_n_20\,
      S(0) => \add_ln290_reg_1359[15]_i_10_n_20\
    );
\add_ln290_reg_1359_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(16),
      Q => \add_ln290_reg_1359_reg[31]_0\(16),
      R => '0'
    );
\add_ln290_reg_1359_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(17),
      Q => \add_ln290_reg_1359_reg[31]_0\(17),
      R => '0'
    );
\add_ln290_reg_1359_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(18),
      Q => \add_ln290_reg_1359_reg[31]_0\(18),
      R => '0'
    );
\add_ln290_reg_1359_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(19),
      Q => \add_ln290_reg_1359_reg[31]_0\(19),
      R => '0'
    );
\add_ln290_reg_1359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(1),
      Q => \add_ln290_reg_1359_reg[31]_0\(1),
      R => '0'
    );
\add_ln290_reg_1359_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(20),
      Q => \add_ln290_reg_1359_reg[31]_0\(20),
      R => '0'
    );
\add_ln290_reg_1359_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(21),
      Q => \add_ln290_reg_1359_reg[31]_0\(21),
      R => '0'
    );
\add_ln290_reg_1359_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(22),
      Q => \add_ln290_reg_1359_reg[31]_0\(22),
      R => '0'
    );
\add_ln290_reg_1359_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(23),
      Q => \add_ln290_reg_1359_reg[31]_0\(23),
      R => '0'
    );
\add_ln290_reg_1359_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_1359_reg[15]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_1359_reg[23]_i_1_n_20\,
      CO(6) => \add_ln290_reg_1359_reg[23]_i_1_n_21\,
      CO(5) => \add_ln290_reg_1359_reg[23]_i_1_n_22\,
      CO(4) => \add_ln290_reg_1359_reg[23]_i_1_n_23\,
      CO(3) => \add_ln290_reg_1359_reg[23]_i_1_n_24\,
      CO(2) => \add_ln290_reg_1359_reg[23]_i_1_n_25\,
      CO(1) => \add_ln290_reg_1359_reg[23]_i_1_n_26\,
      CO(0) => \add_ln290_reg_1359_reg[23]_i_1_n_27\,
      DI(7 downto 0) => tmp_reg_1289(22 downto 15),
      O(7 downto 0) => add_ln290_fu_1042_p2(23 downto 16),
      S(7) => \add_ln290_reg_1359[23]_i_2_n_20\,
      S(6) => \add_ln290_reg_1359[23]_i_3_n_20\,
      S(5) => \add_ln290_reg_1359[23]_i_4_n_20\,
      S(4) => \add_ln290_reg_1359[23]_i_5_n_20\,
      S(3) => \add_ln290_reg_1359[23]_i_6_n_20\,
      S(2) => \add_ln290_reg_1359[23]_i_7_n_20\,
      S(1) => \add_ln290_reg_1359[23]_i_8_n_20\,
      S(0) => \add_ln290_reg_1359[23]_i_9_n_20\
    );
\add_ln290_reg_1359_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(24),
      Q => \add_ln290_reg_1359_reg[31]_0\(24),
      R => '0'
    );
\add_ln290_reg_1359_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(25),
      Q => \add_ln290_reg_1359_reg[31]_0\(25),
      R => '0'
    );
\add_ln290_reg_1359_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(26),
      Q => \add_ln290_reg_1359_reg[31]_0\(26),
      R => '0'
    );
\add_ln290_reg_1359_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(27),
      Q => \add_ln290_reg_1359_reg[31]_0\(27),
      R => '0'
    );
\add_ln290_reg_1359_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(28),
      Q => \add_ln290_reg_1359_reg[31]_0\(28),
      R => '0'
    );
\add_ln290_reg_1359_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(29),
      Q => \add_ln290_reg_1359_reg[31]_0\(29),
      R => '0'
    );
\add_ln290_reg_1359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(2),
      Q => \add_ln290_reg_1359_reg[31]_0\(2),
      R => '0'
    );
\add_ln290_reg_1359_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(30),
      Q => \add_ln290_reg_1359_reg[31]_0\(30),
      R => '0'
    );
\add_ln290_reg_1359_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(31),
      Q => \add_ln290_reg_1359_reg[31]_0\(31),
      R => '0'
    );
\add_ln290_reg_1359_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_1359_reg[23]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln290_reg_1359_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln290_reg_1359_reg[31]_i_1_n_21\,
      CO(5) => \add_ln290_reg_1359_reg[31]_i_1_n_22\,
      CO(4) => \add_ln290_reg_1359_reg[31]_i_1_n_23\,
      CO(3) => \add_ln290_reg_1359_reg[31]_i_1_n_24\,
      CO(2) => \add_ln290_reg_1359_reg[31]_i_1_n_25\,
      CO(1) => \add_ln290_reg_1359_reg[31]_i_1_n_26\,
      CO(0) => \add_ln290_reg_1359_reg[31]_i_1_n_27\,
      DI(7) => '0',
      DI(6 downto 0) => tmp_reg_1289(29 downto 23),
      O(7 downto 0) => add_ln290_fu_1042_p2(31 downto 24),
      S(7) => \add_ln290_reg_1359[31]_i_2_n_20\,
      S(6) => \add_ln290_reg_1359[31]_i_3_n_20\,
      S(5) => \add_ln290_reg_1359[31]_i_4_n_20\,
      S(4) => \add_ln290_reg_1359[31]_i_5_n_20\,
      S(3) => \add_ln290_reg_1359[31]_i_6_n_20\,
      S(2) => \add_ln290_reg_1359[31]_i_7_n_20\,
      S(1) => \add_ln290_reg_1359[31]_i_8_n_20\,
      S(0) => \add_ln290_reg_1359[31]_i_9_n_20\
    );
\add_ln290_reg_1359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(3),
      Q => \add_ln290_reg_1359_reg[31]_0\(3),
      R => '0'
    );
\add_ln290_reg_1359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(4),
      Q => \add_ln290_reg_1359_reg[31]_0\(4),
      R => '0'
    );
\add_ln290_reg_1359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(5),
      Q => \add_ln290_reg_1359_reg[31]_0\(5),
      R => '0'
    );
\add_ln290_reg_1359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(6),
      Q => \add_ln290_reg_1359_reg[31]_0\(6),
      R => '0'
    );
\add_ln290_reg_1359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(7),
      Q => \add_ln290_reg_1359_reg[31]_0\(7),
      R => '0'
    );
\add_ln290_reg_1359_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_1359_reg[7]_i_1_n_20\,
      CO(6) => \add_ln290_reg_1359_reg[7]_i_1_n_21\,
      CO(5) => \add_ln290_reg_1359_reg[7]_i_1_n_22\,
      CO(4) => \add_ln290_reg_1359_reg[7]_i_1_n_23\,
      CO(3) => \add_ln290_reg_1359_reg[7]_i_1_n_24\,
      CO(2) => \add_ln290_reg_1359_reg[7]_i_1_n_25\,
      CO(1) => \add_ln290_reg_1359_reg[7]_i_1_n_26\,
      CO(0) => \add_ln290_reg_1359_reg[7]_i_1_n_27\,
      DI(7 downto 0) => trunc_ln_reg_1344(7 downto 0),
      O(7 downto 0) => add_ln290_fu_1042_p2(7 downto 0),
      S(7) => \add_ln290_reg_1359[7]_i_2_n_20\,
      S(6) => \add_ln290_reg_1359[7]_i_3_n_20\,
      S(5) => \add_ln290_reg_1359[7]_i_4_n_20\,
      S(4) => \add_ln290_reg_1359[7]_i_5_n_20\,
      S(3) => \add_ln290_reg_1359[7]_i_6_n_20\,
      S(2) => \add_ln290_reg_1359[7]_i_7_n_20\,
      S(1) => \add_ln290_reg_1359[7]_i_8_n_20\,
      S(0) => \add_ln290_reg_1359[7]_i_9_n_20\
    );
\add_ln290_reg_1359_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(8),
      Q => \add_ln290_reg_1359_reg[31]_0\(8),
      R => '0'
    );
\add_ln290_reg_1359_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => add_ln290_fu_1042_p2(9),
      Q => \add_ln290_reg_1359_reg[31]_0\(9),
      R => '0'
    );
\add_ln314_reg_1337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => select_ln311_fu_931_p3(0),
      Q => \^q\(0),
      R => '0'
    );
\add_ln314_reg_1337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => add_ln314_fu_939_p2(1),
      Q => \^q\(1),
      R => '0'
    );
\al1[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \^tmp_5_reg_1408_reg[14]_0\(11),
      I1 => \ap_return_preg_reg[15]\(9),
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => \^tmp_5_reg_1408_reg[14]_0\(10),
      I4 => \ap_return_preg_reg[15]\(8),
      O => \tmp_5_reg_1408_reg[11]_0\
    );
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \^grp_encode_fu_333_grp_logscl_fu_657_p_start\,
      I1 => \q0_reg[0]\,
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      I4 => grp_logscl_fu_353_ap_start_reg_reg_1(0),
      O => grp_logscl_fu_353_ap_start_reg_reg_0(0)
    );
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7FFFF"
    )
        port map (
      I0 => \^grp_encode_fu_333_grp_uppol2_fu_676_p_start\,
      I1 => \q0_reg[0]\,
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      I4 => grp_uppol2_fu_379_ap_start_reg_reg_1(0),
      O => grp_uppol2_fu_379_ap_start_reg_reg_0(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_333_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(0),
      I1 => i_fu_200_reg(2),
      I2 => i_fu_200_reg(3),
      I3 => i_fu_200_reg(1),
      I4 => i_fu_200_reg(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(0),
      I1 => i_fu_200_reg(2),
      I2 => i_fu_200_reg(3),
      I3 => i_fu_200_reg(1),
      I4 => i_fu_200_reg(0),
      O => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(1),
      I1 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_6_fu_216_reg(4),
      I2 => i_6_fu_216_reg(3),
      I3 => i_6_fu_216_reg(2),
      I4 => i_6_fu_216_reg(1),
      I5 => i_6_fu_216_reg(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_ap_done,
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_rlt1_o_ap_vld,
      Q => grp_encode_fu_333_ph1_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^ap_cs_fsm_reg[13]_0\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_deth_o_ap_vld,
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => \^ap_cs_fsm_reg[13]_0\(4),
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[13]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__5_n_20\,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[13]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^ap_cs_fsm_reg[13]_0\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[8]_0\(0),
      Q => grp_encode_fu_333_rlt1_o_ap_vld,
      R => ap_rst
    );
\ap_return_preg[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^tmp_5_reg_1408_reg[14]_0\(10),
      I1 => \ap_return_preg_reg[15]\(8),
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => \^tmp_5_reg_1408_reg[14]_0\(11),
      I4 => \ap_return_preg_reg[15]\(9),
      O => \^tmp_5_reg_1408_reg[10]_0\
    );
\ap_return_preg[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F5FFFFF3FFFF"
    )
        port map (
      I0 => \ap_return_preg_reg[15]\(10),
      I1 => \^tmp_5_reg_1408_reg[14]_0\(12),
      I2 => \^tmp_5_reg_1408_reg[10]_0\,
      I3 => \ap_CS_fsm_reg[0]_2\,
      I4 => \^tmp_5_reg_1408_reg[14]_0\(13),
      I5 => \ap_return_preg_reg[15]\(11),
      O => \^reg_407_reg[12]_0\
    );
\ap_return_preg[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \ap_return_preg_reg[15]\(6),
      I1 => \^tmp_5_reg_1408_reg[14]_0\(6),
      I2 => \^reg_407_reg[4]\,
      I3 => \ap_CS_fsm_reg[0]_2\,
      I4 => \^tmp_5_reg_1408_reg[14]_0\(7),
      I5 => \ap_return_preg_reg[15]\(7),
      O => \reg_407_reg[6]\
    );
\ap_return_preg[15]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC53"
    )
        port map (
      I0 => \ap_return_preg_reg[15]\(10),
      I1 => \^tmp_5_reg_1408_reg[14]_0\(12),
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => \^tmp_5_reg_1408_reg[10]_0\,
      I4 => \ap_return_preg[15]_i_33__0\(0),
      O => \reg_407_reg[12]\
    );
\ap_return_preg[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBA"
    )
        port map (
      I0 => \^reg_407_reg[12]_0\,
      I1 => \ap_CS_fsm_reg[0]_2\,
      I2 => \^tmp_5_reg_1408_reg[14]_0\(14),
      I3 => \ap_return_preg_reg[15]\(12),
      O => \ap_CS_fsm_reg[7]_rep__7\
    );
\ap_return_preg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^tmp_5_reg_1408_reg[14]_0\(0),
      I1 => \ap_return_preg_reg[15]\(0),
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => \^tmp_5_reg_1408_reg[14]_0\(1),
      I4 => \ap_return_preg_reg[15]\(1),
      O => \^tmp_5_reg_1408_reg[0]_0\
    );
\ap_return_preg[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \ap_return_preg_reg[15]\(2),
      I1 => \^tmp_5_reg_1408_reg[14]_0\(2),
      I2 => \^tmp_5_reg_1408_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[0]_2\,
      I4 => \^tmp_5_reg_1408_reg[14]_0\(3),
      I5 => \ap_return_preg_reg[15]\(3),
      O => \^reg_407_reg[2]\
    );
\ap_return_preg[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \ap_return_preg_reg[15]\(4),
      I1 => \^tmp_5_reg_1408_reg[14]_0\(4),
      I2 => \^reg_407_reg[2]\,
      I3 => \ap_CS_fsm_reg[0]_2\,
      I4 => \^tmp_5_reg_1408_reg[14]_0\(5),
      I5 => \ap_return_preg_reg[15]\(5),
      O => \^reg_407_reg[4]\
    );
\dec_nbh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(0),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(0)
    );
\dec_nbh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^add_ln314_reg_1337_reg[0]_0\(4),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(10)
    );
\dec_nbh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tmp_s_reg_1381_reg[10]_i_2_0\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(11)
    );
\dec_nbh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tmp_s_reg_1381_reg[10]_i_2_0\(1),
      I1 => \dec_nbh_reg[0]\,
      I2 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(12)
    );
\dec_nbh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tmp_s_reg_1381_reg[10]_i_2_0\(2),
      I1 => \dec_nbh_reg[0]\,
      I2 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(13)
    );
\dec_nbh[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8000000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      I1 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I3 => \dec_nbh_reg[0]\,
      I4 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(14)
    );
\dec_nbh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(1),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(1)
    );
\dec_nbh[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(2),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(2)
    );
\dec_nbh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(3),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(3)
    );
\dec_nbh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(4),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(4)
    );
\dec_nbh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(5),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(5)
    );
\dec_nbh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^add_ln314_reg_1337_reg[0]_0\(0),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(6)
    );
\dec_nbh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^add_ln314_reg_1337_reg[0]_0\(1),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(7)
    );
\dec_nbh[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^add_ln314_reg_1337_reg[0]_0\(2),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(8)
    );
\dec_nbh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^add_ln314_reg_1337_reg[0]_0\(3),
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      I2 => \dec_nbh_reg[0]\,
      I3 => \dec_nbh_reg[14]\(0),
      O => \ap_CS_fsm_reg[7]_rep\(9)
    );
grp_filtez_fu_318: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtez
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(0) => ap_NS_fsm(7),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_5(15 downto 0),
      E(0) => reg_4490,
      O147(31 downto 0) => sub_ln285_fu_813_p20_out(31 downto 0),
      P(12) => mul_15ns_11ns_25_1_1_U95_n_20,
      P(11) => mul_15ns_11ns_25_1_1_U95_n_21,
      P(10) => mul_15ns_11ns_25_1_1_U95_n_22,
      P(9) => mul_15ns_11ns_25_1_1_U95_n_23,
      P(8) => mul_15ns_11ns_25_1_1_U95_n_24,
      P(7) => mul_15ns_11ns_25_1_1_U95_n_25,
      P(6) => mul_15ns_11ns_25_1_1_U95_n_26,
      P(5) => mul_15ns_11ns_25_1_1_U95_n_27,
      P(4) => mul_15ns_11ns_25_1_1_U95_n_28,
      P(3) => mul_15ns_11ns_25_1_1_U95_n_29,
      P(2) => mul_15ns_11ns_25_1_1_U95_n_30,
      P(1) => mul_15ns_11ns_25_1_1_U95_n_31,
      P(0) => mul_15ns_11ns_25_1_1_U95_n_32,
      Q(3 downto 2) => \^ap_cs_fsm_reg[13]_0\(3 downto 2),
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state6,
      \add_ln314_reg_1337_reg[1]_i_2_0\(31 downto 0) => trunc_ln9_reg_1278(31 downto 0),
      \ap_CS_fsm_reg[0]_0\ => grp_filtez_fu_318_n_23,
      \ap_CS_fsm_reg[0]_1\ => grp_filtez_fu_318_n_99,
      \ap_CS_fsm_reg[11]\(2 downto 0) => \ap_CS_fsm_reg[11]_4\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => \ap_CS_fsm_reg[1]_1\(0),
      \ap_CS_fsm_reg[7]\ => grp_filtez_fu_318_n_20,
      \ap_CS_fsm_reg[8]\ => grp_filtez_fu_318_n_21,
      ap_clk => ap_clk,
      ap_ready => grp_quantl_fu_336_ap_ready,
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => bpl_q0(31 downto 0),
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      delay_bpl_address0(2 downto 0) => delay_bpl_address0(2 downto 0),
      grp_filtez_fu_318_ap_done => grp_filtez_fu_318_ap_done,
      grp_filtez_fu_318_ap_start_reg => grp_filtez_fu_318_ap_start_reg,
      grp_filtez_fu_318_ap_start_reg_reg => ram_reg_bram_0_i_90_n_20,
      grp_quantl_fu_336_ap_start_reg => grp_quantl_fu_336_ap_start_reg,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_upzero_fu_361_bli_address0(2 downto 0) => grp_upzero_fu_361_bli_address0(2 downto 0),
      grp_upzero_fu_361_dlti_address0(2 downto 0) => grp_upzero_fu_361_dlti_address0(2 downto 0),
      grp_upzero_fu_370_bli_address0(2 downto 0) => grp_upzero_fu_370_bli_address0(2 downto 0),
      grp_upzero_fu_370_dlti_address0(2 downto 0) => grp_upzero_fu_370_dlti_address0(2 downto 0),
      \q0_reg[31]\(2 downto 0) => \q0_reg[31]_0\(2 downto 0),
      ram_reg_bram_0 => \q0_reg[0]\,
      ram_reg_bram_0_0(2 downto 0) => ram_reg_bram_0_2(2 downto 0),
      \reg_449_reg[30]\(30 downto 0) => trunc_ln285_fu_809_p1(30 downto 0),
      \rh2_reg[0]\(0) => encoded_ce0_0(0),
      \rh2_reg[0]_0\(0) => ram_reg_bram_0(0),
      \rh2_reg[30]\(30 downto 0) => \rh2_reg[30]\(30 downto 0),
      \rh2_reg[30]_0\(30 downto 0) => \rh2_reg[30]_1\(30 downto 0),
      \rh2_reg[30]_1\(30 downto 0) => \rh2_reg[30]_0\(30 downto 0),
      \rh2_reg[30]_2\ => \rlt1_reg[0]\,
      \sub_ln285_reg_1299_reg[31]\(31 downto 0) => trunc_ln8_reg_1273(31 downto 0),
      \trunc_ln304_reg_1329_reg[30]\(31 downto 0) => reg_449(31 downto 0),
      \trunc_ln9_reg_1278_reg[30]\(1) => add_ln314_fu_939_p2(1),
      \trunc_ln9_reg_1278_reg[30]\(0) => select_ln311_fu_931_p3(0),
      \zl_1_fu_36_reg[45]_0\(31 downto 0) => grp_filtez_fu_318_ap_return(31 downto 0)
    );
grp_filtez_fu_318_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_filtez_fu_318_n_23,
      Q => grp_filtez_fu_318_ap_start_reg,
      R => ap_rst
    );
grp_logscl_fu_353_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_logscl_fu_353_ap_start_reg_reg_1(1),
      I1 => grp_encode_fu_333_ph1_o_ap_vld,
      I2 => \^grp_encode_fu_333_grp_logscl_fu_657_p_start\,
      O => grp_logscl_fu_353_ap_start_reg_i_1_n_20
    );
grp_logscl_fu_353_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_logscl_fu_353_ap_start_reg_i_1_n_20,
      Q => \^grp_encode_fu_333_grp_logscl_fu_657_p_start\,
      R => ap_rst
    );
grp_quantl_fu_336: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_quantl
     port map (
      D(1) => \^ap_cs_fsm_reg[8]_0\(0),
      D(0) => ap_NS_fsm(8),
      E(0) => \^e\(0),
      Q(1) => \^ap_cs_fsm_reg[13]_0\(2),
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[3]_0\(0) => grp_quantl_fu_336_ap_ready,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      detl(11) => \^detl\(0),
      detl(10 downto 0) => DSP_ALU_INST_0(10 downto 0),
      grp_filtez_fu_318_ap_done => grp_filtez_fu_318_ap_done,
      grp_quantl_fu_336_ap_start_reg => grp_quantl_fu_336_ap_start_reg,
      \il_reg[0]\ => \q0_reg[0]\,
      \q0_reg[5]\(5 downto 0) => \^q0_reg[5]\(5 downto 0),
      \tmp_reg_245_reg[0]_0\(31 downto 0) => sub_ln285_reg_1299(31 downto 0)
    );
grp_quantl_fu_336_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_filtez_fu_318_n_99,
      Q => grp_quantl_fu_336_ap_start_reg,
      R => ap_rst
    );
grp_scalel_fu_403_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => grp_scalel_fu_403_ap_start_reg_reg_1(1),
      I1 => ap_CS_fsm_state13,
      I2 => grp_encode_fu_333_ph1_o_ap_vld,
      I3 => \^grp_encode_fu_333_grp_scalel_fu_663_p_start\,
      O => grp_scalel_fu_403_ap_start_reg_i_1_n_20
    );
grp_scalel_fu_403_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_scalel_fu_403_ap_start_reg_i_1_n_20,
      Q => \^grp_encode_fu_333_grp_scalel_fu_663_p_start\,
      R => ap_rst
    );
grp_uppol1_fu_414_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => grp_uppol1_fu_414_ap_start_reg_reg_0(0),
      I2 => \^grp_encode_fu_333_grp_uppol1_fu_669_p_start\,
      O => grp_uppol1_fu_414_ap_start_reg_i_1_n_20
    );
grp_uppol1_fu_414_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_414_ap_start_reg_i_1_n_20,
      Q => \^grp_encode_fu_333_grp_uppol1_fu_669_p_start\,
      R => ap_rst
    );
grp_uppol1_fu_422: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1_9
     port map (
      CEB1 => \^cea1\,
      D(1) => ap_NS_fsm(13),
      D(0) => grp_encode_fu_333_ap_done,
      E(0) => \^e\(0),
      Q(3) => \^ap_cs_fsm_reg[13]_0\(4),
      Q(2) => ap_CS_fsm_state13,
      Q(1) => grp_encode_fu_333_ph1_o_ap_vld,
      Q(0) => \ap_CS_fsm_reg_n_20_[0]\,
      \ah1_reg[15]\(15 downto 0) => \ah1_reg[15]\(15 downto 0),
      \ah1_reg[15]_0\(15 downto 0) => \ah1_reg[15]_0\(15 downto 0),
      \al1_reg[0]\(0) => ram_reg_bram_0(0),
      \al1_reg[11]\ => \al1_reg[11]\,
      \al1_reg[11]_0\ => \al1_reg[11]_0\,
      \al1_reg[12]\ => \al1_reg[12]\,
      \al1_reg[12]_0\ => \al1_reg[12]_0\,
      \al1_reg[13]\ => \al1_reg[13]\,
      \al1_reg[13]_0\ => \al1_reg[13]_0\,
      \al1_reg[14]\ => \al1_reg[14]\,
      \al1_reg[14]_0\ => \al1_reg[14]_0\,
      \al1_reg[15]\(15 downto 0) => \al1_reg[15]\(15 downto 0),
      \al1_reg[15]_0\(15 downto 0) => \al1_reg[15]_0\(15 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_1\,
      \ap_CS_fsm_reg[12]\ => grp_uppol1_fu_422_n_22,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]_7\(0),
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_8\,
      \ap_CS_fsm_reg[3]_1\ => \ap_CS_fsm_reg[3]_9\,
      \ap_CS_fsm_reg[3]_2\ => \ap_CS_fsm_reg[3]_10\,
      \ap_CS_fsm_reg[4]\ => \rlt1_reg[0]\,
      \ap_CS_fsm_reg[4]_rep__0\ => al11,
      ap_clk => ap_clk,
      \ap_return_preg_reg[14]_0\(14 downto 0) => tmp_11_reg_1413(14 downto 0),
      ap_rst => ap_rst,
      detl(0) => \^detl\(0),
      \detl_reg[14]\(0) => \detl_reg[14]\(0),
      encoded_ce0 => encoded_ce0,
      encoded_ce0_0(3 downto 0) => encoded_ce0_0(3 downto 0),
      encoded_we0 => \q0_reg[0]\,
      grp_encode_fu_333_ap_start_reg => grp_encode_fu_333_ap_start_reg,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(0),
      grp_uppol1_fu_422_ap_start_reg => grp_uppol1_fu_422_ap_start_reg,
      grp_uppol1_fu_669_ap_done => grp_uppol1_fu_669_ap_done,
      grp_uppol1_fu_669_ap_return(11 downto 0) => grp_uppol1_fu_669_ap_return(11 downto 0),
      plt(31 downto 0) => add_ln317_fu_1088_p2(31 downto 0),
      plt1(31 downto 0) => \^plt1\(31 downto 0)
    );
grp_uppol1_fu_422_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol1_fu_422_n_22,
      Q => grp_uppol1_fu_422_ap_start_reg,
      R => ap_rst
    );
grp_uppol2_fu_379_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => grp_uppol2_fu_379_ap_start_reg_reg_1(1),
      I2 => \^grp_encode_fu_333_grp_uppol2_fu_676_p_start\,
      O => grp_uppol2_fu_379_ap_start_reg_i_1_n_20
    );
grp_uppol2_fu_379_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol2_fu_379_ap_start_reg_i_1_n_20,
      Q => \^grp_encode_fu_333_grp_uppol2_fu_676_p_start\,
      R => ap_rst
    );
grp_uppol2_fu_388: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2_10
     port map (
      CEB1 => \^cea1\,
      D(1) => grp_encode_fu_333_deth_o_ap_vld,
      D(0) => ap_NS_fsm(11),
      DSP_A_B_DATA_INST(31 downto 0) => DSP_A_B_DATA_INST(31 downto 0),
      Q(1) => \^ap_cs_fsm_reg[13]_0\(3),
      Q(0) => grp_encode_fu_333_ph1_o_ap_vld,
      \ah2_reg[14]\(14 downto 0) => \ah2_reg[14]\(14 downto 0),
      \ah2_reg[14]_0\(14 downto 0) => \ah2_reg[14]_0\(14 downto 0),
      \al2_reg[14]\(14 downto 0) => \al2_reg[14]\(14 downto 0),
      \al2_reg[14]_0\ => \q0_reg[0]\,
      \al2_reg[14]_1\(14 downto 0) => \al2_reg[14]_0\(14 downto 0),
      \al2_reg[14]_2\(14 downto 0) => \tmp_5_reg_1408_reg[14]_1\(14 downto 0),
      \ap_CS_fsm_reg[10]\ => grp_uppol2_fu_388_n_54,
      \ap_CS_fsm_reg[12]\(0) => grp_upzero_fu_370_ap_done,
      \ap_CS_fsm_reg[12]_0\ => grp_upzero_fu_361_n_71,
      \ap_CS_fsm_reg[1]_0\(0) => \^ap_cs_fsm_reg[1]_0\(0),
      \ap_CS_fsm_reg[4]_rep__0\ => deth1,
      ap_clk => ap_clk,
      \ap_return_preg_reg[14]_0\(14 downto 0) => grp_uppol2_fu_388_ap_return(14 downto 0),
      \ap_return_preg_reg[14]_i_4_0\(15 downto 0) => \ah1_reg[15]_0\(15 downto 0),
      ap_rst => ap_rst,
      \deth_reg[14]\(0) => \^d\(0),
      \deth_reg[14]_0\(0) => \deth_reg[14]\(0),
      grp_logscl_fu_657_ap_done => grp_logscl_fu_657_ap_done,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(0),
      grp_uppol2_fu_388_ap_start_reg => grp_uppol2_fu_388_ap_start_reg,
      \nbh_reg[0]\(1) => encoded_ce0_0(2),
      \nbh_reg[0]\(0) => encoded_ce0_0(0),
      \nbh_reg[0]_0\(0) => ram_reg_bram_0(0),
      \nbl_reg[14]\(14 downto 0) => \nbl_reg[14]\(14 downto 0),
      \nbl_reg[14]_0\(14 downto 0) => \nbl_reg[14]_0\(14 downto 0),
      \nbl_reg[14]_1\(14 downto 0) => \tmp_3_reg_1403_reg[14]_0\(14 downto 0),
      plt(31 downto 0) => add_ln317_fu_1088_p2(31 downto 0),
      plt1(31 downto 0) => \^plt1\(31 downto 0),
      \tmp_product__0_i_1__0\(31 downto 0) => tmp_7_reg_1324(31 downto 0),
      \tmp_product_i_18__0\(13 downto 0) => trunc_ln1_reg_1350(13 downto 0)
    );
grp_uppol2_fu_388_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_uppol2_fu_388_n_54,
      Q => grp_uppol2_fu_388_ap_start_reg,
      R => ap_rst
    );
grp_upzero_fu_361: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      P(15 downto 0) => sext_ln288_fu_968_p1(15 downto 0),
      Q(2) => \^ap_cs_fsm_reg[13]_0\(3),
      Q(1) => grp_encode_fu_333_ph1_o_ap_vld,
      Q(0) => grp_encode_fu_333_rlt1_o_ap_vld,
      S(5 downto 0) => S(5 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[10]\ => grp_upzero_fu_361_n_72,
      \ap_CS_fsm_reg[11]\ => grp_upzero_fu_361_n_71,
      \ap_CS_fsm_reg[11]_0\(0) => \ap_CS_fsm_reg[11]_0\(0),
      \ap_CS_fsm_reg[11]_1\(0) => \ap_CS_fsm_reg[11]_3\(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(7 downto 0) => \ap_CS_fsm_reg[3]_1\(7 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_2\(7 downto 0),
      \ap_CS_fsm_reg[7]_0\(2 downto 0) => \ap_CS_fsm_reg[7]_0\(2 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      \dlti_load_2_reg_379_reg[15]_0\(15 downto 0) => \dlti_load_2_reg_379_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]_0\(15 downto 0),
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_uppol2_fu_676_ap_done => grp_uppol2_fu_676_ap_done,
      grp_upzero_fu_361_ap_start_reg => grp_upzero_fu_361_ap_start_reg,
      grp_upzero_fu_361_bli_address0(2 downto 0) => grp_upzero_fu_361_bli_address0(2 downto 0),
      grp_upzero_fu_361_dlti_address0(2 downto 0) => grp_upzero_fu_361_dlti_address0(2 downto 0),
      p_0_in => p_0_in,
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[0]_0\ => \q0_reg[0]_0\,
      \q0_reg[31]\ => \q0_reg[31]\,
      ram_reg_0_7_30_30_i_2(23 downto 0) => ram_reg_0_7_30_30_i_2(23 downto 0),
      ram_reg_bram_0(15 downto 0) => trunc_ln_reg_1344(15 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0_1,
      ram_reg_bram_0_1 => grp_filtez_fu_318_n_20,
      ram_reg_bram_0_2(0) => encoded_ce0_0(0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0(1),
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]_0\(15 downto 0)
    );
grp_upzero_fu_361_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_361_n_72,
      Q => grp_upzero_fu_361_ap_start_reg,
      R => ap_rst
    );
grp_upzero_fu_370: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_upzero_11
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(0) => grp_upzero_fu_370_ap_done,
      DSP_ALU_INST(13 downto 0) => trunc_ln1_reg_1350(13 downto 0),
      Q(1) => \^ap_cs_fsm_reg[13]_0\(3),
      Q(0) => grp_encode_fu_333_ph1_o_ap_vld,
      \ap_CS_fsm_reg[10]\ => grp_upzero_fu_370_n_72,
      \ap_CS_fsm_reg[11]\(0) => \ap_CS_fsm_reg[11]_1\(0),
      \ap_CS_fsm_reg[11]_0\(0) => \ap_CS_fsm_reg[11]_2\(0),
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_3\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\(5 downto 0) => \ap_CS_fsm_reg[3]_4\(5 downto 0),
      \ap_CS_fsm_reg[3]_2\(7 downto 0) => \ap_CS_fsm_reg[3]_5\(7 downto 0),
      \ap_CS_fsm_reg[3]_3\(7 downto 0) => \ap_CS_fsm_reg[3]_6\(7 downto 0),
      \ap_CS_fsm_reg[4]_rep__0\ => \ap_CS_fsm_reg[4]_rep__0\,
      \ap_CS_fsm_reg[4]_rep__0_0\(0) => \ap_CS_fsm_reg[4]_rep__0_0\(0),
      \ap_CS_fsm_reg[6]_0\(1 downto 0) => \ap_CS_fsm_reg[6]_0\(1 downto 0),
      \ap_CS_fsm_reg[7]_0\(2 downto 0) => \ap_CS_fsm_reg[7]_1\(2 downto 0),
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => \dlti_load_4_reg_396_reg[15]\(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_1\(15 downto 0) => \dlti_load_4_reg_396_reg[15]_1\(15 downto 0),
      grp_upzero_fu_370_ap_start_reg => grp_upzero_fu_370_ap_start_reg,
      grp_upzero_fu_370_bli_address0(2 downto 0) => grp_upzero_fu_370_bli_address0(2 downto 0),
      grp_upzero_fu_370_dlti_address0(2 downto 0) => grp_upzero_fu_370_dlti_address0(2 downto 0),
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[0]_0\ => \q0_reg[0]_0\,
      \q0_reg[31]\ => \q0_reg[31]\,
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => \ram_reg_0_7_30_30_i_2__0\(23 downto 0),
      ram_reg_bram_0(13 downto 0) => sext_ln315_1_reg_1376(13 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0_1,
      ram_reg_bram_0_1 => grp_filtez_fu_318_n_21,
      ram_reg_bram_0_2(0) => encoded_ce0_0(0),
      ram_reg_bram_0_3(0) => ram_reg_bram_0(1),
      \reg_180_reg[15]_0\(15 downto 0) => \reg_180_reg[15]\(15 downto 0),
      \reg_180_reg[15]_1\(15 downto 0) => \reg_180_reg[15]_1\(15 downto 0)
    );
grp_upzero_fu_370_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_upzero_fu_370_n_72,
      Q => grp_upzero_fu_370_ap_start_reg,
      R => ap_rst
    );
\i_6_fu_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_6_fu_216_reg(0),
      O => \i_6_fu_216[0]_i_1_n_20\
    );
\i_6_fu_216[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_6_fu_216_reg(1),
      I1 => i_6_fu_216_reg(0),
      O => i_13_fu_651_p2(1)
    );
\i_6_fu_216[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_6_fu_216_reg(1),
      I1 => i_6_fu_216_reg(0),
      I2 => i_6_fu_216_reg(2),
      O => i_13_fu_651_p2(2)
    );
\i_6_fu_216[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_6_fu_216_reg(3),
      I1 => i_6_fu_216_reg(1),
      I2 => i_6_fu_216_reg(0),
      I3 => i_6_fu_216_reg(2),
      O => i_13_fu_651_p2(3)
    );
\i_6_fu_216[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_6_fu_216_reg(4),
      I1 => i_6_fu_216_reg(2),
      I2 => i_6_fu_216_reg(0),
      I3 => i_6_fu_216_reg(1),
      I4 => i_6_fu_216_reg(3),
      O => i_13_fu_651_p2(4)
    );
\i_6_fu_216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \i_6_fu_216[0]_i_1_n_20\,
      Q => i_6_fu_216_reg(0),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\i_6_fu_216_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_651_p2(1),
      Q => i_6_fu_216_reg(1),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\i_6_fu_216_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_651_p2(2),
      Q => i_6_fu_216_reg(2),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\i_6_fu_216_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_651_p2(3),
      Q => i_6_fu_216_reg(3),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\i_6_fu_216_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_13_fu_651_p2(4),
      Q => i_6_fu_216_reg(4),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\i_fu_200[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_200_reg(0),
      O => \i_fu_200[0]_i_1_n_20\
    );
\i_fu_200[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_200_reg(1),
      I1 => i_fu_200_reg(0),
      O => i_11_fu_531_p2(1)
    );
\i_fu_200[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_200_reg(1),
      I1 => i_fu_200_reg(0),
      I2 => i_fu_200_reg(2),
      O => i_11_fu_531_p2(2)
    );
\i_fu_200[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_200_reg(3),
      I1 => i_fu_200_reg(1),
      I2 => i_fu_200_reg(0),
      I3 => i_fu_200_reg(2),
      O => i_11_fu_531_p2(3)
    );
\i_fu_200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \i_fu_200[0]_i_1_n_20\,
      Q => i_fu_200_reg(0),
      R => ap_NS_fsm(1)
    );
\i_fu_200_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_531_p2(1),
      Q => i_fu_200_reg(1),
      R => ap_NS_fsm(1)
    );
\i_fu_200_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_531_p2(2),
      Q => i_fu_200_reg(2),
      R => ap_NS_fsm(1)
    );
\i_fu_200_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_11_fu_531_p2(3),
      Q => i_fu_200_reg(3),
      R => ap_NS_fsm(1)
    );
\idx17_fu_212[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx17_fu_212_reg(0),
      O => add_ln243_1_fu_664_p2(0)
    );
\idx17_fu_212[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx17_fu_212_reg(1),
      I1 => idx17_fu_212_reg(0),
      O => \idx17_fu_212[1]_i_1_n_20\
    );
\idx17_fu_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx17_fu_212_reg(2),
      I1 => idx17_fu_212_reg(0),
      I2 => idx17_fu_212_reg(1),
      O => \idx17_fu_212[2]_i_1_n_20\
    );
\idx17_fu_212[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx17_fu_212_reg(3),
      I1 => idx17_fu_212_reg(1),
      I2 => idx17_fu_212_reg(0),
      I3 => idx17_fu_212_reg(2),
      O => add_ln269_fu_675_p2(3)
    );
\idx17_fu_212[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => idx17_fu_212_reg(4),
      I1 => idx17_fu_212_reg(3),
      I2 => idx17_fu_212_reg(2),
      I3 => idx17_fu_212_reg(0),
      I4 => idx17_fu_212_reg(1),
      O => add_ln269_fu_675_p2(4)
    );
\idx17_fu_212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln243_1_fu_664_p2(0),
      Q => idx17_fu_212_reg(0),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\idx17_fu_212_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \idx17_fu_212[1]_i_1_n_20\,
      Q => idx17_fu_212_reg(1),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\idx17_fu_212_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \idx17_fu_212[2]_i_1_n_20\,
      Q => idx17_fu_212_reg(2),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\idx17_fu_212_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_675_p2(3),
      Q => idx17_fu_212_reg(3),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\idx17_fu_212_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_675_p2(4),
      Q => idx17_fu_212_reg(4),
      R => \ap_CS_fsm[4]_i_1__5_n_20\
    );
\idx_fu_196[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_196_reg[2]_0\(0),
      O => grp_encode_fu_333_h_address0(1)
    );
\idx_fu_196[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_196_reg[2]_0\(0),
      I1 => \^idx_fu_196_reg[2]_0\(1),
      O => grp_encode_fu_333_h_address0(2)
    );
\idx_fu_196[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_196_reg(3),
      I1 => \^idx_fu_196_reg[2]_0\(1),
      I2 => \^idx_fu_196_reg[2]_0\(0),
      O => \^idx_fu_196_reg[4]_0\(0)
    );
\idx_fu_196[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_196_reg(4),
      I1 => \^idx_fu_196_reg[2]_0\(0),
      I2 => \^idx_fu_196_reg[2]_0\(1),
      I3 => idx_fu_196_reg(3),
      O => \^idx_fu_196_reg[4]_0\(1)
    );
\idx_fu_196_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_333_h_address0(1),
      Q => \^idx_fu_196_reg[2]_0\(0),
      R => ap_NS_fsm(1)
    );
\idx_fu_196_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_333_h_address0(2),
      Q => \^idx_fu_196_reg[2]_0\(1),
      R => ap_NS_fsm(1)
    );
\idx_fu_196_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^idx_fu_196_reg[4]_0\(0),
      Q => idx_fu_196_reg(3),
      R => ap_NS_fsm(1)
    );
\idx_fu_196_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^idx_fu_196_reg[4]_0\(1),
      Q => idx_fu_196_reg(4),
      R => ap_NS_fsm(1)
    );
mul_14s_15ns_29_1_1_U98: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_14s_15ns_29_1_1
     port map (
      A(11) => \^d\(0),
      A(10 downto 0) => DSP_ALU_INST_2(10 downto 0),
      B(2 downto 1) => tmp_13_fu_986_p6(13 downto 12),
      B(0) => \^q\(1),
      D(13 downto 0) => sext_ln315_fu_1019_p1(13 downto 0),
      DI(0) => \rh1[15]_i_3_n_20\,
      DSP_ALU_INST(0) => \^ap_cs_fsm_reg[1]_0\(0),
      DSP_A_B_DATA_INST(0) => \^q\(0),
      Q(28 downto 0) => trunc_ln304_reg_1329(28 downto 0),
      S(1) => \rh1[15]_i_4_n_20\,
      S(0) => \rh1[15]_i_5_n_20\,
      \ap_CS_fsm_reg[4]_rep\(30 downto 0) => \ap_CS_fsm_reg[4]_rep_2\(30 downto 0),
      ap_clk => ap_clk,
      \rh1_reg[0]\ => \rlt1_reg[0]\,
      \rh1_reg[23]\(7) => \rh1[23]_i_3_n_20\,
      \rh1_reg[23]\(6) => \rh1[23]_i_4_n_20\,
      \rh1_reg[23]\(5) => \rh1[23]_i_5_n_20\,
      \rh1_reg[23]\(4) => \rh1[23]_i_6_n_20\,
      \rh1_reg[23]\(3) => \rh1[23]_i_7_n_20\,
      \rh1_reg[23]\(2) => \rh1[23]_i_8_n_20\,
      \rh1_reg[23]\(1) => \rh1[23]_i_9_n_20\,
      \rh1_reg[23]\(0) => \rh1[23]_i_10_n_20\,
      \rh1_reg[30]\(6) => \rh1[30]_i_3_n_20\,
      \rh1_reg[30]\(5) => \rh1[30]_i_4_n_20\,
      \rh1_reg[30]\(4) => \rh1[30]_i_5_n_20\,
      \rh1_reg[30]\(3) => \rh1[30]_i_6_n_20\,
      \rh1_reg[30]\(2) => \rh1[30]_i_7_n_20\,
      \rh1_reg[30]\(1) => \rh1[30]_i_8_n_20\,
      \rh1_reg[30]\(0) => \rh1[30]_i_9_n_20\,
      \rh1_reg[30]_0\(0) => grp_encode_fu_333_rlt1_o_ap_vld
    );
mul_15ns_11ns_25_1_1_U95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15ns_11ns_25_1_1
     port map (
      A(11) => \^d\(0),
      A(10 downto 0) => DSP_ALU_INST_2(10 downto 0),
      DSP_ALU_INST(0) => \^ap_cs_fsm_reg[1]_0\(0),
      P(12) => mul_15ns_11ns_25_1_1_U95_n_20,
      P(11) => mul_15ns_11ns_25_1_1_U95_n_21,
      P(10) => mul_15ns_11ns_25_1_1_U95_n_22,
      P(9) => mul_15ns_11ns_25_1_1_U95_n_23,
      P(8) => mul_15ns_11ns_25_1_1_U95_n_24,
      P(7) => mul_15ns_11ns_25_1_1_U95_n_25,
      P(6) => mul_15ns_11ns_25_1_1_U95_n_26,
      P(5) => mul_15ns_11ns_25_1_1_U95_n_27,
      P(4) => mul_15ns_11ns_25_1_1_U95_n_28,
      P(3) => mul_15ns_11ns_25_1_1_U95_n_29,
      P(2) => mul_15ns_11ns_25_1_1_U95_n_30,
      P(1) => mul_15ns_11ns_25_1_1_U95_n_31,
      P(0) => mul_15ns_11ns_25_1_1_U95_n_32,
      ap_clk => ap_clk
    );
mul_15s_32s_47_1_1_U92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_12
     port map (
      CEA2 => CEA2,
      D(46 downto 0) => xa_1_fu_204_reg(46 downto 0),
      DOUTADOUT(31 downto 0) => DOUTADOUT(31 downto 0),
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST_3(11 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U92_n_20,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U92_n_21,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U92_n_22,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U92_n_23,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U92_n_24,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U92_n_25,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U92_n_26,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U92_n_27,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U92_n_28,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U92_n_29,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U92_n_30,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U92_n_31,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U92_n_32,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U92_n_33,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U92_n_34,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U92_n_35,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U92_n_36,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U92_n_37,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U92_n_38,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U92_n_39,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U92_n_40,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U92_n_41,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U92_n_42,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U92_n_43,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U92_n_44,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U92_n_45,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U92_n_46,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U92_n_47,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U92_n_48,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U92_n_49,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U92_n_50,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U92_n_51,
      \ap_CS_fsm_reg[1]_3\(7) => mul_15s_32s_47_1_1_U92_n_52,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U92_n_53,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U92_n_54,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U92_n_55,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U92_n_56,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U92_n_57,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U92_n_58,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U92_n_59,
      \ap_CS_fsm_reg[1]_4\(6) => mul_15s_32s_47_1_1_U92_n_60,
      \ap_CS_fsm_reg[1]_4\(5) => mul_15s_32s_47_1_1_U92_n_61,
      \ap_CS_fsm_reg[1]_4\(4) => mul_15s_32s_47_1_1_U92_n_62,
      \ap_CS_fsm_reg[1]_4\(3) => mul_15s_32s_47_1_1_U92_n_63,
      \ap_CS_fsm_reg[1]_4\(2) => mul_15s_32s_47_1_1_U92_n_64,
      \ap_CS_fsm_reg[1]_4\(1) => mul_15s_32s_47_1_1_U92_n_65,
      \ap_CS_fsm_reg[1]_4\(0) => mul_15s_32s_47_1_1_U92_n_66,
      ap_clk => ap_clk,
      sext_ln244_fu_499_p1(30 downto 0) => sext_ln244_fu_499_p1(30 downto 0)
    );
mul_15s_32s_47_1_1_U93: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_15s_32s_47_1_1_13
     port map (
      CEA2 => CEA2,
      D(45 downto 0) => xb_1_fu_208_reg(45 downto 0),
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST_4(11 downto 0),
      O(7) => mul_15s_32s_47_1_1_U93_n_21,
      O(6) => mul_15s_32s_47_1_1_U93_n_22,
      O(5) => mul_15s_32s_47_1_1_U93_n_23,
      O(4) => mul_15s_32s_47_1_1_U93_n_24,
      O(3) => mul_15s_32s_47_1_1_U93_n_25,
      O(2) => mul_15s_32s_47_1_1_U93_n_26,
      O(1) => mul_15s_32s_47_1_1_U93_n_27,
      O(0) => mul_15s_32s_47_1_1_U93_n_28,
      P(0) => \tmp_product__1\(46),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      S(0) => mul_32s_7s_39_1_1_U94_n_62,
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U93_n_29,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U93_n_30,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U93_n_31,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U93_n_32,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U93_n_33,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U93_n_34,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U93_n_35,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U93_n_36,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U93_n_37,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U93_n_38,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U93_n_39,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U93_n_40,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U93_n_41,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U93_n_42,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U93_n_43,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U93_n_44,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U93_n_45,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U93_n_46,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U93_n_47,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U93_n_48,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U93_n_49,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U93_n_50,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U93_n_51,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U93_n_52,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U93_n_53,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U93_n_54,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U93_n_55,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U93_n_56,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U93_n_57,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U93_n_58,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U93_n_59,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U93_n_60,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U93_n_61,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U93_n_62,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U93_n_63,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U93_n_64,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U93_n_65,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U93_n_66,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U93_n_67,
      ap_clk => ap_clk,
      sext_ln244_1_fu_508_p1(34 downto 0) => sext_ln244_1_fu_508_p1(38 downto 4),
      \xb_1_fu_208_reg[7]\(1 downto 0) => tqmf_load_2_reg_1249(1 downto 0)
    );
mul_16s_15ns_31_1_1_U96: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_16s_15ns_31_1_1
     port map (
      D(15 downto 0) => sext_ln288_fu_968_p1(15 downto 0),
      DI(0) => \rlt1[15]_i_3_n_20\,
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_ALU_INST_0(12 downto 0) => DSP_ALU_INST_1(12 downto 0),
      E(0) => \^e\(0),
      Q(28 downto 0) => trunc_ln285_reg_1294(28 downto 0),
      S(7) => \rlt1[23]_i_3_n_20\,
      S(6) => \rlt1[23]_i_4_n_20\,
      S(5) => \rlt1[23]_i_5_n_20\,
      S(4) => \rlt1[23]_i_6_n_20\,
      S(3) => \rlt1[23]_i_7_n_20\,
      S(2) => \rlt1[23]_i_8_n_20\,
      S(1) => \rlt1[23]_i_9_n_20\,
      S(0) => \rlt1[23]_i_10_n_20\,
      \ap_CS_fsm_reg[4]_rep\(30 downto 0) => \ap_CS_fsm_reg[4]_rep_1\(30 downto 0),
      ap_clk => ap_clk,
      detl(11) => \^detl\(0),
      detl(10 downto 0) => DSP_ALU_INST_0(10 downto 0),
      \rlt1_reg[0]\ => \rlt1_reg[0]\,
      \rlt1_reg[30]\(6) => \rlt1[30]_i_4_n_20\,
      \rlt1_reg[30]\(5) => \rlt1[30]_i_5_n_20\,
      \rlt1_reg[30]\(4) => \rlt1[30]_i_6_n_20\,
      \rlt1_reg[30]\(3) => \rlt1[30]_i_7_n_20\,
      \rlt1_reg[30]\(2) => \rlt1[30]_i_8_n_20\,
      \rlt1_reg[30]\(1) => \rlt1[30]_i_9_n_20\,
      \rlt1_reg[30]\(0) => \rlt1[30]_i_10_n_20\,
      \rlt1_reg[30]_0\(0) => grp_encode_fu_333_rlt1_o_ap_vld
    );
mul_32s_7s_39_1_1_U94: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mul_32s_7s_39_1_1
     port map (
      CO(0) => mul_32s_7s_39_1_1_U94_n_20,
      D(0) => xb_1_fu_208_reg(46),
      DI(1) => \tmp_product__14_carry__3_i_1_n_20\,
      DI(0) => \tmp_product__14_carry__3_i_2_n_20\,
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      O(1) => mul_32s_7s_39_1_1_U94_n_22,
      O(0) => mul_32s_7s_39_1_1_U94_n_23,
      P(0) => \tmp_product__1\(46),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state2,
      S(2) => \tmp_product__14_carry__3_i_3_n_20\,
      S(1) => \tmp_product__14_carry__3_i_4_n_20\,
      S(0) => \tmp_product__14_carry__3_i_5_n_20\,
      \ap_CS_fsm_reg[1]\(0) => mul_32s_7s_39_1_1_U94_n_62,
      sext_ln244_1_fu_508_p1(34 downto 0) => sext_ln244_1_fu_508_p1(38 downto 4),
      tmp_product_carry_0(31 downto 0) => tqmf_load_2_reg_1249(31 downto 0),
      \tqmf_load_2_reg_1249_reg[29]\(2 downto 1) => grp_fu_438_p0(29 downto 28),
      \tqmf_load_2_reg_1249_reg[29]\(0) => grp_fu_438_p0(0),
      \tqmf_load_2_reg_1249_reg[30]\(0) => mul_32s_7s_39_1_1_U94_n_21,
      \trunc_ln255_1_reg_1244_reg[43]\(31 downto 0) => add_ln278_fu_741_p2(46 downto 15),
      \trunc_ln255_1_reg_1244_reg[44]\(31 downto 0) => sub_ln279_fu_757_p20_out(46 downto 15),
      \trunc_ln8_reg_1273_reg[0]\(3) => \trunc_ln8_reg_1273[0]_i_22_n_20\,
      \trunc_ln8_reg_1273_reg[0]\(2) => \trunc_ln8_reg_1273[0]_i_23_n_20\,
      \trunc_ln8_reg_1273_reg[0]\(1) => \trunc_ln8_reg_1273[0]_i_24_n_20\,
      \trunc_ln8_reg_1273_reg[0]\(0) => \trunc_ln8_reg_1273[0]_i_25_n_20\,
      \trunc_ln8_reg_1273_reg[0]_0\(3) => \trunc_ln8_reg_1273[0]_i_30_n_20\,
      \trunc_ln8_reg_1273_reg[0]_0\(2) => \trunc_ln8_reg_1273[0]_i_31_n_20\,
      \trunc_ln8_reg_1273_reg[0]_0\(1) => \trunc_ln8_reg_1273[0]_i_32_n_20\,
      \trunc_ln8_reg_1273_reg[0]_0\(0) => \trunc_ln8_reg_1273[0]_i_33_n_20\,
      \trunc_ln8_reg_1273_reg[0]_i_2_0\(0) => grp_fu_438_p0(1),
      \trunc_ln8_reg_1273_reg[31]\(37 downto 0) => trunc_ln255_1_reg_1244(40 downto 3),
      \trunc_ln8_reg_1273_reg[31]_0\(4) => \trunc_ln8_reg_1273[31]_i_2_n_20\,
      \trunc_ln8_reg_1273_reg[31]_0\(3) => \trunc_ln8_reg_1273[31]_i_3_n_20\,
      \trunc_ln8_reg_1273_reg[31]_0\(2) => \trunc_ln8_reg_1273[31]_i_4_n_20\,
      \trunc_ln8_reg_1273_reg[31]_0\(1) => \trunc_ln8_reg_1273[31]_i_5_n_20\,
      \trunc_ln8_reg_1273_reg[31]_0\(0) => \trunc_ln8_reg_1273[31]_i_6_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(5) => \trunc_ln8_reg_1273[31]_i_8_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(4) => \trunc_ln8_reg_1273[31]_i_9_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(3) => \trunc_ln8_reg_1273[31]_i_10_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(2) => \trunc_ln8_reg_1273[31]_i_11_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(1) => \trunc_ln8_reg_1273[31]_i_12_n_20\,
      \trunc_ln8_reg_1273_reg[31]_1\(0) => \trunc_ln8_reg_1273[31]_i_13_n_20\,
      \trunc_ln9_reg_1278_reg[1]\(2) => \trunc_ln9_reg_1278[1]_i_24_n_20\,
      \trunc_ln9_reg_1278_reg[1]\(1) => \trunc_ln9_reg_1278[1]_i_25_n_20\,
      \trunc_ln9_reg_1278_reg[1]\(0) => \trunc_ln9_reg_1278[1]_i_26_n_20\,
      \trunc_ln9_reg_1278_reg[1]_0\(2) => \trunc_ln9_reg_1278[1]_i_32_n_20\,
      \trunc_ln9_reg_1278_reg[1]_0\(1) => \trunc_ln9_reg_1278[1]_i_33_n_20\,
      \trunc_ln9_reg_1278_reg[1]_0\(0) => \trunc_ln9_reg_1278[1]_i_34_n_20\,
      \trunc_ln9_reg_1278_reg[25]\(0) => \trunc_ln9_reg_1278[25]_i_2_n_20\,
      \trunc_ln9_reg_1278_reg[25]_0\(0) => \trunc_ln9_reg_1278[25]_i_10_n_20\,
      \trunc_ln9_reg_1278_reg[31]\(4) => \trunc_ln9_reg_1278[31]_i_2_n_20\,
      \trunc_ln9_reg_1278_reg[31]\(3) => \trunc_ln9_reg_1278[31]_i_3_n_20\,
      \trunc_ln9_reg_1278_reg[31]\(2) => \trunc_ln9_reg_1278[31]_i_4_n_20\,
      \trunc_ln9_reg_1278_reg[31]\(1) => \trunc_ln9_reg_1278[31]_i_5_n_20\,
      \trunc_ln9_reg_1278_reg[31]\(0) => \trunc_ln9_reg_1278[31]_i_6_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(5) => \trunc_ln9_reg_1278[31]_i_7_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(4) => \trunc_ln9_reg_1278[31]_i_8_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(3) => \trunc_ln9_reg_1278[31]_i_9_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(2) => \trunc_ln9_reg_1278[31]_i_10_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(1) => \trunc_ln9_reg_1278[31]_i_11_n_20\,
      \trunc_ln9_reg_1278_reg[31]_0\(0) => \trunc_ln9_reg_1278[31]_i_12_n_20\,
      xb_4_fu_736_p2(37 downto 0) => xb_4_fu_736_p2(40 downto 3)
    );
mux_4_2_14_1_1_U97: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_mux_4_2_14_1_1
     port map (
      B(1 downto 0) => tmp_13_fu_986_p6(13 downto 12),
      Q(1 downto 0) => \^q\(1 downto 0)
    );
\nbh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(0),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\nbh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^add_ln314_reg_1337_reg[0]_0\(4),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(10)
    );
\nbh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^tmp_s_reg_1381_reg[10]_i_2_0\(0),
      O => \ap_CS_fsm_reg[10]_0\(11)
    );
\nbh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^tmp_s_reg_1381_reg[10]_i_2_0\(1),
      O => \ap_CS_fsm_reg[10]_0\(12)
    );
\nbh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^tmp_s_reg_1381_reg[10]_i_2_0\(2),
      O => \ap_CS_fsm_reg[10]_0\(13)
    );
\nbh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88008000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      I3 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I4 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      O => \ap_CS_fsm_reg[10]_0\(14)
    );
\nbh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(1),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(1)
    );
\nbh[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(2),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(2)
    );
\nbh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(3),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(3)
    );
\nbh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(4),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(4)
    );
\nbh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(5),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(5)
    );
\nbh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^add_ln314_reg_1337_reg[0]_0\(0),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(6)
    );
\nbh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^add_ln314_reg_1337_reg[0]_0\(1),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(7)
    );
\nbh[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^add_ln314_reg_1337_reg[0]_0\(2),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(8)
    );
\nbh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \^add_ln314_reg_1337_reg[0]_0\(3),
      I3 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \ap_CS_fsm_reg[10]_0\(9)
    );
\plt1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(0),
      O => \ap_CS_fsm_reg[10]_2\(0)
    );
\plt1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(10),
      O => \ap_CS_fsm_reg[10]_2\(10)
    );
\plt1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(11),
      O => \ap_CS_fsm_reg[10]_2\(11)
    );
\plt1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(12),
      O => \ap_CS_fsm_reg[10]_2\(12)
    );
\plt1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(13),
      O => \ap_CS_fsm_reg[10]_2\(13)
    );
\plt1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(14),
      O => \ap_CS_fsm_reg[10]_2\(14)
    );
\plt1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(15),
      O => \ap_CS_fsm_reg[10]_2\(15)
    );
\plt1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(16),
      O => \ap_CS_fsm_reg[10]_2\(16)
    );
\plt1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(17),
      O => \ap_CS_fsm_reg[10]_2\(17)
    );
\plt1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(18),
      O => \ap_CS_fsm_reg[10]_2\(18)
    );
\plt1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(19),
      O => \ap_CS_fsm_reg[10]_2\(19)
    );
\plt1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(1),
      O => \ap_CS_fsm_reg[10]_2\(1)
    );
\plt1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(20),
      O => \ap_CS_fsm_reg[10]_2\(20)
    );
\plt1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(21),
      O => \ap_CS_fsm_reg[10]_2\(21)
    );
\plt1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(22),
      O => \ap_CS_fsm_reg[10]_2\(22)
    );
\plt1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(23),
      O => \ap_CS_fsm_reg[10]_2\(23)
    );
\plt1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(24),
      O => \ap_CS_fsm_reg[10]_2\(24)
    );
\plt1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(25),
      O => \ap_CS_fsm_reg[10]_2\(25)
    );
\plt1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(26),
      O => \ap_CS_fsm_reg[10]_2\(26)
    );
\plt1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(27),
      O => \ap_CS_fsm_reg[10]_2\(27)
    );
\plt1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(28),
      O => \ap_CS_fsm_reg[10]_2\(28)
    );
\plt1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(29),
      O => \ap_CS_fsm_reg[10]_2\(29)
    );
\plt1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(2),
      O => \ap_CS_fsm_reg[10]_2\(2)
    );
\plt1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(30),
      O => \ap_CS_fsm_reg[10]_2\(30)
    );
\plt1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(31),
      O => \ap_CS_fsm_reg[10]_2\(31)
    );
\plt1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(3),
      O => \ap_CS_fsm_reg[10]_2\(3)
    );
\plt1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(4),
      O => \ap_CS_fsm_reg[10]_2\(4)
    );
\plt1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(5),
      O => \ap_CS_fsm_reg[10]_2\(5)
    );
\plt1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(6),
      O => \ap_CS_fsm_reg[10]_2\(6)
    );
\plt1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(7),
      O => \ap_CS_fsm_reg[10]_2\(7)
    );
\plt1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(8),
      O => \ap_CS_fsm_reg[10]_2\(8)
    );
\plt1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => add_ln290_fu_1042_p2(9),
      O => \ap_CS_fsm_reg[10]_2\(9)
    );
\plt1_load_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(0),
      Q => \plt1_load_reg_1365_reg[31]_0\(0),
      R => '0'
    );
\plt1_load_reg_1365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(10),
      Q => \plt1_load_reg_1365_reg[31]_0\(10),
      R => '0'
    );
\plt1_load_reg_1365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(11),
      Q => \plt1_load_reg_1365_reg[31]_0\(11),
      R => '0'
    );
\plt1_load_reg_1365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(12),
      Q => \plt1_load_reg_1365_reg[31]_0\(12),
      R => '0'
    );
\plt1_load_reg_1365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(13),
      Q => \plt1_load_reg_1365_reg[31]_0\(13),
      R => '0'
    );
\plt1_load_reg_1365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(14),
      Q => \plt1_load_reg_1365_reg[31]_0\(14),
      R => '0'
    );
\plt1_load_reg_1365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(15),
      Q => \plt1_load_reg_1365_reg[31]_0\(15),
      R => '0'
    );
\plt1_load_reg_1365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(16),
      Q => \plt1_load_reg_1365_reg[31]_0\(16),
      R => '0'
    );
\plt1_load_reg_1365_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(17),
      Q => \plt1_load_reg_1365_reg[31]_0\(17),
      R => '0'
    );
\plt1_load_reg_1365_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(18),
      Q => \plt1_load_reg_1365_reg[31]_0\(18),
      R => '0'
    );
\plt1_load_reg_1365_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(19),
      Q => \plt1_load_reg_1365_reg[31]_0\(19),
      R => '0'
    );
\plt1_load_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(1),
      Q => \plt1_load_reg_1365_reg[31]_0\(1),
      R => '0'
    );
\plt1_load_reg_1365_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(20),
      Q => \plt1_load_reg_1365_reg[31]_0\(20),
      R => '0'
    );
\plt1_load_reg_1365_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(21),
      Q => \plt1_load_reg_1365_reg[31]_0\(21),
      R => '0'
    );
\plt1_load_reg_1365_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(22),
      Q => \plt1_load_reg_1365_reg[31]_0\(22),
      R => '0'
    );
\plt1_load_reg_1365_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(23),
      Q => \plt1_load_reg_1365_reg[31]_0\(23),
      R => '0'
    );
\plt1_load_reg_1365_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(24),
      Q => \plt1_load_reg_1365_reg[31]_0\(24),
      R => '0'
    );
\plt1_load_reg_1365_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(25),
      Q => \plt1_load_reg_1365_reg[31]_0\(25),
      R => '0'
    );
\plt1_load_reg_1365_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(26),
      Q => \plt1_load_reg_1365_reg[31]_0\(26),
      R => '0'
    );
\plt1_load_reg_1365_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(27),
      Q => \plt1_load_reg_1365_reg[31]_0\(27),
      R => '0'
    );
\plt1_load_reg_1365_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(28),
      Q => \plt1_load_reg_1365_reg[31]_0\(28),
      R => '0'
    );
\plt1_load_reg_1365_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(29),
      Q => \plt1_load_reg_1365_reg[31]_0\(29),
      R => '0'
    );
\plt1_load_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(2),
      Q => \plt1_load_reg_1365_reg[31]_0\(2),
      R => '0'
    );
\plt1_load_reg_1365_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(30),
      Q => \plt1_load_reg_1365_reg[31]_0\(30),
      R => '0'
    );
\plt1_load_reg_1365_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(31),
      Q => \plt1_load_reg_1365_reg[31]_0\(31),
      R => '0'
    );
\plt1_load_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(3),
      Q => \plt1_load_reg_1365_reg[31]_0\(3),
      R => '0'
    );
\plt1_load_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(4),
      Q => \plt1_load_reg_1365_reg[31]_0\(4),
      R => '0'
    );
\plt1_load_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(5),
      Q => \plt1_load_reg_1365_reg[31]_0\(5),
      R => '0'
    );
\plt1_load_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(6),
      Q => \plt1_load_reg_1365_reg[31]_0\(6),
      R => '0'
    );
\plt1_load_reg_1365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(7),
      Q => \plt1_load_reg_1365_reg[31]_0\(7),
      R => '0'
    );
\plt1_load_reg_1365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(8),
      Q => \plt1_load_reg_1365_reg[31]_0\(8),
      R => '0'
    );
\plt1_load_reg_1365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt1_load_reg_1365_reg[31]_1\(9),
      Q => \plt1_load_reg_1365_reg[31]_0\(9),
      R => '0'
    );
\plt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(0),
      O => \ap_CS_fsm_reg[10]_1\(0)
    );
\plt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(10),
      O => \ap_CS_fsm_reg[10]_1\(10)
    );
\plt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(11),
      O => \ap_CS_fsm_reg[10]_1\(11)
    );
\plt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(12),
      O => \ap_CS_fsm_reg[10]_1\(12)
    );
\plt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(13),
      O => \ap_CS_fsm_reg[10]_1\(13)
    );
\plt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(14),
      O => \ap_CS_fsm_reg[10]_1\(14)
    );
\plt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(15),
      O => \ap_CS_fsm_reg[10]_1\(15)
    );
\plt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(16),
      O => \ap_CS_fsm_reg[10]_1\(16)
    );
\plt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(17),
      O => \ap_CS_fsm_reg[10]_1\(17)
    );
\plt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(18),
      O => \ap_CS_fsm_reg[10]_1\(18)
    );
\plt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(19),
      O => \ap_CS_fsm_reg[10]_1\(19)
    );
\plt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(1),
      O => \ap_CS_fsm_reg[10]_1\(1)
    );
\plt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(20),
      O => \ap_CS_fsm_reg[10]_1\(20)
    );
\plt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(21),
      O => \ap_CS_fsm_reg[10]_1\(21)
    );
\plt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(22),
      O => \ap_CS_fsm_reg[10]_1\(22)
    );
\plt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(23),
      O => \ap_CS_fsm_reg[10]_1\(23)
    );
\plt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(24),
      O => \ap_CS_fsm_reg[10]_1\(24)
    );
\plt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(25),
      O => \ap_CS_fsm_reg[10]_1\(25)
    );
\plt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(26),
      O => \ap_CS_fsm_reg[10]_1\(26)
    );
\plt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(27),
      O => \ap_CS_fsm_reg[10]_1\(27)
    );
\plt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(28),
      O => \ap_CS_fsm_reg[10]_1\(28)
    );
\plt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(29),
      O => \ap_CS_fsm_reg[10]_1\(29)
    );
\plt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(2),
      O => \ap_CS_fsm_reg[10]_1\(2)
    );
\plt2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(30),
      O => \ap_CS_fsm_reg[10]_1\(30)
    );
\plt2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(31),
      O => \ap_CS_fsm_reg[10]_1\(31)
    );
\plt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(3),
      O => \ap_CS_fsm_reg[10]_1\(3)
    );
\plt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(4),
      O => \ap_CS_fsm_reg[10]_1\(4)
    );
\plt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(5),
      O => \ap_CS_fsm_reg[10]_1\(5)
    );
\plt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(6),
      O => \ap_CS_fsm_reg[10]_1\(6)
    );
\plt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(7),
      O => \ap_CS_fsm_reg[10]_1\(7)
    );
\plt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(8),
      O => \ap_CS_fsm_reg[10]_1\(8)
    );
\plt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => encoded_ce0_0(2),
      I2 => \plt1_load_reg_1365_reg[31]_1\(9),
      O => \ap_CS_fsm_reg[10]_1\(9)
    );
\plt2_load_reg_1371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(0),
      Q => \plt2_load_reg_1371_reg[31]_0\(0),
      R => '0'
    );
\plt2_load_reg_1371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(10),
      Q => \plt2_load_reg_1371_reg[31]_0\(10),
      R => '0'
    );
\plt2_load_reg_1371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(11),
      Q => \plt2_load_reg_1371_reg[31]_0\(11),
      R => '0'
    );
\plt2_load_reg_1371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(12),
      Q => \plt2_load_reg_1371_reg[31]_0\(12),
      R => '0'
    );
\plt2_load_reg_1371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(13),
      Q => \plt2_load_reg_1371_reg[31]_0\(13),
      R => '0'
    );
\plt2_load_reg_1371_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(14),
      Q => \plt2_load_reg_1371_reg[31]_0\(14),
      R => '0'
    );
\plt2_load_reg_1371_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(15),
      Q => \plt2_load_reg_1371_reg[31]_0\(15),
      R => '0'
    );
\plt2_load_reg_1371_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(16),
      Q => \plt2_load_reg_1371_reg[31]_0\(16),
      R => '0'
    );
\plt2_load_reg_1371_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(17),
      Q => \plt2_load_reg_1371_reg[31]_0\(17),
      R => '0'
    );
\plt2_load_reg_1371_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(18),
      Q => \plt2_load_reg_1371_reg[31]_0\(18),
      R => '0'
    );
\plt2_load_reg_1371_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(19),
      Q => \plt2_load_reg_1371_reg[31]_0\(19),
      R => '0'
    );
\plt2_load_reg_1371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(1),
      Q => \plt2_load_reg_1371_reg[31]_0\(1),
      R => '0'
    );
\plt2_load_reg_1371_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(20),
      Q => \plt2_load_reg_1371_reg[31]_0\(20),
      R => '0'
    );
\plt2_load_reg_1371_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(21),
      Q => \plt2_load_reg_1371_reg[31]_0\(21),
      R => '0'
    );
\plt2_load_reg_1371_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(22),
      Q => \plt2_load_reg_1371_reg[31]_0\(22),
      R => '0'
    );
\plt2_load_reg_1371_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(23),
      Q => \plt2_load_reg_1371_reg[31]_0\(23),
      R => '0'
    );
\plt2_load_reg_1371_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(24),
      Q => \plt2_load_reg_1371_reg[31]_0\(24),
      R => '0'
    );
\plt2_load_reg_1371_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(25),
      Q => \plt2_load_reg_1371_reg[31]_0\(25),
      R => '0'
    );
\plt2_load_reg_1371_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(26),
      Q => \plt2_load_reg_1371_reg[31]_0\(26),
      R => '0'
    );
\plt2_load_reg_1371_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(27),
      Q => \plt2_load_reg_1371_reg[31]_0\(27),
      R => '0'
    );
\plt2_load_reg_1371_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(28),
      Q => \plt2_load_reg_1371_reg[31]_0\(28),
      R => '0'
    );
\plt2_load_reg_1371_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(29),
      Q => \plt2_load_reg_1371_reg[31]_0\(29),
      R => '0'
    );
\plt2_load_reg_1371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(2),
      Q => \plt2_load_reg_1371_reg[31]_0\(2),
      R => '0'
    );
\plt2_load_reg_1371_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(30),
      Q => \plt2_load_reg_1371_reg[31]_0\(30),
      R => '0'
    );
\plt2_load_reg_1371_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(31),
      Q => \plt2_load_reg_1371_reg[31]_0\(31),
      R => '0'
    );
\plt2_load_reg_1371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(3),
      Q => \plt2_load_reg_1371_reg[31]_0\(3),
      R => '0'
    );
\plt2_load_reg_1371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(4),
      Q => \plt2_load_reg_1371_reg[31]_0\(4),
      R => '0'
    );
\plt2_load_reg_1371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(5),
      Q => \plt2_load_reg_1371_reg[31]_0\(5),
      R => '0'
    );
\plt2_load_reg_1371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(6),
      Q => \plt2_load_reg_1371_reg[31]_0\(6),
      R => '0'
    );
\plt2_load_reg_1371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(7),
      Q => \plt2_load_reg_1371_reg[31]_0\(7),
      R => '0'
    );
\plt2_load_reg_1371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(8),
      Q => \plt2_load_reg_1371_reg[31]_0\(8),
      R => '0'
    );
\plt2_load_reg_1371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \plt2_load_reg_1371_reg[31]_1\(9),
      Q => \plt2_load_reg_1371_reg[31]_0\(9),
      R => '0'
    );
\q0[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(9),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(9),
      O => \ap_CS_fsm_reg[7]_rep__6_4\
    );
\q0[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(6),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(6),
      O => \ap_CS_fsm_reg[7]_rep__6_7\
    );
\q0[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(10),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(10),
      O => \ap_CS_fsm_reg[7]_rep__6_3\
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \^grp_encode_fu_333_grp_scalel_fu_663_p_start\,
      I1 => \q0_reg[0]\,
      I2 => \ap_CS_fsm_reg[0]_2\,
      I3 => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      I4 => grp_scalel_fu_403_ap_start_reg_reg_1(0),
      O => grp_scalel_fu_403_ap_start_reg_reg_0(0)
    );
\q0[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(7),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(7),
      O => \ap_CS_fsm_reg[7]_rep__6_6\
    );
\q0[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(8),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(8),
      O => \ap_CS_fsm_reg[7]_rep__6_5\
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FFFFFF900000"
    )
        port map (
      I0 => idx17_fu_212_reg(2),
      I1 => ram_reg_bram_0_i_87_n_20,
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_82_n_20,
      I4 => \q0_reg[0]\,
      I5 => tqmf_address0(2),
      O => \ap_CS_fsm_reg[4]_rep__0_1\(2)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60FFFFFF600000"
    )
        port map (
      I0 => idx17_fu_212_reg(1),
      I1 => idx17_fu_212_reg(0),
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_88_n_20,
      I4 => \q0_reg[0]\,
      I5 => tqmf_address0(1),
      O => \ap_CS_fsm_reg[4]_rep__0_1\(1)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF1F00"
    )
        port map (
      I0 => ram_reg_bram_0_i_89_n_20,
      I1 => idx17_fu_212_reg(0),
      I2 => ap_CS_fsm_state6,
      I3 => \q0_reg[0]\,
      I4 => tqmf_address0(0),
      O => \ap_CS_fsm_reg[4]_rep__0_1\(0)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => \ap_CS_fsm_reg_n_20_[0]\,
      I2 => grp_encode_fu_333_ap_start_reg,
      I3 => ap_CS_fsm_state6,
      I4 => \^ap_cs_fsm_reg[13]_0\(0),
      I5 => \^ap_cs_fsm_reg[13]_0\(1),
      O => tqmf_ce1
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE00FE00FE00"
    )
        port map (
      I0 => ap_NS_fsm(1),
      I1 => ap_CS_fsm_state6,
      I2 => \^ap_cs_fsm_reg[13]_0\(0),
      I3 => \q0_reg[0]\,
      I4 => encoded_ce0_0(0),
      I5 => ram_reg_bram_0(2),
      O => tqmf_ce0
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59FF5900"
    )
        port map (
      I0 => trunc_ln269_reg_1263(4),
      I1 => trunc_ln269_reg_1263(3),
      I2 => ram_reg_bram_0_i_79_n_20,
      I3 => \^ap_cs_fsm_reg[13]_0\(1),
      I4 => ram_reg_bram_0_i_80_n_20,
      O => \trunc_ln269_reg_1263_reg[4]_0\(4)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln269_reg_1263(3),
      I1 => trunc_ln269_reg_1263(2),
      I2 => trunc_ln269_reg_1263(0),
      I3 => trunc_ln269_reg_1263(1),
      I4 => \^ap_cs_fsm_reg[13]_0\(1),
      I5 => ram_reg_bram_0_i_81_n_20,
      O => \trunc_ln269_reg_1263_reg[4]_0\(3)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => trunc_ln269_reg_1263(2),
      I1 => trunc_ln269_reg_1263(1),
      I2 => trunc_ln269_reg_1263(0),
      I3 => \^ap_cs_fsm_reg[13]_0\(1),
      I4 => ram_reg_bram_0_i_82_n_20,
      O => \trunc_ln269_reg_1263_reg[4]_0\(2)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9090909F909F90"
    )
        port map (
      I0 => trunc_ln269_reg_1263(0),
      I1 => trunc_ln269_reg_1263(1),
      I2 => \^ap_cs_fsm_reg[13]_0\(1),
      I3 => ram_reg_bram_0_i_83_n_20,
      I4 => ram_reg_bram_0_i_84_n_20,
      I5 => \^idx_fu_196_reg[2]_0\(0),
      O => \trunc_ln269_reg_1263_reg[4]_0\(1)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => trunc_ln269_reg_1263(0),
      I1 => \^ap_cs_fsm_reg[13]_0\(1),
      I2 => ap_CS_fsm_state6,
      O => \trunc_ln269_reg_1263_reg[4]_0\(0)
    );
ram_reg_bram_0_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => ram_reg_bram_0_i_90_n_20,
      I2 => \^ap_cs_fsm_reg[13]_0\(1),
      O => \ap_CS_fsm_reg[4]_rep__0_2\(0)
    );
ram_reg_bram_0_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ram_reg_bram_0_i_90_n_20,
      I1 => \q0_reg[0]\,
      I2 => encoded_ce0_0(0),
      I3 => ram_reg_bram_0_0(0),
      O => WEBWE(0)
    );
ram_reg_bram_0_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln269_reg_1263(1),
      I1 => trunc_ln269_reg_1263(0),
      I2 => trunc_ln269_reg_1263(2),
      O => ram_reg_bram_0_i_79_n_20
    );
ram_reg_bram_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00000000"
    )
        port map (
      I0 => idx_fu_196_reg(4),
      I1 => \^idx_fu_196_reg[2]_0\(0),
      I2 => \^idx_fu_196_reg[2]_0\(1),
      I3 => idx_fu_196_reg(3),
      I4 => ram_reg_bram_0_i_84_n_20,
      I5 => ram_reg_bram_0_i_83_n_20,
      O => ram_reg_bram_0_i_80_n_20
    );
ram_reg_bram_0_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007800"
    )
        port map (
      I0 => \^idx_fu_196_reg[2]_0\(0),
      I1 => \^idx_fu_196_reg[2]_0\(1),
      I2 => idx_fu_196_reg(3),
      I3 => \^ap_cs_fsm_reg[13]_0\(0),
      I4 => ap_CS_fsm_state6,
      I5 => ram_reg_bram_0_i_84_n_20,
      O => ram_reg_bram_0_i_81_n_20
    );
ram_reg_bram_0_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440440"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[13]_0\(0),
      I2 => \^idx_fu_196_reg[2]_0\(0),
      I3 => \^idx_fu_196_reg[2]_0\(1),
      I4 => ram_reg_bram_0_i_84_n_20,
      O => ram_reg_bram_0_i_82_n_20
    );
ram_reg_bram_0_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(0),
      I1 => ap_CS_fsm_state6,
      O => ram_reg_bram_0_i_83_n_20
    );
ram_reg_bram_0_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => i_fu_200_reg(0),
      I1 => i_fu_200_reg(1),
      I2 => i_fu_200_reg(3),
      I3 => i_fu_200_reg(2),
      O => ram_reg_bram_0_i_84_n_20
    );
ram_reg_bram_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800022222AAA"
    )
        port map (
      I0 => ap_NS_fsm(6),
      I1 => idx17_fu_212_reg(3),
      I2 => idx17_fu_212_reg(1),
      I3 => idx17_fu_212_reg(0),
      I4 => idx17_fu_212_reg(2),
      I5 => idx17_fu_212_reg(4),
      O => ram_reg_bram_0_i_85_n_20
    );
ram_reg_bram_0_i_86: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => idx17_fu_212_reg(2),
      I1 => idx17_fu_212_reg(0),
      I2 => idx17_fu_212_reg(1),
      O => ram_reg_bram_0_i_86_n_20
    );
ram_reg_bram_0_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => idx17_fu_212_reg(1),
      I1 => idx17_fu_212_reg(0),
      O => ram_reg_bram_0_i_87_n_20
    );
ram_reg_bram_0_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[13]_0\(0),
      I2 => ram_reg_bram_0_i_84_n_20,
      I3 => \^idx_fu_196_reg[2]_0\(0),
      O => ram_reg_bram_0_i_88_n_20
    );
ram_reg_bram_0_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_6_fu_216_reg(0),
      I1 => i_6_fu_216_reg(1),
      I2 => i_6_fu_216_reg(2),
      I3 => i_6_fu_216_reg(3),
      I4 => i_6_fu_216_reg(4),
      O => ram_reg_bram_0_i_89_n_20
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => ram_reg_bram_0_i_85_n_20,
      I1 => ram_reg_bram_0_i_80_n_20,
      I2 => \q0_reg[0]\,
      I3 => tqmf_address0(4),
      O => \ap_CS_fsm_reg[4]_rep__0_1\(4)
    );
ram_reg_bram_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => i_6_fu_216_reg(4),
      I1 => i_6_fu_216_reg(3),
      I2 => i_6_fu_216_reg(2),
      I3 => i_6_fu_216_reg(1),
      I4 => i_6_fu_216_reg(0),
      I5 => ap_CS_fsm_state6,
      O => ram_reg_bram_0_i_90_n_20
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90FFFFFF900000"
    )
        port map (
      I0 => idx17_fu_212_reg(3),
      I1 => ram_reg_bram_0_i_86_n_20,
      I2 => ap_NS_fsm(6),
      I3 => ram_reg_bram_0_i_81_n_20,
      I4 => \q0_reg[0]\,
      I5 => tqmf_address0(3),
      O => \ap_CS_fsm_reg[4]_rep__0_1\(3)
    );
\reg_449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(0),
      Q => reg_449(0),
      R => '0'
    );
\reg_449_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(10),
      Q => reg_449(10),
      R => '0'
    );
\reg_449_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(11),
      Q => reg_449(11),
      R => '0'
    );
\reg_449_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(12),
      Q => reg_449(12),
      R => '0'
    );
\reg_449_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(13),
      Q => reg_449(13),
      R => '0'
    );
\reg_449_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(14),
      Q => reg_449(14),
      R => '0'
    );
\reg_449_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(15),
      Q => reg_449(15),
      R => '0'
    );
\reg_449_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(16),
      Q => reg_449(16),
      R => '0'
    );
\reg_449_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(17),
      Q => reg_449(17),
      R => '0'
    );
\reg_449_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(18),
      Q => reg_449(18),
      R => '0'
    );
\reg_449_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(19),
      Q => reg_449(19),
      R => '0'
    );
\reg_449_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(1),
      Q => reg_449(1),
      R => '0'
    );
\reg_449_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(20),
      Q => reg_449(20),
      R => '0'
    );
\reg_449_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(21),
      Q => reg_449(21),
      R => '0'
    );
\reg_449_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(22),
      Q => reg_449(22),
      R => '0'
    );
\reg_449_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(23),
      Q => reg_449(23),
      R => '0'
    );
\reg_449_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(24),
      Q => reg_449(24),
      R => '0'
    );
\reg_449_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(25),
      Q => reg_449(25),
      R => '0'
    );
\reg_449_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(26),
      Q => reg_449(26),
      R => '0'
    );
\reg_449_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(27),
      Q => reg_449(27),
      R => '0'
    );
\reg_449_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(28),
      Q => reg_449(28),
      R => '0'
    );
\reg_449_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(29),
      Q => reg_449(29),
      R => '0'
    );
\reg_449_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(2),
      Q => reg_449(2),
      R => '0'
    );
\reg_449_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(30),
      Q => reg_449(30),
      R => '0'
    );
\reg_449_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(31),
      Q => reg_449(31),
      R => '0'
    );
\reg_449_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(3),
      Q => reg_449(3),
      R => '0'
    );
\reg_449_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(4),
      Q => reg_449(4),
      R => '0'
    );
\reg_449_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(5),
      Q => reg_449(5),
      R => '0'
    );
\reg_449_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(6),
      Q => reg_449(6),
      R => '0'
    );
\reg_449_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(7),
      Q => reg_449(7),
      R => '0'
    );
\reg_449_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(8),
      Q => reg_449(8),
      R => '0'
    );
\reg_449_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4490,
      D => ap_return(9),
      Q => reg_449(9),
      R => '0'
    );
\rh1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln304_reg_1329(13),
      O => \rh1[15]_i_3_n_20\
    );
\rh1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(14),
      I1 => trunc_ln304_reg_1329(15),
      O => \rh1[15]_i_4_n_20\
    );
\rh1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(13),
      I1 => trunc_ln304_reg_1329(14),
      O => \rh1[15]_i_5_n_20\
    );
\rh1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(15),
      I1 => trunc_ln304_reg_1329(16),
      O => \rh1[23]_i_10_n_20\
    );
\rh1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(22),
      I1 => trunc_ln304_reg_1329(23),
      O => \rh1[23]_i_3_n_20\
    );
\rh1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(21),
      I1 => trunc_ln304_reg_1329(22),
      O => \rh1[23]_i_4_n_20\
    );
\rh1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(20),
      I1 => trunc_ln304_reg_1329(21),
      O => \rh1[23]_i_5_n_20\
    );
\rh1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(19),
      I1 => trunc_ln304_reg_1329(20),
      O => \rh1[23]_i_6_n_20\
    );
\rh1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(18),
      I1 => trunc_ln304_reg_1329(19),
      O => \rh1[23]_i_7_n_20\
    );
\rh1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(17),
      I1 => trunc_ln304_reg_1329(18),
      O => \rh1[23]_i_8_n_20\
    );
\rh1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(16),
      I1 => trunc_ln304_reg_1329(17),
      O => \rh1[23]_i_9_n_20\
    );
\rh1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(29),
      I1 => trunc_ln304_reg_1329(30),
      O => \rh1[30]_i_3_n_20\
    );
\rh1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(28),
      I1 => trunc_ln304_reg_1329(29),
      O => \rh1[30]_i_4_n_20\
    );
\rh1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(27),
      I1 => trunc_ln304_reg_1329(28),
      O => \rh1[30]_i_5_n_20\
    );
\rh1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(26),
      I1 => trunc_ln304_reg_1329(27),
      O => \rh1[30]_i_6_n_20\
    );
\rh1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(25),
      I1 => trunc_ln304_reg_1329(26),
      O => \rh1[30]_i_7_n_20\
    );
\rh1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(24),
      I1 => trunc_ln304_reg_1329(25),
      O => \rh1[30]_i_8_n_20\
    );
\rh1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_1329(23),
      I1 => trunc_ln304_reg_1329(24),
      O => \rh1[30]_i_9_n_20\
    );
\rlt1[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln285_reg_1294(15),
      O => \rlt1[15]_i_3_n_20\
    );
\rlt1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(15),
      I1 => trunc_ln285_reg_1294(16),
      O => \rlt1[23]_i_10_n_20\
    );
\rlt1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(22),
      I1 => trunc_ln285_reg_1294(23),
      O => \rlt1[23]_i_3_n_20\
    );
\rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(21),
      I1 => trunc_ln285_reg_1294(22),
      O => \rlt1[23]_i_4_n_20\
    );
\rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(20),
      I1 => trunc_ln285_reg_1294(21),
      O => \rlt1[23]_i_5_n_20\
    );
\rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(19),
      I1 => trunc_ln285_reg_1294(20),
      O => \rlt1[23]_i_6_n_20\
    );
\rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(18),
      I1 => trunc_ln285_reg_1294(19),
      O => \rlt1[23]_i_7_n_20\
    );
\rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(17),
      I1 => trunc_ln285_reg_1294(18),
      O => \rlt1[23]_i_8_n_20\
    );
\rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(16),
      I1 => trunc_ln285_reg_1294(17),
      O => \rlt1[23]_i_9_n_20\
    );
\rlt1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \rlt1_reg[0]\,
      I1 => grp_encode_fu_333_rlt1_o_ap_vld,
      I2 => encoded_ce0_0(0),
      I3 => ram_reg_bram_0(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_rep\(0)
    );
\rlt1[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(23),
      I1 => trunc_ln285_reg_1294(24),
      O => \rlt1[30]_i_10_n_20\
    );
\rlt1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(29),
      I1 => trunc_ln285_reg_1294(30),
      O => \rlt1[30]_i_4_n_20\
    );
\rlt1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(28),
      I1 => trunc_ln285_reg_1294(29),
      O => \rlt1[30]_i_5_n_20\
    );
\rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(27),
      I1 => trunc_ln285_reg_1294(28),
      O => \rlt1[30]_i_6_n_20\
    );
\rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(26),
      I1 => trunc_ln285_reg_1294(27),
      O => \rlt1[30]_i_7_n_20\
    );
\rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(25),
      I1 => trunc_ln285_reg_1294(26),
      O => \rlt1[30]_i_8_n_20\
    );
\rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_1294(24),
      I1 => trunc_ln285_reg_1294(25),
      O => \rlt1[30]_i_9_n_20\
    );
\rlt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(0),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(0)
    );
\rlt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(10),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(10)
    );
\rlt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(11),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(11)
    );
\rlt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(12),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(12)
    );
\rlt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(13),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(13)
    );
\rlt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(14),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(14)
    );
\rlt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(15),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(15)
    );
\rlt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(16),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(16)
    );
\rlt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(17),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(17)
    );
\rlt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(18),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(18)
    );
\rlt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(19),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(19)
    );
\rlt2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(1),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(1)
    );
\rlt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(20),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(20)
    );
\rlt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(21),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(21)
    );
\rlt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(22),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(22)
    );
\rlt2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(23),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(23)
    );
\rlt2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(24),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(24)
    );
\rlt2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(25),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(25)
    );
\rlt2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(26),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(26)
    );
\rlt2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(27),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(27)
    );
\rlt2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(28),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(28)
    );
\rlt2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(29),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(29)
    );
\rlt2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(2),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(2)
    );
\rlt2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \rlt1_reg[0]\,
      I1 => ram_reg_bram_0_i_90_n_20,
      I2 => encoded_ce0_0(0),
      I3 => ram_reg_bram_0(0),
      I4 => grp_reset_fu_243_ap_start_reg,
      O => \ap_CS_fsm_reg[4]_rep_0\(0)
    );
\rlt2[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(30),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(30)
    );
\rlt2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(3),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(3)
    );
\rlt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(4),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(4)
    );
\rlt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(5),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(5)
    );
\rlt2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(6),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(6)
    );
\rlt2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(7),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(7)
    );
\rlt2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(8),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(8)
    );
\rlt2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rlt2_reg[30]\(9),
      I1 => \rlt1_reg[0]\,
      I2 => ram_reg_bram_0_i_90_n_20,
      O => \rlt1_reg[30]\(9)
    );
\sext_ln315_1_reg_1376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(0),
      Q => sext_ln315_1_reg_1376(0),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(10),
      Q => sext_ln315_1_reg_1376(10),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(11),
      Q => sext_ln315_1_reg_1376(11),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(12),
      Q => sext_ln315_1_reg_1376(12),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(13),
      Q => sext_ln315_1_reg_1376(13),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(1),
      Q => sext_ln315_1_reg_1376(1),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(2),
      Q => sext_ln315_1_reg_1376(2),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(3),
      Q => sext_ln315_1_reg_1376(3),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(4),
      Q => sext_ln315_1_reg_1376(4),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(5),
      Q => sext_ln315_1_reg_1376(5),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(6),
      Q => sext_ln315_1_reg_1376(6),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(7),
      Q => sext_ln315_1_reg_1376(7),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(8),
      Q => sext_ln315_1_reg_1376(8),
      R => '0'
    );
\sext_ln315_1_reg_1376_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => trunc_ln1_reg_1350(9),
      Q => sext_ln315_1_reg_1376(9),
      R => '0'
    );
\sub_ln285_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(0),
      Q => sub_ln285_reg_1299(0),
      R => '0'
    );
\sub_ln285_reg_1299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(10),
      Q => sub_ln285_reg_1299(10),
      R => '0'
    );
\sub_ln285_reg_1299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(11),
      Q => sub_ln285_reg_1299(11),
      R => '0'
    );
\sub_ln285_reg_1299_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(12),
      Q => sub_ln285_reg_1299(12),
      R => '0'
    );
\sub_ln285_reg_1299_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(13),
      Q => sub_ln285_reg_1299(13),
      R => '0'
    );
\sub_ln285_reg_1299_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(14),
      Q => sub_ln285_reg_1299(14),
      R => '0'
    );
\sub_ln285_reg_1299_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(15),
      Q => sub_ln285_reg_1299(15),
      R => '0'
    );
\sub_ln285_reg_1299_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(16),
      Q => sub_ln285_reg_1299(16),
      R => '0'
    );
\sub_ln285_reg_1299_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(17),
      Q => sub_ln285_reg_1299(17),
      R => '0'
    );
\sub_ln285_reg_1299_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(18),
      Q => sub_ln285_reg_1299(18),
      R => '0'
    );
\sub_ln285_reg_1299_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(19),
      Q => sub_ln285_reg_1299(19),
      R => '0'
    );
\sub_ln285_reg_1299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(1),
      Q => sub_ln285_reg_1299(1),
      R => '0'
    );
\sub_ln285_reg_1299_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(20),
      Q => sub_ln285_reg_1299(20),
      R => '0'
    );
\sub_ln285_reg_1299_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(21),
      Q => sub_ln285_reg_1299(21),
      R => '0'
    );
\sub_ln285_reg_1299_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(22),
      Q => sub_ln285_reg_1299(22),
      R => '0'
    );
\sub_ln285_reg_1299_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(23),
      Q => sub_ln285_reg_1299(23),
      R => '0'
    );
\sub_ln285_reg_1299_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(24),
      Q => sub_ln285_reg_1299(24),
      R => '0'
    );
\sub_ln285_reg_1299_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(25),
      Q => sub_ln285_reg_1299(25),
      R => '0'
    );
\sub_ln285_reg_1299_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(26),
      Q => sub_ln285_reg_1299(26),
      R => '0'
    );
\sub_ln285_reg_1299_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(27),
      Q => sub_ln285_reg_1299(27),
      R => '0'
    );
\sub_ln285_reg_1299_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(28),
      Q => sub_ln285_reg_1299(28),
      R => '0'
    );
\sub_ln285_reg_1299_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(29),
      Q => sub_ln285_reg_1299(29),
      R => '0'
    );
\sub_ln285_reg_1299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(2),
      Q => sub_ln285_reg_1299(2),
      R => '0'
    );
\sub_ln285_reg_1299_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(30),
      Q => sub_ln285_reg_1299(30),
      R => '0'
    );
\sub_ln285_reg_1299_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(31),
      Q => sub_ln285_reg_1299(31),
      R => '0'
    );
\sub_ln285_reg_1299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(3),
      Q => sub_ln285_reg_1299(3),
      R => '0'
    );
\sub_ln285_reg_1299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(4),
      Q => sub_ln285_reg_1299(4),
      R => '0'
    );
\sub_ln285_reg_1299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(5),
      Q => sub_ln285_reg_1299(5),
      R => '0'
    );
\sub_ln285_reg_1299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(6),
      Q => sub_ln285_reg_1299(6),
      R => '0'
    );
\sub_ln285_reg_1299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(7),
      Q => sub_ln285_reg_1299(7),
      R => '0'
    );
\sub_ln285_reg_1299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(8),
      Q => sub_ln285_reg_1299(8),
      R => '0'
    );
\sub_ln285_reg_1299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln285_fu_813_p20_out(9),
      Q => sub_ln285_reg_1299(9),
      R => '0'
    );
\tmp_11_reg_1413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(0),
      Q => tmp_11_reg_1413(0),
      R => '0'
    );
\tmp_11_reg_1413_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(10),
      Q => tmp_11_reg_1413(10),
      R => '0'
    );
\tmp_11_reg_1413_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(11),
      Q => tmp_11_reg_1413(11),
      R => '0'
    );
\tmp_11_reg_1413_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(12),
      Q => tmp_11_reg_1413(12),
      R => '0'
    );
\tmp_11_reg_1413_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(13),
      Q => tmp_11_reg_1413(13),
      R => '0'
    );
\tmp_11_reg_1413_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(14),
      Q => tmp_11_reg_1413(14),
      R => '0'
    );
\tmp_11_reg_1413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(1),
      Q => tmp_11_reg_1413(1),
      R => '0'
    );
\tmp_11_reg_1413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(2),
      Q => tmp_11_reg_1413(2),
      R => '0'
    );
\tmp_11_reg_1413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(3),
      Q => tmp_11_reg_1413(3),
      R => '0'
    );
\tmp_11_reg_1413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(4),
      Q => tmp_11_reg_1413(4),
      R => '0'
    );
\tmp_11_reg_1413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(5),
      Q => tmp_11_reg_1413(5),
      R => '0'
    );
\tmp_11_reg_1413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(6),
      Q => tmp_11_reg_1413(6),
      R => '0'
    );
\tmp_11_reg_1413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(7),
      Q => tmp_11_reg_1413(7),
      R => '0'
    );
\tmp_11_reg_1413_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(8),
      Q => tmp_11_reg_1413(8),
      R => '0'
    );
\tmp_11_reg_1413_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => grp_uppol2_fu_388_ap_return(9),
      Q => tmp_11_reg_1413(9),
      R => '0'
    );
\tmp_2_reg_1313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(0),
      Q => encoded_d0(0),
      R => '0'
    );
\tmp_2_reg_1313_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(1),
      Q => encoded_d0(1),
      R => '0'
    );
\tmp_2_reg_1313_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(2),
      Q => encoded_d0(2),
      R => '0'
    );
\tmp_2_reg_1313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(3),
      Q => encoded_d0(3),
      R => '0'
    );
\tmp_2_reg_1313_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(4),
      Q => encoded_d0(4),
      R => '0'
    );
\tmp_2_reg_1313_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => \^q0_reg[5]\(5),
      Q => encoded_d0(5),
      R => '0'
    );
\tmp_3_reg_1403_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(10),
      Q => tmp_3_reg_1403(10),
      R => '0'
    );
\tmp_3_reg_1403_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(11),
      Q => tmp_3_reg_1403(11),
      R => '0'
    );
\tmp_3_reg_1403_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(12),
      Q => tmp_3_reg_1403(12),
      R => '0'
    );
\tmp_3_reg_1403_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(13),
      Q => tmp_3_reg_1403(13),
      R => '0'
    );
\tmp_3_reg_1403_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(14),
      Q => tmp_3_reg_1403(14),
      R => '0'
    );
\tmp_3_reg_1403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(6),
      Q => tmp_3_reg_1403(6),
      R => '0'
    );
\tmp_3_reg_1403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(7),
      Q => tmp_3_reg_1403(7),
      R => '0'
    );
\tmp_3_reg_1403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(8),
      Q => tmp_3_reg_1403(8),
      R => '0'
    );
\tmp_3_reg_1403_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_3_reg_1403_reg[14]_0\(9),
      Q => tmp_3_reg_1403(9),
      R => '0'
    );
\tmp_5_reg_1408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(0),
      Q => \^tmp_5_reg_1408_reg[14]_0\(0),
      R => '0'
    );
\tmp_5_reg_1408_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(10),
      Q => \^tmp_5_reg_1408_reg[14]_0\(10),
      R => '0'
    );
\tmp_5_reg_1408_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(11),
      Q => \^tmp_5_reg_1408_reg[14]_0\(11),
      R => '0'
    );
\tmp_5_reg_1408_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(12),
      Q => \^tmp_5_reg_1408_reg[14]_0\(12),
      R => '0'
    );
\tmp_5_reg_1408_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(13),
      Q => \^tmp_5_reg_1408_reg[14]_0\(13),
      R => '0'
    );
\tmp_5_reg_1408_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(14),
      Q => \^tmp_5_reg_1408_reg[14]_0\(14),
      R => '0'
    );
\tmp_5_reg_1408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(1),
      Q => \^tmp_5_reg_1408_reg[14]_0\(1),
      R => '0'
    );
\tmp_5_reg_1408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(2),
      Q => \^tmp_5_reg_1408_reg[14]_0\(2),
      R => '0'
    );
\tmp_5_reg_1408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(3),
      Q => \^tmp_5_reg_1408_reg[14]_0\(3),
      R => '0'
    );
\tmp_5_reg_1408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(4),
      Q => \^tmp_5_reg_1408_reg[14]_0\(4),
      R => '0'
    );
\tmp_5_reg_1408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(5),
      Q => \^tmp_5_reg_1408_reg[14]_0\(5),
      R => '0'
    );
\tmp_5_reg_1408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(6),
      Q => \^tmp_5_reg_1408_reg[14]_0\(6),
      R => '0'
    );
\tmp_5_reg_1408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(7),
      Q => \^tmp_5_reg_1408_reg[14]_0\(7),
      R => '0'
    );
\tmp_5_reg_1408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(8),
      Q => \^tmp_5_reg_1408_reg[14]_0\(8),
      R => '0'
    );
\tmp_5_reg_1408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(3),
      D => \tmp_5_reg_1408_reg[14]_1\(9),
      Q => \^tmp_5_reg_1408_reg[14]_0\(9),
      R => '0'
    );
\tmp_7_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(0),
      Q => tmp_7_reg_1324(0),
      R => '0'
    );
\tmp_7_reg_1324_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(10),
      Q => tmp_7_reg_1324(10),
      R => '0'
    );
\tmp_7_reg_1324_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(11),
      Q => tmp_7_reg_1324(11),
      R => '0'
    );
\tmp_7_reg_1324_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(12),
      Q => tmp_7_reg_1324(12),
      R => '0'
    );
\tmp_7_reg_1324_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(13),
      Q => tmp_7_reg_1324(13),
      R => '0'
    );
\tmp_7_reg_1324_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(14),
      Q => tmp_7_reg_1324(14),
      R => '0'
    );
\tmp_7_reg_1324_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(15),
      Q => tmp_7_reg_1324(15),
      R => '0'
    );
\tmp_7_reg_1324_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(16),
      Q => tmp_7_reg_1324(16),
      R => '0'
    );
\tmp_7_reg_1324_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(17),
      Q => tmp_7_reg_1324(17),
      R => '0'
    );
\tmp_7_reg_1324_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(18),
      Q => tmp_7_reg_1324(18),
      R => '0'
    );
\tmp_7_reg_1324_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(19),
      Q => tmp_7_reg_1324(19),
      R => '0'
    );
\tmp_7_reg_1324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(1),
      Q => tmp_7_reg_1324(1),
      R => '0'
    );
\tmp_7_reg_1324_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(20),
      Q => tmp_7_reg_1324(20),
      R => '0'
    );
\tmp_7_reg_1324_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(21),
      Q => tmp_7_reg_1324(21),
      R => '0'
    );
\tmp_7_reg_1324_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(22),
      Q => tmp_7_reg_1324(22),
      R => '0'
    );
\tmp_7_reg_1324_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(23),
      Q => tmp_7_reg_1324(23),
      R => '0'
    );
\tmp_7_reg_1324_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(24),
      Q => tmp_7_reg_1324(24),
      R => '0'
    );
\tmp_7_reg_1324_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(25),
      Q => tmp_7_reg_1324(25),
      R => '0'
    );
\tmp_7_reg_1324_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(26),
      Q => tmp_7_reg_1324(26),
      R => '0'
    );
\tmp_7_reg_1324_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(27),
      Q => tmp_7_reg_1324(27),
      R => '0'
    );
\tmp_7_reg_1324_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(28),
      Q => tmp_7_reg_1324(28),
      R => '0'
    );
\tmp_7_reg_1324_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(29),
      Q => tmp_7_reg_1324(29),
      R => '0'
    );
\tmp_7_reg_1324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(2),
      Q => tmp_7_reg_1324(2),
      R => '0'
    );
\tmp_7_reg_1324_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(30),
      Q => tmp_7_reg_1324(30),
      R => '0'
    );
\tmp_7_reg_1324_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(31),
      Q => tmp_7_reg_1324(31),
      R => '0'
    );
\tmp_7_reg_1324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(3),
      Q => tmp_7_reg_1324(3),
      R => '0'
    );
\tmp_7_reg_1324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(4),
      Q => tmp_7_reg_1324(4),
      R => '0'
    );
\tmp_7_reg_1324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(5),
      Q => tmp_7_reg_1324(5),
      R => '0'
    );
\tmp_7_reg_1324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(6),
      Q => tmp_7_reg_1324(6),
      R => '0'
    );
\tmp_7_reg_1324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(7),
      Q => tmp_7_reg_1324(7),
      R => '0'
    );
\tmp_7_reg_1324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(8),
      Q => tmp_7_reg_1324(8),
      R => '0'
    );
\tmp_7_reg_1324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => grp_filtez_fu_318_ap_return(9),
      Q => tmp_7_reg_1324(9),
      R => '0'
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(30),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(30),
      O => \ap_CS_fsm_reg[7]_rep__4\
    );
\tmp_product__0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(30),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(30),
      O => \ap_CS_fsm_reg[7]_rep__3\
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(29),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(29),
      O => \ap_CS_fsm_reg[7]_rep__4_0\
    );
\tmp_product__0_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(29),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(29),
      O => \ap_CS_fsm_reg[7]_rep__3_0\
    );
\tmp_product__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(28),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(28),
      O => \ap_CS_fsm_reg[7]_rep__4_1\
    );
\tmp_product__0_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(28),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(28),
      O => \ap_CS_fsm_reg[7]_rep__3_1\
    );
\tmp_product__0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(27),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(27),
      O => \ap_CS_fsm_reg[7]_rep__4_2\
    );
\tmp_product__0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(27),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(27),
      O => \ap_CS_fsm_reg[7]_rep__3_2\
    );
\tmp_product__0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(26),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(26),
      O => \ap_CS_fsm_reg[7]_rep__4_3\
    );
\tmp_product__0_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(26),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(26),
      O => \ap_CS_fsm_reg[7]_rep__3_3\
    );
\tmp_product__0_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(25),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(25),
      O => \ap_CS_fsm_reg[7]_rep__4_4\
    );
\tmp_product__0_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(25),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(25),
      O => \ap_CS_fsm_reg[7]_rep__3_4\
    );
\tmp_product__0_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(24),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(24),
      O => \ap_CS_fsm_reg[7]_rep__4_5\
    );
\tmp_product__0_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(24),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(24),
      O => \ap_CS_fsm_reg[7]_rep__3_5\
    );
\tmp_product__0_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(23),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(23),
      O => \ap_CS_fsm_reg[7]_rep__4_6\
    );
\tmp_product__0_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(23),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(23),
      O => \ap_CS_fsm_reg[7]_rep__3_6\
    );
\tmp_product__0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(22),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(22),
      O => \ap_CS_fsm_reg[7]_rep__4_7\
    );
\tmp_product__0_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(22),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(22),
      O => \ap_CS_fsm_reg[7]_rep__3_7\
    );
\tmp_product__0_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(21),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(21),
      O => \ap_CS_fsm_reg[7]_rep__4_8\
    );
\tmp_product__0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(21),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(21),
      O => \ap_CS_fsm_reg[7]_rep__3_8\
    );
\tmp_product__0_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(20),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(20),
      O => \ap_CS_fsm_reg[7]_rep__4_9\
    );
\tmp_product__0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(20),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(20),
      O => \ap_CS_fsm_reg[7]_rep__3_9\
    );
\tmp_product__0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(19),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(19),
      O => \ap_CS_fsm_reg[7]_rep__4_10\
    );
\tmp_product__0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(19),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(19),
      O => \ap_CS_fsm_reg[7]_rep__3_10\
    );
\tmp_product__0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(18),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(18),
      O => \ap_CS_fsm_reg[7]_rep__4_11\
    );
\tmp_product__0_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(18),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(18),
      O => \ap_CS_fsm_reg[7]_rep__3_11\
    );
\tmp_product__0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(17),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(17),
      O => \ap_CS_fsm_reg[7]_rep__4_12\
    );
\tmp_product__0_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(17),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(17),
      O => \ap_CS_fsm_reg[7]_rep__3_12\
    );
\tmp_product__0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(16),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(16),
      O => \ap_CS_fsm_reg[7]_rep__4_13\
    );
\tmp_product__0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(16),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(16),
      O => \ap_CS_fsm_reg[7]_rep__3_13\
    );
\tmp_product__14_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A202A0000"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U94_n_22,
      I1 => tqmf_load_2_reg_1249(29),
      I2 => ap_CS_fsm_state6,
      I3 => DOUTBDOUT(29),
      I4 => grp_fu_438_p0(30),
      I5 => mul_32s_7s_39_1_1_U94_n_21,
      O => \tmp_product__14_carry__3_i_1_n_20\
    );
\tmp_product__14_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90009990"
    )
        port map (
      I0 => grp_fu_438_p0(29),
      I1 => mul_32s_7s_39_1_1_U94_n_22,
      I2 => mul_32s_7s_39_1_1_U94_n_20,
      I3 => mul_32s_7s_39_1_1_U94_n_23,
      I4 => grp_fu_438_p0(28),
      O => \tmp_product__14_carry__3_i_2_n_20\
    );
\tmp_product__14_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => tqmf_load_2_reg_1249(31),
      I2 => tqmf_load_2_reg_1249(30),
      I3 => ap_CS_fsm_state6,
      I4 => DOUTBDOUT(30),
      I5 => mul_32s_7s_39_1_1_U94_n_21,
      O => \tmp_product__14_carry__3_i_3_n_20\
    );
\tmp_product__14_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"24DB242424DBDBDB"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_7_n_20\,
      I1 => mul_32s_7s_39_1_1_U94_n_21,
      I2 => grp_fu_438_p0(30),
      I3 => tqmf_load_2_reg_1249(31),
      I4 => ap_CS_fsm_state6,
      I5 => DOUTBDOUT(31),
      O => \tmp_product__14_carry__3_i_4_n_20\
    );
\tmp_product__14_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_2_n_20\,
      I1 => mul_32s_7s_39_1_1_U94_n_21,
      I2 => grp_fu_438_p0(30),
      I3 => grp_fu_438_p0(29),
      I4 => mul_32s_7s_39_1_1_U94_n_22,
      O => \tmp_product__14_carry__3_i_5_n_20\
    );
\tmp_product__14_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_1249(30),
      I1 => ap_CS_fsm_state6,
      I2 => DOUTBDOUT(30),
      O => grp_fu_438_p0(30)
    );
\tmp_product__14_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => DOUTBDOUT(29),
      I1 => ap_CS_fsm_state6,
      I2 => tqmf_load_2_reg_1249(29),
      I3 => mul_32s_7s_39_1_1_U94_n_22,
      O => \tmp_product__14_carry__3_i_7_n_20\
    );
\tmp_product_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(14),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(14),
      O => \ap_CS_fsm_reg[7]_rep__3_30\
    );
\tmp_product_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(15),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(15),
      O => \ap_CS_fsm_reg[7]_rep__4_30\
    );
\tmp_product_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(13),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(13),
      O => \ap_CS_fsm_reg[7]_rep__3_31\
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(14),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(14),
      O => \ap_CS_fsm_reg[7]_rep__4_31\
    );
\tmp_product_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(12),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(12),
      O => \ap_CS_fsm_reg[7]_rep__3_32\
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(13),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(13),
      O => \ap_CS_fsm_reg[7]_rep__4_32\
    );
\tmp_product_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(11),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(11),
      O => \ap_CS_fsm_reg[7]_rep__3_33\
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(12),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(12),
      O => \ap_CS_fsm_reg[7]_rep__4_33\
    );
\tmp_product_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(10),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(10),
      O => \ap_CS_fsm_reg[7]_rep__3_34\
    );
\tmp_product_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(11),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(11),
      O => \ap_CS_fsm_reg[7]_rep__4_34\
    );
\tmp_product_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(9),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(9),
      O => \ap_CS_fsm_reg[7]_rep__3_35\
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(10),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(10),
      O => \ap_CS_fsm_reg[7]_rep__4_35\
    );
\tmp_product_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(8),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(8),
      O => \ap_CS_fsm_reg[7]_rep__3_36\
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(9),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(9),
      O => \ap_CS_fsm_reg[7]_rep__4_36\
    );
\tmp_product_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(7),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(7),
      O => \ap_CS_fsm_reg[7]_rep__3_37\
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(8),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(8),
      O => \ap_CS_fsm_reg[7]_rep__4_37\
    );
\tmp_product_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(6),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(6),
      O => \ap_CS_fsm_reg[7]_rep__3_38\
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(7),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(7),
      O => \ap_CS_fsm_reg[7]_rep__4_38\
    );
\tmp_product_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(5),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(5),
      O => \ap_CS_fsm_reg[7]_rep__3_39\
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(6),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(6),
      O => \ap_CS_fsm_reg[7]_rep__4_39\
    );
\tmp_product_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(4),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(4),
      O => \ap_CS_fsm_reg[7]_rep__3_40\
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(5),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(5),
      O => \ap_CS_fsm_reg[7]_rep__4_40\
    );
\tmp_product_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(3),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(3),
      O => \ap_CS_fsm_reg[7]_rep__3_41\
    );
\tmp_product_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(4),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(4),
      O => \ap_CS_fsm_reg[7]_rep__4_41\
    );
\tmp_product_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(2),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(2),
      O => \ap_CS_fsm_reg[7]_rep__3_42\
    );
tmp_product_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(3),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(3),
      O => \ap_CS_fsm_reg[7]_rep__4_42\
    );
\tmp_product_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(1),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(1),
      O => \ap_CS_fsm_reg[7]_rep__3_43\
    );
tmp_product_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(2),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(2),
      O => \ap_CS_fsm_reg[7]_rep__4_43\
    );
\tmp_product_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \al2_reg[14]_0\(0),
      I2 => ap_CS_fsm_state8,
      I3 => \ah2_reg[14]_0\(0),
      O => \ap_CS_fsm_reg[7]_rep__3_44\
    );
tmp_product_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(1),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(1),
      O => \ap_CS_fsm_reg[7]_rep__4_44\
    );
\tmp_product_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(15),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(15),
      O => \ap_CS_fsm_reg[7]_rep__3_14\
    );
tmp_product_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \al1_reg[15]_0\(0),
      I2 => ap_CS_fsm_state8,
      I3 => \ah1_reg[15]_0\(0),
      O => \ap_CS_fsm_reg[7]_rep__4_45\
    );
\tmp_product_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(14),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(14),
      O => \ap_CS_fsm_reg[7]_rep__3_15\
    );
tmp_product_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(15),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(15),
      O => \ap_CS_fsm_reg[7]_rep__4_14\
    );
\tmp_product_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(13),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(13),
      O => \ap_CS_fsm_reg[7]_rep__3_16\
    );
tmp_product_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(14),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(14),
      O => \ap_CS_fsm_reg[7]_rep__4_15\
    );
\tmp_product_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(12),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(12),
      O => \ap_CS_fsm_reg[7]_rep__3_17\
    );
tmp_product_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(13),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(13),
      O => \ap_CS_fsm_reg[7]_rep__4_16\
    );
\tmp_product_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(11),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(11),
      O => \ap_CS_fsm_reg[7]_rep__3_18\
    );
tmp_product_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(12),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(12),
      O => \ap_CS_fsm_reg[7]_rep__4_17\
    );
\tmp_product_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(10),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(10),
      O => \ap_CS_fsm_reg[7]_rep__3_19\
    );
tmp_product_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(11),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(11),
      O => \ap_CS_fsm_reg[7]_rep__4_18\
    );
\tmp_product_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(9),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(9),
      O => \ap_CS_fsm_reg[7]_rep__3_20\
    );
tmp_product_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(10),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(10),
      O => \ap_CS_fsm_reg[7]_rep__4_19\
    );
\tmp_product_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(8),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(8),
      O => \ap_CS_fsm_reg[7]_rep__3_21\
    );
tmp_product_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(9),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(9),
      O => \ap_CS_fsm_reg[7]_rep__4_20\
    );
\tmp_product_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(7),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(7),
      O => \ap_CS_fsm_reg[7]_rep__3_22\
    );
tmp_product_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(8),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(8),
      O => \ap_CS_fsm_reg[7]_rep__4_21\
    );
\tmp_product_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(6),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(6),
      O => \ap_CS_fsm_reg[7]_rep__3_23\
    );
tmp_product_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(7),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(7),
      O => \ap_CS_fsm_reg[7]_rep__4_22\
    );
\tmp_product_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(5),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(5),
      O => \ap_CS_fsm_reg[7]_rep__3_24\
    );
tmp_product_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(6),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(6),
      O => \ap_CS_fsm_reg[7]_rep__4_23\
    );
\tmp_product_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(4),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(4),
      O => \ap_CS_fsm_reg[7]_rep__3_25\
    );
tmp_product_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(5),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(5),
      O => \ap_CS_fsm_reg[7]_rep__4_24\
    );
\tmp_product_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(3),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(3),
      O => \ap_CS_fsm_reg[7]_rep__3_26\
    );
tmp_product_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(4),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(4),
      O => \ap_CS_fsm_reg[7]_rep__4_25\
    );
\tmp_product_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(2),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(2),
      O => \ap_CS_fsm_reg[7]_rep__3_27\
    );
tmp_product_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(3),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(3),
      O => \ap_CS_fsm_reg[7]_rep__4_26\
    );
\tmp_product_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(1),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(1),
      O => \ap_CS_fsm_reg[7]_rep__3_28\
    );
tmp_product_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(2),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(2),
      O => \ap_CS_fsm_reg[7]_rep__4_27\
    );
\tmp_product_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_15__6\,
      I1 => \tmp_product__0_i_1__3\(0),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_1\(0),
      O => \ap_CS_fsm_reg[7]_rep__3_29\
    );
tmp_product_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(1),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(1),
      O => \ap_CS_fsm_reg[7]_rep__4_28\
    );
tmp_product_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_product_i_16__5\,
      I1 => \rlt2_reg[30]\(0),
      I2 => ap_CS_fsm_state8,
      I3 => \rh2_reg[30]_0\(0),
      O => \ap_CS_fsm_reg[7]_rep__4_29\
    );
\tmp_reg_1289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(0),
      Q => tmp_reg_1289(0),
      R => '0'
    );
\tmp_reg_1289_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(10),
      Q => tmp_reg_1289(10),
      R => '0'
    );
\tmp_reg_1289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(11),
      Q => tmp_reg_1289(11),
      R => '0'
    );
\tmp_reg_1289_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(12),
      Q => tmp_reg_1289(12),
      R => '0'
    );
\tmp_reg_1289_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(13),
      Q => tmp_reg_1289(13),
      R => '0'
    );
\tmp_reg_1289_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(14),
      Q => tmp_reg_1289(14),
      R => '0'
    );
\tmp_reg_1289_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(15),
      Q => tmp_reg_1289(15),
      R => '0'
    );
\tmp_reg_1289_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(16),
      Q => tmp_reg_1289(16),
      R => '0'
    );
\tmp_reg_1289_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(17),
      Q => tmp_reg_1289(17),
      R => '0'
    );
\tmp_reg_1289_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(18),
      Q => tmp_reg_1289(18),
      R => '0'
    );
\tmp_reg_1289_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(19),
      Q => tmp_reg_1289(19),
      R => '0'
    );
\tmp_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(1),
      Q => tmp_reg_1289(1),
      R => '0'
    );
\tmp_reg_1289_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(20),
      Q => tmp_reg_1289(20),
      R => '0'
    );
\tmp_reg_1289_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(21),
      Q => tmp_reg_1289(21),
      R => '0'
    );
\tmp_reg_1289_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(22),
      Q => tmp_reg_1289(22),
      R => '0'
    );
\tmp_reg_1289_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(23),
      Q => tmp_reg_1289(23),
      R => '0'
    );
\tmp_reg_1289_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(24),
      Q => tmp_reg_1289(24),
      R => '0'
    );
\tmp_reg_1289_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(25),
      Q => tmp_reg_1289(25),
      R => '0'
    );
\tmp_reg_1289_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(26),
      Q => tmp_reg_1289(26),
      R => '0'
    );
\tmp_reg_1289_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(27),
      Q => tmp_reg_1289(27),
      R => '0'
    );
\tmp_reg_1289_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(28),
      Q => tmp_reg_1289(28),
      R => '0'
    );
\tmp_reg_1289_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(29),
      Q => tmp_reg_1289(29),
      R => '0'
    );
\tmp_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(2),
      Q => tmp_reg_1289(2),
      R => '0'
    );
\tmp_reg_1289_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(30),
      Q => tmp_reg_1289(30),
      R => '0'
    );
\tmp_reg_1289_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(31),
      Q => tmp_reg_1289(31),
      R => '0'
    );
\tmp_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(3),
      Q => tmp_reg_1289(3),
      R => '0'
    );
\tmp_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(4),
      Q => tmp_reg_1289(4),
      R => '0'
    );
\tmp_reg_1289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(5),
      Q => tmp_reg_1289(5),
      R => '0'
    );
\tmp_reg_1289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(6),
      Q => tmp_reg_1289(6),
      R => '0'
    );
\tmp_reg_1289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(7),
      Q => tmp_reg_1289(7),
      R => '0'
    );
\tmp_reg_1289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(8),
      Q => tmp_reg_1289(8),
      R => '0'
    );
\tmp_reg_1289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_filtez_fu_318_ap_return(9),
      Q => tmp_reg_1289(9),
      R => '0'
    );
\tmp_reg_129[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(11),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(11),
      O => \ap_CS_fsm_reg[7]_rep__6_2\
    );
\tmp_reg_129[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(12),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(12),
      O => \ap_CS_fsm_reg[7]_rep__6_1\
    );
\tmp_reg_129[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(13),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(13),
      O => \ap_CS_fsm_reg[7]_rep__6_0\
    );
\tmp_reg_129[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \tmp_reg_129_reg[3]\,
      I1 => tmp_s_reg_1381(14),
      I2 => \^ap_cs_fsm_reg[13]_0\(4),
      I3 => tmp_3_reg_1403(14),
      O => \ap_CS_fsm_reg[7]_rep__6\
    );
\tmp_s_reg_1381[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_333_ph1_o_ap_vld,
      I1 => \^tmp_s_reg_1381_reg[10]_i_2_1\,
      O => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tmp_s_reg_1381[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => sext_ln618_fu_86_p1(10),
      I1 => \^q\(0),
      I2 => \dec_nbh_reg[0]\,
      I3 => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      O => \tmp_s_reg_1381[10]_i_12_n_20\
    );
\tmp_s_reg_1381[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      I1 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I3 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(12),
      I4 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(11),
      I5 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(13),
      O => \^tmp_s_reg_1381_reg[10]_i_2_1\
    );
\tmp_s_reg_1381[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(11),
      I1 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I3 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(13),
      I4 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      O => \^tmp_s_reg_1381_reg[10]_i_2_0\(0)
    );
\tmp_s_reg_1381[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC888"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(12),
      I1 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I3 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(13),
      I4 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      O => \^tmp_s_reg_1381_reg[10]_i_2_0\(1)
    );
\tmp_s_reg_1381[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I1 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(13),
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      I3 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      O => \^tmp_s_reg_1381_reg[10]_i_2_0\(2)
    );
\tmp_s_reg_1381[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(14),
      I1 => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      I2 => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15),
      O => \^tmp_s_reg_1381_reg[10]_i_2_0\(3)
    );
\tmp_s_reg_1381[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      I3 => sext_ln618_fu_86_p1(5),
      O => \tmp_s_reg_1381[7]_i_4_n_20\
    );
\tmp_s_reg_1381[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      I3 => sext_ln618_fu_86_p1(4),
      O => \tmp_s_reg_1381[7]_i_5_n_20\
    );
\tmp_s_reg_1381[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(0),
      I1 => \dec_nbh_reg[0]\,
      I2 => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      I3 => sext_ln618_fu_86_p1(2),
      O => \tmp_s_reg_1381[7]_i_7_n_20\
    );
\tmp_s_reg_1381_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^add_ln314_reg_1337_reg[0]_0\(4),
      Q => tmp_s_reg_1381(10),
      R => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tmp_s_reg_1381_reg[10]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_s_reg_1381_reg[7]_i_1_n_20\,
      CI_TOP => '0',
      CO(7) => \tmp_s_reg_1381_reg[10]_i_2_n_20\,
      CO(6) => \tmp_s_reg_1381_reg[10]_i_2_n_21\,
      CO(5) => \tmp_s_reg_1381_reg[10]_i_2_n_22\,
      CO(4) => \tmp_s_reg_1381_reg[10]_i_2_n_23\,
      CO(3) => \tmp_s_reg_1381_reg[10]_i_2_n_24\,
      CO(2) => \tmp_s_reg_1381_reg[10]_i_2_n_25\,
      CO(1) => \tmp_s_reg_1381_reg[10]_i_2_n_26\,
      CO(0) => \tmp_s_reg_1381_reg[10]_i_2_n_27\,
      DI(7 downto 3) => sext_ln618_fu_86_p1(14 downto 10),
      DI(2) => \tmp_s_reg_1381_reg[10]_0\(0),
      DI(1 downto 0) => sext_ln618_fu_86_p1(9 downto 8),
      O(7 downto 3) => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(15 downto 11),
      O(2 downto 0) => \^add_ln314_reg_1337_reg[0]_0\(4 downto 2),
      S(7 downto 3) => \tmp_s_reg_1381_reg[10]_1\(6 downto 2),
      S(2) => \tmp_s_reg_1381[10]_i_12_n_20\,
      S(1 downto 0) => \tmp_s_reg_1381_reg[10]_1\(1 downto 0)
    );
\tmp_s_reg_1381_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^tmp_s_reg_1381_reg[10]_i_2_0\(0),
      Q => tmp_s_reg_1381(11),
      R => '0'
    );
\tmp_s_reg_1381_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^tmp_s_reg_1381_reg[10]_i_2_0\(1),
      Q => tmp_s_reg_1381(12),
      R => '0'
    );
\tmp_s_reg_1381_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^tmp_s_reg_1381_reg[10]_i_2_0\(2),
      Q => tmp_s_reg_1381(13),
      R => '0'
    );
\tmp_s_reg_1381_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^tmp_s_reg_1381_reg[10]_i_2_0\(3),
      Q => tmp_s_reg_1381(14),
      R => '0'
    );
\tmp_s_reg_1381_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_s_reg_1381_reg[10]_i_2_n_20\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_tmp_s_reg_1381_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \tmp_s_reg_1381_reg[14]_i_2_n_27\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_tmp_s_reg_1381_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\tmp_s_reg_1381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^add_ln314_reg_1337_reg[0]_0\(0),
      Q => tmp_s_reg_1381(6),
      R => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tmp_s_reg_1381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^add_ln314_reg_1337_reg[0]_0\(1),
      Q => tmp_s_reg_1381(7),
      R => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tmp_s_reg_1381_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_s_reg_1381_reg[7]_i_1_n_20\,
      CO(6) => \tmp_s_reg_1381_reg[7]_i_1_n_21\,
      CO(5) => \tmp_s_reg_1381_reg[7]_i_1_n_22\,
      CO(4) => \tmp_s_reg_1381_reg[7]_i_1_n_23\,
      CO(3) => \tmp_s_reg_1381_reg[7]_i_1_n_24\,
      CO(2) => \tmp_s_reg_1381_reg[7]_i_1_n_25\,
      CO(1) => \tmp_s_reg_1381_reg[7]_i_1_n_26\,
      CO(0) => \tmp_s_reg_1381_reg[7]_i_1_n_27\,
      DI(7 downto 6) => B"00",
      DI(5) => \tmp_s_reg_1381_reg[7]_0\(0),
      DI(4 downto 1) => sext_ln618_fu_86_p1(4 downto 1),
      DI(0) => '0',
      O(7 downto 6) => \^add_ln314_reg_1337_reg[0]_0\(1 downto 0),
      O(5 downto 0) => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(5 downto 0),
      S(7 downto 6) => sext_ln618_fu_86_p1(7 downto 6),
      S(5) => \tmp_s_reg_1381[7]_i_4_n_20\,
      S(4) => \tmp_s_reg_1381[7]_i_5_n_20\,
      S(3) => \tmp_s_reg_1381_reg[7]_1\(1),
      S(2) => \tmp_s_reg_1381[7]_i_7_n_20\,
      S(1) => \tmp_s_reg_1381_reg[7]_1\(0),
      S(0) => sext_ln618_fu_86_p1(0)
    );
\tmp_s_reg_1381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^add_ln314_reg_1337_reg[0]_0\(2),
      Q => tmp_s_reg_1381(8),
      R => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tmp_s_reg_1381_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_ph1_o_ap_vld,
      D => \^add_ln314_reg_1337_reg[0]_0\(3),
      Q => tmp_s_reg_1381(9),
      R => \tmp_s_reg_1381[10]_i_1_n_20\
    );
\tqmf_load_2_reg_1249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(0),
      Q => tqmf_load_2_reg_1249(0),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(10),
      Q => tqmf_load_2_reg_1249(10),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(11),
      Q => tqmf_load_2_reg_1249(11),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(12),
      Q => tqmf_load_2_reg_1249(12),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(13),
      Q => tqmf_load_2_reg_1249(13),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(14),
      Q => tqmf_load_2_reg_1249(14),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(15),
      Q => tqmf_load_2_reg_1249(15),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(16),
      Q => tqmf_load_2_reg_1249(16),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(17),
      Q => tqmf_load_2_reg_1249(17),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(18),
      Q => tqmf_load_2_reg_1249(18),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(19),
      Q => tqmf_load_2_reg_1249(19),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(1),
      Q => tqmf_load_2_reg_1249(1),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(20),
      Q => tqmf_load_2_reg_1249(20),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(21),
      Q => tqmf_load_2_reg_1249(21),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(22),
      Q => tqmf_load_2_reg_1249(22),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(23),
      Q => tqmf_load_2_reg_1249(23),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(24),
      Q => tqmf_load_2_reg_1249(24),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(25),
      Q => tqmf_load_2_reg_1249(25),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(26),
      Q => tqmf_load_2_reg_1249(26),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(27),
      Q => tqmf_load_2_reg_1249(27),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(28),
      Q => tqmf_load_2_reg_1249(28),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(29),
      Q => tqmf_load_2_reg_1249(29),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(2),
      Q => tqmf_load_2_reg_1249(2),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(30),
      Q => tqmf_load_2_reg_1249(30),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(31),
      Q => tqmf_load_2_reg_1249(31),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(3),
      Q => tqmf_load_2_reg_1249(3),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(4),
      Q => tqmf_load_2_reg_1249(4),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(5),
      Q => tqmf_load_2_reg_1249(5),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(6),
      Q => tqmf_load_2_reg_1249(6),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(7),
      Q => tqmf_load_2_reg_1249(7),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(8),
      Q => tqmf_load_2_reg_1249(8),
      R => '0'
    );
\tqmf_load_2_reg_1249_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(9),
      Q => tqmf_load_2_reg_1249(9),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(0),
      Q => sext_ln263_2_fu_706_p1(4),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(10),
      Q => sext_ln263_2_fu_706_p1(14),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(11),
      Q => sext_ln263_2_fu_706_p1(15),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(12),
      Q => sext_ln263_2_fu_706_p1(16),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(13),
      Q => sext_ln263_2_fu_706_p1(17),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(14),
      Q => sext_ln263_2_fu_706_p1(18),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(15),
      Q => sext_ln263_2_fu_706_p1(19),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(16),
      Q => sext_ln263_2_fu_706_p1(20),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(17),
      Q => sext_ln263_2_fu_706_p1(21),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(18),
      Q => sext_ln263_2_fu_706_p1(22),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(19),
      Q => sext_ln263_2_fu_706_p1(23),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(1),
      Q => sext_ln263_2_fu_706_p1(5),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(20),
      Q => sext_ln263_2_fu_706_p1(24),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(21),
      Q => sext_ln263_2_fu_706_p1(25),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(22),
      Q => sext_ln263_2_fu_706_p1(26),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(23),
      Q => sext_ln263_2_fu_706_p1(27),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(24),
      Q => sext_ln263_2_fu_706_p1(28),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(25),
      Q => sext_ln263_2_fu_706_p1(29),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(26),
      Q => sext_ln263_2_fu_706_p1(30),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(27),
      Q => sext_ln263_2_fu_706_p1(31),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(28),
      Q => sext_ln263_2_fu_706_p1(32),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(29),
      Q => sext_ln263_2_fu_706_p1(33),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(2),
      Q => sext_ln263_2_fu_706_p1(6),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(30),
      Q => sext_ln263_2_fu_706_p1(34),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(31),
      Q => sext_ln263_2_fu_706_p1(35),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(3),
      Q => sext_ln263_2_fu_706_p1(7),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(4),
      Q => sext_ln263_2_fu_706_p1(8),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(5),
      Q => sext_ln263_2_fu_706_p1(9),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(6),
      Q => sext_ln263_2_fu_706_p1(10),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(7),
      Q => sext_ln263_2_fu_706_p1(11),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(8),
      Q => sext_ln263_2_fu_706_p1(12),
      R => '0'
    );
\tqmf_load_3_reg_1254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(9),
      Q => sext_ln263_2_fu_706_p1(13),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(0),
      Q => trunc_ln1_reg_1350(0),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(10),
      Q => trunc_ln1_reg_1350(10),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(11),
      Q => trunc_ln1_reg_1350(11),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(12),
      Q => trunc_ln1_reg_1350(12),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(13),
      Q => trunc_ln1_reg_1350(13),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(1),
      Q => trunc_ln1_reg_1350(1),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(2),
      Q => trunc_ln1_reg_1350(2),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(3),
      Q => trunc_ln1_reg_1350(3),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(4),
      Q => trunc_ln1_reg_1350(4),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(5),
      Q => trunc_ln1_reg_1350(5),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(6),
      Q => trunc_ln1_reg_1350(6),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(7),
      Q => trunc_ln1_reg_1350(7),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(8),
      Q => trunc_ln1_reg_1350(8),
      R => '0'
    );
\trunc_ln1_reg_1350_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln315_fu_1019_p1(9),
      Q => trunc_ln1_reg_1350(9),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(0),
      Q => trunc_ln255_1_reg_1244(0),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(10),
      Q => trunc_ln255_1_reg_1244(10),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(11),
      Q => trunc_ln255_1_reg_1244(11),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(12),
      Q => trunc_ln255_1_reg_1244(12),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(13),
      Q => trunc_ln255_1_reg_1244(13),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(14),
      Q => trunc_ln255_1_reg_1244(14),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(15),
      Q => trunc_ln255_1_reg_1244(15),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(16),
      Q => trunc_ln255_1_reg_1244(16),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(17),
      Q => trunc_ln255_1_reg_1244(17),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(18),
      Q => trunc_ln255_1_reg_1244(18),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(19),
      Q => trunc_ln255_1_reg_1244(19),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(1),
      Q => trunc_ln255_1_reg_1244(1),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(20),
      Q => trunc_ln255_1_reg_1244(20),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(21),
      Q => trunc_ln255_1_reg_1244(21),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(22),
      Q => trunc_ln255_1_reg_1244(22),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(23),
      Q => trunc_ln255_1_reg_1244(23),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(24),
      Q => trunc_ln255_1_reg_1244(24),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(25),
      Q => trunc_ln255_1_reg_1244(25),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(26),
      Q => trunc_ln255_1_reg_1244(26),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(27),
      Q => trunc_ln255_1_reg_1244(27),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(28),
      Q => trunc_ln255_1_reg_1244(28),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(29),
      Q => trunc_ln255_1_reg_1244(29),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(2),
      Q => trunc_ln255_1_reg_1244(2),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(30),
      Q => trunc_ln255_1_reg_1244(30),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(31),
      Q => trunc_ln255_1_reg_1244(31),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(32),
      Q => trunc_ln255_1_reg_1244(32),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(33),
      Q => trunc_ln255_1_reg_1244(33),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(34),
      Q => trunc_ln255_1_reg_1244(34),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(35),
      Q => trunc_ln255_1_reg_1244(35),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(36),
      Q => trunc_ln255_1_reg_1244(36),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(37),
      Q => trunc_ln255_1_reg_1244(37),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(38),
      Q => trunc_ln255_1_reg_1244(38),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(39),
      Q => trunc_ln255_1_reg_1244(39),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(3),
      Q => trunc_ln255_1_reg_1244(3),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(40),
      Q => trunc_ln255_1_reg_1244(40),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(41),
      Q => trunc_ln255_1_reg_1244(41),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(42),
      Q => trunc_ln255_1_reg_1244(42),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(43),
      Q => trunc_ln255_1_reg_1244(43),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(44),
      Q => trunc_ln255_1_reg_1244(44),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(45),
      Q => trunc_ln255_1_reg_1244(45),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(46),
      Q => trunc_ln255_1_reg_1244(46),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(4),
      Q => trunc_ln255_1_reg_1244(4),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(5),
      Q => trunc_ln255_1_reg_1244(5),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(6),
      Q => trunc_ln255_1_reg_1244(6),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(7),
      Q => trunc_ln255_1_reg_1244(7),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(8),
      Q => trunc_ln255_1_reg_1244(8),
      R => '0'
    );
\trunc_ln255_1_reg_1244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_204_reg(9),
      Q => trunc_ln255_1_reg_1244(9),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(0),
      Q => trunc_ln255_reg_1239(0),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(10),
      Q => trunc_ln255_reg_1239(10),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(11),
      Q => trunc_ln255_reg_1239(11),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(12),
      Q => trunc_ln255_reg_1239(12),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(13),
      Q => trunc_ln255_reg_1239(13),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(14),
      Q => trunc_ln255_reg_1239(14),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(15),
      Q => trunc_ln255_reg_1239(15),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(16),
      Q => trunc_ln255_reg_1239(16),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(17),
      Q => trunc_ln255_reg_1239(17),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(18),
      Q => trunc_ln255_reg_1239(18),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(19),
      Q => trunc_ln255_reg_1239(19),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(1),
      Q => trunc_ln255_reg_1239(1),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(20),
      Q => trunc_ln255_reg_1239(20),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(21),
      Q => trunc_ln255_reg_1239(21),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(22),
      Q => trunc_ln255_reg_1239(22),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(23),
      Q => trunc_ln255_reg_1239(23),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(24),
      Q => trunc_ln255_reg_1239(24),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(25),
      Q => trunc_ln255_reg_1239(25),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(26),
      Q => trunc_ln255_reg_1239(26),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(27),
      Q => trunc_ln255_reg_1239(27),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(28),
      Q => trunc_ln255_reg_1239(28),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(29),
      Q => trunc_ln255_reg_1239(29),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(2),
      Q => trunc_ln255_reg_1239(2),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(30),
      Q => trunc_ln255_reg_1239(30),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(31),
      Q => trunc_ln255_reg_1239(31),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(32),
      Q => trunc_ln255_reg_1239(32),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(33),
      Q => trunc_ln255_reg_1239(33),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(34),
      Q => trunc_ln255_reg_1239(34),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(35),
      Q => trunc_ln255_reg_1239(35),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(36),
      Q => trunc_ln255_reg_1239(36),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(37),
      Q => trunc_ln255_reg_1239(37),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(38),
      Q => trunc_ln255_reg_1239(38),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(39),
      Q => trunc_ln255_reg_1239(39),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(3),
      Q => trunc_ln255_reg_1239(3),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(40),
      Q => trunc_ln255_reg_1239(40),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(41),
      Q => trunc_ln255_reg_1239(41),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(42),
      Q => trunc_ln255_reg_1239(42),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(43),
      Q => trunc_ln255_reg_1239(43),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(44),
      Q => trunc_ln255_reg_1239(44),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(45),
      Q => trunc_ln255_reg_1239(45),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(46),
      Q => trunc_ln255_reg_1239(46),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(4),
      Q => trunc_ln255_reg_1239(4),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(5),
      Q => trunc_ln255_reg_1239(5),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(6),
      Q => trunc_ln255_reg_1239(6),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(7),
      Q => trunc_ln255_reg_1239(7),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(8),
      Q => trunc_ln255_reg_1239(8),
      R => '0'
    );
\trunc_ln255_reg_1239_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_208_reg(9),
      Q => trunc_ln255_reg_1239(9),
      R => '0'
    );
\trunc_ln269_reg_1263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx17_fu_212_reg(0),
      Q => trunc_ln269_reg_1263(0),
      R => '0'
    );
\trunc_ln269_reg_1263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx17_fu_212_reg(1),
      Q => trunc_ln269_reg_1263(1),
      R => '0'
    );
\trunc_ln269_reg_1263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx17_fu_212_reg(2),
      Q => trunc_ln269_reg_1263(2),
      R => '0'
    );
\trunc_ln269_reg_1263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx17_fu_212_reg(3),
      Q => trunc_ln269_reg_1263(3),
      R => '0'
    );
\trunc_ln269_reg_1263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx17_fu_212_reg(4),
      Q => trunc_ln269_reg_1263(4),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(0),
      Q => trunc_ln285_reg_1294(0),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(10),
      Q => trunc_ln285_reg_1294(10),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(11),
      Q => trunc_ln285_reg_1294(11),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(12),
      Q => trunc_ln285_reg_1294(12),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(13),
      Q => trunc_ln285_reg_1294(13),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(14),
      Q => trunc_ln285_reg_1294(14),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(15),
      Q => trunc_ln285_reg_1294(15),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(16),
      Q => trunc_ln285_reg_1294(16),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(17),
      Q => trunc_ln285_reg_1294(17),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(18),
      Q => trunc_ln285_reg_1294(18),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(19),
      Q => trunc_ln285_reg_1294(19),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(1),
      Q => trunc_ln285_reg_1294(1),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(20),
      Q => trunc_ln285_reg_1294(20),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(21),
      Q => trunc_ln285_reg_1294(21),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(22),
      Q => trunc_ln285_reg_1294(22),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(23),
      Q => trunc_ln285_reg_1294(23),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(24),
      Q => trunc_ln285_reg_1294(24),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(25),
      Q => trunc_ln285_reg_1294(25),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(26),
      Q => trunc_ln285_reg_1294(26),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(27),
      Q => trunc_ln285_reg_1294(27),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(28),
      Q => trunc_ln285_reg_1294(28),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(29),
      Q => trunc_ln285_reg_1294(29),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(2),
      Q => trunc_ln285_reg_1294(2),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(30),
      Q => trunc_ln285_reg_1294(30),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(3),
      Q => trunc_ln285_reg_1294(3),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(4),
      Q => trunc_ln285_reg_1294(4),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(5),
      Q => trunc_ln285_reg_1294(5),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(6),
      Q => trunc_ln285_reg_1294(6),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(7),
      Q => trunc_ln285_reg_1294(7),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(8),
      Q => trunc_ln285_reg_1294(8),
      R => '0'
    );
\trunc_ln285_reg_1294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => trunc_ln285_fu_809_p1(9),
      Q => trunc_ln285_reg_1294(9),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(0),
      Q => trunc_ln304_reg_1329(0),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(10),
      Q => trunc_ln304_reg_1329(10),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(11),
      Q => trunc_ln304_reg_1329(11),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(12),
      Q => trunc_ln304_reg_1329(12),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(13),
      Q => trunc_ln304_reg_1329(13),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(14),
      Q => trunc_ln304_reg_1329(14),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(15),
      Q => trunc_ln304_reg_1329(15),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(16),
      Q => trunc_ln304_reg_1329(16),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(17),
      Q => trunc_ln304_reg_1329(17),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(18),
      Q => trunc_ln304_reg_1329(18),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(19),
      Q => trunc_ln304_reg_1329(19),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(1),
      Q => trunc_ln304_reg_1329(1),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(20),
      Q => trunc_ln304_reg_1329(20),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(21),
      Q => trunc_ln304_reg_1329(21),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(22),
      Q => trunc_ln304_reg_1329(22),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(23),
      Q => trunc_ln304_reg_1329(23),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(24),
      Q => trunc_ln304_reg_1329(24),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(25),
      Q => trunc_ln304_reg_1329(25),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(26),
      Q => trunc_ln304_reg_1329(26),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(27),
      Q => trunc_ln304_reg_1329(27),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(28),
      Q => trunc_ln304_reg_1329(28),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(29),
      Q => trunc_ln304_reg_1329(29),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(2),
      Q => trunc_ln304_reg_1329(2),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(30),
      Q => trunc_ln304_reg_1329(30),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(3),
      Q => trunc_ln304_reg_1329(3),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(4),
      Q => trunc_ln304_reg_1329(4),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(5),
      Q => trunc_ln304_reg_1329(5),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(6),
      Q => trunc_ln304_reg_1329(6),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(7),
      Q => trunc_ln304_reg_1329(7),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(8),
      Q => trunc_ln304_reg_1329(8),
      R => '0'
    );
\trunc_ln304_reg_1329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(2),
      D => trunc_ln285_fu_809_p1(9),
      Q => trunc_ln304_reg_1329(9),
      R => '0'
    );
\trunc_ln8_reg_1273[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEA808"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(3),
      I1 => DOUTBDOUT(1),
      I2 => ap_CS_fsm_state6,
      I3 => tqmf_load_2_reg_1249(1),
      I4 => xb_4_fu_736_p2(3),
      O => \trunc_ln8_reg_1273[0]_i_22_n_20\
    );
\trunc_ln8_reg_1273[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEA808"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(2),
      I1 => DOUTBDOUT(0),
      I2 => ap_CS_fsm_state6,
      I3 => tqmf_load_2_reg_1249(0),
      I4 => xb_4_fu_736_p2(2),
      O => \trunc_ln8_reg_1273[0]_i_23_n_20\
    );
\trunc_ln8_reg_1273[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(1),
      I1 => trunc_ln255_reg_1239(1),
      O => \trunc_ln8_reg_1273[0]_i_24_n_20\
    );
\trunc_ln8_reg_1273[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(1),
      I1 => trunc_ln255_reg_1239(1),
      O => \trunc_ln8_reg_1273[0]_i_25_n_20\
    );
\trunc_ln8_reg_1273[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_736_p2(2),
      I1 => grp_fu_438_p0(0),
      I2 => trunc_ln255_1_reg_1244(2),
      I3 => trunc_ln255_1_reg_1244(3),
      I4 => grp_fu_438_p0(1),
      I5 => xb_4_fu_736_p2(3),
      O => \trunc_ln8_reg_1273[0]_i_30_n_20\
    );
\trunc_ln8_reg_1273[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => trunc_ln255_reg_1239(1),
      I1 => trunc_ln255_1_reg_1244(1),
      I2 => trunc_ln255_1_reg_1244(2),
      I3 => xb_4_fu_736_p2(2),
      I4 => grp_fu_438_p0(0),
      O => \trunc_ln8_reg_1273[0]_i_31_n_20\
    );
\trunc_ln8_reg_1273[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln255_reg_1239(0),
      I1 => trunc_ln255_1_reg_1244(0),
      I2 => trunc_ln255_reg_1239(1),
      I3 => trunc_ln255_1_reg_1244(1),
      O => \trunc_ln8_reg_1273[0]_i_32_n_20\
    );
\trunc_ln8_reg_1273[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_reg_1239(0),
      I1 => trunc_ln255_1_reg_1244(0),
      O => \trunc_ln8_reg_1273[0]_i_33_n_20\
    );
\trunc_ln8_reg_1273[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_736_p2(43),
      I1 => trunc_ln255_1_reg_1244(43),
      I2 => xb_4_fu_736_p2(44),
      I3 => trunc_ln255_1_reg_1244(44),
      I4 => \trunc_ln8_reg_1273[31]_i_3_n_20\,
      O => \trunc_ln8_reg_1273[31]_i_10_n_20\
    );
\trunc_ln8_reg_1273[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_736_p2(42),
      I1 => trunc_ln255_1_reg_1244(42),
      I2 => xb_4_fu_736_p2(43),
      I3 => trunc_ln255_1_reg_1244(43),
      I4 => \trunc_ln8_reg_1273[31]_i_4_n_20\,
      O => \trunc_ln8_reg_1273[31]_i_11_n_20\
    );
\trunc_ln8_reg_1273[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_736_p2(41),
      I1 => trunc_ln255_1_reg_1244(41),
      I2 => xb_4_fu_736_p2(42),
      I3 => trunc_ln255_1_reg_1244(42),
      I4 => \trunc_ln8_reg_1273[31]_i_5_n_20\,
      O => \trunc_ln8_reg_1273[31]_i_12_n_20\
    );
\trunc_ln8_reg_1273[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_736_p2(40),
      I1 => trunc_ln255_1_reg_1244(40),
      I2 => xb_4_fu_736_p2(41),
      I3 => trunc_ln255_1_reg_1244(41),
      I4 => \trunc_ln8_reg_1273[31]_i_6_n_20\,
      O => \trunc_ln8_reg_1273[31]_i_13_n_20\
    );
\trunc_ln8_reg_1273[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_736_p2(43),
      I1 => trunc_ln255_1_reg_1244(43),
      I2 => xb_4_fu_736_p2(44),
      I3 => trunc_ln255_1_reg_1244(44),
      O => \trunc_ln8_reg_1273[31]_i_2_n_20\
    );
\trunc_ln8_reg_1273[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_736_p2(42),
      I1 => trunc_ln255_1_reg_1244(42),
      I2 => xb_4_fu_736_p2(43),
      I3 => trunc_ln255_1_reg_1244(43),
      O => \trunc_ln8_reg_1273[31]_i_3_n_20\
    );
\trunc_ln8_reg_1273[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_736_p2(41),
      I1 => trunc_ln255_1_reg_1244(41),
      I2 => xb_4_fu_736_p2(42),
      I3 => trunc_ln255_1_reg_1244(42),
      O => \trunc_ln8_reg_1273[31]_i_4_n_20\
    );
\trunc_ln8_reg_1273[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_736_p2(40),
      I1 => trunc_ln255_1_reg_1244(40),
      I2 => xb_4_fu_736_p2(41),
      I3 => trunc_ln255_1_reg_1244(41),
      O => \trunc_ln8_reg_1273[31]_i_5_n_20\
    );
\trunc_ln8_reg_1273[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_736_p2(39),
      I1 => trunc_ln255_1_reg_1244(39),
      I2 => xb_4_fu_736_p2(40),
      I3 => trunc_ln255_1_reg_1244(40),
      O => \trunc_ln8_reg_1273[31]_i_6_n_20\
    );
\trunc_ln8_reg_1273[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(44),
      I1 => xb_4_fu_736_p2(44),
      I2 => trunc_ln255_1_reg_1244(46),
      I3 => xb_4_fu_736_p2(46),
      I4 => trunc_ln255_1_reg_1244(45),
      I5 => xb_4_fu_736_p2(45),
      O => \trunc_ln8_reg_1273[31]_i_8_n_20\
    );
\trunc_ln8_reg_1273[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \trunc_ln8_reg_1273[31]_i_2_n_20\,
      I1 => trunc_ln255_1_reg_1244(45),
      I2 => xb_4_fu_736_p2(45),
      I3 => trunc_ln255_1_reg_1244(44),
      I4 => xb_4_fu_736_p2(44),
      O => \trunc_ln8_reg_1273[31]_i_9_n_20\
    );
\trunc_ln8_reg_1273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(15),
      Q => trunc_ln8_reg_1273(0),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(25),
      Q => trunc_ln8_reg_1273(10),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(26),
      Q => trunc_ln8_reg_1273(11),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(27),
      Q => trunc_ln8_reg_1273(12),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(28),
      Q => trunc_ln8_reg_1273(13),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(29),
      Q => trunc_ln8_reg_1273(14),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(30),
      Q => trunc_ln8_reg_1273(15),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(31),
      Q => trunc_ln8_reg_1273(16),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(32),
      Q => trunc_ln8_reg_1273(17),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(33),
      Q => trunc_ln8_reg_1273(18),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(34),
      Q => trunc_ln8_reg_1273(19),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(16),
      Q => trunc_ln8_reg_1273(1),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(35),
      Q => trunc_ln8_reg_1273(20),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(36),
      Q => trunc_ln8_reg_1273(21),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(37),
      Q => trunc_ln8_reg_1273(22),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(38),
      Q => trunc_ln8_reg_1273(23),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(39),
      Q => trunc_ln8_reg_1273(24),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(40),
      Q => trunc_ln8_reg_1273(25),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(41),
      Q => trunc_ln8_reg_1273(26),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(42),
      Q => trunc_ln8_reg_1273(27),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(43),
      Q => trunc_ln8_reg_1273(28),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(44),
      Q => trunc_ln8_reg_1273(29),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(17),
      Q => trunc_ln8_reg_1273(2),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(45),
      Q => trunc_ln8_reg_1273(30),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(46),
      Q => trunc_ln8_reg_1273(31),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(18),
      Q => trunc_ln8_reg_1273(3),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(19),
      Q => trunc_ln8_reg_1273(4),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(20),
      Q => trunc_ln8_reg_1273(5),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(21),
      Q => trunc_ln8_reg_1273(6),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(22),
      Q => trunc_ln8_reg_1273(7),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(23),
      Q => trunc_ln8_reg_1273(8),
      R => '0'
    );
\trunc_ln8_reg_1273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => add_ln278_fu_741_p2(24),
      Q => trunc_ln8_reg_1273(9),
      R => '0'
    );
\trunc_ln9_reg_1278[17]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(25),
      I1 => trunc_ln255_reg_1239(25),
      O => \trunc_ln9_reg_1278[17]_i_20_n_20\
    );
\trunc_ln9_reg_1278[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(24),
      I1 => trunc_ln255_reg_1239(24),
      O => \trunc_ln9_reg_1278[17]_i_21_n_20\
    );
\trunc_ln9_reg_1278[17]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(23),
      I1 => trunc_ln255_reg_1239(23),
      O => \trunc_ln9_reg_1278[17]_i_22_n_20\
    );
\trunc_ln9_reg_1278[17]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(22),
      I1 => trunc_ln255_reg_1239(22),
      O => \trunc_ln9_reg_1278[17]_i_23_n_20\
    );
\trunc_ln9_reg_1278[17]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(21),
      I1 => trunc_ln255_reg_1239(21),
      O => \trunc_ln9_reg_1278[17]_i_24_n_20\
    );
\trunc_ln9_reg_1278[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(20),
      I1 => trunc_ln255_reg_1239(20),
      O => \trunc_ln9_reg_1278[17]_i_25_n_20\
    );
\trunc_ln9_reg_1278[17]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(19),
      I1 => trunc_ln255_reg_1239(19),
      O => \trunc_ln9_reg_1278[17]_i_26_n_20\
    );
\trunc_ln9_reg_1278[17]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(18),
      I1 => trunc_ln255_reg_1239(18),
      O => \trunc_ln9_reg_1278[17]_i_27_n_20\
    );
\trunc_ln9_reg_1278[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(24),
      I1 => sext_ln263_2_fu_706_p1(26),
      O => \trunc_ln9_reg_1278[17]_i_28_n_20\
    );
\trunc_ln9_reg_1278[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(23),
      I1 => sext_ln263_2_fu_706_p1(25),
      O => \trunc_ln9_reg_1278[17]_i_29_n_20\
    );
\trunc_ln9_reg_1278[17]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(22),
      I1 => sext_ln263_2_fu_706_p1(24),
      O => \trunc_ln9_reg_1278[17]_i_30_n_20\
    );
\trunc_ln9_reg_1278[17]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(21),
      I1 => sext_ln263_2_fu_706_p1(23),
      O => \trunc_ln9_reg_1278[17]_i_31_n_20\
    );
\trunc_ln9_reg_1278[17]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(20),
      I1 => sext_ln263_2_fu_706_p1(22),
      O => \trunc_ln9_reg_1278[17]_i_32_n_20\
    );
\trunc_ln9_reg_1278[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(19),
      I1 => sext_ln263_2_fu_706_p1(21),
      O => \trunc_ln9_reg_1278[17]_i_33_n_20\
    );
\trunc_ln9_reg_1278[17]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(18),
      I1 => sext_ln263_2_fu_706_p1(20),
      O => \trunc_ln9_reg_1278[17]_i_34_n_20\
    );
\trunc_ln9_reg_1278[17]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(17),
      I1 => sext_ln263_2_fu_706_p1(19),
      O => \trunc_ln9_reg_1278[17]_i_35_n_20\
    );
\trunc_ln9_reg_1278[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => xb_4_fu_736_p2(3),
      I1 => tqmf_load_2_reg_1249(1),
      I2 => ap_CS_fsm_state6,
      I3 => DOUTBDOUT(1),
      I4 => trunc_ln255_1_reg_1244(3),
      O => \trunc_ln9_reg_1278[1]_i_24_n_20\
    );
\trunc_ln9_reg_1278[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => ap_CS_fsm_state6,
      I2 => tqmf_load_2_reg_1249(0),
      I3 => xb_4_fu_736_p2(2),
      I4 => trunc_ln255_1_reg_1244(2),
      O => \trunc_ln9_reg_1278[1]_i_25_n_20\
    );
\trunc_ln9_reg_1278[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => trunc_ln255_1_reg_1244(0),
      I1 => trunc_ln255_reg_1239(0),
      O => \trunc_ln9_reg_1278[1]_i_26_n_20\
    );
\trunc_ln9_reg_1278[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => xb_4_fu_736_p2(2),
      I1 => grp_fu_438_p0(0),
      I2 => trunc_ln255_1_reg_1244(2),
      I3 => trunc_ln255_1_reg_1244(3),
      I4 => grp_fu_438_p0(1),
      I5 => xb_4_fu_736_p2(3),
      O => \trunc_ln9_reg_1278[1]_i_32_n_20\
    );
\trunc_ln9_reg_1278[1]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => trunc_ln255_reg_1239(1),
      I1 => trunc_ln255_1_reg_1244(1),
      I2 => trunc_ln255_1_reg_1244(2),
      I3 => xb_4_fu_736_p2(2),
      I4 => grp_fu_438_p0(0),
      O => \trunc_ln9_reg_1278[1]_i_33_n_20\
    );
\trunc_ln9_reg_1278[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => trunc_ln255_reg_1239(0),
      I1 => trunc_ln255_1_reg_1244(0),
      I2 => trunc_ln255_reg_1239(1),
      I3 => trunc_ln255_1_reg_1244(1),
      O => \trunc_ln9_reg_1278[1]_i_34_n_20\
    );
\trunc_ln9_reg_1278[1]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_1249(1),
      I1 => ap_CS_fsm_state6,
      I2 => DOUTBDOUT(1),
      O => grp_fu_438_p0(1)
    );
\trunc_ln9_reg_1278[1]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(9),
      I1 => trunc_ln255_reg_1239(9),
      O => \trunc_ln9_reg_1278[1]_i_38_n_20\
    );
\trunc_ln9_reg_1278[1]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(8),
      I1 => trunc_ln255_reg_1239(8),
      O => \trunc_ln9_reg_1278[1]_i_39_n_20\
    );
\trunc_ln9_reg_1278[1]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(7),
      I1 => trunc_ln255_reg_1239(7),
      O => \trunc_ln9_reg_1278[1]_i_40_n_20\
    );
\trunc_ln9_reg_1278[1]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(6),
      I1 => trunc_ln255_reg_1239(6),
      O => \trunc_ln9_reg_1278[1]_i_41_n_20\
    );
\trunc_ln9_reg_1278[1]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(5),
      I1 => trunc_ln255_reg_1239(5),
      O => \trunc_ln9_reg_1278[1]_i_42_n_20\
    );
\trunc_ln9_reg_1278[1]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(4),
      I1 => trunc_ln255_reg_1239(4),
      O => \trunc_ln9_reg_1278[1]_i_43_n_20\
    );
\trunc_ln9_reg_1278[1]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(3),
      I1 => trunc_ln255_reg_1239(3),
      O => \trunc_ln9_reg_1278[1]_i_44_n_20\
    );
\trunc_ln9_reg_1278[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(2),
      I1 => trunc_ln255_reg_1239(2),
      O => \trunc_ln9_reg_1278[1]_i_45_n_20\
    );
\trunc_ln9_reg_1278[1]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(4),
      O => \trunc_ln9_reg_1278[1]_i_46_n_20\
    );
\trunc_ln9_reg_1278[1]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(8),
      I1 => sext_ln263_2_fu_706_p1(10),
      O => \trunc_ln9_reg_1278[1]_i_47_n_20\
    );
\trunc_ln9_reg_1278[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(7),
      I1 => sext_ln263_2_fu_706_p1(9),
      O => \trunc_ln9_reg_1278[1]_i_48_n_20\
    );
\trunc_ln9_reg_1278[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(6),
      I1 => sext_ln263_2_fu_706_p1(8),
      O => \trunc_ln9_reg_1278[1]_i_49_n_20\
    );
\trunc_ln9_reg_1278[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(5),
      I1 => sext_ln263_2_fu_706_p1(7),
      O => \trunc_ln9_reg_1278[1]_i_50_n_20\
    );
\trunc_ln9_reg_1278[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(4),
      I1 => sext_ln263_2_fu_706_p1(6),
      O => \trunc_ln9_reg_1278[1]_i_51_n_20\
    );
\trunc_ln9_reg_1278[1]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(5),
      O => \trunc_ln9_reg_1278[1]_i_52_n_20\
    );
\trunc_ln9_reg_1278[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(38),
      I1 => trunc_ln255_1_reg_1244(38),
      I2 => xb_4_fu_736_p2(40),
      I3 => trunc_ln255_1_reg_1244(40),
      I4 => trunc_ln255_1_reg_1244(39),
      I5 => xb_4_fu_736_p2(39),
      O => \trunc_ln9_reg_1278[25]_i_10_n_20\
    );
\trunc_ln9_reg_1278[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(39),
      I1 => trunc_ln255_1_reg_1244(39),
      I2 => trunc_ln255_1_reg_1244(38),
      I3 => xb_4_fu_736_p2(38),
      O => \trunc_ln9_reg_1278[25]_i_2_n_20\
    );
\trunc_ln9_reg_1278[25]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(33),
      I1 => trunc_ln255_reg_1239(33),
      O => \trunc_ln9_reg_1278[25]_i_20_n_20\
    );
\trunc_ln9_reg_1278[25]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(32),
      I1 => trunc_ln255_reg_1239(32),
      O => \trunc_ln9_reg_1278[25]_i_21_n_20\
    );
\trunc_ln9_reg_1278[25]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(31),
      I1 => trunc_ln255_reg_1239(31),
      O => \trunc_ln9_reg_1278[25]_i_22_n_20\
    );
\trunc_ln9_reg_1278[25]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(30),
      I1 => trunc_ln255_reg_1239(30),
      O => \trunc_ln9_reg_1278[25]_i_23_n_20\
    );
\trunc_ln9_reg_1278[25]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(29),
      I1 => trunc_ln255_reg_1239(29),
      O => \trunc_ln9_reg_1278[25]_i_24_n_20\
    );
\trunc_ln9_reg_1278[25]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(28),
      I1 => trunc_ln255_reg_1239(28),
      O => \trunc_ln9_reg_1278[25]_i_25_n_20\
    );
\trunc_ln9_reg_1278[25]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(27),
      I1 => trunc_ln255_reg_1239(27),
      O => \trunc_ln9_reg_1278[25]_i_26_n_20\
    );
\trunc_ln9_reg_1278[25]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(26),
      I1 => trunc_ln255_reg_1239(26),
      O => \trunc_ln9_reg_1278[25]_i_27_n_20\
    );
\trunc_ln9_reg_1278[25]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(32),
      I1 => sext_ln263_2_fu_706_p1(34),
      O => \trunc_ln9_reg_1278[25]_i_28_n_20\
    );
\trunc_ln9_reg_1278[25]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(31),
      I1 => sext_ln263_2_fu_706_p1(33),
      O => \trunc_ln9_reg_1278[25]_i_29_n_20\
    );
\trunc_ln9_reg_1278[25]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(30),
      I1 => sext_ln263_2_fu_706_p1(32),
      O => \trunc_ln9_reg_1278[25]_i_30_n_20\
    );
\trunc_ln9_reg_1278[25]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(29),
      I1 => sext_ln263_2_fu_706_p1(31),
      O => \trunc_ln9_reg_1278[25]_i_31_n_20\
    );
\trunc_ln9_reg_1278[25]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(28),
      I1 => sext_ln263_2_fu_706_p1(30),
      O => \trunc_ln9_reg_1278[25]_i_32_n_20\
    );
\trunc_ln9_reg_1278[25]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(27),
      I1 => sext_ln263_2_fu_706_p1(29),
      O => \trunc_ln9_reg_1278[25]_i_33_n_20\
    );
\trunc_ln9_reg_1278[25]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(26),
      I1 => sext_ln263_2_fu_706_p1(28),
      O => \trunc_ln9_reg_1278[25]_i_34_n_20\
    );
\trunc_ln9_reg_1278[25]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(25),
      I1 => sext_ln263_2_fu_706_p1(27),
      O => \trunc_ln9_reg_1278[25]_i_35_n_20\
    );
\trunc_ln9_reg_1278[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(41),
      I1 => trunc_ln255_1_reg_1244(41),
      I2 => xb_4_fu_736_p2(43),
      I3 => trunc_ln255_1_reg_1244(43),
      I4 => trunc_ln255_1_reg_1244(42),
      I5 => xb_4_fu_736_p2(42),
      O => \trunc_ln9_reg_1278[31]_i_10_n_20\
    );
\trunc_ln9_reg_1278[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(40),
      I1 => trunc_ln255_1_reg_1244(40),
      I2 => xb_4_fu_736_p2(42),
      I3 => trunc_ln255_1_reg_1244(42),
      I4 => trunc_ln255_1_reg_1244(41),
      I5 => xb_4_fu_736_p2(41),
      O => \trunc_ln9_reg_1278[31]_i_11_n_20\
    );
\trunc_ln9_reg_1278[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(39),
      I1 => trunc_ln255_1_reg_1244(39),
      I2 => xb_4_fu_736_p2(41),
      I3 => trunc_ln255_1_reg_1244(41),
      I4 => trunc_ln255_1_reg_1244(40),
      I5 => xb_4_fu_736_p2(40),
      O => \trunc_ln9_reg_1278[31]_i_12_n_20\
    );
\trunc_ln9_reg_1278[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(45),
      I1 => trunc_ln255_reg_1239(46),
      O => \trunc_ln9_reg_1278[31]_i_15_n_20\
    );
\trunc_ln9_reg_1278[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(44),
      I1 => trunc_ln255_reg_1239(45),
      O => \trunc_ln9_reg_1278[31]_i_16_n_20\
    );
\trunc_ln9_reg_1278[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(43),
      I1 => trunc_ln255_reg_1239(44),
      O => \trunc_ln9_reg_1278[31]_i_17_n_20\
    );
\trunc_ln9_reg_1278[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(42),
      I1 => trunc_ln255_reg_1239(43),
      O => \trunc_ln9_reg_1278[31]_i_18_n_20\
    );
\trunc_ln9_reg_1278[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(41),
      I1 => trunc_ln255_reg_1239(42),
      O => \trunc_ln9_reg_1278[31]_i_19_n_20\
    );
\trunc_ln9_reg_1278[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(44),
      I1 => trunc_ln255_1_reg_1244(44),
      I2 => trunc_ln255_1_reg_1244(43),
      I3 => xb_4_fu_736_p2(43),
      O => \trunc_ln9_reg_1278[31]_i_2_n_20\
    );
\trunc_ln9_reg_1278[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(40),
      I1 => trunc_ln255_reg_1239(41),
      O => \trunc_ln9_reg_1278[31]_i_21_n_20\
    );
\trunc_ln9_reg_1278[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(39),
      I1 => trunc_ln255_reg_1239(40),
      O => \trunc_ln9_reg_1278[31]_i_22_n_20\
    );
\trunc_ln9_reg_1278[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(38),
      I1 => trunc_ln255_reg_1239(39),
      O => \trunc_ln9_reg_1278[31]_i_23_n_20\
    );
\trunc_ln9_reg_1278[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(37),
      I1 => trunc_ln255_reg_1239(38),
      O => \trunc_ln9_reg_1278[31]_i_24_n_20\
    );
\trunc_ln9_reg_1278[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(36),
      I1 => trunc_ln255_reg_1239(37),
      O => \trunc_ln9_reg_1278[31]_i_25_n_20\
    );
\trunc_ln9_reg_1278[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_1239(36),
      I1 => \trunc_ln9_reg_1278_reg[31]_i_20_n_24\,
      O => \trunc_ln9_reg_1278[31]_i_26_n_20\
    );
\trunc_ln9_reg_1278[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(35),
      I1 => trunc_ln255_reg_1239(35),
      O => \trunc_ln9_reg_1278[31]_i_27_n_20\
    );
\trunc_ln9_reg_1278[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(34),
      I1 => trunc_ln255_reg_1239(34),
      O => \trunc_ln9_reg_1278[31]_i_28_n_20\
    );
\trunc_ln9_reg_1278[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(34),
      I1 => sext_ln263_2_fu_706_p1(35),
      O => \trunc_ln9_reg_1278[31]_i_29_n_20\
    );
\trunc_ln9_reg_1278[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(43),
      I1 => trunc_ln255_1_reg_1244(43),
      I2 => trunc_ln255_1_reg_1244(42),
      I3 => xb_4_fu_736_p2(42),
      O => \trunc_ln9_reg_1278[31]_i_3_n_20\
    );
\trunc_ln9_reg_1278[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(35),
      I1 => sext_ln263_2_fu_706_p1(34),
      O => \trunc_ln9_reg_1278[31]_i_30_n_20\
    );
\trunc_ln9_reg_1278[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(35),
      I1 => sext_ln263_2_fu_706_p1(33),
      O => \trunc_ln9_reg_1278[31]_i_31_n_20\
    );
\trunc_ln9_reg_1278[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(42),
      I1 => trunc_ln255_1_reg_1244(42),
      I2 => trunc_ln255_1_reg_1244(41),
      I3 => xb_4_fu_736_p2(41),
      O => \trunc_ln9_reg_1278[31]_i_4_n_20\
    );
\trunc_ln9_reg_1278[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(41),
      I1 => trunc_ln255_1_reg_1244(41),
      I2 => trunc_ln255_1_reg_1244(40),
      I3 => xb_4_fu_736_p2(40),
      O => \trunc_ln9_reg_1278[31]_i_5_n_20\
    );
\trunc_ln9_reg_1278[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_736_p2(40),
      I1 => trunc_ln255_1_reg_1244(40),
      I2 => trunc_ln255_1_reg_1244(39),
      I3 => xb_4_fu_736_p2(39),
      O => \trunc_ln9_reg_1278[31]_i_6_n_20\
    );
\trunc_ln9_reg_1278[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(44),
      I1 => trunc_ln255_1_reg_1244(44),
      I2 => trunc_ln255_1_reg_1244(46),
      I3 => xb_4_fu_736_p2(46),
      I4 => trunc_ln255_1_reg_1244(45),
      I5 => xb_4_fu_736_p2(45),
      O => \trunc_ln9_reg_1278[31]_i_7_n_20\
    );
\trunc_ln9_reg_1278[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(43),
      I1 => trunc_ln255_1_reg_1244(43),
      I2 => xb_4_fu_736_p2(45),
      I3 => trunc_ln255_1_reg_1244(45),
      I4 => trunc_ln255_1_reg_1244(44),
      I5 => xb_4_fu_736_p2(44),
      O => \trunc_ln9_reg_1278[31]_i_8_n_20\
    );
\trunc_ln9_reg_1278[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_736_p2(42),
      I1 => trunc_ln255_1_reg_1244(42),
      I2 => xb_4_fu_736_p2(44),
      I3 => trunc_ln255_1_reg_1244(44),
      I4 => trunc_ln255_1_reg_1244(43),
      I5 => xb_4_fu_736_p2(43),
      O => \trunc_ln9_reg_1278[31]_i_9_n_20\
    );
\trunc_ln9_reg_1278[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(17),
      I1 => trunc_ln255_reg_1239(17),
      O => \trunc_ln9_reg_1278[9]_i_20_n_20\
    );
\trunc_ln9_reg_1278[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(16),
      I1 => trunc_ln255_reg_1239(16),
      O => \trunc_ln9_reg_1278[9]_i_21_n_20\
    );
\trunc_ln9_reg_1278[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(15),
      I1 => trunc_ln255_reg_1239(15),
      O => \trunc_ln9_reg_1278[9]_i_22_n_20\
    );
\trunc_ln9_reg_1278[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(14),
      I1 => trunc_ln255_reg_1239(14),
      O => \trunc_ln9_reg_1278[9]_i_23_n_20\
    );
\trunc_ln9_reg_1278[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(13),
      I1 => trunc_ln255_reg_1239(13),
      O => \trunc_ln9_reg_1278[9]_i_24_n_20\
    );
\trunc_ln9_reg_1278[9]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(12),
      I1 => trunc_ln255_reg_1239(12),
      O => \trunc_ln9_reg_1278[9]_i_25_n_20\
    );
\trunc_ln9_reg_1278[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(11),
      I1 => trunc_ln255_reg_1239(11),
      O => \trunc_ln9_reg_1278[9]_i_26_n_20\
    );
\trunc_ln9_reg_1278[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_721_p2(10),
      I1 => trunc_ln255_reg_1239(10),
      O => \trunc_ln9_reg_1278[9]_i_27_n_20\
    );
\trunc_ln9_reg_1278[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(16),
      I1 => sext_ln263_2_fu_706_p1(18),
      O => \trunc_ln9_reg_1278[9]_i_28_n_20\
    );
\trunc_ln9_reg_1278[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(15),
      I1 => sext_ln263_2_fu_706_p1(17),
      O => \trunc_ln9_reg_1278[9]_i_29_n_20\
    );
\trunc_ln9_reg_1278[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(14),
      I1 => sext_ln263_2_fu_706_p1(16),
      O => \trunc_ln9_reg_1278[9]_i_30_n_20\
    );
\trunc_ln9_reg_1278[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(13),
      I1 => sext_ln263_2_fu_706_p1(15),
      O => \trunc_ln9_reg_1278[9]_i_31_n_20\
    );
\trunc_ln9_reg_1278[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(12),
      I1 => sext_ln263_2_fu_706_p1(14),
      O => \trunc_ln9_reg_1278[9]_i_32_n_20\
    );
\trunc_ln9_reg_1278[9]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(11),
      I1 => sext_ln263_2_fu_706_p1(13),
      O => \trunc_ln9_reg_1278[9]_i_33_n_20\
    );
\trunc_ln9_reg_1278[9]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(10),
      I1 => sext_ln263_2_fu_706_p1(12),
      O => \trunc_ln9_reg_1278[9]_i_34_n_20\
    );
\trunc_ln9_reg_1278[9]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_2_fu_706_p1(9),
      I1 => sext_ln263_2_fu_706_p1(11),
      O => \trunc_ln9_reg_1278[9]_i_35_n_20\
    );
\trunc_ln9_reg_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(15),
      Q => trunc_ln9_reg_1278(0),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(25),
      Q => trunc_ln9_reg_1278(10),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(26),
      Q => trunc_ln9_reg_1278(11),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(27),
      Q => trunc_ln9_reg_1278(12),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(28),
      Q => trunc_ln9_reg_1278(13),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(29),
      Q => trunc_ln9_reg_1278(14),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(30),
      Q => trunc_ln9_reg_1278(15),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(31),
      Q => trunc_ln9_reg_1278(16),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(32),
      Q => trunc_ln9_reg_1278(17),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[17]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[9]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[17]_i_18_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[17]_i_18_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[17]_i_18_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[17]_i_18_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[17]_i_18_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[17]_i_18_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[17]_i_18_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[17]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_721_p2(25 downto 18),
      O(7 downto 0) => xb_4_fu_736_p2(25 downto 18),
      S(7) => \trunc_ln9_reg_1278[17]_i_20_n_20\,
      S(6) => \trunc_ln9_reg_1278[17]_i_21_n_20\,
      S(5) => \trunc_ln9_reg_1278[17]_i_22_n_20\,
      S(4) => \trunc_ln9_reg_1278[17]_i_23_n_20\,
      S(3) => \trunc_ln9_reg_1278[17]_i_24_n_20\,
      S(2) => \trunc_ln9_reg_1278[17]_i_25_n_20\,
      S(1) => \trunc_ln9_reg_1278[17]_i_26_n_20\,
      S(0) => \trunc_ln9_reg_1278[17]_i_27_n_20\
    );
\trunc_ln9_reg_1278_reg[17]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[9]_i_19_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[17]_i_19_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[17]_i_19_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[17]_i_19_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[17]_i_19_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[17]_i_19_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[17]_i_19_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[17]_i_19_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[17]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_706_p1(24 downto 17),
      O(7 downto 0) => sub_ln263_fu_721_p2(24 downto 17),
      S(7) => \trunc_ln9_reg_1278[17]_i_28_n_20\,
      S(6) => \trunc_ln9_reg_1278[17]_i_29_n_20\,
      S(5) => \trunc_ln9_reg_1278[17]_i_30_n_20\,
      S(4) => \trunc_ln9_reg_1278[17]_i_31_n_20\,
      S(3) => \trunc_ln9_reg_1278[17]_i_32_n_20\,
      S(2) => \trunc_ln9_reg_1278[17]_i_33_n_20\,
      S(1) => \trunc_ln9_reg_1278[17]_i_34_n_20\,
      S(0) => \trunc_ln9_reg_1278[17]_i_35_n_20\
    );
\trunc_ln9_reg_1278_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(33),
      Q => trunc_ln9_reg_1278(18),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(34),
      Q => trunc_ln9_reg_1278(19),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(16),
      Q => trunc_ln9_reg_1278(1),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[1]_i_35\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[1]_i_35_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[1]_i_35_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[1]_i_35_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[1]_i_35_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[1]_i_35_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[1]_i_35_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[1]_i_35_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[1]_i_35_n_27\,
      DI(7 downto 0) => sub_ln263_fu_721_p2(9 downto 2),
      O(7 downto 0) => xb_4_fu_736_p2(9 downto 2),
      S(7) => \trunc_ln9_reg_1278[1]_i_38_n_20\,
      S(6) => \trunc_ln9_reg_1278[1]_i_39_n_20\,
      S(5) => \trunc_ln9_reg_1278[1]_i_40_n_20\,
      S(4) => \trunc_ln9_reg_1278[1]_i_41_n_20\,
      S(3) => \trunc_ln9_reg_1278[1]_i_42_n_20\,
      S(2) => \trunc_ln9_reg_1278[1]_i_43_n_20\,
      S(1) => \trunc_ln9_reg_1278[1]_i_44_n_20\,
      S(0) => \trunc_ln9_reg_1278[1]_i_45_n_20\
    );
\trunc_ln9_reg_1278_reg[1]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[1]_i_37_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[1]_i_37_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[1]_i_37_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[1]_i_37_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[1]_i_37_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[1]_i_37_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[1]_i_37_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[1]_i_37_n_27\,
      DI(7 downto 3) => sext_ln263_2_fu_706_p1(8 downto 4),
      DI(2) => '0',
      DI(1) => \trunc_ln9_reg_1278[1]_i_46_n_20\,
      DI(0) => '0',
      O(7 downto 1) => sub_ln263_fu_721_p2(8 downto 2),
      O(0) => \NLW_trunc_ln9_reg_1278_reg[1]_i_37_O_UNCONNECTED\(0),
      S(7) => \trunc_ln9_reg_1278[1]_i_47_n_20\,
      S(6) => \trunc_ln9_reg_1278[1]_i_48_n_20\,
      S(5) => \trunc_ln9_reg_1278[1]_i_49_n_20\,
      S(4) => \trunc_ln9_reg_1278[1]_i_50_n_20\,
      S(3) => \trunc_ln9_reg_1278[1]_i_51_n_20\,
      S(2) => \trunc_ln9_reg_1278[1]_i_52_n_20\,
      S(1) => sext_ln263_2_fu_706_p1(4),
      S(0) => '0'
    );
\trunc_ln9_reg_1278_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(35),
      Q => trunc_ln9_reg_1278(20),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(36),
      Q => trunc_ln9_reg_1278(21),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(37),
      Q => trunc_ln9_reg_1278(22),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(38),
      Q => trunc_ln9_reg_1278(23),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(39),
      Q => trunc_ln9_reg_1278(24),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(40),
      Q => trunc_ln9_reg_1278(25),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[25]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[17]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[25]_i_18_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[25]_i_18_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[25]_i_18_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[25]_i_18_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[25]_i_18_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[25]_i_18_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[25]_i_18_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[25]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_721_p2(33 downto 26),
      O(7 downto 0) => xb_4_fu_736_p2(33 downto 26),
      S(7) => \trunc_ln9_reg_1278[25]_i_20_n_20\,
      S(6) => \trunc_ln9_reg_1278[25]_i_21_n_20\,
      S(5) => \trunc_ln9_reg_1278[25]_i_22_n_20\,
      S(4) => \trunc_ln9_reg_1278[25]_i_23_n_20\,
      S(3) => \trunc_ln9_reg_1278[25]_i_24_n_20\,
      S(2) => \trunc_ln9_reg_1278[25]_i_25_n_20\,
      S(1) => \trunc_ln9_reg_1278[25]_i_26_n_20\,
      S(0) => \trunc_ln9_reg_1278[25]_i_27_n_20\
    );
\trunc_ln9_reg_1278_reg[25]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[17]_i_19_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[25]_i_19_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[25]_i_19_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[25]_i_19_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[25]_i_19_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[25]_i_19_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[25]_i_19_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[25]_i_19_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[25]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_706_p1(32 downto 25),
      O(7 downto 0) => sub_ln263_fu_721_p2(32 downto 25),
      S(7) => \trunc_ln9_reg_1278[25]_i_28_n_20\,
      S(6) => \trunc_ln9_reg_1278[25]_i_29_n_20\,
      S(5) => \trunc_ln9_reg_1278[25]_i_30_n_20\,
      S(4) => \trunc_ln9_reg_1278[25]_i_31_n_20\,
      S(3) => \trunc_ln9_reg_1278[25]_i_32_n_20\,
      S(2) => \trunc_ln9_reg_1278[25]_i_33_n_20\,
      S(1) => \trunc_ln9_reg_1278[25]_i_34_n_20\,
      S(0) => \trunc_ln9_reg_1278[25]_i_35_n_20\
    );
\trunc_ln9_reg_1278_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(41),
      Q => trunc_ln9_reg_1278(26),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(42),
      Q => trunc_ln9_reg_1278(27),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(43),
      Q => trunc_ln9_reg_1278(28),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(44),
      Q => trunc_ln9_reg_1278(29),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(17),
      Q => trunc_ln9_reg_1278(2),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(45),
      Q => trunc_ln9_reg_1278(30),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(46),
      Q => trunc_ln9_reg_1278(31),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[31]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[31]_i_14_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln9_reg_1278_reg[31]_i_13_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln9_reg_1278_reg[31]_i_13_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[31]_i_13_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[31]_i_13_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[31]_i_13_n_27\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => trunc_ln255_reg_1239(44 downto 41),
      O(7 downto 5) => \NLW_trunc_ln9_reg_1278_reg[31]_i_13_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => xb_4_fu_736_p2(46 downto 42),
      S(7 downto 5) => B"000",
      S(4) => \trunc_ln9_reg_1278[31]_i_15_n_20\,
      S(3) => \trunc_ln9_reg_1278[31]_i_16_n_20\,
      S(2) => \trunc_ln9_reg_1278[31]_i_17_n_20\,
      S(1) => \trunc_ln9_reg_1278[31]_i_18_n_20\,
      S(0) => \trunc_ln9_reg_1278[31]_i_19_n_20\
    );
\trunc_ln9_reg_1278_reg[31]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[25]_i_18_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[31]_i_14_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[31]_i_14_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[31]_i_14_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[31]_i_14_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[31]_i_14_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[31]_i_14_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[31]_i_14_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[31]_i_14_n_27\,
      DI(7 downto 3) => trunc_ln255_reg_1239(40 downto 36),
      DI(2) => \trunc_ln9_reg_1278_reg[31]_i_20_n_24\,
      DI(1 downto 0) => sub_ln263_fu_721_p2(35 downto 34),
      O(7 downto 0) => xb_4_fu_736_p2(41 downto 34),
      S(7) => \trunc_ln9_reg_1278[31]_i_21_n_20\,
      S(6) => \trunc_ln9_reg_1278[31]_i_22_n_20\,
      S(5) => \trunc_ln9_reg_1278[31]_i_23_n_20\,
      S(4) => \trunc_ln9_reg_1278[31]_i_24_n_20\,
      S(3) => \trunc_ln9_reg_1278[31]_i_25_n_20\,
      S(2) => \trunc_ln9_reg_1278[31]_i_26_n_20\,
      S(1) => \trunc_ln9_reg_1278[31]_i_27_n_20\,
      S(0) => \trunc_ln9_reg_1278[31]_i_28_n_20\
    );
\trunc_ln9_reg_1278_reg[31]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[25]_i_19_n_20\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln9_reg_1278_reg[31]_i_20_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln9_reg_1278_reg[31]_i_20_n_24\,
      CO(2) => \NLW_trunc_ln9_reg_1278_reg[31]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln9_reg_1278_reg[31]_i_20_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[31]_i_20_n_27\,
      DI(7 downto 3) => B"00000",
      DI(2) => sext_ln263_2_fu_706_p1(34),
      DI(1) => sext_ln263_2_fu_706_p1(35),
      DI(0) => sext_ln263_2_fu_706_p1(33),
      O(7 downto 3) => \NLW_trunc_ln9_reg_1278_reg[31]_i_20_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln263_fu_721_p2(35 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \trunc_ln9_reg_1278[31]_i_29_n_20\,
      S(1) => \trunc_ln9_reg_1278[31]_i_30_n_20\,
      S(0) => \trunc_ln9_reg_1278[31]_i_31_n_20\
    );
\trunc_ln9_reg_1278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(18),
      Q => trunc_ln9_reg_1278(3),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(19),
      Q => trunc_ln9_reg_1278(4),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(20),
      Q => trunc_ln9_reg_1278(5),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(21),
      Q => trunc_ln9_reg_1278(6),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(22),
      Q => trunc_ln9_reg_1278(7),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(23),
      Q => trunc_ln9_reg_1278(8),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => sub_ln279_fu_757_p20_out(24),
      Q => trunc_ln9_reg_1278(9),
      R => '0'
    );
\trunc_ln9_reg_1278_reg[9]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[1]_i_35_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[9]_i_18_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[9]_i_18_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[9]_i_18_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[9]_i_18_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[9]_i_18_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[9]_i_18_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[9]_i_18_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[9]_i_18_n_27\,
      DI(7 downto 0) => sub_ln263_fu_721_p2(17 downto 10),
      O(7 downto 0) => xb_4_fu_736_p2(17 downto 10),
      S(7) => \trunc_ln9_reg_1278[9]_i_20_n_20\,
      S(6) => \trunc_ln9_reg_1278[9]_i_21_n_20\,
      S(5) => \trunc_ln9_reg_1278[9]_i_22_n_20\,
      S(4) => \trunc_ln9_reg_1278[9]_i_23_n_20\,
      S(3) => \trunc_ln9_reg_1278[9]_i_24_n_20\,
      S(2) => \trunc_ln9_reg_1278[9]_i_25_n_20\,
      S(1) => \trunc_ln9_reg_1278[9]_i_26_n_20\,
      S(0) => \trunc_ln9_reg_1278[9]_i_27_n_20\
    );
\trunc_ln9_reg_1278_reg[9]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln9_reg_1278_reg[1]_i_37_n_20\,
      CI_TOP => '0',
      CO(7) => \trunc_ln9_reg_1278_reg[9]_i_19_n_20\,
      CO(6) => \trunc_ln9_reg_1278_reg[9]_i_19_n_21\,
      CO(5) => \trunc_ln9_reg_1278_reg[9]_i_19_n_22\,
      CO(4) => \trunc_ln9_reg_1278_reg[9]_i_19_n_23\,
      CO(3) => \trunc_ln9_reg_1278_reg[9]_i_19_n_24\,
      CO(2) => \trunc_ln9_reg_1278_reg[9]_i_19_n_25\,
      CO(1) => \trunc_ln9_reg_1278_reg[9]_i_19_n_26\,
      CO(0) => \trunc_ln9_reg_1278_reg[9]_i_19_n_27\,
      DI(7 downto 0) => sext_ln263_2_fu_706_p1(16 downto 9),
      O(7 downto 0) => sub_ln263_fu_721_p2(16 downto 9),
      S(7) => \trunc_ln9_reg_1278[9]_i_28_n_20\,
      S(6) => \trunc_ln9_reg_1278[9]_i_29_n_20\,
      S(5) => \trunc_ln9_reg_1278[9]_i_30_n_20\,
      S(4) => \trunc_ln9_reg_1278[9]_i_31_n_20\,
      S(3) => \trunc_ln9_reg_1278[9]_i_32_n_20\,
      S(2) => \trunc_ln9_reg_1278[9]_i_33_n_20\,
      S(1) => \trunc_ln9_reg_1278[9]_i_34_n_20\,
      S(0) => \trunc_ln9_reg_1278[9]_i_35_n_20\
    );
\trunc_ln_reg_1344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(0),
      Q => trunc_ln_reg_1344(0),
      R => '0'
    );
\trunc_ln_reg_1344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(10),
      Q => trunc_ln_reg_1344(10),
      R => '0'
    );
\trunc_ln_reg_1344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(11),
      Q => trunc_ln_reg_1344(11),
      R => '0'
    );
\trunc_ln_reg_1344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(12),
      Q => trunc_ln_reg_1344(12),
      R => '0'
    );
\trunc_ln_reg_1344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(13),
      Q => trunc_ln_reg_1344(13),
      R => '0'
    );
\trunc_ln_reg_1344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(14),
      Q => trunc_ln_reg_1344(14),
      R => '0'
    );
\trunc_ln_reg_1344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(15),
      Q => trunc_ln_reg_1344(15),
      R => '0'
    );
\trunc_ln_reg_1344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(1),
      Q => trunc_ln_reg_1344(1),
      R => '0'
    );
\trunc_ln_reg_1344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(2),
      Q => trunc_ln_reg_1344(2),
      R => '0'
    );
\trunc_ln_reg_1344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(3),
      Q => trunc_ln_reg_1344(3),
      R => '0'
    );
\trunc_ln_reg_1344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(4),
      Q => trunc_ln_reg_1344(4),
      R => '0'
    );
\trunc_ln_reg_1344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(5),
      Q => trunc_ln_reg_1344(5),
      R => '0'
    );
\trunc_ln_reg_1344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(6),
      Q => trunc_ln_reg_1344(6),
      R => '0'
    );
\trunc_ln_reg_1344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(7),
      Q => trunc_ln_reg_1344(7),
      R => '0'
    );
\trunc_ln_reg_1344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(8),
      Q => trunc_ln_reg_1344(8),
      R => '0'
    );
\trunc_ln_reg_1344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_333_rlt1_o_ap_vld,
      D => sext_ln288_fu_968_p1(9),
      Q => trunc_ln_reg_1344(9),
      R => '0'
    );
\xa_1_fu_204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_27,
      Q => xa_1_fu_204_reg(0),
      R => '0'
    );
\xa_1_fu_204_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_33,
      Q => xa_1_fu_204_reg(10),
      R => '0'
    );
\xa_1_fu_204_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_32,
      Q => xa_1_fu_204_reg(11),
      R => '0'
    );
\xa_1_fu_204_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_31,
      Q => xa_1_fu_204_reg(12),
      R => '0'
    );
\xa_1_fu_204_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_30,
      Q => xa_1_fu_204_reg(13),
      R => '0'
    );
\xa_1_fu_204_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_29,
      Q => xa_1_fu_204_reg(14),
      R => '0'
    );
\xa_1_fu_204_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_28,
      Q => xa_1_fu_204_reg(15),
      R => '0'
    );
\xa_1_fu_204_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_43,
      Q => xa_1_fu_204_reg(16),
      R => '0'
    );
\xa_1_fu_204_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_42,
      Q => xa_1_fu_204_reg(17),
      R => '0'
    );
\xa_1_fu_204_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_41,
      Q => xa_1_fu_204_reg(18),
      R => '0'
    );
\xa_1_fu_204_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_40,
      Q => xa_1_fu_204_reg(19),
      R => '0'
    );
\xa_1_fu_204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_26,
      Q => xa_1_fu_204_reg(1),
      R => '0'
    );
\xa_1_fu_204_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_39,
      Q => xa_1_fu_204_reg(20),
      R => '0'
    );
\xa_1_fu_204_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_38,
      Q => xa_1_fu_204_reg(21),
      R => '0'
    );
\xa_1_fu_204_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_37,
      Q => xa_1_fu_204_reg(22),
      R => '0'
    );
\xa_1_fu_204_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_36,
      Q => xa_1_fu_204_reg(23),
      R => '0'
    );
\xa_1_fu_204_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_51,
      Q => xa_1_fu_204_reg(24),
      R => '0'
    );
\xa_1_fu_204_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_50,
      Q => xa_1_fu_204_reg(25),
      R => '0'
    );
\xa_1_fu_204_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_49,
      Q => xa_1_fu_204_reg(26),
      R => '0'
    );
\xa_1_fu_204_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_48,
      Q => xa_1_fu_204_reg(27),
      R => '0'
    );
\xa_1_fu_204_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_47,
      Q => xa_1_fu_204_reg(28),
      R => '0'
    );
\xa_1_fu_204_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_46,
      Q => xa_1_fu_204_reg(29),
      R => '0'
    );
\xa_1_fu_204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_25,
      Q => xa_1_fu_204_reg(2),
      R => '0'
    );
\xa_1_fu_204_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_45,
      Q => xa_1_fu_204_reg(30),
      R => '0'
    );
\xa_1_fu_204_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_44,
      Q => xa_1_fu_204_reg(31),
      R => '0'
    );
\xa_1_fu_204_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_59,
      Q => xa_1_fu_204_reg(32),
      R => '0'
    );
\xa_1_fu_204_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_58,
      Q => xa_1_fu_204_reg(33),
      R => '0'
    );
\xa_1_fu_204_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_57,
      Q => xa_1_fu_204_reg(34),
      R => '0'
    );
\xa_1_fu_204_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_56,
      Q => xa_1_fu_204_reg(35),
      R => '0'
    );
\xa_1_fu_204_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_55,
      Q => xa_1_fu_204_reg(36),
      R => '0'
    );
\xa_1_fu_204_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_54,
      Q => xa_1_fu_204_reg(37),
      R => '0'
    );
\xa_1_fu_204_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_53,
      Q => xa_1_fu_204_reg(38),
      R => '0'
    );
\xa_1_fu_204_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_52,
      Q => xa_1_fu_204_reg(39),
      R => '0'
    );
\xa_1_fu_204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_24,
      Q => xa_1_fu_204_reg(3),
      R => '0'
    );
\xa_1_fu_204_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_66,
      Q => xa_1_fu_204_reg(40),
      R => '0'
    );
\xa_1_fu_204_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_65,
      Q => xa_1_fu_204_reg(41),
      R => '0'
    );
\xa_1_fu_204_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_64,
      Q => xa_1_fu_204_reg(42),
      R => '0'
    );
\xa_1_fu_204_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_63,
      Q => xa_1_fu_204_reg(43),
      R => '0'
    );
\xa_1_fu_204_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_62,
      Q => xa_1_fu_204_reg(44),
      R => '0'
    );
\xa_1_fu_204_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_61,
      Q => xa_1_fu_204_reg(45),
      R => '0'
    );
\xa_1_fu_204_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_60,
      Q => xa_1_fu_204_reg(46),
      R => '0'
    );
\xa_1_fu_204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_23,
      Q => xa_1_fu_204_reg(4),
      R => '0'
    );
\xa_1_fu_204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_22,
      Q => xa_1_fu_204_reg(5),
      R => '0'
    );
\xa_1_fu_204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_21,
      Q => xa_1_fu_204_reg(6),
      R => '0'
    );
\xa_1_fu_204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_20,
      Q => xa_1_fu_204_reg(7),
      R => '0'
    );
\xa_1_fu_204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_35,
      Q => xa_1_fu_204_reg(8),
      R => '0'
    );
\xa_1_fu_204_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U92_n_34,
      Q => xa_1_fu_204_reg(9),
      R => '0'
    );
\xb_1_fu_208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_28,
      Q => xb_1_fu_208_reg(0),
      R => '0'
    );
\xb_1_fu_208_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_34,
      Q => xb_1_fu_208_reg(10),
      R => '0'
    );
\xb_1_fu_208_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_33,
      Q => xb_1_fu_208_reg(11),
      R => '0'
    );
\xb_1_fu_208_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_32,
      Q => xb_1_fu_208_reg(12),
      R => '0'
    );
\xb_1_fu_208_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_31,
      Q => xb_1_fu_208_reg(13),
      R => '0'
    );
\xb_1_fu_208_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_30,
      Q => xb_1_fu_208_reg(14),
      R => '0'
    );
\xb_1_fu_208_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_29,
      Q => xb_1_fu_208_reg(15),
      R => '0'
    );
\xb_1_fu_208_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_44,
      Q => xb_1_fu_208_reg(16),
      R => '0'
    );
\xb_1_fu_208_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_43,
      Q => xb_1_fu_208_reg(17),
      R => '0'
    );
\xb_1_fu_208_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_42,
      Q => xb_1_fu_208_reg(18),
      R => '0'
    );
\xb_1_fu_208_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_41,
      Q => xb_1_fu_208_reg(19),
      R => '0'
    );
\xb_1_fu_208_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_27,
      Q => xb_1_fu_208_reg(1),
      R => '0'
    );
\xb_1_fu_208_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_40,
      Q => xb_1_fu_208_reg(20),
      R => '0'
    );
\xb_1_fu_208_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_39,
      Q => xb_1_fu_208_reg(21),
      R => '0'
    );
\xb_1_fu_208_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_38,
      Q => xb_1_fu_208_reg(22),
      R => '0'
    );
\xb_1_fu_208_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_37,
      Q => xb_1_fu_208_reg(23),
      R => '0'
    );
\xb_1_fu_208_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_52,
      Q => xb_1_fu_208_reg(24),
      R => '0'
    );
\xb_1_fu_208_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_51,
      Q => xb_1_fu_208_reg(25),
      R => '0'
    );
\xb_1_fu_208_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_50,
      Q => xb_1_fu_208_reg(26),
      R => '0'
    );
\xb_1_fu_208_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_49,
      Q => xb_1_fu_208_reg(27),
      R => '0'
    );
\xb_1_fu_208_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_48,
      Q => xb_1_fu_208_reg(28),
      R => '0'
    );
\xb_1_fu_208_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_47,
      Q => xb_1_fu_208_reg(29),
      R => '0'
    );
\xb_1_fu_208_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_26,
      Q => xb_1_fu_208_reg(2),
      R => '0'
    );
\xb_1_fu_208_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_46,
      Q => xb_1_fu_208_reg(30),
      R => '0'
    );
\xb_1_fu_208_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_45,
      Q => xb_1_fu_208_reg(31),
      R => '0'
    );
\xb_1_fu_208_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_60,
      Q => xb_1_fu_208_reg(32),
      R => '0'
    );
\xb_1_fu_208_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_59,
      Q => xb_1_fu_208_reg(33),
      R => '0'
    );
\xb_1_fu_208_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_58,
      Q => xb_1_fu_208_reg(34),
      R => '0'
    );
\xb_1_fu_208_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_57,
      Q => xb_1_fu_208_reg(35),
      R => '0'
    );
\xb_1_fu_208_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_56,
      Q => xb_1_fu_208_reg(36),
      R => '0'
    );
\xb_1_fu_208_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_55,
      Q => xb_1_fu_208_reg(37),
      R => '0'
    );
\xb_1_fu_208_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_54,
      Q => xb_1_fu_208_reg(38),
      R => '0'
    );
\xb_1_fu_208_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_53,
      Q => xb_1_fu_208_reg(39),
      R => '0'
    );
\xb_1_fu_208_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_25,
      Q => xb_1_fu_208_reg(3),
      R => '0'
    );
\xb_1_fu_208_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_67,
      Q => xb_1_fu_208_reg(40),
      R => '0'
    );
\xb_1_fu_208_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_66,
      Q => xb_1_fu_208_reg(41),
      R => '0'
    );
\xb_1_fu_208_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_65,
      Q => xb_1_fu_208_reg(42),
      R => '0'
    );
\xb_1_fu_208_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_64,
      Q => xb_1_fu_208_reg(43),
      R => '0'
    );
\xb_1_fu_208_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_63,
      Q => xb_1_fu_208_reg(44),
      R => '0'
    );
\xb_1_fu_208_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_62,
      Q => xb_1_fu_208_reg(45),
      R => '0'
    );
\xb_1_fu_208_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_61,
      Q => xb_1_fu_208_reg(46),
      R => '0'
    );
\xb_1_fu_208_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_24,
      Q => xb_1_fu_208_reg(4),
      R => '0'
    );
\xb_1_fu_208_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_23,
      Q => xb_1_fu_208_reg(5),
      R => '0'
    );
\xb_1_fu_208_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_22,
      Q => xb_1_fu_208_reg(6),
      R => '0'
    );
\xb_1_fu_208_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_21,
      Q => xb_1_fu_208_reg(7),
      R => '0'
    );
\xb_1_fu_208_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_36,
      Q => xb_1_fu_208_reg(8),
      R => '0'
    );
\xb_1_fu_208_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U93_n_35,
      Q => xb_1_fu_208_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce0 : out STD_LOGIC;
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce1 : out STD_LOGIC;
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "9'b100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main is
  signal \<const0>\ : STD_LOGIC;
  signal accumc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumd_U_n_52 : STD_LOGIC;
  signal accumd_U_n_75 : STD_LOGIC;
  signal accumd_U_n_76 : STD_LOGIC;
  signal accumd_U_n_77 : STD_LOGIC;
  signal accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal accumd_ce0 : STD_LOGIC;
  signal accumd_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln217_fu_478_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln223_fu_536_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln367_reg_1153 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal al11 : STD_LOGIC;
  signal al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_CS_fsm[3]_i_1__8_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__1_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_rep__0_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[4]_rep_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__0_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__1_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__2_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__3_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__4_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__5_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__6_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep__7_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_rep_n_20\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_20_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state1_7 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_1 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state8_2 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_NS_fsm_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 11 to 11 );
  signal ap_return_preg_8 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal apl1_fu_134_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_reg_194 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_ah11 : STD_LOGIC;
  signal dec_ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_del_bph_U_n_20 : STD_LOGIC;
  signal dec_del_bph_U_n_21 : STD_LOGIC;
  signal dec_del_bph_U_n_22 : STD_LOGIC;
  signal dec_del_bph_U_n_23 : STD_LOGIC;
  signal dec_del_bph_U_n_24 : STD_LOGIC;
  signal dec_del_bph_U_n_25 : STD_LOGIC;
  signal dec_del_bph_U_n_26 : STD_LOGIC;
  signal dec_del_bph_U_n_27 : STD_LOGIC;
  signal dec_del_bph_U_n_28 : STD_LOGIC;
  signal dec_del_bph_U_n_29 : STD_LOGIC;
  signal dec_del_bph_U_n_30 : STD_LOGIC;
  signal dec_del_bph_U_n_31 : STD_LOGIC;
  signal dec_del_bph_U_n_32 : STD_LOGIC;
  signal dec_del_bph_U_n_33 : STD_LOGIC;
  signal dec_del_bph_U_n_34 : STD_LOGIC;
  signal dec_del_bph_U_n_35 : STD_LOGIC;
  signal dec_del_bph_U_n_36 : STD_LOGIC;
  signal dec_del_bph_U_n_37 : STD_LOGIC;
  signal dec_del_bph_U_n_38 : STD_LOGIC;
  signal dec_del_bph_U_n_39 : STD_LOGIC;
  signal dec_del_bph_U_n_40 : STD_LOGIC;
  signal dec_del_bph_U_n_41 : STD_LOGIC;
  signal dec_del_bph_U_n_42 : STD_LOGIC;
  signal dec_del_bph_U_n_43 : STD_LOGIC;
  signal dec_del_bph_U_n_44 : STD_LOGIC;
  signal dec_del_bph_U_n_45 : STD_LOGIC;
  signal dec_del_bph_U_n_46 : STD_LOGIC;
  signal dec_del_bph_U_n_47 : STD_LOGIC;
  signal dec_del_bph_U_n_48 : STD_LOGIC;
  signal dec_del_bph_U_n_49 : STD_LOGIC;
  signal dec_del_bph_U_n_50 : STD_LOGIC;
  signal dec_del_bph_U_n_51 : STD_LOGIC;
  signal dec_del_bph_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_bph_ce0 : STD_LOGIC;
  signal dec_del_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_bpl_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_bpl_ce0 : STD_LOGIC;
  signal dec_del_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dhx_ce0 : STD_LOGIC;
  signal dec_del_dhx_ce1 : STD_LOGIC;
  signal dec_del_dhx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dhx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dhx_we0 : STD_LOGIC;
  signal dec_del_dhx_we1 : STD_LOGIC;
  signal dec_del_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dltx_ce0 : STD_LOGIC;
  signal dec_del_dltx_ce1 : STD_LOGIC;
  signal dec_del_dltx_we0 : STD_LOGIC;
  signal dec_del_dltx_we1 : STD_LOGIC;
  signal dec_deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_ph2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt21 : STD_LOGIC;
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^decoded_ce0\ : STD_LOGIC;
  signal delay_bph_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_bph_ce0 : STD_LOGIC;
  signal delay_bpl_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_bpl_ce0 : STD_LOGIC;
  signal delay_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dhx_ce0 : STD_LOGIC;
  signal delay_dhx_ce1 : STD_LOGIC;
  signal delay_dhx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dhx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dhx_we0 : STD_LOGIC;
  signal delay_dhx_we1 : STD_LOGIC;
  signal delay_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dltx_ce0 : STD_LOGIC;
  signal delay_dltx_ce1 : STD_LOGIC;
  signal delay_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_we0 : STD_LOGIC;
  signal delay_dltx_we1 : STD_LOGIC;
  signal deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal deth1 : STD_LOGIC;
  signal detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^encoded_we0\ : STD_LOGIC;
  signal grp_decode_fu_399_ap_start_reg : STD_LOGIC;
  signal grp_decode_fu_399_dec_al1_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_399_dec_del_dhx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_decode_fu_399_dec_del_dhx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_399_dec_ph1_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_399_grp_logscl_fu_657_p_start : STD_LOGIC;
  signal grp_decode_fu_399_grp_scalel_fu_663_p_start : STD_LOGIC;
  signal grp_decode_fu_399_grp_uppol1_fu_669_p_din2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_399_grp_uppol1_fu_669_p_start : STD_LOGIC;
  signal grp_decode_fu_399_grp_uppol2_fu_676_p_start : STD_LOGIC;
  signal grp_decode_fu_399_n_1000 : STD_LOGIC;
  signal grp_decode_fu_399_n_1001 : STD_LOGIC;
  signal grp_decode_fu_399_n_1002 : STD_LOGIC;
  signal grp_decode_fu_399_n_1003 : STD_LOGIC;
  signal grp_decode_fu_399_n_1004 : STD_LOGIC;
  signal grp_decode_fu_399_n_1005 : STD_LOGIC;
  signal grp_decode_fu_399_n_1006 : STD_LOGIC;
  signal grp_decode_fu_399_n_1007 : STD_LOGIC;
  signal grp_decode_fu_399_n_1008 : STD_LOGIC;
  signal grp_decode_fu_399_n_1009 : STD_LOGIC;
  signal grp_decode_fu_399_n_1010 : STD_LOGIC;
  signal grp_decode_fu_399_n_1011 : STD_LOGIC;
  signal grp_decode_fu_399_n_1012 : STD_LOGIC;
  signal grp_decode_fu_399_n_1013 : STD_LOGIC;
  signal grp_decode_fu_399_n_1014 : STD_LOGIC;
  signal grp_decode_fu_399_n_1015 : STD_LOGIC;
  signal grp_decode_fu_399_n_1016 : STD_LOGIC;
  signal grp_decode_fu_399_n_1017 : STD_LOGIC;
  signal grp_decode_fu_399_n_1018 : STD_LOGIC;
  signal grp_decode_fu_399_n_1019 : STD_LOGIC;
  signal grp_decode_fu_399_n_1020 : STD_LOGIC;
  signal grp_decode_fu_399_n_1021 : STD_LOGIC;
  signal grp_decode_fu_399_n_1022 : STD_LOGIC;
  signal grp_decode_fu_399_n_1023 : STD_LOGIC;
  signal grp_decode_fu_399_n_127 : STD_LOGIC;
  signal grp_decode_fu_399_n_128 : STD_LOGIC;
  signal grp_decode_fu_399_n_129 : STD_LOGIC;
  signal grp_decode_fu_399_n_130 : STD_LOGIC;
  signal grp_decode_fu_399_n_131 : STD_LOGIC;
  signal grp_decode_fu_399_n_132 : STD_LOGIC;
  signal grp_decode_fu_399_n_133 : STD_LOGIC;
  signal grp_decode_fu_399_n_134 : STD_LOGIC;
  signal grp_decode_fu_399_n_135 : STD_LOGIC;
  signal grp_decode_fu_399_n_136 : STD_LOGIC;
  signal grp_decode_fu_399_n_137 : STD_LOGIC;
  signal grp_decode_fu_399_n_138 : STD_LOGIC;
  signal grp_decode_fu_399_n_139 : STD_LOGIC;
  signal grp_decode_fu_399_n_140 : STD_LOGIC;
  signal grp_decode_fu_399_n_141 : STD_LOGIC;
  signal grp_decode_fu_399_n_142 : STD_LOGIC;
  signal grp_decode_fu_399_n_143 : STD_LOGIC;
  signal grp_decode_fu_399_n_144 : STD_LOGIC;
  signal grp_decode_fu_399_n_145 : STD_LOGIC;
  signal grp_decode_fu_399_n_146 : STD_LOGIC;
  signal grp_decode_fu_399_n_147 : STD_LOGIC;
  signal grp_decode_fu_399_n_148 : STD_LOGIC;
  signal grp_decode_fu_399_n_149 : STD_LOGIC;
  signal grp_decode_fu_399_n_150 : STD_LOGIC;
  signal grp_decode_fu_399_n_151 : STD_LOGIC;
  signal grp_decode_fu_399_n_152 : STD_LOGIC;
  signal grp_decode_fu_399_n_153 : STD_LOGIC;
  signal grp_decode_fu_399_n_214 : STD_LOGIC;
  signal grp_decode_fu_399_n_215 : STD_LOGIC;
  signal grp_decode_fu_399_n_216 : STD_LOGIC;
  signal grp_decode_fu_399_n_217 : STD_LOGIC;
  signal grp_decode_fu_399_n_218 : STD_LOGIC;
  signal grp_decode_fu_399_n_219 : STD_LOGIC;
  signal grp_decode_fu_399_n_22 : STD_LOGIC;
  signal grp_decode_fu_399_n_220 : STD_LOGIC;
  signal grp_decode_fu_399_n_221 : STD_LOGIC;
  signal grp_decode_fu_399_n_222 : STD_LOGIC;
  signal grp_decode_fu_399_n_223 : STD_LOGIC;
  signal grp_decode_fu_399_n_224 : STD_LOGIC;
  signal grp_decode_fu_399_n_225 : STD_LOGIC;
  signal grp_decode_fu_399_n_226 : STD_LOGIC;
  signal grp_decode_fu_399_n_227 : STD_LOGIC;
  signal grp_decode_fu_399_n_23 : STD_LOGIC;
  signal grp_decode_fu_399_n_24 : STD_LOGIC;
  signal grp_decode_fu_399_n_243 : STD_LOGIC;
  signal grp_decode_fu_399_n_244 : STD_LOGIC;
  signal grp_decode_fu_399_n_245 : STD_LOGIC;
  signal grp_decode_fu_399_n_247 : STD_LOGIC;
  signal grp_decode_fu_399_n_25 : STD_LOGIC;
  signal grp_decode_fu_399_n_26 : STD_LOGIC;
  signal grp_decode_fu_399_n_27 : STD_LOGIC;
  signal grp_decode_fu_399_n_28 : STD_LOGIC;
  signal grp_decode_fu_399_n_287 : STD_LOGIC;
  signal grp_decode_fu_399_n_29 : STD_LOGIC;
  signal grp_decode_fu_399_n_290 : STD_LOGIC;
  signal grp_decode_fu_399_n_291 : STD_LOGIC;
  signal grp_decode_fu_399_n_292 : STD_LOGIC;
  signal grp_decode_fu_399_n_293 : STD_LOGIC;
  signal grp_decode_fu_399_n_294 : STD_LOGIC;
  signal grp_decode_fu_399_n_295 : STD_LOGIC;
  signal grp_decode_fu_399_n_296 : STD_LOGIC;
  signal grp_decode_fu_399_n_299 : STD_LOGIC;
  signal grp_decode_fu_399_n_30 : STD_LOGIC;
  signal grp_decode_fu_399_n_300 : STD_LOGIC;
  signal grp_decode_fu_399_n_31 : STD_LOGIC;
  signal grp_decode_fu_399_n_312 : STD_LOGIC;
  signal grp_decode_fu_399_n_32 : STD_LOGIC;
  signal grp_decode_fu_399_n_33 : STD_LOGIC;
  signal grp_decode_fu_399_n_35 : STD_LOGIC;
  signal grp_decode_fu_399_n_39 : STD_LOGIC;
  signal grp_decode_fu_399_n_40 : STD_LOGIC;
  signal grp_decode_fu_399_n_41 : STD_LOGIC;
  signal grp_decode_fu_399_n_42 : STD_LOGIC;
  signal grp_decode_fu_399_n_43 : STD_LOGIC;
  signal grp_decode_fu_399_n_44 : STD_LOGIC;
  signal grp_decode_fu_399_n_45 : STD_LOGIC;
  signal grp_decode_fu_399_n_46 : STD_LOGIC;
  signal grp_decode_fu_399_n_47 : STD_LOGIC;
  signal grp_decode_fu_399_n_48 : STD_LOGIC;
  signal grp_decode_fu_399_n_49 : STD_LOGIC;
  signal grp_decode_fu_399_n_50 : STD_LOGIC;
  signal grp_decode_fu_399_n_51 : STD_LOGIC;
  signal grp_decode_fu_399_n_52 : STD_LOGIC;
  signal grp_decode_fu_399_n_53 : STD_LOGIC;
  signal grp_decode_fu_399_n_54 : STD_LOGIC;
  signal grp_decode_fu_399_n_55 : STD_LOGIC;
  signal grp_decode_fu_399_n_56 : STD_LOGIC;
  signal grp_decode_fu_399_n_57 : STD_LOGIC;
  signal grp_decode_fu_399_n_58 : STD_LOGIC;
  signal grp_decode_fu_399_n_59 : STD_LOGIC;
  signal grp_decode_fu_399_n_60 : STD_LOGIC;
  signal grp_decode_fu_399_n_605 : STD_LOGIC;
  signal grp_decode_fu_399_n_606 : STD_LOGIC;
  signal grp_decode_fu_399_n_607 : STD_LOGIC;
  signal grp_decode_fu_399_n_608 : STD_LOGIC;
  signal grp_decode_fu_399_n_609 : STD_LOGIC;
  signal grp_decode_fu_399_n_61 : STD_LOGIC;
  signal grp_decode_fu_399_n_610 : STD_LOGIC;
  signal grp_decode_fu_399_n_611 : STD_LOGIC;
  signal grp_decode_fu_399_n_612 : STD_LOGIC;
  signal grp_decode_fu_399_n_613 : STD_LOGIC;
  signal grp_decode_fu_399_n_615 : STD_LOGIC;
  signal grp_decode_fu_399_n_616 : STD_LOGIC;
  signal grp_decode_fu_399_n_617 : STD_LOGIC;
  signal grp_decode_fu_399_n_618 : STD_LOGIC;
  signal grp_decode_fu_399_n_619 : STD_LOGIC;
  signal grp_decode_fu_399_n_62 : STD_LOGIC;
  signal grp_decode_fu_399_n_620 : STD_LOGIC;
  signal grp_decode_fu_399_n_621 : STD_LOGIC;
  signal grp_decode_fu_399_n_622 : STD_LOGIC;
  signal grp_decode_fu_399_n_623 : STD_LOGIC;
  signal grp_decode_fu_399_n_624 : STD_LOGIC;
  signal grp_decode_fu_399_n_625 : STD_LOGIC;
  signal grp_decode_fu_399_n_626 : STD_LOGIC;
  signal grp_decode_fu_399_n_627 : STD_LOGIC;
  signal grp_decode_fu_399_n_628 : STD_LOGIC;
  signal grp_decode_fu_399_n_629 : STD_LOGIC;
  signal grp_decode_fu_399_n_63 : STD_LOGIC;
  signal grp_decode_fu_399_n_630 : STD_LOGIC;
  signal grp_decode_fu_399_n_631 : STD_LOGIC;
  signal grp_decode_fu_399_n_632 : STD_LOGIC;
  signal grp_decode_fu_399_n_633 : STD_LOGIC;
  signal grp_decode_fu_399_n_634 : STD_LOGIC;
  signal grp_decode_fu_399_n_635 : STD_LOGIC;
  signal grp_decode_fu_399_n_636 : STD_LOGIC;
  signal grp_decode_fu_399_n_637 : STD_LOGIC;
  signal grp_decode_fu_399_n_638 : STD_LOGIC;
  signal grp_decode_fu_399_n_639 : STD_LOGIC;
  signal grp_decode_fu_399_n_64 : STD_LOGIC;
  signal grp_decode_fu_399_n_640 : STD_LOGIC;
  signal grp_decode_fu_399_n_641 : STD_LOGIC;
  signal grp_decode_fu_399_n_642 : STD_LOGIC;
  signal grp_decode_fu_399_n_643 : STD_LOGIC;
  signal grp_decode_fu_399_n_644 : STD_LOGIC;
  signal grp_decode_fu_399_n_645 : STD_LOGIC;
  signal grp_decode_fu_399_n_646 : STD_LOGIC;
  signal grp_decode_fu_399_n_647 : STD_LOGIC;
  signal grp_decode_fu_399_n_648 : STD_LOGIC;
  signal grp_decode_fu_399_n_649 : STD_LOGIC;
  signal grp_decode_fu_399_n_65 : STD_LOGIC;
  signal grp_decode_fu_399_n_650 : STD_LOGIC;
  signal grp_decode_fu_399_n_651 : STD_LOGIC;
  signal grp_decode_fu_399_n_652 : STD_LOGIC;
  signal grp_decode_fu_399_n_653 : STD_LOGIC;
  signal grp_decode_fu_399_n_654 : STD_LOGIC;
  signal grp_decode_fu_399_n_655 : STD_LOGIC;
  signal grp_decode_fu_399_n_656 : STD_LOGIC;
  signal grp_decode_fu_399_n_657 : STD_LOGIC;
  signal grp_decode_fu_399_n_658 : STD_LOGIC;
  signal grp_decode_fu_399_n_659 : STD_LOGIC;
  signal grp_decode_fu_399_n_66 : STD_LOGIC;
  signal grp_decode_fu_399_n_660 : STD_LOGIC;
  signal grp_decode_fu_399_n_661 : STD_LOGIC;
  signal grp_decode_fu_399_n_662 : STD_LOGIC;
  signal grp_decode_fu_399_n_663 : STD_LOGIC;
  signal grp_decode_fu_399_n_664 : STD_LOGIC;
  signal grp_decode_fu_399_n_665 : STD_LOGIC;
  signal grp_decode_fu_399_n_666 : STD_LOGIC;
  signal grp_decode_fu_399_n_667 : STD_LOGIC;
  signal grp_decode_fu_399_n_668 : STD_LOGIC;
  signal grp_decode_fu_399_n_669 : STD_LOGIC;
  signal grp_decode_fu_399_n_670 : STD_LOGIC;
  signal grp_decode_fu_399_n_671 : STD_LOGIC;
  signal grp_decode_fu_399_n_672 : STD_LOGIC;
  signal grp_decode_fu_399_n_673 : STD_LOGIC;
  signal grp_decode_fu_399_n_674 : STD_LOGIC;
  signal grp_decode_fu_399_n_675 : STD_LOGIC;
  signal grp_decode_fu_399_n_676 : STD_LOGIC;
  signal grp_decode_fu_399_n_677 : STD_LOGIC;
  signal grp_decode_fu_399_n_678 : STD_LOGIC;
  signal grp_decode_fu_399_n_679 : STD_LOGIC;
  signal grp_decode_fu_399_n_680 : STD_LOGIC;
  signal grp_decode_fu_399_n_681 : STD_LOGIC;
  signal grp_decode_fu_399_n_682 : STD_LOGIC;
  signal grp_decode_fu_399_n_683 : STD_LOGIC;
  signal grp_decode_fu_399_n_684 : STD_LOGIC;
  signal grp_decode_fu_399_n_685 : STD_LOGIC;
  signal grp_decode_fu_399_n_686 : STD_LOGIC;
  signal grp_decode_fu_399_n_687 : STD_LOGIC;
  signal grp_decode_fu_399_n_688 : STD_LOGIC;
  signal grp_decode_fu_399_n_689 : STD_LOGIC;
  signal grp_decode_fu_399_n_690 : STD_LOGIC;
  signal grp_decode_fu_399_n_691 : STD_LOGIC;
  signal grp_decode_fu_399_n_692 : STD_LOGIC;
  signal grp_decode_fu_399_n_693 : STD_LOGIC;
  signal grp_decode_fu_399_n_694 : STD_LOGIC;
  signal grp_decode_fu_399_n_695 : STD_LOGIC;
  signal grp_decode_fu_399_n_696 : STD_LOGIC;
  signal grp_decode_fu_399_n_697 : STD_LOGIC;
  signal grp_decode_fu_399_n_698 : STD_LOGIC;
  signal grp_decode_fu_399_n_699 : STD_LOGIC;
  signal grp_decode_fu_399_n_700 : STD_LOGIC;
  signal grp_decode_fu_399_n_701 : STD_LOGIC;
  signal grp_decode_fu_399_n_702 : STD_LOGIC;
  signal grp_decode_fu_399_n_703 : STD_LOGIC;
  signal grp_decode_fu_399_n_704 : STD_LOGIC;
  signal grp_decode_fu_399_n_705 : STD_LOGIC;
  signal grp_decode_fu_399_n_706 : STD_LOGIC;
  signal grp_decode_fu_399_n_707 : STD_LOGIC;
  signal grp_decode_fu_399_n_708 : STD_LOGIC;
  signal grp_decode_fu_399_n_709 : STD_LOGIC;
  signal grp_decode_fu_399_n_710 : STD_LOGIC;
  signal grp_decode_fu_399_n_711 : STD_LOGIC;
  signal grp_decode_fu_399_n_712 : STD_LOGIC;
  signal grp_decode_fu_399_n_713 : STD_LOGIC;
  signal grp_decode_fu_399_n_714 : STD_LOGIC;
  signal grp_decode_fu_399_n_715 : STD_LOGIC;
  signal grp_decode_fu_399_n_716 : STD_LOGIC;
  signal grp_decode_fu_399_n_717 : STD_LOGIC;
  signal grp_decode_fu_399_n_718 : STD_LOGIC;
  signal grp_decode_fu_399_n_719 : STD_LOGIC;
  signal grp_decode_fu_399_n_720 : STD_LOGIC;
  signal grp_decode_fu_399_n_721 : STD_LOGIC;
  signal grp_decode_fu_399_n_722 : STD_LOGIC;
  signal grp_decode_fu_399_n_723 : STD_LOGIC;
  signal grp_decode_fu_399_n_724 : STD_LOGIC;
  signal grp_decode_fu_399_n_725 : STD_LOGIC;
  signal grp_decode_fu_399_n_726 : STD_LOGIC;
  signal grp_decode_fu_399_n_727 : STD_LOGIC;
  signal grp_decode_fu_399_n_728 : STD_LOGIC;
  signal grp_decode_fu_399_n_729 : STD_LOGIC;
  signal grp_decode_fu_399_n_730 : STD_LOGIC;
  signal grp_decode_fu_399_n_731 : STD_LOGIC;
  signal grp_decode_fu_399_n_732 : STD_LOGIC;
  signal grp_decode_fu_399_n_733 : STD_LOGIC;
  signal grp_decode_fu_399_n_734 : STD_LOGIC;
  signal grp_decode_fu_399_n_735 : STD_LOGIC;
  signal grp_decode_fu_399_n_736 : STD_LOGIC;
  signal grp_decode_fu_399_n_737 : STD_LOGIC;
  signal grp_decode_fu_399_n_738 : STD_LOGIC;
  signal grp_decode_fu_399_n_739 : STD_LOGIC;
  signal grp_decode_fu_399_n_740 : STD_LOGIC;
  signal grp_decode_fu_399_n_741 : STD_LOGIC;
  signal grp_decode_fu_399_n_742 : STD_LOGIC;
  signal grp_decode_fu_399_n_743 : STD_LOGIC;
  signal grp_decode_fu_399_n_744 : STD_LOGIC;
  signal grp_decode_fu_399_n_745 : STD_LOGIC;
  signal grp_decode_fu_399_n_746 : STD_LOGIC;
  signal grp_decode_fu_399_n_747 : STD_LOGIC;
  signal grp_decode_fu_399_n_748 : STD_LOGIC;
  signal grp_decode_fu_399_n_749 : STD_LOGIC;
  signal grp_decode_fu_399_n_750 : STD_LOGIC;
  signal grp_decode_fu_399_n_751 : STD_LOGIC;
  signal grp_decode_fu_399_n_752 : STD_LOGIC;
  signal grp_decode_fu_399_n_753 : STD_LOGIC;
  signal grp_decode_fu_399_n_754 : STD_LOGIC;
  signal grp_decode_fu_399_n_755 : STD_LOGIC;
  signal grp_decode_fu_399_n_756 : STD_LOGIC;
  signal grp_decode_fu_399_n_757 : STD_LOGIC;
  signal grp_decode_fu_399_n_758 : STD_LOGIC;
  signal grp_decode_fu_399_n_759 : STD_LOGIC;
  signal grp_decode_fu_399_n_760 : STD_LOGIC;
  signal grp_decode_fu_399_n_761 : STD_LOGIC;
  signal grp_decode_fu_399_n_762 : STD_LOGIC;
  signal grp_decode_fu_399_n_763 : STD_LOGIC;
  signal grp_decode_fu_399_n_764 : STD_LOGIC;
  signal grp_decode_fu_399_n_765 : STD_LOGIC;
  signal grp_decode_fu_399_n_766 : STD_LOGIC;
  signal grp_decode_fu_399_n_767 : STD_LOGIC;
  signal grp_decode_fu_399_n_768 : STD_LOGIC;
  signal grp_decode_fu_399_n_769 : STD_LOGIC;
  signal grp_decode_fu_399_n_770 : STD_LOGIC;
  signal grp_decode_fu_399_n_771 : STD_LOGIC;
  signal grp_decode_fu_399_n_772 : STD_LOGIC;
  signal grp_decode_fu_399_n_773 : STD_LOGIC;
  signal grp_decode_fu_399_n_774 : STD_LOGIC;
  signal grp_decode_fu_399_n_775 : STD_LOGIC;
  signal grp_decode_fu_399_n_776 : STD_LOGIC;
  signal grp_decode_fu_399_n_777 : STD_LOGIC;
  signal grp_decode_fu_399_n_778 : STD_LOGIC;
  signal grp_decode_fu_399_n_779 : STD_LOGIC;
  signal grp_decode_fu_399_n_780 : STD_LOGIC;
  signal grp_decode_fu_399_n_781 : STD_LOGIC;
  signal grp_decode_fu_399_n_782 : STD_LOGIC;
  signal grp_decode_fu_399_n_783 : STD_LOGIC;
  signal grp_decode_fu_399_n_784 : STD_LOGIC;
  signal grp_decode_fu_399_n_785 : STD_LOGIC;
  signal grp_decode_fu_399_n_786 : STD_LOGIC;
  signal grp_decode_fu_399_n_787 : STD_LOGIC;
  signal grp_decode_fu_399_n_788 : STD_LOGIC;
  signal grp_decode_fu_399_n_789 : STD_LOGIC;
  signal grp_decode_fu_399_n_790 : STD_LOGIC;
  signal grp_decode_fu_399_n_791 : STD_LOGIC;
  signal grp_decode_fu_399_n_792 : STD_LOGIC;
  signal grp_decode_fu_399_n_793 : STD_LOGIC;
  signal grp_decode_fu_399_n_794 : STD_LOGIC;
  signal grp_decode_fu_399_n_795 : STD_LOGIC;
  signal grp_decode_fu_399_n_796 : STD_LOGIC;
  signal grp_decode_fu_399_n_797 : STD_LOGIC;
  signal grp_decode_fu_399_n_798 : STD_LOGIC;
  signal grp_decode_fu_399_n_799 : STD_LOGIC;
  signal grp_decode_fu_399_n_800 : STD_LOGIC;
  signal grp_decode_fu_399_n_801 : STD_LOGIC;
  signal grp_decode_fu_399_n_802 : STD_LOGIC;
  signal grp_decode_fu_399_n_803 : STD_LOGIC;
  signal grp_decode_fu_399_n_804 : STD_LOGIC;
  signal grp_decode_fu_399_n_805 : STD_LOGIC;
  signal grp_decode_fu_399_n_806 : STD_LOGIC;
  signal grp_decode_fu_399_n_807 : STD_LOGIC;
  signal grp_decode_fu_399_n_808 : STD_LOGIC;
  signal grp_decode_fu_399_n_809 : STD_LOGIC;
  signal grp_decode_fu_399_n_810 : STD_LOGIC;
  signal grp_decode_fu_399_n_811 : STD_LOGIC;
  signal grp_decode_fu_399_n_812 : STD_LOGIC;
  signal grp_decode_fu_399_n_813 : STD_LOGIC;
  signal grp_decode_fu_399_n_814 : STD_LOGIC;
  signal grp_decode_fu_399_n_815 : STD_LOGIC;
  signal grp_decode_fu_399_n_816 : STD_LOGIC;
  signal grp_decode_fu_399_n_817 : STD_LOGIC;
  signal grp_decode_fu_399_n_818 : STD_LOGIC;
  signal grp_decode_fu_399_n_819 : STD_LOGIC;
  signal grp_decode_fu_399_n_820 : STD_LOGIC;
  signal grp_decode_fu_399_n_821 : STD_LOGIC;
  signal grp_decode_fu_399_n_822 : STD_LOGIC;
  signal grp_decode_fu_399_n_823 : STD_LOGIC;
  signal grp_decode_fu_399_n_824 : STD_LOGIC;
  signal grp_decode_fu_399_n_825 : STD_LOGIC;
  signal grp_decode_fu_399_n_826 : STD_LOGIC;
  signal grp_decode_fu_399_n_827 : STD_LOGIC;
  signal grp_decode_fu_399_n_828 : STD_LOGIC;
  signal grp_decode_fu_399_n_829 : STD_LOGIC;
  signal grp_decode_fu_399_n_830 : STD_LOGIC;
  signal grp_decode_fu_399_n_831 : STD_LOGIC;
  signal grp_decode_fu_399_n_832 : STD_LOGIC;
  signal grp_decode_fu_399_n_833 : STD_LOGIC;
  signal grp_decode_fu_399_n_834 : STD_LOGIC;
  signal grp_decode_fu_399_n_835 : STD_LOGIC;
  signal grp_decode_fu_399_n_836 : STD_LOGIC;
  signal grp_decode_fu_399_n_837 : STD_LOGIC;
  signal grp_decode_fu_399_n_838 : STD_LOGIC;
  signal grp_decode_fu_399_n_839 : STD_LOGIC;
  signal grp_decode_fu_399_n_840 : STD_LOGIC;
  signal grp_decode_fu_399_n_841 : STD_LOGIC;
  signal grp_decode_fu_399_n_842 : STD_LOGIC;
  signal grp_decode_fu_399_n_843 : STD_LOGIC;
  signal grp_decode_fu_399_n_844 : STD_LOGIC;
  signal grp_decode_fu_399_n_845 : STD_LOGIC;
  signal grp_decode_fu_399_n_846 : STD_LOGIC;
  signal grp_decode_fu_399_n_847 : STD_LOGIC;
  signal grp_decode_fu_399_n_848 : STD_LOGIC;
  signal grp_decode_fu_399_n_849 : STD_LOGIC;
  signal grp_decode_fu_399_n_850 : STD_LOGIC;
  signal grp_decode_fu_399_n_851 : STD_LOGIC;
  signal grp_decode_fu_399_n_852 : STD_LOGIC;
  signal grp_decode_fu_399_n_855 : STD_LOGIC;
  signal grp_decode_fu_399_n_856 : STD_LOGIC;
  signal grp_decode_fu_399_n_857 : STD_LOGIC;
  signal grp_decode_fu_399_n_858 : STD_LOGIC;
  signal grp_decode_fu_399_n_859 : STD_LOGIC;
  signal grp_decode_fu_399_n_860 : STD_LOGIC;
  signal grp_decode_fu_399_n_861 : STD_LOGIC;
  signal grp_decode_fu_399_n_862 : STD_LOGIC;
  signal grp_decode_fu_399_n_863 : STD_LOGIC;
  signal grp_decode_fu_399_n_864 : STD_LOGIC;
  signal grp_decode_fu_399_n_865 : STD_LOGIC;
  signal grp_decode_fu_399_n_866 : STD_LOGIC;
  signal grp_decode_fu_399_n_867 : STD_LOGIC;
  signal grp_decode_fu_399_n_868 : STD_LOGIC;
  signal grp_decode_fu_399_n_869 : STD_LOGIC;
  signal grp_decode_fu_399_n_870 : STD_LOGIC;
  signal grp_decode_fu_399_n_871 : STD_LOGIC;
  signal grp_decode_fu_399_n_872 : STD_LOGIC;
  signal grp_decode_fu_399_n_873 : STD_LOGIC;
  signal grp_decode_fu_399_n_874 : STD_LOGIC;
  signal grp_decode_fu_399_n_875 : STD_LOGIC;
  signal grp_decode_fu_399_n_876 : STD_LOGIC;
  signal grp_decode_fu_399_n_877 : STD_LOGIC;
  signal grp_decode_fu_399_n_878 : STD_LOGIC;
  signal grp_decode_fu_399_n_879 : STD_LOGIC;
  signal grp_decode_fu_399_n_880 : STD_LOGIC;
  signal grp_decode_fu_399_n_881 : STD_LOGIC;
  signal grp_decode_fu_399_n_882 : STD_LOGIC;
  signal grp_decode_fu_399_n_883 : STD_LOGIC;
  signal grp_decode_fu_399_n_884 : STD_LOGIC;
  signal grp_decode_fu_399_n_885 : STD_LOGIC;
  signal grp_decode_fu_399_n_886 : STD_LOGIC;
  signal grp_decode_fu_399_n_887 : STD_LOGIC;
  signal grp_decode_fu_399_n_888 : STD_LOGIC;
  signal grp_decode_fu_399_n_889 : STD_LOGIC;
  signal grp_decode_fu_399_n_890 : STD_LOGIC;
  signal grp_decode_fu_399_n_891 : STD_LOGIC;
  signal grp_decode_fu_399_n_892 : STD_LOGIC;
  signal grp_decode_fu_399_n_893 : STD_LOGIC;
  signal grp_decode_fu_399_n_894 : STD_LOGIC;
  signal grp_decode_fu_399_n_895 : STD_LOGIC;
  signal grp_decode_fu_399_n_896 : STD_LOGIC;
  signal grp_decode_fu_399_n_897 : STD_LOGIC;
  signal grp_decode_fu_399_n_898 : STD_LOGIC;
  signal grp_decode_fu_399_n_899 : STD_LOGIC;
  signal grp_decode_fu_399_n_900 : STD_LOGIC;
  signal grp_decode_fu_399_n_901 : STD_LOGIC;
  signal grp_decode_fu_399_n_902 : STD_LOGIC;
  signal grp_decode_fu_399_n_903 : STD_LOGIC;
  signal grp_decode_fu_399_n_904 : STD_LOGIC;
  signal grp_decode_fu_399_n_905 : STD_LOGIC;
  signal grp_decode_fu_399_n_906 : STD_LOGIC;
  signal grp_decode_fu_399_n_907 : STD_LOGIC;
  signal grp_decode_fu_399_n_908 : STD_LOGIC;
  signal grp_decode_fu_399_n_909 : STD_LOGIC;
  signal grp_decode_fu_399_n_910 : STD_LOGIC;
  signal grp_decode_fu_399_n_911 : STD_LOGIC;
  signal grp_decode_fu_399_n_912 : STD_LOGIC;
  signal grp_decode_fu_399_n_913 : STD_LOGIC;
  signal grp_decode_fu_399_n_914 : STD_LOGIC;
  signal grp_decode_fu_399_n_915 : STD_LOGIC;
  signal grp_decode_fu_399_n_916 : STD_LOGIC;
  signal grp_decode_fu_399_n_917 : STD_LOGIC;
  signal grp_decode_fu_399_n_918 : STD_LOGIC;
  signal grp_decode_fu_399_n_919 : STD_LOGIC;
  signal grp_decode_fu_399_n_920 : STD_LOGIC;
  signal grp_decode_fu_399_n_921 : STD_LOGIC;
  signal grp_decode_fu_399_n_922 : STD_LOGIC;
  signal grp_decode_fu_399_n_923 : STD_LOGIC;
  signal grp_decode_fu_399_n_924 : STD_LOGIC;
  signal grp_decode_fu_399_n_925 : STD_LOGIC;
  signal grp_decode_fu_399_n_926 : STD_LOGIC;
  signal grp_decode_fu_399_n_927 : STD_LOGIC;
  signal grp_decode_fu_399_n_928 : STD_LOGIC;
  signal grp_decode_fu_399_n_929 : STD_LOGIC;
  signal grp_decode_fu_399_n_930 : STD_LOGIC;
  signal grp_decode_fu_399_n_931 : STD_LOGIC;
  signal grp_decode_fu_399_n_932 : STD_LOGIC;
  signal grp_decode_fu_399_n_933 : STD_LOGIC;
  signal grp_decode_fu_399_n_934 : STD_LOGIC;
  signal grp_decode_fu_399_n_935 : STD_LOGIC;
  signal grp_decode_fu_399_n_936 : STD_LOGIC;
  signal grp_decode_fu_399_n_937 : STD_LOGIC;
  signal grp_decode_fu_399_n_938 : STD_LOGIC;
  signal grp_decode_fu_399_n_939 : STD_LOGIC;
  signal grp_decode_fu_399_n_940 : STD_LOGIC;
  signal grp_decode_fu_399_n_941 : STD_LOGIC;
  signal grp_decode_fu_399_n_942 : STD_LOGIC;
  signal grp_decode_fu_399_n_943 : STD_LOGIC;
  signal grp_decode_fu_399_n_944 : STD_LOGIC;
  signal grp_decode_fu_399_n_945 : STD_LOGIC;
  signal grp_decode_fu_399_n_946 : STD_LOGIC;
  signal grp_decode_fu_399_n_947 : STD_LOGIC;
  signal grp_decode_fu_399_n_948 : STD_LOGIC;
  signal grp_decode_fu_399_n_949 : STD_LOGIC;
  signal grp_decode_fu_399_n_950 : STD_LOGIC;
  signal grp_decode_fu_399_n_951 : STD_LOGIC;
  signal grp_decode_fu_399_n_952 : STD_LOGIC;
  signal grp_decode_fu_399_n_953 : STD_LOGIC;
  signal grp_decode_fu_399_n_954 : STD_LOGIC;
  signal grp_decode_fu_399_n_955 : STD_LOGIC;
  signal grp_decode_fu_399_n_956 : STD_LOGIC;
  signal grp_decode_fu_399_n_957 : STD_LOGIC;
  signal grp_decode_fu_399_n_958 : STD_LOGIC;
  signal grp_decode_fu_399_n_959 : STD_LOGIC;
  signal grp_decode_fu_399_n_960 : STD_LOGIC;
  signal grp_decode_fu_399_n_961 : STD_LOGIC;
  signal grp_decode_fu_399_n_962 : STD_LOGIC;
  signal grp_decode_fu_399_n_963 : STD_LOGIC;
  signal grp_decode_fu_399_n_964 : STD_LOGIC;
  signal grp_decode_fu_399_n_965 : STD_LOGIC;
  signal grp_decode_fu_399_n_966 : STD_LOGIC;
  signal grp_decode_fu_399_n_967 : STD_LOGIC;
  signal grp_decode_fu_399_n_968 : STD_LOGIC;
  signal grp_decode_fu_399_n_969 : STD_LOGIC;
  signal grp_decode_fu_399_n_970 : STD_LOGIC;
  signal grp_decode_fu_399_n_971 : STD_LOGIC;
  signal grp_decode_fu_399_n_972 : STD_LOGIC;
  signal grp_decode_fu_399_n_973 : STD_LOGIC;
  signal grp_decode_fu_399_n_974 : STD_LOGIC;
  signal grp_decode_fu_399_n_975 : STD_LOGIC;
  signal grp_decode_fu_399_n_976 : STD_LOGIC;
  signal grp_decode_fu_399_n_977 : STD_LOGIC;
  signal grp_decode_fu_399_n_978 : STD_LOGIC;
  signal grp_decode_fu_399_n_979 : STD_LOGIC;
  signal grp_decode_fu_399_n_980 : STD_LOGIC;
  signal grp_decode_fu_399_n_981 : STD_LOGIC;
  signal grp_decode_fu_399_n_982 : STD_LOGIC;
  signal grp_decode_fu_399_n_983 : STD_LOGIC;
  signal grp_decode_fu_399_n_984 : STD_LOGIC;
  signal grp_decode_fu_399_n_985 : STD_LOGIC;
  signal grp_decode_fu_399_n_986 : STD_LOGIC;
  signal grp_decode_fu_399_n_987 : STD_LOGIC;
  signal grp_decode_fu_399_n_988 : STD_LOGIC;
  signal grp_decode_fu_399_n_989 : STD_LOGIC;
  signal grp_decode_fu_399_n_990 : STD_LOGIC;
  signal grp_decode_fu_399_n_991 : STD_LOGIC;
  signal grp_decode_fu_399_n_992 : STD_LOGIC;
  signal grp_decode_fu_399_n_993 : STD_LOGIC;
  signal grp_decode_fu_399_n_994 : STD_LOGIC;
  signal grp_decode_fu_399_n_995 : STD_LOGIC;
  signal grp_decode_fu_399_n_996 : STD_LOGIC;
  signal grp_decode_fu_399_n_997 : STD_LOGIC;
  signal grp_decode_fu_399_n_998 : STD_LOGIC;
  signal grp_decode_fu_399_n_999 : STD_LOGIC;
  signal grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_decode_fu_399_xout1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_399_xout2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_ap_start_reg : STD_LOGIC;
  signal grp_encode_fu_333_delay_dhx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_encode_fu_333_delay_dhx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_delay_dltx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_encode_fu_333_delay_dltx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_333_grp_logscl_fu_657_p_start : STD_LOGIC;
  signal grp_encode_fu_333_grp_scalel_fu_663_p_start : STD_LOGIC;
  signal grp_encode_fu_333_grp_uppol1_fu_669_p_din2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_333_grp_uppol1_fu_669_p_din3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_grp_uppol1_fu_669_p_din4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_grp_uppol1_fu_669_p_start : STD_LOGIC;
  signal grp_encode_fu_333_grp_uppol2_fu_676_p_din5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_333_grp_uppol2_fu_676_p_start : STD_LOGIC;
  signal grp_encode_fu_333_h_address0 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal grp_encode_fu_333_h_ce0 : STD_LOGIC;
  signal grp_encode_fu_333_il : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_encode_fu_333_n_100 : STD_LOGIC;
  signal grp_encode_fu_333_n_101 : STD_LOGIC;
  signal grp_encode_fu_333_n_102 : STD_LOGIC;
  signal grp_encode_fu_333_n_103 : STD_LOGIC;
  signal grp_encode_fu_333_n_104 : STD_LOGIC;
  signal grp_encode_fu_333_n_105 : STD_LOGIC;
  signal grp_encode_fu_333_n_106 : STD_LOGIC;
  signal grp_encode_fu_333_n_107 : STD_LOGIC;
  signal grp_encode_fu_333_n_108 : STD_LOGIC;
  signal grp_encode_fu_333_n_109 : STD_LOGIC;
  signal grp_encode_fu_333_n_110 : STD_LOGIC;
  signal grp_encode_fu_333_n_111 : STD_LOGIC;
  signal grp_encode_fu_333_n_112 : STD_LOGIC;
  signal grp_encode_fu_333_n_113 : STD_LOGIC;
  signal grp_encode_fu_333_n_114 : STD_LOGIC;
  signal grp_encode_fu_333_n_115 : STD_LOGIC;
  signal grp_encode_fu_333_n_116 : STD_LOGIC;
  signal grp_encode_fu_333_n_117 : STD_LOGIC;
  signal grp_encode_fu_333_n_118 : STD_LOGIC;
  signal grp_encode_fu_333_n_119 : STD_LOGIC;
  signal grp_encode_fu_333_n_137 : STD_LOGIC;
  signal grp_encode_fu_333_n_153 : STD_LOGIC;
  signal grp_encode_fu_333_n_154 : STD_LOGIC;
  signal grp_encode_fu_333_n_155 : STD_LOGIC;
  signal grp_encode_fu_333_n_156 : STD_LOGIC;
  signal grp_encode_fu_333_n_157 : STD_LOGIC;
  signal grp_encode_fu_333_n_158 : STD_LOGIC;
  signal grp_encode_fu_333_n_159 : STD_LOGIC;
  signal grp_encode_fu_333_n_160 : STD_LOGIC;
  signal grp_encode_fu_333_n_171 : STD_LOGIC;
  signal grp_encode_fu_333_n_177 : STD_LOGIC;
  signal grp_encode_fu_333_n_178 : STD_LOGIC;
  signal grp_encode_fu_333_n_179 : STD_LOGIC;
  signal grp_encode_fu_333_n_20 : STD_LOGIC;
  signal grp_encode_fu_333_n_21 : STD_LOGIC;
  signal grp_encode_fu_333_n_214 : STD_LOGIC;
  signal grp_encode_fu_333_n_215 : STD_LOGIC;
  signal grp_encode_fu_333_n_216 : STD_LOGIC;
  signal grp_encode_fu_333_n_217 : STD_LOGIC;
  signal grp_encode_fu_333_n_218 : STD_LOGIC;
  signal grp_encode_fu_333_n_219 : STD_LOGIC;
  signal grp_encode_fu_333_n_22 : STD_LOGIC;
  signal grp_encode_fu_333_n_220 : STD_LOGIC;
  signal grp_encode_fu_333_n_221 : STD_LOGIC;
  signal grp_encode_fu_333_n_222 : STD_LOGIC;
  signal grp_encode_fu_333_n_223 : STD_LOGIC;
  signal grp_encode_fu_333_n_224 : STD_LOGIC;
  signal grp_encode_fu_333_n_225 : STD_LOGIC;
  signal grp_encode_fu_333_n_226 : STD_LOGIC;
  signal grp_encode_fu_333_n_227 : STD_LOGIC;
  signal grp_encode_fu_333_n_228 : STD_LOGIC;
  signal grp_encode_fu_333_n_229 : STD_LOGIC;
  signal grp_encode_fu_333_n_230 : STD_LOGIC;
  signal grp_encode_fu_333_n_231 : STD_LOGIC;
  signal grp_encode_fu_333_n_232 : STD_LOGIC;
  signal grp_encode_fu_333_n_233 : STD_LOGIC;
  signal grp_encode_fu_333_n_234 : STD_LOGIC;
  signal grp_encode_fu_333_n_235 : STD_LOGIC;
  signal grp_encode_fu_333_n_236 : STD_LOGIC;
  signal grp_encode_fu_333_n_237 : STD_LOGIC;
  signal grp_encode_fu_333_n_238 : STD_LOGIC;
  signal grp_encode_fu_333_n_239 : STD_LOGIC;
  signal grp_encode_fu_333_n_240 : STD_LOGIC;
  signal grp_encode_fu_333_n_241 : STD_LOGIC;
  signal grp_encode_fu_333_n_242 : STD_LOGIC;
  signal grp_encode_fu_333_n_243 : STD_LOGIC;
  signal grp_encode_fu_333_n_244 : STD_LOGIC;
  signal grp_encode_fu_333_n_245 : STD_LOGIC;
  signal grp_encode_fu_333_n_246 : STD_LOGIC;
  signal grp_encode_fu_333_n_247 : STD_LOGIC;
  signal grp_encode_fu_333_n_248 : STD_LOGIC;
  signal grp_encode_fu_333_n_249 : STD_LOGIC;
  signal grp_encode_fu_333_n_25 : STD_LOGIC;
  signal grp_encode_fu_333_n_250 : STD_LOGIC;
  signal grp_encode_fu_333_n_251 : STD_LOGIC;
  signal grp_encode_fu_333_n_252 : STD_LOGIC;
  signal grp_encode_fu_333_n_253 : STD_LOGIC;
  signal grp_encode_fu_333_n_254 : STD_LOGIC;
  signal grp_encode_fu_333_n_255 : STD_LOGIC;
  signal grp_encode_fu_333_n_256 : STD_LOGIC;
  signal grp_encode_fu_333_n_257 : STD_LOGIC;
  signal grp_encode_fu_333_n_258 : STD_LOGIC;
  signal grp_encode_fu_333_n_259 : STD_LOGIC;
  signal grp_encode_fu_333_n_260 : STD_LOGIC;
  signal grp_encode_fu_333_n_261 : STD_LOGIC;
  signal grp_encode_fu_333_n_262 : STD_LOGIC;
  signal grp_encode_fu_333_n_263 : STD_LOGIC;
  signal grp_encode_fu_333_n_264 : STD_LOGIC;
  signal grp_encode_fu_333_n_265 : STD_LOGIC;
  signal grp_encode_fu_333_n_266 : STD_LOGIC;
  signal grp_encode_fu_333_n_267 : STD_LOGIC;
  signal grp_encode_fu_333_n_268 : STD_LOGIC;
  signal grp_encode_fu_333_n_269 : STD_LOGIC;
  signal grp_encode_fu_333_n_270 : STD_LOGIC;
  signal grp_encode_fu_333_n_271 : STD_LOGIC;
  signal grp_encode_fu_333_n_272 : STD_LOGIC;
  signal grp_encode_fu_333_n_273 : STD_LOGIC;
  signal grp_encode_fu_333_n_274 : STD_LOGIC;
  signal grp_encode_fu_333_n_275 : STD_LOGIC;
  signal grp_encode_fu_333_n_276 : STD_LOGIC;
  signal grp_encode_fu_333_n_277 : STD_LOGIC;
  signal grp_encode_fu_333_n_278 : STD_LOGIC;
  signal grp_encode_fu_333_n_279 : STD_LOGIC;
  signal grp_encode_fu_333_n_280 : STD_LOGIC;
  signal grp_encode_fu_333_n_281 : STD_LOGIC;
  signal grp_encode_fu_333_n_282 : STD_LOGIC;
  signal grp_encode_fu_333_n_283 : STD_LOGIC;
  signal grp_encode_fu_333_n_284 : STD_LOGIC;
  signal grp_encode_fu_333_n_285 : STD_LOGIC;
  signal grp_encode_fu_333_n_286 : STD_LOGIC;
  signal grp_encode_fu_333_n_287 : STD_LOGIC;
  signal grp_encode_fu_333_n_288 : STD_LOGIC;
  signal grp_encode_fu_333_n_289 : STD_LOGIC;
  signal grp_encode_fu_333_n_290 : STD_LOGIC;
  signal grp_encode_fu_333_n_291 : STD_LOGIC;
  signal grp_encode_fu_333_n_292 : STD_LOGIC;
  signal grp_encode_fu_333_n_293 : STD_LOGIC;
  signal grp_encode_fu_333_n_294 : STD_LOGIC;
  signal grp_encode_fu_333_n_295 : STD_LOGIC;
  signal grp_encode_fu_333_n_296 : STD_LOGIC;
  signal grp_encode_fu_333_n_297 : STD_LOGIC;
  signal grp_encode_fu_333_n_298 : STD_LOGIC;
  signal grp_encode_fu_333_n_299 : STD_LOGIC;
  signal grp_encode_fu_333_n_300 : STD_LOGIC;
  signal grp_encode_fu_333_n_301 : STD_LOGIC;
  signal grp_encode_fu_333_n_302 : STD_LOGIC;
  signal grp_encode_fu_333_n_303 : STD_LOGIC;
  signal grp_encode_fu_333_n_304 : STD_LOGIC;
  signal grp_encode_fu_333_n_305 : STD_LOGIC;
  signal grp_encode_fu_333_n_306 : STD_LOGIC;
  signal grp_encode_fu_333_n_307 : STD_LOGIC;
  signal grp_encode_fu_333_n_308 : STD_LOGIC;
  signal grp_encode_fu_333_n_309 : STD_LOGIC;
  signal grp_encode_fu_333_n_310 : STD_LOGIC;
  signal grp_encode_fu_333_n_311 : STD_LOGIC;
  signal grp_encode_fu_333_n_312 : STD_LOGIC;
  signal grp_encode_fu_333_n_313 : STD_LOGIC;
  signal grp_encode_fu_333_n_314 : STD_LOGIC;
  signal grp_encode_fu_333_n_315 : STD_LOGIC;
  signal grp_encode_fu_333_n_316 : STD_LOGIC;
  signal grp_encode_fu_333_n_317 : STD_LOGIC;
  signal grp_encode_fu_333_n_318 : STD_LOGIC;
  signal grp_encode_fu_333_n_319 : STD_LOGIC;
  signal grp_encode_fu_333_n_320 : STD_LOGIC;
  signal grp_encode_fu_333_n_321 : STD_LOGIC;
  signal grp_encode_fu_333_n_322 : STD_LOGIC;
  signal grp_encode_fu_333_n_323 : STD_LOGIC;
  signal grp_encode_fu_333_n_324 : STD_LOGIC;
  signal grp_encode_fu_333_n_325 : STD_LOGIC;
  signal grp_encode_fu_333_n_326 : STD_LOGIC;
  signal grp_encode_fu_333_n_327 : STD_LOGIC;
  signal grp_encode_fu_333_n_328 : STD_LOGIC;
  signal grp_encode_fu_333_n_329 : STD_LOGIC;
  signal grp_encode_fu_333_n_330 : STD_LOGIC;
  signal grp_encode_fu_333_n_331 : STD_LOGIC;
  signal grp_encode_fu_333_n_332 : STD_LOGIC;
  signal grp_encode_fu_333_n_333 : STD_LOGIC;
  signal grp_encode_fu_333_n_334 : STD_LOGIC;
  signal grp_encode_fu_333_n_335 : STD_LOGIC;
  signal grp_encode_fu_333_n_336 : STD_LOGIC;
  signal grp_encode_fu_333_n_337 : STD_LOGIC;
  signal grp_encode_fu_333_n_338 : STD_LOGIC;
  signal grp_encode_fu_333_n_339 : STD_LOGIC;
  signal grp_encode_fu_333_n_340 : STD_LOGIC;
  signal grp_encode_fu_333_n_341 : STD_LOGIC;
  signal grp_encode_fu_333_n_342 : STD_LOGIC;
  signal grp_encode_fu_333_n_343 : STD_LOGIC;
  signal grp_encode_fu_333_n_344 : STD_LOGIC;
  signal grp_encode_fu_333_n_345 : STD_LOGIC;
  signal grp_encode_fu_333_n_346 : STD_LOGIC;
  signal grp_encode_fu_333_n_347 : STD_LOGIC;
  signal grp_encode_fu_333_n_348 : STD_LOGIC;
  signal grp_encode_fu_333_n_349 : STD_LOGIC;
  signal grp_encode_fu_333_n_350 : STD_LOGIC;
  signal grp_encode_fu_333_n_351 : STD_LOGIC;
  signal grp_encode_fu_333_n_352 : STD_LOGIC;
  signal grp_encode_fu_333_n_353 : STD_LOGIC;
  signal grp_encode_fu_333_n_354 : STD_LOGIC;
  signal grp_encode_fu_333_n_355 : STD_LOGIC;
  signal grp_encode_fu_333_n_356 : STD_LOGIC;
  signal grp_encode_fu_333_n_357 : STD_LOGIC;
  signal grp_encode_fu_333_n_358 : STD_LOGIC;
  signal grp_encode_fu_333_n_359 : STD_LOGIC;
  signal grp_encode_fu_333_n_360 : STD_LOGIC;
  signal grp_encode_fu_333_n_361 : STD_LOGIC;
  signal grp_encode_fu_333_n_362 : STD_LOGIC;
  signal grp_encode_fu_333_n_363 : STD_LOGIC;
  signal grp_encode_fu_333_n_364 : STD_LOGIC;
  signal grp_encode_fu_333_n_365 : STD_LOGIC;
  signal grp_encode_fu_333_n_366 : STD_LOGIC;
  signal grp_encode_fu_333_n_367 : STD_LOGIC;
  signal grp_encode_fu_333_n_368 : STD_LOGIC;
  signal grp_encode_fu_333_n_369 : STD_LOGIC;
  signal grp_encode_fu_333_n_370 : STD_LOGIC;
  signal grp_encode_fu_333_n_371 : STD_LOGIC;
  signal grp_encode_fu_333_n_372 : STD_LOGIC;
  signal grp_encode_fu_333_n_373 : STD_LOGIC;
  signal grp_encode_fu_333_n_374 : STD_LOGIC;
  signal grp_encode_fu_333_n_375 : STD_LOGIC;
  signal grp_encode_fu_333_n_376 : STD_LOGIC;
  signal grp_encode_fu_333_n_377 : STD_LOGIC;
  signal grp_encode_fu_333_n_378 : STD_LOGIC;
  signal grp_encode_fu_333_n_379 : STD_LOGIC;
  signal grp_encode_fu_333_n_380 : STD_LOGIC;
  signal grp_encode_fu_333_n_381 : STD_LOGIC;
  signal grp_encode_fu_333_n_382 : STD_LOGIC;
  signal grp_encode_fu_333_n_383 : STD_LOGIC;
  signal grp_encode_fu_333_n_384 : STD_LOGIC;
  signal grp_encode_fu_333_n_385 : STD_LOGIC;
  signal grp_encode_fu_333_n_386 : STD_LOGIC;
  signal grp_encode_fu_333_n_387 : STD_LOGIC;
  signal grp_encode_fu_333_n_388 : STD_LOGIC;
  signal grp_encode_fu_333_n_389 : STD_LOGIC;
  signal grp_encode_fu_333_n_390 : STD_LOGIC;
  signal grp_encode_fu_333_n_391 : STD_LOGIC;
  signal grp_encode_fu_333_n_392 : STD_LOGIC;
  signal grp_encode_fu_333_n_393 : STD_LOGIC;
  signal grp_encode_fu_333_n_394 : STD_LOGIC;
  signal grp_encode_fu_333_n_395 : STD_LOGIC;
  signal grp_encode_fu_333_n_396 : STD_LOGIC;
  signal grp_encode_fu_333_n_397 : STD_LOGIC;
  signal grp_encode_fu_333_n_398 : STD_LOGIC;
  signal grp_encode_fu_333_n_399 : STD_LOGIC;
  signal grp_encode_fu_333_n_400 : STD_LOGIC;
  signal grp_encode_fu_333_n_401 : STD_LOGIC;
  signal grp_encode_fu_333_n_402 : STD_LOGIC;
  signal grp_encode_fu_333_n_403 : STD_LOGIC;
  signal grp_encode_fu_333_n_404 : STD_LOGIC;
  signal grp_encode_fu_333_n_405 : STD_LOGIC;
  signal grp_encode_fu_333_n_406 : STD_LOGIC;
  signal grp_encode_fu_333_n_407 : STD_LOGIC;
  signal grp_encode_fu_333_n_408 : STD_LOGIC;
  signal grp_encode_fu_333_n_409 : STD_LOGIC;
  signal grp_encode_fu_333_n_410 : STD_LOGIC;
  signal grp_encode_fu_333_n_411 : STD_LOGIC;
  signal grp_encode_fu_333_n_412 : STD_LOGIC;
  signal grp_encode_fu_333_n_413 : STD_LOGIC;
  signal grp_encode_fu_333_n_414 : STD_LOGIC;
  signal grp_encode_fu_333_n_415 : STD_LOGIC;
  signal grp_encode_fu_333_n_416 : STD_LOGIC;
  signal grp_encode_fu_333_n_417 : STD_LOGIC;
  signal grp_encode_fu_333_n_418 : STD_LOGIC;
  signal grp_encode_fu_333_n_419 : STD_LOGIC;
  signal grp_encode_fu_333_n_420 : STD_LOGIC;
  signal grp_encode_fu_333_n_421 : STD_LOGIC;
  signal grp_encode_fu_333_n_422 : STD_LOGIC;
  signal grp_encode_fu_333_n_423 : STD_LOGIC;
  signal grp_encode_fu_333_n_424 : STD_LOGIC;
  signal grp_encode_fu_333_n_425 : STD_LOGIC;
  signal grp_encode_fu_333_n_426 : STD_LOGIC;
  signal grp_encode_fu_333_n_427 : STD_LOGIC;
  signal grp_encode_fu_333_n_428 : STD_LOGIC;
  signal grp_encode_fu_333_n_429 : STD_LOGIC;
  signal grp_encode_fu_333_n_430 : STD_LOGIC;
  signal grp_encode_fu_333_n_431 : STD_LOGIC;
  signal grp_encode_fu_333_n_432 : STD_LOGIC;
  signal grp_encode_fu_333_n_433 : STD_LOGIC;
  signal grp_encode_fu_333_n_434 : STD_LOGIC;
  signal grp_encode_fu_333_n_435 : STD_LOGIC;
  signal grp_encode_fu_333_n_436 : STD_LOGIC;
  signal grp_encode_fu_333_n_437 : STD_LOGIC;
  signal grp_encode_fu_333_n_438 : STD_LOGIC;
  signal grp_encode_fu_333_n_439 : STD_LOGIC;
  signal grp_encode_fu_333_n_440 : STD_LOGIC;
  signal grp_encode_fu_333_n_441 : STD_LOGIC;
  signal grp_encode_fu_333_n_442 : STD_LOGIC;
  signal grp_encode_fu_333_n_443 : STD_LOGIC;
  signal grp_encode_fu_333_n_444 : STD_LOGIC;
  signal grp_encode_fu_333_n_445 : STD_LOGIC;
  signal grp_encode_fu_333_n_446 : STD_LOGIC;
  signal grp_encode_fu_333_n_447 : STD_LOGIC;
  signal grp_encode_fu_333_n_448 : STD_LOGIC;
  signal grp_encode_fu_333_n_449 : STD_LOGIC;
  signal grp_encode_fu_333_n_450 : STD_LOGIC;
  signal grp_encode_fu_333_n_451 : STD_LOGIC;
  signal grp_encode_fu_333_n_452 : STD_LOGIC;
  signal grp_encode_fu_333_n_453 : STD_LOGIC;
  signal grp_encode_fu_333_n_454 : STD_LOGIC;
  signal grp_encode_fu_333_n_455 : STD_LOGIC;
  signal grp_encode_fu_333_n_456 : STD_LOGIC;
  signal grp_encode_fu_333_n_457 : STD_LOGIC;
  signal grp_encode_fu_333_n_458 : STD_LOGIC;
  signal grp_encode_fu_333_n_459 : STD_LOGIC;
  signal grp_encode_fu_333_n_460 : STD_LOGIC;
  signal grp_encode_fu_333_n_461 : STD_LOGIC;
  signal grp_encode_fu_333_n_462 : STD_LOGIC;
  signal grp_encode_fu_333_n_463 : STD_LOGIC;
  signal grp_encode_fu_333_n_464 : STD_LOGIC;
  signal grp_encode_fu_333_n_465 : STD_LOGIC;
  signal grp_encode_fu_333_n_466 : STD_LOGIC;
  signal grp_encode_fu_333_n_467 : STD_LOGIC;
  signal grp_encode_fu_333_n_468 : STD_LOGIC;
  signal grp_encode_fu_333_n_469 : STD_LOGIC;
  signal grp_encode_fu_333_n_470 : STD_LOGIC;
  signal grp_encode_fu_333_n_471 : STD_LOGIC;
  signal grp_encode_fu_333_n_472 : STD_LOGIC;
  signal grp_encode_fu_333_n_473 : STD_LOGIC;
  signal grp_encode_fu_333_n_474 : STD_LOGIC;
  signal grp_encode_fu_333_n_475 : STD_LOGIC;
  signal grp_encode_fu_333_n_476 : STD_LOGIC;
  signal grp_encode_fu_333_n_477 : STD_LOGIC;
  signal grp_encode_fu_333_n_478 : STD_LOGIC;
  signal grp_encode_fu_333_n_479 : STD_LOGIC;
  signal grp_encode_fu_333_n_480 : STD_LOGIC;
  signal grp_encode_fu_333_n_481 : STD_LOGIC;
  signal grp_encode_fu_333_n_482 : STD_LOGIC;
  signal grp_encode_fu_333_n_483 : STD_LOGIC;
  signal grp_encode_fu_333_n_484 : STD_LOGIC;
  signal grp_encode_fu_333_n_485 : STD_LOGIC;
  signal grp_encode_fu_333_n_486 : STD_LOGIC;
  signal grp_encode_fu_333_n_487 : STD_LOGIC;
  signal grp_encode_fu_333_n_488 : STD_LOGIC;
  signal grp_encode_fu_333_n_489 : STD_LOGIC;
  signal grp_encode_fu_333_n_490 : STD_LOGIC;
  signal grp_encode_fu_333_n_491 : STD_LOGIC;
  signal grp_encode_fu_333_n_492 : STD_LOGIC;
  signal grp_encode_fu_333_n_493 : STD_LOGIC;
  signal grp_encode_fu_333_n_494 : STD_LOGIC;
  signal grp_encode_fu_333_n_495 : STD_LOGIC;
  signal grp_encode_fu_333_n_496 : STD_LOGIC;
  signal grp_encode_fu_333_n_497 : STD_LOGIC;
  signal grp_encode_fu_333_n_498 : STD_LOGIC;
  signal grp_encode_fu_333_n_499 : STD_LOGIC;
  signal grp_encode_fu_333_n_500 : STD_LOGIC;
  signal grp_encode_fu_333_n_501 : STD_LOGIC;
  signal grp_encode_fu_333_n_502 : STD_LOGIC;
  signal grp_encode_fu_333_n_503 : STD_LOGIC;
  signal grp_encode_fu_333_n_504 : STD_LOGIC;
  signal grp_encode_fu_333_n_505 : STD_LOGIC;
  signal grp_encode_fu_333_n_506 : STD_LOGIC;
  signal grp_encode_fu_333_n_507 : STD_LOGIC;
  signal grp_encode_fu_333_n_508 : STD_LOGIC;
  signal grp_encode_fu_333_n_509 : STD_LOGIC;
  signal grp_encode_fu_333_n_51 : STD_LOGIC;
  signal grp_encode_fu_333_n_510 : STD_LOGIC;
  signal grp_encode_fu_333_n_511 : STD_LOGIC;
  signal grp_encode_fu_333_n_512 : STD_LOGIC;
  signal grp_encode_fu_333_n_513 : STD_LOGIC;
  signal grp_encode_fu_333_n_514 : STD_LOGIC;
  signal grp_encode_fu_333_n_515 : STD_LOGIC;
  signal grp_encode_fu_333_n_516 : STD_LOGIC;
  signal grp_encode_fu_333_n_517 : STD_LOGIC;
  signal grp_encode_fu_333_n_518 : STD_LOGIC;
  signal grp_encode_fu_333_n_519 : STD_LOGIC;
  signal grp_encode_fu_333_n_52 : STD_LOGIC;
  signal grp_encode_fu_333_n_520 : STD_LOGIC;
  signal grp_encode_fu_333_n_521 : STD_LOGIC;
  signal grp_encode_fu_333_n_522 : STD_LOGIC;
  signal grp_encode_fu_333_n_523 : STD_LOGIC;
  signal grp_encode_fu_333_n_524 : STD_LOGIC;
  signal grp_encode_fu_333_n_525 : STD_LOGIC;
  signal grp_encode_fu_333_n_526 : STD_LOGIC;
  signal grp_encode_fu_333_n_527 : STD_LOGIC;
  signal grp_encode_fu_333_n_528 : STD_LOGIC;
  signal grp_encode_fu_333_n_529 : STD_LOGIC;
  signal grp_encode_fu_333_n_53 : STD_LOGIC;
  signal grp_encode_fu_333_n_530 : STD_LOGIC;
  signal grp_encode_fu_333_n_531 : STD_LOGIC;
  signal grp_encode_fu_333_n_532 : STD_LOGIC;
  signal grp_encode_fu_333_n_533 : STD_LOGIC;
  signal grp_encode_fu_333_n_534 : STD_LOGIC;
  signal grp_encode_fu_333_n_535 : STD_LOGIC;
  signal grp_encode_fu_333_n_536 : STD_LOGIC;
  signal grp_encode_fu_333_n_537 : STD_LOGIC;
  signal grp_encode_fu_333_n_538 : STD_LOGIC;
  signal grp_encode_fu_333_n_539 : STD_LOGIC;
  signal grp_encode_fu_333_n_54 : STD_LOGIC;
  signal grp_encode_fu_333_n_540 : STD_LOGIC;
  signal grp_encode_fu_333_n_541 : STD_LOGIC;
  signal grp_encode_fu_333_n_542 : STD_LOGIC;
  signal grp_encode_fu_333_n_543 : STD_LOGIC;
  signal grp_encode_fu_333_n_544 : STD_LOGIC;
  signal grp_encode_fu_333_n_545 : STD_LOGIC;
  signal grp_encode_fu_333_n_546 : STD_LOGIC;
  signal grp_encode_fu_333_n_547 : STD_LOGIC;
  signal grp_encode_fu_333_n_548 : STD_LOGIC;
  signal grp_encode_fu_333_n_549 : STD_LOGIC;
  signal grp_encode_fu_333_n_55 : STD_LOGIC;
  signal grp_encode_fu_333_n_550 : STD_LOGIC;
  signal grp_encode_fu_333_n_551 : STD_LOGIC;
  signal grp_encode_fu_333_n_552 : STD_LOGIC;
  signal grp_encode_fu_333_n_553 : STD_LOGIC;
  signal grp_encode_fu_333_n_554 : STD_LOGIC;
  signal grp_encode_fu_333_n_555 : STD_LOGIC;
  signal grp_encode_fu_333_n_556 : STD_LOGIC;
  signal grp_encode_fu_333_n_557 : STD_LOGIC;
  signal grp_encode_fu_333_n_558 : STD_LOGIC;
  signal grp_encode_fu_333_n_559 : STD_LOGIC;
  signal grp_encode_fu_333_n_56 : STD_LOGIC;
  signal grp_encode_fu_333_n_560 : STD_LOGIC;
  signal grp_encode_fu_333_n_561 : STD_LOGIC;
  signal grp_encode_fu_333_n_562 : STD_LOGIC;
  signal grp_encode_fu_333_n_563 : STD_LOGIC;
  signal grp_encode_fu_333_n_564 : STD_LOGIC;
  signal grp_encode_fu_333_n_565 : STD_LOGIC;
  signal grp_encode_fu_333_n_566 : STD_LOGIC;
  signal grp_encode_fu_333_n_567 : STD_LOGIC;
  signal grp_encode_fu_333_n_568 : STD_LOGIC;
  signal grp_encode_fu_333_n_569 : STD_LOGIC;
  signal grp_encode_fu_333_n_57 : STD_LOGIC;
  signal grp_encode_fu_333_n_570 : STD_LOGIC;
  signal grp_encode_fu_333_n_571 : STD_LOGIC;
  signal grp_encode_fu_333_n_572 : STD_LOGIC;
  signal grp_encode_fu_333_n_573 : STD_LOGIC;
  signal grp_encode_fu_333_n_574 : STD_LOGIC;
  signal grp_encode_fu_333_n_575 : STD_LOGIC;
  signal grp_encode_fu_333_n_576 : STD_LOGIC;
  signal grp_encode_fu_333_n_577 : STD_LOGIC;
  signal grp_encode_fu_333_n_578 : STD_LOGIC;
  signal grp_encode_fu_333_n_579 : STD_LOGIC;
  signal grp_encode_fu_333_n_58 : STD_LOGIC;
  signal grp_encode_fu_333_n_580 : STD_LOGIC;
  signal grp_encode_fu_333_n_581 : STD_LOGIC;
  signal grp_encode_fu_333_n_582 : STD_LOGIC;
  signal grp_encode_fu_333_n_583 : STD_LOGIC;
  signal grp_encode_fu_333_n_584 : STD_LOGIC;
  signal grp_encode_fu_333_n_585 : STD_LOGIC;
  signal grp_encode_fu_333_n_586 : STD_LOGIC;
  signal grp_encode_fu_333_n_587 : STD_LOGIC;
  signal grp_encode_fu_333_n_588 : STD_LOGIC;
  signal grp_encode_fu_333_n_589 : STD_LOGIC;
  signal grp_encode_fu_333_n_59 : STD_LOGIC;
  signal grp_encode_fu_333_n_590 : STD_LOGIC;
  signal grp_encode_fu_333_n_591 : STD_LOGIC;
  signal grp_encode_fu_333_n_592 : STD_LOGIC;
  signal grp_encode_fu_333_n_593 : STD_LOGIC;
  signal grp_encode_fu_333_n_594 : STD_LOGIC;
  signal grp_encode_fu_333_n_595 : STD_LOGIC;
  signal grp_encode_fu_333_n_596 : STD_LOGIC;
  signal grp_encode_fu_333_n_597 : STD_LOGIC;
  signal grp_encode_fu_333_n_598 : STD_LOGIC;
  signal grp_encode_fu_333_n_599 : STD_LOGIC;
  signal grp_encode_fu_333_n_60 : STD_LOGIC;
  signal grp_encode_fu_333_n_600 : STD_LOGIC;
  signal grp_encode_fu_333_n_601 : STD_LOGIC;
  signal grp_encode_fu_333_n_602 : STD_LOGIC;
  signal grp_encode_fu_333_n_603 : STD_LOGIC;
  signal grp_encode_fu_333_n_604 : STD_LOGIC;
  signal grp_encode_fu_333_n_605 : STD_LOGIC;
  signal grp_encode_fu_333_n_606 : STD_LOGIC;
  signal grp_encode_fu_333_n_607 : STD_LOGIC;
  signal grp_encode_fu_333_n_608 : STD_LOGIC;
  signal grp_encode_fu_333_n_609 : STD_LOGIC;
  signal grp_encode_fu_333_n_61 : STD_LOGIC;
  signal grp_encode_fu_333_n_610 : STD_LOGIC;
  signal grp_encode_fu_333_n_611 : STD_LOGIC;
  signal grp_encode_fu_333_n_612 : STD_LOGIC;
  signal grp_encode_fu_333_n_613 : STD_LOGIC;
  signal grp_encode_fu_333_n_614 : STD_LOGIC;
  signal grp_encode_fu_333_n_615 : STD_LOGIC;
  signal grp_encode_fu_333_n_616 : STD_LOGIC;
  signal grp_encode_fu_333_n_617 : STD_LOGIC;
  signal grp_encode_fu_333_n_618 : STD_LOGIC;
  signal grp_encode_fu_333_n_619 : STD_LOGIC;
  signal grp_encode_fu_333_n_62 : STD_LOGIC;
  signal grp_encode_fu_333_n_620 : STD_LOGIC;
  signal grp_encode_fu_333_n_621 : STD_LOGIC;
  signal grp_encode_fu_333_n_622 : STD_LOGIC;
  signal grp_encode_fu_333_n_623 : STD_LOGIC;
  signal grp_encode_fu_333_n_624 : STD_LOGIC;
  signal grp_encode_fu_333_n_625 : STD_LOGIC;
  signal grp_encode_fu_333_n_626 : STD_LOGIC;
  signal grp_encode_fu_333_n_627 : STD_LOGIC;
  signal grp_encode_fu_333_n_628 : STD_LOGIC;
  signal grp_encode_fu_333_n_629 : STD_LOGIC;
  signal grp_encode_fu_333_n_63 : STD_LOGIC;
  signal grp_encode_fu_333_n_630 : STD_LOGIC;
  signal grp_encode_fu_333_n_631 : STD_LOGIC;
  signal grp_encode_fu_333_n_632 : STD_LOGIC;
  signal grp_encode_fu_333_n_633 : STD_LOGIC;
  signal grp_encode_fu_333_n_634 : STD_LOGIC;
  signal grp_encode_fu_333_n_635 : STD_LOGIC;
  signal grp_encode_fu_333_n_636 : STD_LOGIC;
  signal grp_encode_fu_333_n_637 : STD_LOGIC;
  signal grp_encode_fu_333_n_638 : STD_LOGIC;
  signal grp_encode_fu_333_n_639 : STD_LOGIC;
  signal grp_encode_fu_333_n_64 : STD_LOGIC;
  signal grp_encode_fu_333_n_640 : STD_LOGIC;
  signal grp_encode_fu_333_n_641 : STD_LOGIC;
  signal grp_encode_fu_333_n_642 : STD_LOGIC;
  signal grp_encode_fu_333_n_643 : STD_LOGIC;
  signal grp_encode_fu_333_n_644 : STD_LOGIC;
  signal grp_encode_fu_333_n_645 : STD_LOGIC;
  signal grp_encode_fu_333_n_646 : STD_LOGIC;
  signal grp_encode_fu_333_n_647 : STD_LOGIC;
  signal grp_encode_fu_333_n_648 : STD_LOGIC;
  signal grp_encode_fu_333_n_649 : STD_LOGIC;
  signal grp_encode_fu_333_n_65 : STD_LOGIC;
  signal grp_encode_fu_333_n_650 : STD_LOGIC;
  signal grp_encode_fu_333_n_651 : STD_LOGIC;
  signal grp_encode_fu_333_n_652 : STD_LOGIC;
  signal grp_encode_fu_333_n_653 : STD_LOGIC;
  signal grp_encode_fu_333_n_654 : STD_LOGIC;
  signal grp_encode_fu_333_n_655 : STD_LOGIC;
  signal grp_encode_fu_333_n_656 : STD_LOGIC;
  signal grp_encode_fu_333_n_657 : STD_LOGIC;
  signal grp_encode_fu_333_n_658 : STD_LOGIC;
  signal grp_encode_fu_333_n_659 : STD_LOGIC;
  signal grp_encode_fu_333_n_66 : STD_LOGIC;
  signal grp_encode_fu_333_n_660 : STD_LOGIC;
  signal grp_encode_fu_333_n_661 : STD_LOGIC;
  signal grp_encode_fu_333_n_662 : STD_LOGIC;
  signal grp_encode_fu_333_n_663 : STD_LOGIC;
  signal grp_encode_fu_333_n_664 : STD_LOGIC;
  signal grp_encode_fu_333_n_665 : STD_LOGIC;
  signal grp_encode_fu_333_n_666 : STD_LOGIC;
  signal grp_encode_fu_333_n_667 : STD_LOGIC;
  signal grp_encode_fu_333_n_668 : STD_LOGIC;
  signal grp_encode_fu_333_n_669 : STD_LOGIC;
  signal grp_encode_fu_333_n_67 : STD_LOGIC;
  signal grp_encode_fu_333_n_670 : STD_LOGIC;
  signal grp_encode_fu_333_n_671 : STD_LOGIC;
  signal grp_encode_fu_333_n_672 : STD_LOGIC;
  signal grp_encode_fu_333_n_673 : STD_LOGIC;
  signal grp_encode_fu_333_n_674 : STD_LOGIC;
  signal grp_encode_fu_333_n_675 : STD_LOGIC;
  signal grp_encode_fu_333_n_676 : STD_LOGIC;
  signal grp_encode_fu_333_n_677 : STD_LOGIC;
  signal grp_encode_fu_333_n_678 : STD_LOGIC;
  signal grp_encode_fu_333_n_68 : STD_LOGIC;
  signal grp_encode_fu_333_n_69 : STD_LOGIC;
  signal grp_encode_fu_333_n_70 : STD_LOGIC;
  signal grp_encode_fu_333_n_71 : STD_LOGIC;
  signal grp_encode_fu_333_n_72 : STD_LOGIC;
  signal grp_encode_fu_333_n_73 : STD_LOGIC;
  signal grp_encode_fu_333_n_74 : STD_LOGIC;
  signal grp_encode_fu_333_n_80 : STD_LOGIC;
  signal grp_encode_fu_333_n_81 : STD_LOGIC;
  signal grp_encode_fu_333_n_98 : STD_LOGIC;
  signal grp_encode_fu_333_n_99 : STD_LOGIC;
  signal grp_encode_fu_333_qq4_code4_table_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_encode_fu_333_qq4_code4_table_ce0 : STD_LOGIC;
  signal grp_encode_fu_333_tqmf_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_filtep_fu_650_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_filtep_fu_650_al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_filtep_fu_650_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtep_fu_650_n_20 : STD_LOGIC;
  signal grp_filtep_fu_650_rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_filtep_fu_650_rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_filtez_fu_317_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_317_dlt_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_filtez_fu_318_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_filtez_fu_318_dlt_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_logscl_fu_657_ap_done : STD_LOGIC;
  signal grp_logscl_fu_657_ap_ready : STD_LOGIC;
  signal grp_logscl_fu_657_ap_return : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_logscl_fu_657_n_21 : STD_LOGIC;
  signal grp_reset_fu_243_accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_reset_fu_243_accumd_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_accumd_we0 : STD_LOGIC;
  signal grp_reset_fu_243_ap_start_reg : STD_LOGIC;
  signal grp_reset_fu_243_delay_bpl_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_reset_fu_243_delay_bpl_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_delay_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_reset_fu_243_delay_dltx_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_n_26 : STD_LOGIC;
  signal grp_reset_fu_243_n_27 : STD_LOGIC;
  signal grp_reset_fu_243_n_31 : STD_LOGIC;
  signal grp_reset_fu_243_n_35 : STD_LOGIC;
  signal grp_reset_fu_243_n_36 : STD_LOGIC;
  signal grp_reset_fu_243_tqmf_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_reset_fu_243_tqmf_ce0 : STD_LOGIC;
  signal grp_reset_fu_243_tqmf_we0 : STD_LOGIC;
  signal grp_scalel_fu_663_ap_done : STD_LOGIC;
  signal grp_scalel_fu_663_ap_ready : STD_LOGIC;
  signal grp_scalel_fu_663_ap_return : STD_LOGIC_VECTOR ( 14 to 14 );
  signal grp_scalel_fu_663_n_24 : STD_LOGIC;
  signal grp_scalel_fu_663_n_25 : STD_LOGIC;
  signal grp_scalel_fu_663_n_26 : STD_LOGIC;
  signal grp_scalel_fu_663_n_27 : STD_LOGIC;
  signal grp_scalel_fu_663_n_28 : STD_LOGIC;
  signal grp_scalel_fu_663_n_29 : STD_LOGIC;
  signal grp_scalel_fu_663_n_30 : STD_LOGIC;
  signal grp_scalel_fu_663_n_31 : STD_LOGIC;
  signal grp_scalel_fu_663_n_32 : STD_LOGIC;
  signal grp_scalel_fu_663_n_33 : STD_LOGIC;
  signal grp_scalel_fu_663_n_34 : STD_LOGIC;
  signal grp_scalel_fu_663_n_35 : STD_LOGIC;
  signal grp_scalel_fu_663_n_36 : STD_LOGIC;
  signal grp_scalel_fu_663_n_37 : STD_LOGIC;
  signal grp_scalel_fu_663_n_38 : STD_LOGIC;
  signal grp_scalel_fu_663_n_39 : STD_LOGIC;
  signal grp_scalel_fu_663_n_40 : STD_LOGIC;
  signal grp_scalel_fu_663_n_41 : STD_LOGIC;
  signal grp_scalel_fu_663_n_42 : STD_LOGIC;
  signal grp_scalel_fu_663_n_43 : STD_LOGIC;
  signal grp_scalel_fu_663_n_44 : STD_LOGIC;
  signal grp_scalel_fu_663_n_45 : STD_LOGIC;
  signal grp_scalel_fu_663_n_46 : STD_LOGIC;
  signal grp_scalel_fu_663_n_47 : STD_LOGIC;
  signal grp_scalel_fu_663_n_48 : STD_LOGIC;
  signal grp_scalel_fu_663_n_49 : STD_LOGIC;
  signal grp_scalel_fu_663_n_50 : STD_LOGIC;
  signal grp_scalel_fu_663_n_51 : STD_LOGIC;
  signal grp_scalel_fu_663_n_52 : STD_LOGIC;
  signal grp_scalel_fu_663_n_53 : STD_LOGIC;
  signal grp_scalel_fu_663_n_54 : STD_LOGIC;
  signal grp_scalel_fu_663_n_55 : STD_LOGIC;
  signal grp_scalel_fu_663_n_56 : STD_LOGIC;
  signal grp_scalel_fu_663_n_57 : STD_LOGIC;
  signal grp_scalel_fu_663_n_58 : STD_LOGIC;
  signal grp_scalel_fu_663_n_59 : STD_LOGIC;
  signal grp_scalel_fu_663_n_60 : STD_LOGIC;
  signal grp_scalel_fu_663_n_61 : STD_LOGIC;
  signal grp_scalel_fu_663_n_62 : STD_LOGIC;
  signal grp_scalel_fu_663_n_63 : STD_LOGIC;
  signal grp_scalel_fu_663_n_64 : STD_LOGIC;
  signal grp_scalel_fu_663_n_65 : STD_LOGIC;
  signal grp_scalel_fu_663_n_66 : STD_LOGIC;
  signal grp_scalel_fu_663_n_67 : STD_LOGIC;
  signal grp_scalel_fu_663_nbl : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal grp_scalel_fu_663_shift_constant : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_uppol1_fu_669_ap_done : STD_LOGIC;
  signal grp_uppol1_fu_669_ap_ready : STD_LOGIC;
  signal grp_uppol1_fu_669_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_uppol1_fu_669_apl2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_uppol1_fu_669_n_23 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_38 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_57 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_58 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_59 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_60 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_61 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_62 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_63 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_64 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_65 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_66 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_67 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_68 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_69 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_70 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_71 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_72 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_73 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_74 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_75 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_76 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_77 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_78 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_79 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_80 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_81 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_82 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_83 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_84 : STD_LOGIC;
  signal grp_uppol1_fu_669_n_85 : STD_LOGIC;
  signal grp_uppol1_fu_669_plt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_uppol1_fu_669_plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_uppol2_fu_676_ap_done : STD_LOGIC;
  signal grp_uppol2_fu_676_ap_ready : STD_LOGIC;
  signal grp_uppol2_fu_676_ap_return : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_uppol2_fu_676_n_22 : STD_LOGIC;
  signal grp_uppol2_fu_676_plt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_uppol2_fu_676_plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_uppol2_fu_676_plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_upzero_fu_352/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_352/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_352/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_352/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal grp_upzero_fu_352_bli_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_upzero_fu_352_dlti_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_upzero_fu_352_dlti_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_361/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_361/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_361/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_361/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \grp_upzero_fu_370/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \grp_upzero_fu_370/ap_CS_fsm_state6\ : STD_LOGIC;
  signal \grp_upzero_fu_370/p_1_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_upzero_fu_370/wd3_fu_274_p4\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal h_ce0 : STD_LOGIC;
  signal i_11_fu_1680 : STD_LOGIC;
  signal \i_11_fu_168[0]_i_1_n_20\ : STD_LOGIC;
  signal i_11_fu_168_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_18_reg_597 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_fu_1640 : STD_LOGIC;
  signal \i_fu_164[0]_i_1_n_20\ : STD_LOGIC;
  signal icmp_ln217_fu_472_p2 : STD_LOGIC;
  signal icmp_ln223_fu_530_p2 : STD_LOGIC;
  signal idx_fu_196_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal il : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal il0 : STD_LOGIC;
  signal ilb_table_ce0 : STD_LOGIC;
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^in_data_ce1\ : STD_LOGIC;
  signal in_data_load_1_reg_627 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_load_reg_622 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_6 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal qq4_code4_table_ce0 : STD_LOGIC;
  signal rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal sel : STD_LOGIC;
  signal sext_ln244_fu_499_p1 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sext_ln599_2_fu_104_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sext_ln599_2_fu_104_p1__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sub_ln396_fu_996_p2 : STD_LOGIC_VECTOR ( 35 downto 34 );
  signal tmp_2_reg_274 : STD_LOGIC;
  signal tmp_3_reg_279 : STD_LOGIC;
  signal \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\ : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal tmp_s_logsch_fu_684_ap_return : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal tmp_s_logsch_fu_684_ih : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tqmf_U_n_118 : STD_LOGIC;
  signal tqmf_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tqmf_ce0 : STD_LOGIC;
  signal tqmf_ce1 : STD_LOGIC;
  signal tqmf_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_we0 : STD_LOGIC;
  signal tqmf_we1 : STD_LOGIC;
  signal trunc_ln225_reg_645 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal xa2_2_fu_176_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal xout20 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__14\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__8\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair585";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[4]\ : label is "ap_CS_fsm_reg[4]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]_rep\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[4]_rep\ : label is "ap_CS_fsm_reg[4]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]_rep__0\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[4]_rep__0\ : label is "ap_CS_fsm_reg[4]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__0\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__0\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__1\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__1\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__2\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__2\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__3\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__3\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__4\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__4\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__5\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__5\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__6\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__6\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]_rep__7\ : label is "none";
  attribute ORIG_CELL_NAME of \ap_CS_fsm_reg[7]_rep__7\ : label is "ap_CS_fsm_reg[7]";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \encoded_address0[0]_INST_0\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \encoded_address0[1]_INST_0\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \encoded_address0[2]_INST_0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \encoded_address0[3]_INST_0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \encoded_address0[4]_INST_0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \encoded_address0[5]_INST_0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \i_11_fu_168[0]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \i_11_fu_168[1]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \i_11_fu_168[2]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \i_11_fu_168[3]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \i_11_fu_168[4]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \i_fu_164[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \i_fu_164[2]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \i_fu_164[3]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \i_fu_164[4]_i_1\ : label is "soft_lutpair579";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  decoded_address0(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address0(0) <= \<const0>\;
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(0) <= \<const0>\;
  decoded_ce0 <= \^decoded_ce0\;
  decoded_ce1 <= \^decoded_ce0\;
  decoded_we0 <= \^decoded_ce0\;
  decoded_we1 <= \^decoded_ce0\;
  encoded_d0(31) <= \<const0>\;
  encoded_d0(30) <= \<const0>\;
  encoded_d0(29) <= \<const0>\;
  encoded_d0(28) <= \<const0>\;
  encoded_d0(27) <= \<const0>\;
  encoded_d0(26) <= \<const0>\;
  encoded_d0(25) <= \<const0>\;
  encoded_d0(24) <= \<const0>\;
  encoded_d0(23) <= \<const0>\;
  encoded_d0(22) <= \<const0>\;
  encoded_d0(21) <= \<const0>\;
  encoded_d0(20) <= \<const0>\;
  encoded_d0(19) <= \<const0>\;
  encoded_d0(18) <= \<const0>\;
  encoded_d0(17) <= \<const0>\;
  encoded_d0(16) <= \<const0>\;
  encoded_d0(15) <= \<const0>\;
  encoded_d0(14) <= \<const0>\;
  encoded_d0(13) <= \<const0>\;
  encoded_d0(12) <= \<const0>\;
  encoded_d0(11) <= \<const0>\;
  encoded_d0(10) <= \<const0>\;
  encoded_d0(9) <= \<const0>\;
  encoded_d0(8) <= \<const0>\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  encoded_we0 <= \^encoded_we0\;
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address0(0) <= \<const0>\;
  in_data_address1(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address1(0) <= \<const0>\;
  in_data_ce0 <= \^in_data_ce1\;
  in_data_ce1 <= \^in_data_ce1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
accumc_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W
     port map (
      CEB2 => accumd_ce0,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_399_n_709,
      d0(30) => grp_decode_fu_399_n_710,
      d0(29) => grp_decode_fu_399_n_711,
      d0(28) => grp_decode_fu_399_n_712,
      d0(27) => grp_decode_fu_399_n_713,
      d0(26) => grp_decode_fu_399_n_714,
      d0(25) => grp_decode_fu_399_n_715,
      d0(24) => grp_decode_fu_399_n_716,
      d0(23) => grp_decode_fu_399_n_717,
      d0(22) => grp_decode_fu_399_n_718,
      d0(21) => grp_decode_fu_399_n_719,
      d0(20) => grp_decode_fu_399_n_720,
      d0(19) => grp_decode_fu_399_n_721,
      d0(18) => grp_decode_fu_399_n_722,
      d0(17) => grp_decode_fu_399_n_723,
      d0(16) => grp_decode_fu_399_n_724,
      d0(15) => grp_decode_fu_399_n_725,
      d0(14) => grp_decode_fu_399_n_726,
      d0(13) => grp_decode_fu_399_n_727,
      d0(12) => grp_decode_fu_399_n_728,
      d0(11) => grp_decode_fu_399_n_729,
      d0(10) => grp_decode_fu_399_n_730,
      d0(9) => grp_decode_fu_399_n_731,
      d0(8) => grp_decode_fu_399_n_732,
      d0(7) => grp_decode_fu_399_n_733,
      d0(6) => grp_decode_fu_399_n_734,
      d0(5) => grp_decode_fu_399_n_735,
      d0(4) => grp_decode_fu_399_n_736,
      d0(3) => grp_decode_fu_399_n_737,
      d0(2) => grp_decode_fu_399_n_738,
      d0(1) => grp_decode_fu_399_n_739,
      d0(0) => grp_decode_fu_399_n_740,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumc_q0(31 downto 0),
      q00(31 downto 0) => q00(31 downto 0)
    );
accumd_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_accumc_RAM_AUTO_1R1W_0
     port map (
      CEB2 => accumd_ce0,
      CO(0) => accumd_U_n_75,
      D(19 downto 0) => grp_decode_fu_399_xout2(19 downto 0),
      DI(2) => accumd_U_n_52,
      DI(1 downto 0) => sub_ln396_fu_996_p2(35 downto 34),
      S(1) => accumd_U_n_76,
      S(0) => accumd_U_n_77,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_399_n_741,
      d0(30) => grp_decode_fu_399_n_742,
      d0(29) => grp_decode_fu_399_n_743,
      d0(28) => grp_decode_fu_399_n_744,
      d0(27) => grp_decode_fu_399_n_745,
      d0(26) => grp_decode_fu_399_n_746,
      d0(25) => grp_decode_fu_399_n_747,
      d0(24) => grp_decode_fu_399_n_748,
      d0(23) => grp_decode_fu_399_n_749,
      d0(22) => grp_decode_fu_399_n_750,
      d0(21) => grp_decode_fu_399_n_751,
      d0(20) => grp_decode_fu_399_n_752,
      d0(19) => grp_decode_fu_399_n_753,
      d0(18) => grp_decode_fu_399_n_754,
      d0(17) => grp_decode_fu_399_n_755,
      d0(16) => grp_decode_fu_399_n_756,
      d0(15) => grp_decode_fu_399_n_757,
      d0(14) => grp_decode_fu_399_n_758,
      d0(13) => grp_decode_fu_399_n_759,
      d0(12) => grp_decode_fu_399_n_760,
      d0(11) => grp_decode_fu_399_n_761,
      d0(10) => grp_decode_fu_399_n_762,
      d0(9) => grp_decode_fu_399_n_763,
      d0(8) => grp_decode_fu_399_n_764,
      d0(7) => grp_decode_fu_399_n_765,
      d0(6) => grp_decode_fu_399_n_766,
      d0(5) => grp_decode_fu_399_n_767,
      d0(4) => grp_decode_fu_399_n_768,
      d0(3) => grp_decode_fu_399_n_769,
      d0(2) => grp_decode_fu_399_n_770,
      d0(1) => grp_decode_fu_399_n_771,
      d0(0) => grp_decode_fu_399_n_772,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumd_q0(31 downto 0),
      q00(31 downto 0) => \q00__0\(31 downto 0),
      xa2_2_fu_176_reg(33 downto 0) => xa2_2_fu_176_reg(35 downto 2)
    );
\ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_409,
      Q => ah1(0),
      R => '0'
    );
\ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_399,
      Q => ah1(10),
      R => '0'
    );
\ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_398,
      Q => ah1(11),
      R => '0'
    );
\ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_397,
      Q => ah1(12),
      R => '0'
    );
\ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_396,
      Q => ah1(13),
      R => '0'
    );
\ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_395,
      Q => ah1(14),
      R => '0'
    );
\ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_394,
      Q => ah1(15),
      R => '0'
    );
\ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_408,
      Q => ah1(1),
      R => '0'
    );
\ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_407,
      Q => ah1(2),
      R => '0'
    );
\ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_406,
      Q => ah1(3),
      R => '0'
    );
\ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_405,
      Q => ah1(4),
      R => '0'
    );
\ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_404,
      Q => ah1(5),
      R => '0'
    );
\ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_403,
      Q => ah1(6),
      R => '0'
    );
\ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_402,
      Q => ah1(7),
      R => '0'
    );
\ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_401,
      Q => ah1(8),
      R => '0'
    );
\ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_400,
      Q => ah1(9),
      R => '0'
    );
\ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_363,
      Q => ah2(0),
      R => '0'
    );
\ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_353,
      Q => ah2(10),
      R => '0'
    );
\ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_352,
      Q => ah2(11),
      R => '0'
    );
\ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_351,
      Q => ah2(12),
      R => '0'
    );
\ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_350,
      Q => ah2(13),
      R => '0'
    );
\ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_349,
      Q => ah2(14),
      R => '0'
    );
\ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_362,
      Q => ah2(1),
      R => '0'
    );
\ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_361,
      Q => ah2(2),
      R => '0'
    );
\ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_360,
      Q => ah2(3),
      R => '0'
    );
\ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_359,
      Q => ah2(4),
      R => '0'
    );
\ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_358,
      Q => ah2(5),
      R => '0'
    );
\ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_357,
      Q => ah2(6),
      R => '0'
    );
\ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_356,
      Q => ah2(7),
      R => '0'
    );
\ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_355,
      Q => ah2(8),
      R => '0'
    );
\ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_354,
      Q => ah2(9),
      R => '0'
    );
\al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_425,
      Q => al1(0),
      R => '0'
    );
\al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_415,
      Q => al1(10),
      R => '0'
    );
\al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_414,
      Q => al1(11),
      R => '0'
    );
\al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_413,
      Q => al1(12),
      R => '0'
    );
\al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_412,
      Q => al1(13),
      R => '0'
    );
\al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_411,
      Q => al1(14),
      R => '0'
    );
\al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_410,
      Q => al1(15),
      R => '0'
    );
\al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_424,
      Q => al1(1),
      R => '0'
    );
\al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_423,
      Q => al1(2),
      R => '0'
    );
\al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_422,
      Q => al1(3),
      R => '0'
    );
\al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_421,
      Q => al1(4),
      R => '0'
    );
\al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_420,
      Q => al1(5),
      R => '0'
    );
\al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_419,
      Q => al1(6),
      R => '0'
    );
\al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_418,
      Q => al1(7),
      R => '0'
    );
\al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_417,
      Q => al1(8),
      R => '0'
    );
\al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_416,
      Q => al1(9),
      R => '0'
    );
\al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_393,
      Q => al2(0),
      R => '0'
    );
\al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_383,
      Q => al2(10),
      R => '0'
    );
\al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_382,
      Q => al2(11),
      R => '0'
    );
\al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_381,
      Q => al2(12),
      R => '0'
    );
\al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_380,
      Q => al2(13),
      R => '0'
    );
\al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_379,
      Q => al2(14),
      R => '0'
    );
\al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_392,
      Q => al2(1),
      R => '0'
    );
\al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_391,
      Q => al2(2),
      R => '0'
    );
\al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_390,
      Q => al2(3),
      R => '0'
    );
\al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_389,
      Q => al2(4),
      R => '0'
    );
\al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_388,
      Q => al2(5),
      R => '0'
    );
\al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_387,
      Q => al2(6),
      R => '0'
    );
\al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_386,
      Q => al2(7),
      R => '0'
    );
\al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_385,
      Q => al2(8),
      R => '0'
    );
\al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_384,
      Q => al2(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => icmp_ln223_fu_530_p2,
      I1 => ap_CS_fsm_state6,
      I2 => \ap_CS_fsm_reg_n_20_[0]\,
      I3 => ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln217_fu_472_p2,
      I1 => \^in_data_ce1\,
      O => \ap_CS_fsm[3]_i_1__8_n_20\
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => icmp_ln217_fu_472_p2,
      I1 => \^in_data_ce1\,
      I2 => \^decoded_ce0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln223_fu_530_p2,
      I1 => ap_CS_fsm_state6,
      O => \ap_CS_fsm[6]_i_1__1_n_20\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_20_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^in_data_ce1\,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__8_n_20\,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_n_316,
      Q => \ap_CS_fsm_reg[4]_rep_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_n_317,
      Q => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__1_n_20\,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_605,
      Q => \ap_CS_fsm_reg[7]_rep_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_606,
      Q => \ap_CS_fsm_reg[7]_rep__0_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_607,
      Q => \ap_CS_fsm_reg[7]_rep__1_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_608,
      Q => \ap_CS_fsm_reg[7]_rep__2_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_609,
      Q => \ap_CS_fsm_reg[7]_rep__3_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_610,
      Q => \ap_CS_fsm_reg[7]_rep__4_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_611,
      Q => \ap_CS_fsm_reg[7]_rep__5_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_612,
      Q => \ap_CS_fsm_reg[7]_rep__6_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_613,
      Q => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^decoded_ce0\,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln223_fu_530_p2,
      I1 => ap_CS_fsm_state6,
      O => \^ap_ready\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => i_11_fu_168_reg(2),
      I2 => i_11_fu_168_reg(1),
      I3 => i_11_fu_168_reg(5),
      I4 => i_11_fu_168_reg(3),
      I5 => i_11_fu_168_reg(4),
      O => icmp_ln223_fu_530_p2
    );
\dec_ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_691,
      Q => dec_ah1(0),
      R => '0'
    );
\dec_ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_681,
      Q => dec_ah1(10),
      R => '0'
    );
\dec_ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_680,
      Q => dec_ah1(11),
      R => '0'
    );
\dec_ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_679,
      Q => dec_ah1(12),
      R => '0'
    );
\dec_ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_678,
      Q => dec_ah1(13),
      R => '0'
    );
\dec_ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_677,
      Q => dec_ah1(14),
      R => '0'
    );
\dec_ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_676,
      Q => dec_ah1(15),
      R => '0'
    );
\dec_ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_690,
      Q => dec_ah1(1),
      R => '0'
    );
\dec_ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_689,
      Q => dec_ah1(2),
      R => '0'
    );
\dec_ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_688,
      Q => dec_ah1(3),
      R => '0'
    );
\dec_ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_687,
      Q => dec_ah1(4),
      R => '0'
    );
\dec_ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_686,
      Q => dec_ah1(5),
      R => '0'
    );
\dec_ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_685,
      Q => dec_ah1(6),
      R => '0'
    );
\dec_ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_684,
      Q => dec_ah1(7),
      R => '0'
    );
\dec_ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_683,
      Q => dec_ah1(8),
      R => '0'
    );
\dec_ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_682,
      Q => dec_ah1(9),
      R => '0'
    );
\dec_ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_629,
      Q => dec_ah2(0),
      R => '0'
    );
\dec_ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_619,
      Q => dec_ah2(10),
      R => '0'
    );
\dec_ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_618,
      Q => dec_ah2(11),
      R => '0'
    );
\dec_ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_617,
      Q => dec_ah2(12),
      R => '0'
    );
\dec_ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_616,
      Q => dec_ah2(13),
      R => '0'
    );
\dec_ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_615,
      Q => dec_ah2(14),
      R => '0'
    );
\dec_ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_628,
      Q => dec_ah2(1),
      R => '0'
    );
\dec_ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_627,
      Q => dec_ah2(2),
      R => '0'
    );
\dec_ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_626,
      Q => dec_ah2(3),
      R => '0'
    );
\dec_ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_625,
      Q => dec_ah2(4),
      R => '0'
    );
\dec_ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_624,
      Q => dec_ah2(5),
      R => '0'
    );
\dec_ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_623,
      Q => dec_ah2(6),
      R => '0'
    );
\dec_ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_622,
      Q => dec_ah2(7),
      R => '0'
    );
\dec_ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_621,
      Q => dec_ah2(8),
      R => '0'
    );
\dec_ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_620,
      Q => dec_ah2(9),
      R => '0'
    );
\dec_al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_84,
      Q => dec_al1(0),
      R => '0'
    );
\dec_al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_74,
      Q => dec_al1(10),
      R => '0'
    );
\dec_al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_decode_fu_399_n_707,
      Q => dec_al1(11),
      R => '0'
    );
\dec_al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_73,
      Q => dec_al1(12),
      R => '0'
    );
\dec_al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_72,
      Q => dec_al1(13),
      R => '0'
    );
\dec_al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_71,
      Q => dec_al1(14),
      R => '0'
    );
\dec_al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_70,
      Q => dec_al1(15),
      R => '0'
    );
\dec_al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_83,
      Q => dec_al1(1),
      R => '0'
    );
\dec_al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_82,
      Q => dec_al1(2),
      R => '0'
    );
\dec_al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_81,
      Q => dec_al1(3),
      R => '0'
    );
\dec_al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_80,
      Q => dec_al1(4),
      R => '0'
    );
\dec_al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_79,
      Q => dec_al1(5),
      R => '0'
    );
\dec_al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_78,
      Q => dec_al1(6),
      R => '0'
    );
\dec_al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_77,
      Q => dec_al1(7),
      R => '0'
    );
\dec_al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_76,
      Q => dec_al1(8),
      R => '0'
    );
\dec_al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_uppol1_fu_669_n_69,
      D => grp_uppol1_fu_669_n_75,
      Q => dec_al1(9),
      R => '0'
    );
\dec_al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_706,
      Q => dec_al2(0),
      R => '0'
    );
\dec_al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_696,
      Q => dec_al2(10),
      R => '0'
    );
\dec_al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_695,
      Q => dec_al2(11),
      R => '0'
    );
\dec_al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_694,
      Q => dec_al2(12),
      R => '0'
    );
\dec_al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_693,
      Q => dec_al2(13),
      R => '0'
    );
\dec_al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_692,
      Q => dec_al2(14),
      R => '0'
    );
\dec_al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_705,
      Q => dec_al2(1),
      R => '0'
    );
\dec_al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_704,
      Q => dec_al2(2),
      R => '0'
    );
\dec_al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_703,
      Q => dec_al2(3),
      R => '0'
    );
\dec_al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_702,
      Q => dec_al2(4),
      R => '0'
    );
\dec_al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_701,
      Q => dec_al2(5),
      R => '0'
    );
\dec_al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_700,
      Q => dec_al2(6),
      R => '0'
    );
\dec_al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_699,
      Q => dec_al2(7),
      R => '0'
    );
\dec_al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_698,
      Q => dec_al2(8),
      R => '0'
    );
\dec_al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_697,
      Q => dec_al2(9),
      R => '0'
    );
dec_del_bph_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W
     port map (
      E(0) => dec_del_bph_ce0,
      Q(31 downto 0) => dec_del_bph_q0(31 downto 0),
      S(5) => grp_decode_fu_399_n_130,
      S(4) => grp_decode_fu_399_n_131,
      S(3) => grp_decode_fu_399_n_132,
      S(2) => grp_decode_fu_399_n_133,
      S(1) => grp_decode_fu_399_n_134,
      S(0) => grp_decode_fu_399_n_135,
      ap_clk => ap_clk,
      d0(31) => dec_del_bph_U_n_20,
      d0(30) => dec_del_bph_U_n_21,
      d0(29) => dec_del_bph_U_n_22,
      d0(28) => dec_del_bph_U_n_23,
      d0(27) => dec_del_bph_U_n_24,
      d0(26) => dec_del_bph_U_n_25,
      d0(25) => dec_del_bph_U_n_26,
      d0(24) => dec_del_bph_U_n_27,
      d0(23) => dec_del_bph_U_n_28,
      d0(22) => dec_del_bph_U_n_29,
      d0(21) => dec_del_bph_U_n_30,
      d0(20) => dec_del_bph_U_n_31,
      d0(19) => dec_del_bph_U_n_32,
      d0(18) => dec_del_bph_U_n_33,
      d0(17) => dec_del_bph_U_n_34,
      d0(16) => dec_del_bph_U_n_35,
      d0(15) => dec_del_bph_U_n_36,
      d0(14) => dec_del_bph_U_n_37,
      d0(13) => dec_del_bph_U_n_38,
      d0(12) => dec_del_bph_U_n_39,
      d0(11) => dec_del_bph_U_n_40,
      d0(10) => dec_del_bph_U_n_41,
      d0(9) => dec_del_bph_U_n_42,
      d0(8) => dec_del_bph_U_n_43,
      d0(7) => dec_del_bph_U_n_44,
      d0(6) => dec_del_bph_U_n_45,
      d0(5) => dec_del_bph_U_n_46,
      d0(4) => dec_del_bph_U_n_47,
      d0(3) => dec_del_bph_U_n_48,
      d0(2) => dec_del_bph_U_n_49,
      d0(1) => dec_del_bph_U_n_50,
      d0(0) => dec_del_bph_U_n_51,
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      grp_upzero_fu_352_bli_q0(29) => grp_upzero_fu_352_bli_q0(31),
      grp_upzero_fu_352_bli_q0(28 downto 23) => grp_upzero_fu_352_bli_q0(29 downto 24),
      grp_upzero_fu_352_bli_q0(22 downto 0) => grp_upzero_fu_352_bli_q0(22 downto 0),
      p_0_in => \p_0_in__2\,
      \q0_reg[0]_0\ => \ap_CS_fsm_reg[7]_rep__2_n_20\,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_352/wd3_fu_274_p4\(31 downto 8),
      ram_reg_0_7_14_14_i_1_0(7) => grp_decode_fu_399_n_136,
      ram_reg_0_7_14_14_i_1_0(6) => grp_decode_fu_399_n_137,
      ram_reg_0_7_14_14_i_1_0(5) => grp_decode_fu_399_n_138,
      ram_reg_0_7_14_14_i_1_0(4) => grp_decode_fu_399_n_139,
      ram_reg_0_7_14_14_i_1_0(3) => grp_decode_fu_399_n_140,
      ram_reg_0_7_14_14_i_1_0(2) => grp_decode_fu_399_n_141,
      ram_reg_0_7_14_14_i_1_0(1) => grp_decode_fu_399_n_142,
      ram_reg_0_7_14_14_i_1_0(0) => grp_decode_fu_399_n_143,
      \ram_reg_0_7_14_14_i_3__1_0\(31 downto 0) => dec_del_bpl_q0(31 downto 0),
      ram_reg_0_7_22_22_i_1_0(7) => grp_decode_fu_399_n_144,
      ram_reg_0_7_22_22_i_1_0(6) => grp_decode_fu_399_n_145,
      ram_reg_0_7_22_22_i_1_0(5) => grp_decode_fu_399_n_146,
      ram_reg_0_7_22_22_i_1_0(4) => grp_decode_fu_399_n_147,
      ram_reg_0_7_22_22_i_1_0(3) => grp_decode_fu_399_n_148,
      ram_reg_0_7_22_22_i_1_0(2) => grp_decode_fu_399_n_149,
      ram_reg_0_7_22_22_i_1_0(1) => grp_decode_fu_399_n_150,
      ram_reg_0_7_22_22_i_1_0(0) => grp_decode_fu_399_n_151,
      \ram_reg_0_7_22_22_i_3__1_0\ => grp_decode_fu_399_n_152,
      ram_reg_0_7_30_30_i_1_0(1) => grp_decode_fu_399_n_127,
      ram_reg_0_7_30_30_i_1_0(0) => grp_decode_fu_399_n_128,
      \ram_reg_0_7_6_6_i_2__1_0\(0) => \grp_upzero_fu_352/ap_CS_fsm_state4\
    );
dec_del_bpl_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1
     port map (
      DSP_A_B_DATA_INST(0) => ap_CS_fsm_state4_1,
      E(0) => dec_del_bpl_ce0,
      Q(31 downto 0) => dec_del_bpl_q0(31 downto 0),
      ap_clk => ap_clk,
      d0(31) => dec_del_bph_U_n_20,
      d0(30) => dec_del_bph_U_n_21,
      d0(29) => dec_del_bph_U_n_22,
      d0(28) => dec_del_bph_U_n_23,
      d0(27) => dec_del_bph_U_n_24,
      d0(26) => dec_del_bph_U_n_25,
      d0(25) => dec_del_bph_U_n_26,
      d0(24) => dec_del_bph_U_n_27,
      d0(23) => dec_del_bph_U_n_28,
      d0(22) => dec_del_bph_U_n_29,
      d0(21) => dec_del_bph_U_n_30,
      d0(20) => dec_del_bph_U_n_31,
      d0(19) => dec_del_bph_U_n_32,
      d0(18) => dec_del_bph_U_n_33,
      d0(17) => dec_del_bph_U_n_34,
      d0(16) => dec_del_bph_U_n_35,
      d0(15) => dec_del_bph_U_n_36,
      d0(14) => dec_del_bph_U_n_37,
      d0(13) => dec_del_bph_U_n_38,
      d0(12) => dec_del_bph_U_n_39,
      d0(11) => dec_del_bph_U_n_40,
      d0(10) => dec_del_bph_U_n_41,
      d0(9) => dec_del_bph_U_n_42,
      d0(8) => dec_del_bph_U_n_43,
      d0(7) => dec_del_bph_U_n_44,
      d0(6) => dec_del_bph_U_n_45,
      d0(5) => dec_del_bph_U_n_46,
      d0(4) => dec_del_bph_U_n_47,
      d0(3) => dec_del_bph_U_n_48,
      d0(2) => dec_del_bph_U_n_49,
      d0(1) => dec_del_bph_U_n_50,
      d0(0) => dec_del_bph_U_n_51,
      dec_del_bpl_address0(2 downto 0) => dec_del_bpl_address0(2 downto 0),
      grp_filtez_fu_317_bpl_q0(31 downto 0) => grp_filtez_fu_317_bpl_q0(31 downto 0),
      grp_upzero_fu_352_bli_q0(29) => grp_upzero_fu_352_bli_q0(31),
      grp_upzero_fu_352_bli_q0(28 downto 23) => grp_upzero_fu_352_bli_q0(29 downto 24),
      grp_upzero_fu_352_bli_q0(22 downto 0) => grp_upzero_fu_352_bli_q0(22 downto 0),
      p_0_in => \p_0_in__1\,
      \ram_reg_0_7_14_14_i_3__1\(31 downto 0) => dec_del_bph_q0(31 downto 0),
      \ram_reg_0_7_22_22_i_3__1\ => grp_decode_fu_399_n_152
    );
dec_del_dhx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(2 downto 0) => grp_decode_fu_399_dec_del_dhx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dhx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_773,
      DINBDIN(14) => grp_decode_fu_399_n_774,
      DINBDIN(13) => grp_decode_fu_399_n_775,
      DINBDIN(12) => grp_decode_fu_399_n_776,
      DINBDIN(11) => grp_decode_fu_399_n_777,
      DINBDIN(10) => grp_decode_fu_399_n_778,
      DINBDIN(9) => grp_decode_fu_399_n_779,
      DINBDIN(8) => grp_decode_fu_399_n_780,
      DINBDIN(7) => grp_decode_fu_399_n_781,
      DINBDIN(6) => grp_decode_fu_399_n_782,
      DINBDIN(5) => grp_decode_fu_399_n_783,
      DINBDIN(4) => grp_decode_fu_399_n_784,
      DINBDIN(3) => grp_decode_fu_399_n_785,
      DINBDIN(2) => grp_decode_fu_399_n_786,
      DINBDIN(1) => grp_decode_fu_399_n_787,
      DINBDIN(0) => grp_decode_fu_399_n_788,
      DOUTADOUT(15 downto 0) => dec_del_dhx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dhx_q0(15 downto 0),
      WEA(0) => dec_del_dhx_we1,
      WEBWE(0) => dec_del_dhx_we0,
      ap_clk => ap_clk,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1
    );
dec_del_dltx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_2
     port map (
      A(15 downto 0) => grp_filtez_fu_317_dlt_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => grp_decode_fu_399_dec_del_dhx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      D(15 downto 0) => \grp_upzero_fu_352/p_1_in\(15 downto 0),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dhx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_773,
      DINBDIN(14) => grp_decode_fu_399_n_774,
      DINBDIN(13) => grp_decode_fu_399_n_775,
      DINBDIN(12) => grp_decode_fu_399_n_776,
      DINBDIN(11) => grp_decode_fu_399_n_777,
      DINBDIN(10) => grp_decode_fu_399_n_778,
      DINBDIN(9) => grp_decode_fu_399_n_779,
      DINBDIN(8) => grp_decode_fu_399_n_780,
      DINBDIN(7) => grp_decode_fu_399_n_781,
      DINBDIN(6) => grp_decode_fu_399_n_782,
      DINBDIN(5) => grp_decode_fu_399_n_783,
      DINBDIN(4) => grp_decode_fu_399_n_784,
      DINBDIN(3) => grp_decode_fu_399_n_785,
      DINBDIN(2) => grp_decode_fu_399_n_786,
      DINBDIN(1) => grp_decode_fu_399_n_787,
      DINBDIN(0) => grp_decode_fu_399_n_788,
      DOUTADOUT(15 downto 0) => dec_del_dhx_q1(15 downto 0),
      DOUTBDOUT(15 downto 0) => dec_del_dhx_q0(15 downto 0),
      DSP_A_B_DATA_INST(0) => ap_CS_fsm_state4_1,
      Q(0) => \grp_upzero_fu_352/ap_CS_fsm_state6\,
      WEA(0) => dec_del_dltx_we1,
      WEBWE(0) => dec_del_dltx_we0,
      ap_clk => ap_clk,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dlti_load_4_reg_396_reg[15]\ => grp_decode_fu_399_n_129,
      ram_reg_bram_0_0(15 downto 0) => grp_upzero_fu_352_dlti_q0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => grp_upzero_fu_352_dlti_q1(15 downto 0)
    );
\dec_deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_27,
      Q => dec_deth(10),
      R => '0'
    );
\dec_deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_26,
      Q => dec_deth(11),
      R => '0'
    );
\dec_deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_25,
      Q => dec_deth(12),
      R => '0'
    );
\dec_deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_24,
      Q => dec_deth(13),
      R => '0'
    );
\dec_deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_54,
      Q => dec_deth(14),
      R => '0'
    );
\dec_deth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_34,
      Q => dec_deth(3),
      R => '0'
    );
\dec_deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_33,
      Q => dec_deth(4),
      R => '0'
    );
\dec_deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_32,
      Q => dec_deth(5),
      R => '0'
    );
\dec_deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_31,
      Q => dec_deth(6),
      R => '0'
    );
\dec_deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_30,
      Q => dec_deth(7),
      R => '0'
    );
\dec_deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_29,
      Q => dec_deth(8),
      R => '0'
    );
\dec_deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_scalel_fu_663_n_28,
      Q => dec_deth(9),
      R => '0'
    );
\dec_detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_38,
      Q => dec_detl(10),
      R => '0'
    );
\dec_detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_37,
      Q => dec_detl(11),
      R => '0'
    );
\dec_detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_36,
      Q => dec_detl(12),
      R => '0'
    );
\dec_detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_35,
      Q => dec_detl(13),
      R => '0'
    );
\dec_detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_decode_fu_399_n_39,
      Q => dec_detl(14),
      R => '0'
    );
\dec_detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_45,
      Q => dec_detl(3),
      R => '0'
    );
\dec_detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_44,
      Q => dec_detl(4),
      R => '0'
    );
\dec_detl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_43,
      Q => dec_detl(5),
      R => '0'
    );
\dec_detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_42,
      Q => dec_detl(6),
      R => '0'
    );
\dec_detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_41,
      Q => dec_detl(7),
      R => '0'
    );
\dec_detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_40,
      Q => dec_detl(8),
      R => '0'
    );
\dec_detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_35,
      D => grp_scalel_fu_663_n_39,
      Q => dec_detl(9),
      R => '0'
    );
\dec_nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_566,
      Q => dec_nbh(0),
      R => '0'
    );
\dec_nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_556,
      Q => dec_nbh(10),
      R => '0'
    );
\dec_nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_555,
      Q => dec_nbh(11),
      R => '0'
    );
\dec_nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_554,
      Q => dec_nbh(12),
      R => '0'
    );
\dec_nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_553,
      Q => dec_nbh(13),
      R => '0'
    );
\dec_nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_552,
      Q => dec_nbh(14),
      R => '0'
    );
\dec_nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_565,
      Q => dec_nbh(1),
      R => '0'
    );
\dec_nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_564,
      Q => dec_nbh(2),
      R => '0'
    );
\dec_nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_563,
      Q => dec_nbh(3),
      R => '0'
    );
\dec_nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_562,
      Q => dec_nbh(4),
      R => '0'
    );
\dec_nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_561,
      Q => dec_nbh(5),
      R => '0'
    );
\dec_nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_560,
      Q => dec_nbh(6),
      R => '0'
    );
\dec_nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_559,
      Q => dec_nbh(7),
      R => '0'
    );
\dec_nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_558,
      Q => dec_nbh(8),
      R => '0'
    );
\dec_nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_encode_fu_333_n_557,
      Q => dec_nbh(9),
      R => '0'
    );
\dec_nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_644,
      Q => dec_nbl(0),
      R => '0'
    );
\dec_nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_634,
      Q => dec_nbl(10),
      R => '0'
    );
\dec_nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_633,
      Q => dec_nbl(11),
      R => '0'
    );
\dec_nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_632,
      Q => dec_nbl(12),
      R => '0'
    );
\dec_nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_631,
      Q => dec_nbl(13),
      R => '0'
    );
\dec_nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_630,
      Q => dec_nbl(14),
      R => '0'
    );
\dec_nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_643,
      Q => dec_nbl(1),
      R => '0'
    );
\dec_nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_642,
      Q => dec_nbl(2),
      R => '0'
    );
\dec_nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_641,
      Q => dec_nbl(3),
      R => '0'
    );
\dec_nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_640,
      Q => dec_nbl(4),
      R => '0'
    );
\dec_nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_639,
      Q => dec_nbl(5),
      R => '0'
    );
\dec_nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_638,
      Q => dec_nbl(6),
      R => '0'
    );
\dec_nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_637,
      Q => dec_nbl(7),
      R => '0'
    );
\dec_nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_636,
      Q => dec_nbl(8),
      R => '0'
    );
\dec_nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_635,
      Q => dec_nbl(9),
      R => '0'
    );
\dec_ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_820,
      Q => dec_ph1(0),
      R => '0'
    );
\dec_ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_810,
      Q => dec_ph1(10),
      R => '0'
    );
\dec_ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_809,
      Q => dec_ph1(11),
      R => '0'
    );
\dec_ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_808,
      Q => dec_ph1(12),
      R => '0'
    );
\dec_ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_807,
      Q => dec_ph1(13),
      R => '0'
    );
\dec_ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_806,
      Q => dec_ph1(14),
      R => '0'
    );
\dec_ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_805,
      Q => dec_ph1(15),
      R => '0'
    );
\dec_ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_804,
      Q => dec_ph1(16),
      R => '0'
    );
\dec_ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_803,
      Q => dec_ph1(17),
      R => '0'
    );
\dec_ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_802,
      Q => dec_ph1(18),
      R => '0'
    );
\dec_ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_801,
      Q => dec_ph1(19),
      R => '0'
    );
\dec_ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_819,
      Q => dec_ph1(1),
      R => '0'
    );
\dec_ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_800,
      Q => dec_ph1(20),
      R => '0'
    );
\dec_ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_799,
      Q => dec_ph1(21),
      R => '0'
    );
\dec_ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_798,
      Q => dec_ph1(22),
      R => '0'
    );
\dec_ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_797,
      Q => dec_ph1(23),
      R => '0'
    );
\dec_ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_796,
      Q => dec_ph1(24),
      R => '0'
    );
\dec_ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_795,
      Q => dec_ph1(25),
      R => '0'
    );
\dec_ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_794,
      Q => dec_ph1(26),
      R => '0'
    );
\dec_ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_793,
      Q => dec_ph1(27),
      R => '0'
    );
\dec_ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_792,
      Q => dec_ph1(28),
      R => '0'
    );
\dec_ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_791,
      Q => dec_ph1(29),
      R => '0'
    );
\dec_ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_818,
      Q => dec_ph1(2),
      R => '0'
    );
\dec_ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_790,
      Q => dec_ph1(30),
      R => '0'
    );
\dec_ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_789,
      Q => dec_ph1(31),
      R => '0'
    );
\dec_ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_817,
      Q => dec_ph1(3),
      R => '0'
    );
\dec_ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_816,
      Q => dec_ph1(4),
      R => '0'
    );
\dec_ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_815,
      Q => dec_ph1(5),
      R => '0'
    );
\dec_ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_814,
      Q => dec_ph1(6),
      R => '0'
    );
\dec_ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_813,
      Q => dec_ph1(7),
      R => '0'
    );
\dec_ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_812,
      Q => dec_ph1(8),
      R => '0'
    );
\dec_ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_811,
      Q => dec_ph1(9),
      R => '0'
    );
\dec_ph2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_852,
      Q => dec_ph2(0),
      R => '0'
    );
\dec_ph2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_842,
      Q => dec_ph2(10),
      R => '0'
    );
\dec_ph2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_841,
      Q => dec_ph2(11),
      R => '0'
    );
\dec_ph2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_840,
      Q => dec_ph2(12),
      R => '0'
    );
\dec_ph2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_839,
      Q => dec_ph2(13),
      R => '0'
    );
\dec_ph2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_838,
      Q => dec_ph2(14),
      R => '0'
    );
\dec_ph2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_837,
      Q => dec_ph2(15),
      R => '0'
    );
\dec_ph2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_836,
      Q => dec_ph2(16),
      R => '0'
    );
\dec_ph2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_835,
      Q => dec_ph2(17),
      R => '0'
    );
\dec_ph2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_834,
      Q => dec_ph2(18),
      R => '0'
    );
\dec_ph2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_833,
      Q => dec_ph2(19),
      R => '0'
    );
\dec_ph2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_851,
      Q => dec_ph2(1),
      R => '0'
    );
\dec_ph2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_832,
      Q => dec_ph2(20),
      R => '0'
    );
\dec_ph2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_831,
      Q => dec_ph2(21),
      R => '0'
    );
\dec_ph2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_830,
      Q => dec_ph2(22),
      R => '0'
    );
\dec_ph2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_829,
      Q => dec_ph2(23),
      R => '0'
    );
\dec_ph2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_828,
      Q => dec_ph2(24),
      R => '0'
    );
\dec_ph2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_827,
      Q => dec_ph2(25),
      R => '0'
    );
\dec_ph2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_826,
      Q => dec_ph2(26),
      R => '0'
    );
\dec_ph2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_825,
      Q => dec_ph2(27),
      R => '0'
    );
\dec_ph2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_824,
      Q => dec_ph2(28),
      R => '0'
    );
\dec_ph2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_823,
      Q => dec_ph2(29),
      R => '0'
    );
\dec_ph2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_850,
      Q => dec_ph2(2),
      R => '0'
    );
\dec_ph2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_822,
      Q => dec_ph2(30),
      R => '0'
    );
\dec_ph2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_821,
      Q => dec_ph2(31),
      R => '0'
    );
\dec_ph2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_849,
      Q => dec_ph2(3),
      R => '0'
    );
\dec_ph2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_848,
      Q => dec_ph2(4),
      R => '0'
    );
\dec_ph2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_847,
      Q => dec_ph2(5),
      R => '0'
    );
\dec_ph2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_846,
      Q => dec_ph2(6),
      R => '0'
    );
\dec_ph2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_845,
      Q => dec_ph2(7),
      R => '0'
    );
\dec_ph2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_844,
      Q => dec_ph2(8),
      R => '0'
    );
\dec_ph2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_312,
      D => grp_decode_fu_399_n_843,
      Q => dec_ph2(9),
      R => '0'
    );
\dec_plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_980,
      Q => dec_plt1(0),
      R => '0'
    );
\dec_plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_970,
      Q => dec_plt1(10),
      R => '0'
    );
\dec_plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_969,
      Q => dec_plt1(11),
      R => '0'
    );
\dec_plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_968,
      Q => dec_plt1(12),
      R => '0'
    );
\dec_plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_967,
      Q => dec_plt1(13),
      R => '0'
    );
\dec_plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_966,
      Q => dec_plt1(14),
      R => '0'
    );
\dec_plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_965,
      Q => dec_plt1(15),
      R => '0'
    );
\dec_plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_964,
      Q => dec_plt1(16),
      R => '0'
    );
\dec_plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_963,
      Q => dec_plt1(17),
      R => '0'
    );
\dec_plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_962,
      Q => dec_plt1(18),
      R => '0'
    );
\dec_plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_961,
      Q => dec_plt1(19),
      R => '0'
    );
\dec_plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_979,
      Q => dec_plt1(1),
      R => '0'
    );
\dec_plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_960,
      Q => dec_plt1(20),
      R => '0'
    );
\dec_plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_959,
      Q => dec_plt1(21),
      R => '0'
    );
\dec_plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_958,
      Q => dec_plt1(22),
      R => '0'
    );
\dec_plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_957,
      Q => dec_plt1(23),
      R => '0'
    );
\dec_plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_956,
      Q => dec_plt1(24),
      R => '0'
    );
\dec_plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_955,
      Q => dec_plt1(25),
      R => '0'
    );
\dec_plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_954,
      Q => dec_plt1(26),
      R => '0'
    );
\dec_plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_953,
      Q => dec_plt1(27),
      R => '0'
    );
\dec_plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_952,
      Q => dec_plt1(28),
      R => '0'
    );
\dec_plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_951,
      Q => dec_plt1(29),
      R => '0'
    );
\dec_plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_978,
      Q => dec_plt1(2),
      R => '0'
    );
\dec_plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_950,
      Q => dec_plt1(30),
      R => '0'
    );
\dec_plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_949,
      Q => dec_plt1(31),
      R => '0'
    );
\dec_plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_977,
      Q => dec_plt1(3),
      R => '0'
    );
\dec_plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_976,
      Q => dec_plt1(4),
      R => '0'
    );
\dec_plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_975,
      Q => dec_plt1(5),
      R => '0'
    );
\dec_plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_974,
      Q => dec_plt1(6),
      R => '0'
    );
\dec_plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_973,
      Q => dec_plt1(7),
      R => '0'
    );
\dec_plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_972,
      Q => dec_plt1(8),
      R => '0'
    );
\dec_plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_971,
      Q => dec_plt1(9),
      R => '0'
    );
\dec_plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_948,
      Q => dec_plt2(0),
      R => '0'
    );
\dec_plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_938,
      Q => dec_plt2(10),
      R => '0'
    );
\dec_plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_937,
      Q => dec_plt2(11),
      R => '0'
    );
\dec_plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_936,
      Q => dec_plt2(12),
      R => '0'
    );
\dec_plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_935,
      Q => dec_plt2(13),
      R => '0'
    );
\dec_plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_934,
      Q => dec_plt2(14),
      R => '0'
    );
\dec_plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_933,
      Q => dec_plt2(15),
      R => '0'
    );
\dec_plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_932,
      Q => dec_plt2(16),
      R => '0'
    );
\dec_plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_931,
      Q => dec_plt2(17),
      R => '0'
    );
\dec_plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_930,
      Q => dec_plt2(18),
      R => '0'
    );
\dec_plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_929,
      Q => dec_plt2(19),
      R => '0'
    );
\dec_plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_947,
      Q => dec_plt2(1),
      R => '0'
    );
\dec_plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_928,
      Q => dec_plt2(20),
      R => '0'
    );
\dec_plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_927,
      Q => dec_plt2(21),
      R => '0'
    );
\dec_plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_926,
      Q => dec_plt2(22),
      R => '0'
    );
\dec_plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_925,
      Q => dec_plt2(23),
      R => '0'
    );
\dec_plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_924,
      Q => dec_plt2(24),
      R => '0'
    );
\dec_plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_923,
      Q => dec_plt2(25),
      R => '0'
    );
\dec_plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_922,
      Q => dec_plt2(26),
      R => '0'
    );
\dec_plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_921,
      Q => dec_plt2(27),
      R => '0'
    );
\dec_plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_920,
      Q => dec_plt2(28),
      R => '0'
    );
\dec_plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_919,
      Q => dec_plt2(29),
      R => '0'
    );
\dec_plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_946,
      Q => dec_plt2(2),
      R => '0'
    );
\dec_plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_918,
      Q => dec_plt2(30),
      R => '0'
    );
\dec_plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_917,
      Q => dec_plt2(31),
      R => '0'
    );
\dec_plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_945,
      Q => dec_plt2(3),
      R => '0'
    );
\dec_plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_944,
      Q => dec_plt2(4),
      R => '0'
    );
\dec_plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_943,
      Q => dec_plt2(5),
      R => '0'
    );
\dec_plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_942,
      Q => dec_plt2(6),
      R => '0'
    );
\dec_plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_941,
      Q => dec_plt2(7),
      R => '0'
    );
\dec_plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_940,
      Q => dec_plt2(8),
      R => '0'
    );
\dec_plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_939,
      Q => dec_plt2(9),
      R => '0'
    );
\dec_rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_916,
      Q => dec_rh1(0),
      R => '0'
    );
\dec_rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_906,
      Q => dec_rh1(10),
      R => '0'
    );
\dec_rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_905,
      Q => dec_rh1(11),
      R => '0'
    );
\dec_rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_904,
      Q => dec_rh1(12),
      R => '0'
    );
\dec_rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_903,
      Q => dec_rh1(13),
      R => '0'
    );
\dec_rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_902,
      Q => dec_rh1(14),
      R => '0'
    );
\dec_rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_901,
      Q => dec_rh1(15),
      R => '0'
    );
\dec_rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_900,
      Q => dec_rh1(16),
      R => '0'
    );
\dec_rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_899,
      Q => dec_rh1(17),
      R => '0'
    );
\dec_rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_898,
      Q => dec_rh1(18),
      R => '0'
    );
\dec_rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_897,
      Q => dec_rh1(19),
      R => '0'
    );
\dec_rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_915,
      Q => dec_rh1(1),
      R => '0'
    );
\dec_rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_896,
      Q => dec_rh1(20),
      R => '0'
    );
\dec_rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_895,
      Q => dec_rh1(21),
      R => '0'
    );
\dec_rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_894,
      Q => dec_rh1(22),
      R => '0'
    );
\dec_rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_893,
      Q => dec_rh1(23),
      R => '0'
    );
\dec_rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_892,
      Q => dec_rh1(24),
      R => '0'
    );
\dec_rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_891,
      Q => dec_rh1(25),
      R => '0'
    );
\dec_rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_890,
      Q => dec_rh1(26),
      R => '0'
    );
\dec_rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_889,
      Q => dec_rh1(27),
      R => '0'
    );
\dec_rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_888,
      Q => dec_rh1(28),
      R => '0'
    );
\dec_rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_887,
      Q => dec_rh1(29),
      R => '0'
    );
\dec_rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_914,
      Q => dec_rh1(2),
      R => '0'
    );
\dec_rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_886,
      Q => dec_rh1(30),
      R => '0'
    );
\dec_rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_913,
      Q => dec_rh1(3),
      R => '0'
    );
\dec_rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_912,
      Q => dec_rh1(4),
      R => '0'
    );
\dec_rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_911,
      Q => dec_rh1(5),
      R => '0'
    );
\dec_rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_910,
      Q => dec_rh1(6),
      R => '0'
    );
\dec_rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_909,
      Q => dec_rh1(7),
      R => '0'
    );
\dec_rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_908,
      Q => dec_rh1(8),
      R => '0'
    );
\dec_rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_907,
      Q => dec_rh1(9),
      R => '0'
    );
\dec_rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_885,
      Q => dec_rh2(0),
      R => '0'
    );
\dec_rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_875,
      Q => dec_rh2(10),
      R => '0'
    );
\dec_rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_874,
      Q => dec_rh2(11),
      R => '0'
    );
\dec_rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_873,
      Q => dec_rh2(12),
      R => '0'
    );
\dec_rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_872,
      Q => dec_rh2(13),
      R => '0'
    );
\dec_rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_871,
      Q => dec_rh2(14),
      R => '0'
    );
\dec_rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_870,
      Q => dec_rh2(15),
      R => '0'
    );
\dec_rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_869,
      Q => dec_rh2(16),
      R => '0'
    );
\dec_rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_868,
      Q => dec_rh2(17),
      R => '0'
    );
\dec_rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_867,
      Q => dec_rh2(18),
      R => '0'
    );
\dec_rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_866,
      Q => dec_rh2(19),
      R => '0'
    );
\dec_rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_884,
      Q => dec_rh2(1),
      R => '0'
    );
\dec_rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_865,
      Q => dec_rh2(20),
      R => '0'
    );
\dec_rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_864,
      Q => dec_rh2(21),
      R => '0'
    );
\dec_rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_863,
      Q => dec_rh2(22),
      R => '0'
    );
\dec_rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_862,
      Q => dec_rh2(23),
      R => '0'
    );
\dec_rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_861,
      Q => dec_rh2(24),
      R => '0'
    );
\dec_rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_860,
      Q => dec_rh2(25),
      R => '0'
    );
\dec_rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_859,
      Q => dec_rh2(26),
      R => '0'
    );
\dec_rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_858,
      Q => dec_rh2(27),
      R => '0'
    );
\dec_rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_857,
      Q => dec_rh2(28),
      R => '0'
    );
\dec_rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_856,
      Q => dec_rh2(29),
      R => '0'
    );
\dec_rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_883,
      Q => dec_rh2(2),
      R => '0'
    );
\dec_rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_855,
      Q => dec_rh2(30),
      R => '0'
    );
\dec_rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_882,
      Q => dec_rh2(3),
      R => '0'
    );
\dec_rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_881,
      Q => dec_rh2(4),
      R => '0'
    );
\dec_rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_880,
      Q => dec_rh2(5),
      R => '0'
    );
\dec_rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_879,
      Q => dec_rh2(6),
      R => '0'
    );
\dec_rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_878,
      Q => dec_rh2(7),
      R => '0'
    );
\dec_rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_877,
      Q => dec_rh2(8),
      R => '0'
    );
\dec_rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_876,
      Q => dec_rh2(9),
      R => '0'
    );
\dec_rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1011,
      Q => dec_rlt1(0),
      R => '0'
    );
\dec_rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1001,
      Q => dec_rlt1(10),
      R => '0'
    );
\dec_rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1000,
      Q => dec_rlt1(11),
      R => '0'
    );
\dec_rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_999,
      Q => dec_rlt1(12),
      R => '0'
    );
\dec_rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_998,
      Q => dec_rlt1(13),
      R => '0'
    );
\dec_rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_997,
      Q => dec_rlt1(14),
      R => '0'
    );
\dec_rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_996,
      Q => dec_rlt1(15),
      R => '0'
    );
\dec_rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_995,
      Q => dec_rlt1(16),
      R => '0'
    );
\dec_rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_994,
      Q => dec_rlt1(17),
      R => '0'
    );
\dec_rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_993,
      Q => dec_rlt1(18),
      R => '0'
    );
\dec_rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_992,
      Q => dec_rlt1(19),
      R => '0'
    );
\dec_rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1010,
      Q => dec_rlt1(1),
      R => '0'
    );
\dec_rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_991,
      Q => dec_rlt1(20),
      R => '0'
    );
\dec_rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_990,
      Q => dec_rlt1(21),
      R => '0'
    );
\dec_rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_989,
      Q => dec_rlt1(22),
      R => '0'
    );
\dec_rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_988,
      Q => dec_rlt1(23),
      R => '0'
    );
\dec_rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_987,
      Q => dec_rlt1(24),
      R => '0'
    );
\dec_rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_986,
      Q => dec_rlt1(25),
      R => '0'
    );
\dec_rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_985,
      Q => dec_rlt1(26),
      R => '0'
    );
\dec_rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_984,
      Q => dec_rlt1(27),
      R => '0'
    );
\dec_rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_983,
      Q => dec_rlt1(28),
      R => '0'
    );
\dec_rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_982,
      Q => dec_rlt1(29),
      R => '0'
    );
\dec_rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1009,
      Q => dec_rlt1(2),
      R => '0'
    );
\dec_rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_981,
      Q => dec_rlt1(30),
      R => '0'
    );
\dec_rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1008,
      Q => dec_rlt1(3),
      R => '0'
    );
\dec_rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1007,
      Q => dec_rlt1(4),
      R => '0'
    );
\dec_rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1006,
      Q => dec_rlt1(5),
      R => '0'
    );
\dec_rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1005,
      Q => dec_rlt1(6),
      R => '0'
    );
\dec_rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1004,
      Q => dec_rlt1(7),
      R => '0'
    );
\dec_rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1003,
      Q => dec_rlt1(8),
      R => '0'
    );
\dec_rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_1012,
      D => grp_decode_fu_399_n_1002,
      Q => dec_rlt1(9),
      R => '0'
    );
\dec_rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_675,
      Q => dec_rlt2(0),
      R => '0'
    );
\dec_rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_665,
      Q => dec_rlt2(10),
      R => '0'
    );
\dec_rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_664,
      Q => dec_rlt2(11),
      R => '0'
    );
\dec_rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_663,
      Q => dec_rlt2(12),
      R => '0'
    );
\dec_rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_662,
      Q => dec_rlt2(13),
      R => '0'
    );
\dec_rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_661,
      Q => dec_rlt2(14),
      R => '0'
    );
\dec_rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_660,
      Q => dec_rlt2(15),
      R => '0'
    );
\dec_rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_659,
      Q => dec_rlt2(16),
      R => '0'
    );
\dec_rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_658,
      Q => dec_rlt2(17),
      R => '0'
    );
\dec_rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_657,
      Q => dec_rlt2(18),
      R => '0'
    );
\dec_rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_656,
      Q => dec_rlt2(19),
      R => '0'
    );
\dec_rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_674,
      Q => dec_rlt2(1),
      R => '0'
    );
\dec_rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_655,
      Q => dec_rlt2(20),
      R => '0'
    );
\dec_rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_654,
      Q => dec_rlt2(21),
      R => '0'
    );
\dec_rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_653,
      Q => dec_rlt2(22),
      R => '0'
    );
\dec_rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_652,
      Q => dec_rlt2(23),
      R => '0'
    );
\dec_rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_651,
      Q => dec_rlt2(24),
      R => '0'
    );
\dec_rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_650,
      Q => dec_rlt2(25),
      R => '0'
    );
\dec_rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_649,
      Q => dec_rlt2(26),
      R => '0'
    );
\dec_rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_648,
      Q => dec_rlt2(27),
      R => '0'
    );
\dec_rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_647,
      Q => dec_rlt2(28),
      R => '0'
    );
\dec_rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_646,
      Q => dec_rlt2(29),
      R => '0'
    );
\dec_rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_673,
      Q => dec_rlt2(2),
      R => '0'
    );
\dec_rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_645,
      Q => dec_rlt2(30),
      R => '0'
    );
\dec_rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_672,
      Q => dec_rlt2(3),
      R => '0'
    );
\dec_rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_671,
      Q => dec_rlt2(4),
      R => '0'
    );
\dec_rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_670,
      Q => dec_rlt2(5),
      R => '0'
    );
\dec_rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_669,
      Q => dec_rlt2(6),
      R => '0'
    );
\dec_rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_668,
      Q => dec_rlt2(7),
      R => '0'
    );
\dec_rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_667,
      Q => dec_rlt2(8),
      R => '0'
    );
\dec_rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_decode_fu_399_n_53,
      D => grp_decode_fu_399_n_666,
      Q => dec_rlt2(9),
      R => '0'
    );
delay_bph_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3
     port map (
      DSP_A_B_DATA_INST(31 downto 0) => delay_bpl_q0(31 downto 0),
      E(0) => delay_bph_ce0,
      Q(0) => ap_CS_fsm_state9,
      S(5) => grp_encode_fu_333_n_98,
      S(4) => grp_encode_fu_333_n_99,
      S(3) => grp_encode_fu_333_n_100,
      S(2) => grp_encode_fu_333_n_101,
      S(1) => grp_encode_fu_333_n_102,
      S(0) => grp_encode_fu_333_n_103,
      ap_clk => ap_clk,
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      grp_filtez_fu_318_bpl_q0(31 downto 0) => grp_filtez_fu_318_bpl_q0(31 downto 0),
      p_0_in => \p_0_in__0\,
      \q0_reg[0]_0\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_370/wd3_fu_274_p4\(31 downto 8),
      \ram_reg_0_7_14_14_i_1__1_0\(7) => grp_encode_fu_333_n_104,
      \ram_reg_0_7_14_14_i_1__1_0\(6) => grp_encode_fu_333_n_105,
      \ram_reg_0_7_14_14_i_1__1_0\(5) => grp_encode_fu_333_n_106,
      \ram_reg_0_7_14_14_i_1__1_0\(4) => grp_encode_fu_333_n_107,
      \ram_reg_0_7_14_14_i_1__1_0\(3) => grp_encode_fu_333_n_108,
      \ram_reg_0_7_14_14_i_1__1_0\(2) => grp_encode_fu_333_n_109,
      \ram_reg_0_7_14_14_i_1__1_0\(1) => grp_encode_fu_333_n_110,
      \ram_reg_0_7_14_14_i_1__1_0\(0) => grp_encode_fu_333_n_111,
      \ram_reg_0_7_22_22_i_1__1_0\(7) => grp_encode_fu_333_n_112,
      \ram_reg_0_7_22_22_i_1__1_0\(6) => grp_encode_fu_333_n_113,
      \ram_reg_0_7_22_22_i_1__1_0\(5) => grp_encode_fu_333_n_114,
      \ram_reg_0_7_22_22_i_1__1_0\(4) => grp_encode_fu_333_n_115,
      \ram_reg_0_7_22_22_i_1__1_0\(3) => grp_encode_fu_333_n_116,
      \ram_reg_0_7_22_22_i_1__1_0\(2) => grp_encode_fu_333_n_117,
      \ram_reg_0_7_22_22_i_1__1_0\(1) => grp_encode_fu_333_n_118,
      \ram_reg_0_7_22_22_i_1__1_0\(0) => grp_encode_fu_333_n_119,
      \ram_reg_0_7_30_30_i_1__1_0\(1) => grp_encode_fu_333_n_80,
      \ram_reg_0_7_30_30_i_1__1_0\(0) => grp_encode_fu_333_n_81,
      \ram_reg_0_7_6_6_i_2__0_0\(0) => \grp_upzero_fu_370/ap_CS_fsm_state4\
    );
delay_bpl_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_bpl_RAM_AUTO_1R1W_4
     port map (
      E(0) => delay_bpl_ce0,
      Q(31 downto 0) => delay_bpl_q0(31 downto 0),
      S(5) => grp_encode_fu_333_n_53,
      S(4) => grp_encode_fu_333_n_54,
      S(3) => grp_encode_fu_333_n_55,
      S(2) => grp_encode_fu_333_n_56,
      S(1) => grp_encode_fu_333_n_57,
      S(0) => grp_encode_fu_333_n_58,
      ap_clk => ap_clk,
      delay_bpl_address0(2 downto 0) => delay_bpl_address0(2 downto 0),
      p_0_in => p_0_in,
      \q0_reg[0]_0\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \q0_reg[29]_0\(23 downto 0) => \grp_upzero_fu_361/wd3_fu_274_p4\(31 downto 8),
      \ram_reg_0_7_14_14_i_1__0_0\(7) => grp_encode_fu_333_n_59,
      \ram_reg_0_7_14_14_i_1__0_0\(6) => grp_encode_fu_333_n_60,
      \ram_reg_0_7_14_14_i_1__0_0\(5) => grp_encode_fu_333_n_61,
      \ram_reg_0_7_14_14_i_1__0_0\(4) => grp_encode_fu_333_n_62,
      \ram_reg_0_7_14_14_i_1__0_0\(3) => grp_encode_fu_333_n_63,
      \ram_reg_0_7_14_14_i_1__0_0\(2) => grp_encode_fu_333_n_64,
      \ram_reg_0_7_14_14_i_1__0_0\(1) => grp_encode_fu_333_n_65,
      \ram_reg_0_7_14_14_i_1__0_0\(0) => grp_encode_fu_333_n_66,
      \ram_reg_0_7_22_22_i_1__0_0\(7) => grp_encode_fu_333_n_67,
      \ram_reg_0_7_22_22_i_1__0_0\(6) => grp_encode_fu_333_n_68,
      \ram_reg_0_7_22_22_i_1__0_0\(5) => grp_encode_fu_333_n_69,
      \ram_reg_0_7_22_22_i_1__0_0\(4) => grp_encode_fu_333_n_70,
      \ram_reg_0_7_22_22_i_1__0_0\(3) => grp_encode_fu_333_n_71,
      \ram_reg_0_7_22_22_i_1__0_0\(2) => grp_encode_fu_333_n_72,
      \ram_reg_0_7_22_22_i_1__0_0\(1) => grp_encode_fu_333_n_73,
      \ram_reg_0_7_22_22_i_1__0_0\(0) => grp_encode_fu_333_n_74,
      \ram_reg_0_7_30_30_i_1__0_0\(1) => grp_encode_fu_333_n_51,
      \ram_reg_0_7_30_30_i_1__0_0\(0) => grp_encode_fu_333_n_52,
      ram_reg_0_7_6_6_i_2_0(0) => \grp_upzero_fu_361/ap_CS_fsm_state4\
    );
delay_dhx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5
     port map (
      A(15 downto 0) => delay_dhx_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => grp_encode_fu_333_delay_dhx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => delay_dhx_address0(2 downto 0),
      D(15 downto 0) => delay_dhx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dhx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_443,
      DINBDIN(14) => grp_encode_fu_333_n_444,
      DINBDIN(13) => grp_encode_fu_333_n_445,
      DINBDIN(12) => grp_encode_fu_333_n_446,
      DINBDIN(11) => grp_encode_fu_333_n_447,
      DINBDIN(10) => grp_encode_fu_333_n_448,
      DINBDIN(9) => grp_encode_fu_333_n_449,
      DINBDIN(8) => grp_encode_fu_333_n_450,
      DINBDIN(7) => grp_encode_fu_333_n_451,
      DINBDIN(6) => grp_encode_fu_333_n_452,
      DINBDIN(5) => grp_encode_fu_333_n_453,
      DINBDIN(4) => grp_encode_fu_333_n_454,
      DINBDIN(3) => grp_encode_fu_333_n_455,
      DINBDIN(2) => grp_encode_fu_333_n_456,
      DINBDIN(1) => grp_encode_fu_333_n_457,
      DINBDIN(0) => grp_encode_fu_333_n_458,
      DSP_A_B_DATA_INST(0) => ap_CS_fsm_state9,
      DSP_A_B_DATA_INST_0(15 downto 0) => delay_dltx_q0(15 downto 0),
      Q(0) => \grp_upzero_fu_370/ap_CS_fsm_state6\,
      WEA(0) => delay_dhx_we1,
      WEBWE(0) => delay_dhx_we0,
      ap_clk => ap_clk,
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      ram_reg_bram_0_0(15 downto 0) => \grp_upzero_fu_370/p_1_in\(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => grp_filtez_fu_318_dlt_q0(15 downto 0)
    );
delay_dltx_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_delay_dltx_RAM_AUTO_1R1W_6
     port map (
      ADDRARDADDR(2 downto 0) => grp_encode_fu_333_delay_dltx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => delay_dltx_address0(2 downto 0),
      D(15 downto 0) => delay_dltx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_427,
      DINBDIN(14) => grp_encode_fu_333_n_428,
      DINBDIN(13) => grp_encode_fu_333_n_429,
      DINBDIN(12) => grp_encode_fu_333_n_430,
      DINBDIN(11) => grp_encode_fu_333_n_431,
      DINBDIN(10) => grp_encode_fu_333_n_432,
      DINBDIN(9) => grp_encode_fu_333_n_433,
      DINBDIN(8) => grp_encode_fu_333_n_434,
      DINBDIN(7) => grp_encode_fu_333_n_435,
      DINBDIN(6) => grp_encode_fu_333_n_436,
      DINBDIN(5) => grp_encode_fu_333_n_437,
      DINBDIN(4) => grp_encode_fu_333_n_438,
      DINBDIN(3) => grp_encode_fu_333_n_439,
      DINBDIN(2) => grp_encode_fu_333_n_440,
      DINBDIN(1) => grp_encode_fu_333_n_441,
      DINBDIN(0) => grp_encode_fu_333_n_442,
      Q(0) => \grp_upzero_fu_361/ap_CS_fsm_state6\,
      WEA(0) => delay_dltx_we1,
      WEBWE(0) => delay_dltx_we0,
      ap_clk => ap_clk,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      ram_reg_bram_0_0(15 downto 0) => delay_dltx_q0(15 downto 0),
      ram_reg_bram_0_1(15 downto 0) => \grp_upzero_fu_361/p_1_in\(15 downto 0)
    );
\deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_60,
      Q => deth(10),
      R => '0'
    );
\deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_59,
      Q => deth(11),
      R => '0'
    );
\deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_58,
      Q => deth(12),
      R => '0'
    );
\deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_57,
      Q => deth(13),
      R => '0'
    );
\deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_25,
      Q => deth(14),
      R => '0'
    );
\deth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_67,
      Q => deth(3),
      R => '0'
    );
\deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_66,
      Q => deth(4),
      R => '0'
    );
\deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_65,
      Q => deth(5),
      R => '0'
    );
\deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_64,
      Q => deth(6),
      R => '0'
    );
\deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_63,
      Q => deth(7),
      R => '0'
    );
\deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_62,
      Q => deth(8),
      R => '0'
    );
\deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_scalel_fu_663_n_61,
      Q => deth(9),
      R => '0'
    );
\detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_49,
      Q => detl(10),
      R => '0'
    );
\detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_48,
      Q => detl(11),
      R => '0'
    );
\detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_47,
      Q => detl(12),
      R => '0'
    );
\detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_46,
      Q => detl(13),
      R => '0'
    );
\detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_encode_fu_333_n_21,
      Q => detl(14),
      R => '0'
    );
\detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_56,
      Q => detl(3),
      R => '0'
    );
\detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_55,
      Q => detl(4),
      R => '0'
    );
\detl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_54,
      Q => detl(5),
      R => '0'
    );
\detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_53,
      Q => detl(6),
      R => '0'
    );
\detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_52,
      Q => detl(7),
      R => '0'
    );
\detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_51,
      Q => detl(8),
      R => '0'
    );
\detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_20,
      D => grp_scalel_fu_663_n_50,
      Q => detl(9),
      R => '0'
    );
\encoded_address0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(0),
      O => encoded_address0(0)
    );
\encoded_address0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(1),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(1),
      O => encoded_address0(1)
    );
\encoded_address0[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(2),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(2),
      O => encoded_address0(2)
    );
\encoded_address0[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(3),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(3),
      O => encoded_address0(3)
    );
\encoded_address0[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(4),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(4),
      O => encoded_address0(4)
    );
\encoded_address0[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_11_fu_168_reg(5),
      I1 => ap_CS_fsm_state6,
      I2 => i_18_reg_597(5),
      O => encoded_address0(5)
    );
grp_decode_fu_399: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_decode
     port map (
      A(11) => grp_decode_fu_399_n_22,
      A(10) => grp_decode_fu_399_n_23,
      A(9) => grp_decode_fu_399_n_24,
      A(8) => grp_decode_fu_399_n_25,
      A(7) => grp_decode_fu_399_n_26,
      A(6) => grp_decode_fu_399_n_27,
      A(5) => grp_decode_fu_399_n_28,
      A(4) => grp_decode_fu_399_n_29,
      A(3) => grp_decode_fu_399_n_30,
      A(2) => grp_decode_fu_399_n_31,
      A(1) => grp_decode_fu_399_n_32,
      A(0) => grp_decode_fu_399_n_33,
      ADDRARDADDR(1) => grp_decode_fu_399_dec_del_dhx_address1(2),
      ADDRARDADDR(0) => grp_decode_fu_399_dec_del_dhx_address1(0),
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      CEA2 => h_ce0,
      CEB2 => accumd_ce0,
      CO(0) => accumd_U_n_75,
      D(0) => grp_decode_fu_399_n_39,
      DI(2) => accumd_U_n_52,
      DI(1 downto 0) => sub_ln396_fu_996_p2(35 downto 34),
      DINADIN(15 downto 0) => grp_decode_fu_399_dec_del_dhx_d1(15 downto 0),
      DINBDIN(15) => grp_decode_fu_399_n_773,
      DINBDIN(14) => grp_decode_fu_399_n_774,
      DINBDIN(13) => grp_decode_fu_399_n_775,
      DINBDIN(12) => grp_decode_fu_399_n_776,
      DINBDIN(11) => grp_decode_fu_399_n_777,
      DINBDIN(10) => grp_decode_fu_399_n_778,
      DINBDIN(9) => grp_decode_fu_399_n_779,
      DINBDIN(8) => grp_decode_fu_399_n_780,
      DINBDIN(7) => grp_decode_fu_399_n_781,
      DINBDIN(6) => grp_decode_fu_399_n_782,
      DINBDIN(5) => grp_decode_fu_399_n_783,
      DINBDIN(4) => grp_decode_fu_399_n_784,
      DINBDIN(3) => grp_decode_fu_399_n_785,
      DINBDIN(2) => grp_decode_fu_399_n_786,
      DINBDIN(1) => grp_decode_fu_399_n_787,
      DINBDIN(0) => grp_decode_fu_399_n_788,
      DSP_ALU_INST(10) => grp_scalel_fu_663_n_35,
      DSP_ALU_INST(9) => grp_scalel_fu_663_n_36,
      DSP_ALU_INST(8) => grp_scalel_fu_663_n_37,
      DSP_ALU_INST(7) => grp_scalel_fu_663_n_38,
      DSP_ALU_INST(6) => grp_scalel_fu_663_n_39,
      DSP_ALU_INST(5) => grp_scalel_fu_663_n_40,
      DSP_ALU_INST(4) => grp_scalel_fu_663_n_41,
      DSP_ALU_INST(3) => grp_scalel_fu_663_n_42,
      DSP_ALU_INST(2) => grp_scalel_fu_663_n_43,
      DSP_ALU_INST(1) => grp_scalel_fu_663_n_44,
      DSP_ALU_INST(0) => grp_scalel_fu_663_n_45,
      DSP_ALU_INST_0(5 downto 0) => trunc_ln225_reg_645(7 downto 2),
      DSP_ALU_INST_1(10) => grp_scalel_fu_663_n_24,
      DSP_ALU_INST_1(9) => grp_scalel_fu_663_n_25,
      DSP_ALU_INST_1(8) => grp_scalel_fu_663_n_26,
      DSP_ALU_INST_1(7) => grp_scalel_fu_663_n_27,
      DSP_ALU_INST_1(6) => grp_scalel_fu_663_n_28,
      DSP_ALU_INST_1(5) => grp_scalel_fu_663_n_29,
      DSP_ALU_INST_1(4) => grp_scalel_fu_663_n_30,
      DSP_ALU_INST_1(3) => grp_scalel_fu_663_n_31,
      DSP_ALU_INST_1(2) => grp_scalel_fu_663_n_32,
      DSP_ALU_INST_1(1) => grp_scalel_fu_663_n_33,
      DSP_ALU_INST_1(0) => grp_scalel_fu_663_n_34,
      DSP_ALU_INST_2(31 downto 0) => \q00__0\(31 downto 0),
      DSP_ALU_INST_3(15 downto 0) => grp_filtez_fu_317_dlt_q0(15 downto 0),
      DSP_A_B_DATA_INST(0) => grp_encode_fu_333_qq4_code4_table_ce0,
      DSP_A_B_DATA_INST_0(3 downto 0) => grp_encode_fu_333_qq4_code4_table_address0(3 downto 0),
      DSP_A_B_DATA_INST_1 => \ap_CS_fsm_reg[7]_rep__4_n_20\,
      DSP_A_B_DATA_INST_10 => grp_encode_fu_333_n_222,
      DSP_A_B_DATA_INST_100(31 downto 0) => grp_encode_fu_333_grp_uppol2_fu_676_p_din5(31 downto 0),
      DSP_A_B_DATA_INST_101(5 downto 0) => il(5 downto 0),
      DSP_A_B_DATA_INST_11 => grp_encode_fu_333_n_223,
      DSP_A_B_DATA_INST_12 => grp_encode_fu_333_n_224,
      DSP_A_B_DATA_INST_13 => grp_encode_fu_333_n_225,
      DSP_A_B_DATA_INST_14 => grp_encode_fu_333_n_226,
      DSP_A_B_DATA_INST_15 => grp_encode_fu_333_n_227,
      DSP_A_B_DATA_INST_16 => grp_encode_fu_333_n_228,
      DSP_A_B_DATA_INST_17 => grp_encode_fu_333_n_229,
      DSP_A_B_DATA_INST_18 => grp_encode_fu_333_n_230,
      DSP_A_B_DATA_INST_19 => grp_encode_fu_333_n_231,
      DSP_A_B_DATA_INST_2 => grp_encode_fu_333_n_214,
      DSP_A_B_DATA_INST_20 => grp_encode_fu_333_n_232,
      DSP_A_B_DATA_INST_21 => grp_encode_fu_333_n_233,
      DSP_A_B_DATA_INST_22 => grp_encode_fu_333_n_234,
      DSP_A_B_DATA_INST_23 => grp_encode_fu_333_n_235,
      DSP_A_B_DATA_INST_24 => grp_encode_fu_333_n_236,
      DSP_A_B_DATA_INST_25 => grp_encode_fu_333_n_237,
      DSP_A_B_DATA_INST_26 => grp_encode_fu_333_n_238,
      DSP_A_B_DATA_INST_27 => grp_encode_fu_333_n_239,
      DSP_A_B_DATA_INST_28 => grp_encode_fu_333_n_240,
      DSP_A_B_DATA_INST_29 => grp_encode_fu_333_n_241,
      DSP_A_B_DATA_INST_3 => grp_encode_fu_333_n_215,
      DSP_A_B_DATA_INST_30 => grp_encode_fu_333_n_242,
      DSP_A_B_DATA_INST_31 => grp_encode_fu_333_n_243,
      DSP_A_B_DATA_INST_32 => grp_encode_fu_333_n_244,
      DSP_A_B_DATA_INST_33 => grp_encode_fu_333_n_245,
      DSP_A_B_DATA_INST_34 => grp_encode_fu_333_n_246,
      DSP_A_B_DATA_INST_35 => grp_encode_fu_333_n_247,
      DSP_A_B_DATA_INST_36 => grp_encode_fu_333_n_248,
      DSP_A_B_DATA_INST_37 => grp_encode_fu_333_n_249,
      DSP_A_B_DATA_INST_38 => grp_encode_fu_333_n_250,
      DSP_A_B_DATA_INST_39 => grp_encode_fu_333_n_251,
      DSP_A_B_DATA_INST_4 => grp_encode_fu_333_n_216,
      DSP_A_B_DATA_INST_40 => grp_encode_fu_333_n_252,
      DSP_A_B_DATA_INST_41 => grp_encode_fu_333_n_253,
      DSP_A_B_DATA_INST_42 => grp_encode_fu_333_n_254,
      DSP_A_B_DATA_INST_43 => grp_encode_fu_333_n_255,
      DSP_A_B_DATA_INST_44 => grp_encode_fu_333_n_256,
      DSP_A_B_DATA_INST_45 => grp_encode_fu_333_n_257,
      DSP_A_B_DATA_INST_46 => grp_encode_fu_333_n_258,
      DSP_A_B_DATA_INST_47 => grp_encode_fu_333_n_259,
      DSP_A_B_DATA_INST_48 => grp_encode_fu_333_n_260,
      DSP_A_B_DATA_INST_49 => \ap_CS_fsm_reg[7]_rep__3_n_20\,
      DSP_A_B_DATA_INST_5 => grp_encode_fu_333_n_217,
      DSP_A_B_DATA_INST_50(30 downto 0) => dec_rh2(30 downto 0),
      DSP_A_B_DATA_INST_51 => grp_encode_fu_333_n_261,
      DSP_A_B_DATA_INST_52 => grp_encode_fu_333_n_262,
      DSP_A_B_DATA_INST_53 => grp_encode_fu_333_n_263,
      DSP_A_B_DATA_INST_54 => grp_encode_fu_333_n_264,
      DSP_A_B_DATA_INST_55 => grp_encode_fu_333_n_265,
      DSP_A_B_DATA_INST_56 => grp_encode_fu_333_n_266,
      DSP_A_B_DATA_INST_57 => grp_encode_fu_333_n_267,
      DSP_A_B_DATA_INST_58 => grp_encode_fu_333_n_268,
      DSP_A_B_DATA_INST_59 => grp_encode_fu_333_n_269,
      DSP_A_B_DATA_INST_6 => grp_encode_fu_333_n_218,
      DSP_A_B_DATA_INST_60 => grp_encode_fu_333_n_270,
      DSP_A_B_DATA_INST_61 => grp_encode_fu_333_n_271,
      DSP_A_B_DATA_INST_62 => grp_encode_fu_333_n_272,
      DSP_A_B_DATA_INST_63 => grp_encode_fu_333_n_273,
      DSP_A_B_DATA_INST_64 => grp_encode_fu_333_n_274,
      DSP_A_B_DATA_INST_65 => grp_encode_fu_333_n_275,
      DSP_A_B_DATA_INST_66 => grp_encode_fu_333_n_276,
      DSP_A_B_DATA_INST_67 => grp_encode_fu_333_n_277,
      DSP_A_B_DATA_INST_68 => grp_encode_fu_333_n_278,
      DSP_A_B_DATA_INST_69 => grp_encode_fu_333_n_279,
      DSP_A_B_DATA_INST_7 => grp_encode_fu_333_n_219,
      DSP_A_B_DATA_INST_70 => grp_encode_fu_333_n_280,
      DSP_A_B_DATA_INST_71 => grp_encode_fu_333_n_281,
      DSP_A_B_DATA_INST_72 => grp_encode_fu_333_n_282,
      DSP_A_B_DATA_INST_73 => grp_encode_fu_333_n_283,
      DSP_A_B_DATA_INST_74 => grp_encode_fu_333_n_284,
      DSP_A_B_DATA_INST_75 => grp_encode_fu_333_n_285,
      DSP_A_B_DATA_INST_76 => grp_encode_fu_333_n_286,
      DSP_A_B_DATA_INST_77 => grp_encode_fu_333_n_287,
      DSP_A_B_DATA_INST_78 => grp_encode_fu_333_n_288,
      DSP_A_B_DATA_INST_79 => grp_encode_fu_333_n_289,
      DSP_A_B_DATA_INST_8 => grp_encode_fu_333_n_220,
      DSP_A_B_DATA_INST_80 => grp_encode_fu_333_n_290,
      DSP_A_B_DATA_INST_81 => grp_encode_fu_333_n_291,
      DSP_A_B_DATA_INST_82 => grp_encode_fu_333_n_292,
      DSP_A_B_DATA_INST_83 => grp_encode_fu_333_n_293,
      DSP_A_B_DATA_INST_84 => grp_encode_fu_333_n_294,
      DSP_A_B_DATA_INST_85 => grp_encode_fu_333_n_295,
      DSP_A_B_DATA_INST_86 => grp_encode_fu_333_n_296,
      DSP_A_B_DATA_INST_87 => grp_encode_fu_333_n_297,
      DSP_A_B_DATA_INST_88 => grp_encode_fu_333_n_298,
      DSP_A_B_DATA_INST_89 => grp_encode_fu_333_n_299,
      DSP_A_B_DATA_INST_9 => grp_encode_fu_333_n_221,
      DSP_A_B_DATA_INST_90 => grp_encode_fu_333_n_300,
      DSP_A_B_DATA_INST_91 => grp_encode_fu_333_n_301,
      DSP_A_B_DATA_INST_92 => grp_encode_fu_333_n_302,
      DSP_A_B_DATA_INST_93 => grp_encode_fu_333_n_303,
      DSP_A_B_DATA_INST_94 => grp_encode_fu_333_n_304,
      DSP_A_B_DATA_INST_95 => grp_encode_fu_333_n_305,
      DSP_A_B_DATA_INST_96 => grp_encode_fu_333_n_306,
      DSP_A_B_DATA_INST_97(31 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din3(31 downto 0),
      DSP_A_B_DATA_INST_98(31 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din4(31 downto 0),
      DSP_A_B_DATA_INST_99 => \ap_CS_fsm_reg[7]_rep__0_n_20\,
      E(0) => grp_decode_fu_399_n_35,
      O(0) => \sext_ln599_2_fu_104_p1__0\(7),
      Q(2) => ap_CS_fsm_state8_2,
      Q(1) => ap_CS_fsm_state4_1,
      Q(0) => grp_decode_fu_399_dec_ph1_o_ap_vld,
      S(5) => grp_decode_fu_399_n_130,
      S(4) => grp_decode_fu_399_n_131,
      S(3) => grp_decode_fu_399_n_132,
      S(2) => grp_decode_fu_399_n_133,
      S(1) => grp_decode_fu_399_n_134,
      S(0) => grp_decode_fu_399_n_135,
      WEA(0) => dec_del_dltx_we1,
      WEBWE(0) => dec_del_dhx_we0,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      \add_ln367_reg_1153_reg[31]_0\(0) => add_ln367_reg_1153(31),
      \add_ln367_reg_1153_reg[31]_1\(31) => grp_decode_fu_399_n_789,
      \add_ln367_reg_1153_reg[31]_1\(30) => grp_decode_fu_399_n_790,
      \add_ln367_reg_1153_reg[31]_1\(29) => grp_decode_fu_399_n_791,
      \add_ln367_reg_1153_reg[31]_1\(28) => grp_decode_fu_399_n_792,
      \add_ln367_reg_1153_reg[31]_1\(27) => grp_decode_fu_399_n_793,
      \add_ln367_reg_1153_reg[31]_1\(26) => grp_decode_fu_399_n_794,
      \add_ln367_reg_1153_reg[31]_1\(25) => grp_decode_fu_399_n_795,
      \add_ln367_reg_1153_reg[31]_1\(24) => grp_decode_fu_399_n_796,
      \add_ln367_reg_1153_reg[31]_1\(23) => grp_decode_fu_399_n_797,
      \add_ln367_reg_1153_reg[31]_1\(22) => grp_decode_fu_399_n_798,
      \add_ln367_reg_1153_reg[31]_1\(21) => grp_decode_fu_399_n_799,
      \add_ln367_reg_1153_reg[31]_1\(20) => grp_decode_fu_399_n_800,
      \add_ln367_reg_1153_reg[31]_1\(19) => grp_decode_fu_399_n_801,
      \add_ln367_reg_1153_reg[31]_1\(18) => grp_decode_fu_399_n_802,
      \add_ln367_reg_1153_reg[31]_1\(17) => grp_decode_fu_399_n_803,
      \add_ln367_reg_1153_reg[31]_1\(16) => grp_decode_fu_399_n_804,
      \add_ln367_reg_1153_reg[31]_1\(15) => grp_decode_fu_399_n_805,
      \add_ln367_reg_1153_reg[31]_1\(14) => grp_decode_fu_399_n_806,
      \add_ln367_reg_1153_reg[31]_1\(13) => grp_decode_fu_399_n_807,
      \add_ln367_reg_1153_reg[31]_1\(12) => grp_decode_fu_399_n_808,
      \add_ln367_reg_1153_reg[31]_1\(11) => grp_decode_fu_399_n_809,
      \add_ln367_reg_1153_reg[31]_1\(10) => grp_decode_fu_399_n_810,
      \add_ln367_reg_1153_reg[31]_1\(9) => grp_decode_fu_399_n_811,
      \add_ln367_reg_1153_reg[31]_1\(8) => grp_decode_fu_399_n_812,
      \add_ln367_reg_1153_reg[31]_1\(7) => grp_decode_fu_399_n_813,
      \add_ln367_reg_1153_reg[31]_1\(6) => grp_decode_fu_399_n_814,
      \add_ln367_reg_1153_reg[31]_1\(5) => grp_decode_fu_399_n_815,
      \add_ln367_reg_1153_reg[31]_1\(4) => grp_decode_fu_399_n_816,
      \add_ln367_reg_1153_reg[31]_1\(3) => grp_decode_fu_399_n_817,
      \add_ln367_reg_1153_reg[31]_1\(2) => grp_decode_fu_399_n_818,
      \add_ln367_reg_1153_reg[31]_1\(1) => grp_decode_fu_399_n_819,
      \add_ln367_reg_1153_reg[31]_1\(0) => grp_decode_fu_399_n_820,
      \add_ln371_reg_1260_reg[31]_0\(0) => grp_filtep_fu_650_n_20,
      \add_ln379_reg_1271_reg[31]_0\(31) => grp_decode_fu_399_n_741,
      \add_ln379_reg_1271_reg[31]_0\(30) => grp_decode_fu_399_n_742,
      \add_ln379_reg_1271_reg[31]_0\(29) => grp_decode_fu_399_n_743,
      \add_ln379_reg_1271_reg[31]_0\(28) => grp_decode_fu_399_n_744,
      \add_ln379_reg_1271_reg[31]_0\(27) => grp_decode_fu_399_n_745,
      \add_ln379_reg_1271_reg[31]_0\(26) => grp_decode_fu_399_n_746,
      \add_ln379_reg_1271_reg[31]_0\(25) => grp_decode_fu_399_n_747,
      \add_ln379_reg_1271_reg[31]_0\(24) => grp_decode_fu_399_n_748,
      \add_ln379_reg_1271_reg[31]_0\(23) => grp_decode_fu_399_n_749,
      \add_ln379_reg_1271_reg[31]_0\(22) => grp_decode_fu_399_n_750,
      \add_ln379_reg_1271_reg[31]_0\(21) => grp_decode_fu_399_n_751,
      \add_ln379_reg_1271_reg[31]_0\(20) => grp_decode_fu_399_n_752,
      \add_ln379_reg_1271_reg[31]_0\(19) => grp_decode_fu_399_n_753,
      \add_ln379_reg_1271_reg[31]_0\(18) => grp_decode_fu_399_n_754,
      \add_ln379_reg_1271_reg[31]_0\(17) => grp_decode_fu_399_n_755,
      \add_ln379_reg_1271_reg[31]_0\(16) => grp_decode_fu_399_n_756,
      \add_ln379_reg_1271_reg[31]_0\(15) => grp_decode_fu_399_n_757,
      \add_ln379_reg_1271_reg[31]_0\(14) => grp_decode_fu_399_n_758,
      \add_ln379_reg_1271_reg[31]_0\(13) => grp_decode_fu_399_n_759,
      \add_ln379_reg_1271_reg[31]_0\(12) => grp_decode_fu_399_n_760,
      \add_ln379_reg_1271_reg[31]_0\(11) => grp_decode_fu_399_n_761,
      \add_ln379_reg_1271_reg[31]_0\(10) => grp_decode_fu_399_n_762,
      \add_ln379_reg_1271_reg[31]_0\(9) => grp_decode_fu_399_n_763,
      \add_ln379_reg_1271_reg[31]_0\(8) => grp_decode_fu_399_n_764,
      \add_ln379_reg_1271_reg[31]_0\(7) => grp_decode_fu_399_n_765,
      \add_ln379_reg_1271_reg[31]_0\(6) => grp_decode_fu_399_n_766,
      \add_ln379_reg_1271_reg[31]_0\(5) => grp_decode_fu_399_n_767,
      \add_ln379_reg_1271_reg[31]_0\(4) => grp_decode_fu_399_n_768,
      \add_ln379_reg_1271_reg[31]_0\(3) => grp_decode_fu_399_n_769,
      \add_ln379_reg_1271_reg[31]_0\(2) => grp_decode_fu_399_n_770,
      \add_ln379_reg_1271_reg[31]_0\(1) => grp_decode_fu_399_n_771,
      \add_ln379_reg_1271_reg[31]_0\(0) => grp_decode_fu_399_n_772,
      \al1[14]_i_2\ => grp_encode_fu_333_n_158,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \ap_CS_fsm_reg[10]_0\(0) => xout20,
      \ap_CS_fsm_reg[1]_0\(0) => grp_decode_fu_399_n_53,
      \ap_CS_fsm_reg[1]_1\ => grp_decode_fu_399_n_214,
      \ap_CS_fsm_reg[1]_2\ => grp_decode_fu_399_n_216,
      \ap_CS_fsm_reg[1]_3\ => grp_decode_fu_399_n_218,
      \ap_CS_fsm_reg[1]_4\ => \p_0_in__3\,
      \ap_CS_fsm_reg[2]_0\ => qq4_code4_table_ce0,
      \ap_CS_fsm_reg[3]_0\(1) => grp_decode_fu_399_n_127,
      \ap_CS_fsm_reg[3]_0\(0) => grp_decode_fu_399_n_128,
      \ap_CS_fsm_reg[3]_1\(7) => grp_decode_fu_399_n_136,
      \ap_CS_fsm_reg[3]_1\(6) => grp_decode_fu_399_n_137,
      \ap_CS_fsm_reg[3]_1\(5) => grp_decode_fu_399_n_138,
      \ap_CS_fsm_reg[3]_1\(4) => grp_decode_fu_399_n_139,
      \ap_CS_fsm_reg[3]_1\(3) => grp_decode_fu_399_n_140,
      \ap_CS_fsm_reg[3]_1\(2) => grp_decode_fu_399_n_141,
      \ap_CS_fsm_reg[3]_1\(1) => grp_decode_fu_399_n_142,
      \ap_CS_fsm_reg[3]_1\(0) => grp_decode_fu_399_n_143,
      \ap_CS_fsm_reg[3]_2\(7) => grp_decode_fu_399_n_144,
      \ap_CS_fsm_reg[3]_2\(6) => grp_decode_fu_399_n_145,
      \ap_CS_fsm_reg[3]_2\(5) => grp_decode_fu_399_n_146,
      \ap_CS_fsm_reg[3]_2\(4) => grp_decode_fu_399_n_147,
      \ap_CS_fsm_reg[3]_2\(3) => grp_decode_fu_399_n_148,
      \ap_CS_fsm_reg[3]_2\(2) => grp_decode_fu_399_n_149,
      \ap_CS_fsm_reg[3]_2\(1) => grp_decode_fu_399_n_150,
      \ap_CS_fsm_reg[3]_2\(0) => grp_decode_fu_399_n_151,
      \ap_CS_fsm_reg[3]_3\(0) => dec_del_bph_ce0,
      \ap_CS_fsm_reg[3]_4\(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[4]_0\(30) => grp_decode_fu_399_n_855,
      \ap_CS_fsm_reg[4]_0\(29) => grp_decode_fu_399_n_856,
      \ap_CS_fsm_reg[4]_0\(28) => grp_decode_fu_399_n_857,
      \ap_CS_fsm_reg[4]_0\(27) => grp_decode_fu_399_n_858,
      \ap_CS_fsm_reg[4]_0\(26) => grp_decode_fu_399_n_859,
      \ap_CS_fsm_reg[4]_0\(25) => grp_decode_fu_399_n_860,
      \ap_CS_fsm_reg[4]_0\(24) => grp_decode_fu_399_n_861,
      \ap_CS_fsm_reg[4]_0\(23) => grp_decode_fu_399_n_862,
      \ap_CS_fsm_reg[4]_0\(22) => grp_decode_fu_399_n_863,
      \ap_CS_fsm_reg[4]_0\(21) => grp_decode_fu_399_n_864,
      \ap_CS_fsm_reg[4]_0\(20) => grp_decode_fu_399_n_865,
      \ap_CS_fsm_reg[4]_0\(19) => grp_decode_fu_399_n_866,
      \ap_CS_fsm_reg[4]_0\(18) => grp_decode_fu_399_n_867,
      \ap_CS_fsm_reg[4]_0\(17) => grp_decode_fu_399_n_868,
      \ap_CS_fsm_reg[4]_0\(16) => grp_decode_fu_399_n_869,
      \ap_CS_fsm_reg[4]_0\(15) => grp_decode_fu_399_n_870,
      \ap_CS_fsm_reg[4]_0\(14) => grp_decode_fu_399_n_871,
      \ap_CS_fsm_reg[4]_0\(13) => grp_decode_fu_399_n_872,
      \ap_CS_fsm_reg[4]_0\(12) => grp_decode_fu_399_n_873,
      \ap_CS_fsm_reg[4]_0\(11) => grp_decode_fu_399_n_874,
      \ap_CS_fsm_reg[4]_0\(10) => grp_decode_fu_399_n_875,
      \ap_CS_fsm_reg[4]_0\(9) => grp_decode_fu_399_n_876,
      \ap_CS_fsm_reg[4]_0\(8) => grp_decode_fu_399_n_877,
      \ap_CS_fsm_reg[4]_0\(7) => grp_decode_fu_399_n_878,
      \ap_CS_fsm_reg[4]_0\(6) => grp_decode_fu_399_n_879,
      \ap_CS_fsm_reg[4]_0\(5) => grp_decode_fu_399_n_880,
      \ap_CS_fsm_reg[4]_0\(4) => grp_decode_fu_399_n_881,
      \ap_CS_fsm_reg[4]_0\(3) => grp_decode_fu_399_n_882,
      \ap_CS_fsm_reg[4]_0\(2) => grp_decode_fu_399_n_883,
      \ap_CS_fsm_reg[4]_0\(1) => grp_decode_fu_399_n_884,
      \ap_CS_fsm_reg[4]_0\(0) => grp_decode_fu_399_n_885,
      \ap_CS_fsm_reg[4]_1\(30) => grp_decode_fu_399_n_886,
      \ap_CS_fsm_reg[4]_1\(29) => grp_decode_fu_399_n_887,
      \ap_CS_fsm_reg[4]_1\(28) => grp_decode_fu_399_n_888,
      \ap_CS_fsm_reg[4]_1\(27) => grp_decode_fu_399_n_889,
      \ap_CS_fsm_reg[4]_1\(26) => grp_decode_fu_399_n_890,
      \ap_CS_fsm_reg[4]_1\(25) => grp_decode_fu_399_n_891,
      \ap_CS_fsm_reg[4]_1\(24) => grp_decode_fu_399_n_892,
      \ap_CS_fsm_reg[4]_1\(23) => grp_decode_fu_399_n_893,
      \ap_CS_fsm_reg[4]_1\(22) => grp_decode_fu_399_n_894,
      \ap_CS_fsm_reg[4]_1\(21) => grp_decode_fu_399_n_895,
      \ap_CS_fsm_reg[4]_1\(20) => grp_decode_fu_399_n_896,
      \ap_CS_fsm_reg[4]_1\(19) => grp_decode_fu_399_n_897,
      \ap_CS_fsm_reg[4]_1\(18) => grp_decode_fu_399_n_898,
      \ap_CS_fsm_reg[4]_1\(17) => grp_decode_fu_399_n_899,
      \ap_CS_fsm_reg[4]_1\(16) => grp_decode_fu_399_n_900,
      \ap_CS_fsm_reg[4]_1\(15) => grp_decode_fu_399_n_901,
      \ap_CS_fsm_reg[4]_1\(14) => grp_decode_fu_399_n_902,
      \ap_CS_fsm_reg[4]_1\(13) => grp_decode_fu_399_n_903,
      \ap_CS_fsm_reg[4]_1\(12) => grp_decode_fu_399_n_904,
      \ap_CS_fsm_reg[4]_1\(11) => grp_decode_fu_399_n_905,
      \ap_CS_fsm_reg[4]_1\(10) => grp_decode_fu_399_n_906,
      \ap_CS_fsm_reg[4]_1\(9) => grp_decode_fu_399_n_907,
      \ap_CS_fsm_reg[4]_1\(8) => grp_decode_fu_399_n_908,
      \ap_CS_fsm_reg[4]_1\(7) => grp_decode_fu_399_n_909,
      \ap_CS_fsm_reg[4]_1\(6) => grp_decode_fu_399_n_910,
      \ap_CS_fsm_reg[4]_1\(5) => grp_decode_fu_399_n_911,
      \ap_CS_fsm_reg[4]_1\(4) => grp_decode_fu_399_n_912,
      \ap_CS_fsm_reg[4]_1\(3) => grp_decode_fu_399_n_913,
      \ap_CS_fsm_reg[4]_1\(2) => grp_decode_fu_399_n_914,
      \ap_CS_fsm_reg[4]_1\(1) => grp_decode_fu_399_n_915,
      \ap_CS_fsm_reg[4]_1\(0) => grp_decode_fu_399_n_916,
      \ap_CS_fsm_reg[4]_2\(31) => grp_decode_fu_399_n_917,
      \ap_CS_fsm_reg[4]_2\(30) => grp_decode_fu_399_n_918,
      \ap_CS_fsm_reg[4]_2\(29) => grp_decode_fu_399_n_919,
      \ap_CS_fsm_reg[4]_2\(28) => grp_decode_fu_399_n_920,
      \ap_CS_fsm_reg[4]_2\(27) => grp_decode_fu_399_n_921,
      \ap_CS_fsm_reg[4]_2\(26) => grp_decode_fu_399_n_922,
      \ap_CS_fsm_reg[4]_2\(25) => grp_decode_fu_399_n_923,
      \ap_CS_fsm_reg[4]_2\(24) => grp_decode_fu_399_n_924,
      \ap_CS_fsm_reg[4]_2\(23) => grp_decode_fu_399_n_925,
      \ap_CS_fsm_reg[4]_2\(22) => grp_decode_fu_399_n_926,
      \ap_CS_fsm_reg[4]_2\(21) => grp_decode_fu_399_n_927,
      \ap_CS_fsm_reg[4]_2\(20) => grp_decode_fu_399_n_928,
      \ap_CS_fsm_reg[4]_2\(19) => grp_decode_fu_399_n_929,
      \ap_CS_fsm_reg[4]_2\(18) => grp_decode_fu_399_n_930,
      \ap_CS_fsm_reg[4]_2\(17) => grp_decode_fu_399_n_931,
      \ap_CS_fsm_reg[4]_2\(16) => grp_decode_fu_399_n_932,
      \ap_CS_fsm_reg[4]_2\(15) => grp_decode_fu_399_n_933,
      \ap_CS_fsm_reg[4]_2\(14) => grp_decode_fu_399_n_934,
      \ap_CS_fsm_reg[4]_2\(13) => grp_decode_fu_399_n_935,
      \ap_CS_fsm_reg[4]_2\(12) => grp_decode_fu_399_n_936,
      \ap_CS_fsm_reg[4]_2\(11) => grp_decode_fu_399_n_937,
      \ap_CS_fsm_reg[4]_2\(10) => grp_decode_fu_399_n_938,
      \ap_CS_fsm_reg[4]_2\(9) => grp_decode_fu_399_n_939,
      \ap_CS_fsm_reg[4]_2\(8) => grp_decode_fu_399_n_940,
      \ap_CS_fsm_reg[4]_2\(7) => grp_decode_fu_399_n_941,
      \ap_CS_fsm_reg[4]_2\(6) => grp_decode_fu_399_n_942,
      \ap_CS_fsm_reg[4]_2\(5) => grp_decode_fu_399_n_943,
      \ap_CS_fsm_reg[4]_2\(4) => grp_decode_fu_399_n_944,
      \ap_CS_fsm_reg[4]_2\(3) => grp_decode_fu_399_n_945,
      \ap_CS_fsm_reg[4]_2\(2) => grp_decode_fu_399_n_946,
      \ap_CS_fsm_reg[4]_2\(1) => grp_decode_fu_399_n_947,
      \ap_CS_fsm_reg[4]_2\(0) => grp_decode_fu_399_n_948,
      \ap_CS_fsm_reg[4]_3\(31) => grp_decode_fu_399_n_949,
      \ap_CS_fsm_reg[4]_3\(30) => grp_decode_fu_399_n_950,
      \ap_CS_fsm_reg[4]_3\(29) => grp_decode_fu_399_n_951,
      \ap_CS_fsm_reg[4]_3\(28) => grp_decode_fu_399_n_952,
      \ap_CS_fsm_reg[4]_3\(27) => grp_decode_fu_399_n_953,
      \ap_CS_fsm_reg[4]_3\(26) => grp_decode_fu_399_n_954,
      \ap_CS_fsm_reg[4]_3\(25) => grp_decode_fu_399_n_955,
      \ap_CS_fsm_reg[4]_3\(24) => grp_decode_fu_399_n_956,
      \ap_CS_fsm_reg[4]_3\(23) => grp_decode_fu_399_n_957,
      \ap_CS_fsm_reg[4]_3\(22) => grp_decode_fu_399_n_958,
      \ap_CS_fsm_reg[4]_3\(21) => grp_decode_fu_399_n_959,
      \ap_CS_fsm_reg[4]_3\(20) => grp_decode_fu_399_n_960,
      \ap_CS_fsm_reg[4]_3\(19) => grp_decode_fu_399_n_961,
      \ap_CS_fsm_reg[4]_3\(18) => grp_decode_fu_399_n_962,
      \ap_CS_fsm_reg[4]_3\(17) => grp_decode_fu_399_n_963,
      \ap_CS_fsm_reg[4]_3\(16) => grp_decode_fu_399_n_964,
      \ap_CS_fsm_reg[4]_3\(15) => grp_decode_fu_399_n_965,
      \ap_CS_fsm_reg[4]_3\(14) => grp_decode_fu_399_n_966,
      \ap_CS_fsm_reg[4]_3\(13) => grp_decode_fu_399_n_967,
      \ap_CS_fsm_reg[4]_3\(12) => grp_decode_fu_399_n_968,
      \ap_CS_fsm_reg[4]_3\(11) => grp_decode_fu_399_n_969,
      \ap_CS_fsm_reg[4]_3\(10) => grp_decode_fu_399_n_970,
      \ap_CS_fsm_reg[4]_3\(9) => grp_decode_fu_399_n_971,
      \ap_CS_fsm_reg[4]_3\(8) => grp_decode_fu_399_n_972,
      \ap_CS_fsm_reg[4]_3\(7) => grp_decode_fu_399_n_973,
      \ap_CS_fsm_reg[4]_3\(6) => grp_decode_fu_399_n_974,
      \ap_CS_fsm_reg[4]_3\(5) => grp_decode_fu_399_n_975,
      \ap_CS_fsm_reg[4]_3\(4) => grp_decode_fu_399_n_976,
      \ap_CS_fsm_reg[4]_3\(3) => grp_decode_fu_399_n_977,
      \ap_CS_fsm_reg[4]_3\(2) => grp_decode_fu_399_n_978,
      \ap_CS_fsm_reg[4]_3\(1) => grp_decode_fu_399_n_979,
      \ap_CS_fsm_reg[4]_3\(0) => grp_decode_fu_399_n_980,
      \ap_CS_fsm_reg[4]_4\(30) => grp_decode_fu_399_n_981,
      \ap_CS_fsm_reg[4]_4\(29) => grp_decode_fu_399_n_982,
      \ap_CS_fsm_reg[4]_4\(28) => grp_decode_fu_399_n_983,
      \ap_CS_fsm_reg[4]_4\(27) => grp_decode_fu_399_n_984,
      \ap_CS_fsm_reg[4]_4\(26) => grp_decode_fu_399_n_985,
      \ap_CS_fsm_reg[4]_4\(25) => grp_decode_fu_399_n_986,
      \ap_CS_fsm_reg[4]_4\(24) => grp_decode_fu_399_n_987,
      \ap_CS_fsm_reg[4]_4\(23) => grp_decode_fu_399_n_988,
      \ap_CS_fsm_reg[4]_4\(22) => grp_decode_fu_399_n_989,
      \ap_CS_fsm_reg[4]_4\(21) => grp_decode_fu_399_n_990,
      \ap_CS_fsm_reg[4]_4\(20) => grp_decode_fu_399_n_991,
      \ap_CS_fsm_reg[4]_4\(19) => grp_decode_fu_399_n_992,
      \ap_CS_fsm_reg[4]_4\(18) => grp_decode_fu_399_n_993,
      \ap_CS_fsm_reg[4]_4\(17) => grp_decode_fu_399_n_994,
      \ap_CS_fsm_reg[4]_4\(16) => grp_decode_fu_399_n_995,
      \ap_CS_fsm_reg[4]_4\(15) => grp_decode_fu_399_n_996,
      \ap_CS_fsm_reg[4]_4\(14) => grp_decode_fu_399_n_997,
      \ap_CS_fsm_reg[4]_4\(13) => grp_decode_fu_399_n_998,
      \ap_CS_fsm_reg[4]_4\(12) => grp_decode_fu_399_n_999,
      \ap_CS_fsm_reg[4]_4\(11) => grp_decode_fu_399_n_1000,
      \ap_CS_fsm_reg[4]_4\(10) => grp_decode_fu_399_n_1001,
      \ap_CS_fsm_reg[4]_4\(9) => grp_decode_fu_399_n_1002,
      \ap_CS_fsm_reg[4]_4\(8) => grp_decode_fu_399_n_1003,
      \ap_CS_fsm_reg[4]_4\(7) => grp_decode_fu_399_n_1004,
      \ap_CS_fsm_reg[4]_4\(6) => grp_decode_fu_399_n_1005,
      \ap_CS_fsm_reg[4]_4\(5) => grp_decode_fu_399_n_1006,
      \ap_CS_fsm_reg[4]_4\(4) => grp_decode_fu_399_n_1007,
      \ap_CS_fsm_reg[4]_4\(3) => grp_decode_fu_399_n_1008,
      \ap_CS_fsm_reg[4]_4\(2) => grp_decode_fu_399_n_1009,
      \ap_CS_fsm_reg[4]_4\(1) => grp_decode_fu_399_n_1010,
      \ap_CS_fsm_reg[4]_4\(0) => grp_decode_fu_399_n_1011,
      \ap_CS_fsm_reg[4]_5\(0) => grp_decode_fu_399_n_1012,
      \ap_CS_fsm_reg[5]_rep_0\ => grp_decode_fu_399_n_152,
      \ap_CS_fsm_reg[5]_rep_1\(0) => dec_del_bpl_ce0,
      \ap_CS_fsm_reg[5]_rep__0_0\ => grp_decode_fu_399_n_153,
      \ap_CS_fsm_reg[5]_rep__1_0\ => grp_decode_fu_399_n_129,
      \ap_CS_fsm_reg[5]_rep__1_1\(0) => dec_del_dltx_we0,
      \ap_CS_fsm_reg[6]_0\ => grp_decode_fu_399_n_605,
      \ap_CS_fsm_reg[6]_1\ => grp_decode_fu_399_n_606,
      \ap_CS_fsm_reg[6]_2\ => grp_decode_fu_399_n_607,
      \ap_CS_fsm_reg[6]_3\ => grp_decode_fu_399_n_608,
      \ap_CS_fsm_reg[6]_4\ => grp_decode_fu_399_n_609,
      \ap_CS_fsm_reg[6]_5\ => grp_decode_fu_399_n_610,
      \ap_CS_fsm_reg[6]_6\ => grp_decode_fu_399_n_611,
      \ap_CS_fsm_reg[6]_7\ => grp_decode_fu_399_n_612,
      \ap_CS_fsm_reg[6]_8\ => grp_decode_fu_399_n_613,
      \ap_CS_fsm_reg[6]_9\ => grp_decode_fu_399_n_708,
      \ap_CS_fsm_reg[7]_0\(2) => grp_decode_fu_399_dec_del_dhx_address1(1),
      \ap_CS_fsm_reg[7]_0\(1) => \grp_upzero_fu_352/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_0\(0) => \grp_upzero_fu_352/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[7]_rep\(0) => grp_decode_fu_399_n_312,
      \ap_CS_fsm_reg[7]_rep__1\(1 downto 0) => ap_NS_fsm(8 downto 7),
      \ap_CS_fsm_reg[7]_rep__2\ => \p_0_in__2\,
      \ap_CS_fsm_reg[7]_rep__2_0\(0) => dec_del_dhx_we1,
      \ap_CS_fsm_reg[7]_rep__3\(14 downto 0) => grp_filtep_fu_650_al2(14 downto 0),
      \ap_CS_fsm_reg[7]_rep__4\(15 downto 0) => grp_filtep_fu_650_al1(15 downto 0),
      \ap_CS_fsm_reg[7]_rep__6\(1 downto 0) => p_0_out(10 downto 9),
      \ap_CS_fsm_reg[7]_rep__7\ => grp_decode_fu_399_n_215,
      \ap_CS_fsm_reg[7]_rep__7_0\ => grp_decode_fu_399_n_220,
      ap_clk => ap_clk,
      ap_return(31 downto 0) => grp_filtep_fu_650_ap_return(31 downto 0),
      \ap_return_preg[13]_i_2__0\ => grp_encode_fu_333_n_159,
      \ap_return_preg[15]_i_32__0\(14 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din2(14 downto 0),
      \ap_return_preg[7]_i_2__1\ => grp_encode_fu_333_n_154,
      \ap_return_preg_reg[11]\ => grp_encode_fu_333_n_157,
      \ap_return_preg_reg[12]\(1) => ap_CS_fsm_state14,
      \ap_return_preg_reg[12]\(0) => grp_encode_fu_333_h_ce0,
      \ap_return_preg_reg[15]_i_10__0\ => grp_encode_fu_333_n_156,
      \ap_return_preg_reg[15]_i_2__0\(0) => grp_uppol1_fu_669_n_66,
      \ap_return_preg_reg[15]_i_2__0_0\(2) => grp_uppol1_fu_669_n_57,
      \ap_return_preg_reg[15]_i_2__0_0\(1) => grp_uppol1_fu_669_n_58,
      \ap_return_preg_reg[15]_i_2__0_0\(0) => grp_uppol1_fu_669_n_59,
      \ap_return_preg_reg[15]_i_7__0_0\(15 downto 0) => apl1_reg_194(15 downto 0),
      \ap_return_preg_reg[15]_i_7__0_1\ => grp_encode_fu_333_n_155,
      \ap_return_preg_reg[15]_i_7__0_2\ => grp_encode_fu_333_n_153,
      \ap_return_preg_reg[15]_i_7__0_3\ => grp_encode_fu_333_n_137,
      \ap_return_preg_reg[8]\(0) => grp_uppol1_fu_669_n_38,
      \ap_return_preg_reg[8]_0\(0) => p_0_in_6,
      ap_rst => ap_rst,
      \apl1_reg_194[17]_i_6__0_0\(17 downto 5) => apl1_fu_134_p2(17 downto 5),
      \apl1_reg_194[17]_i_6__0_0\(4 downto 0) => sext_ln599_2_fu_104_p1(4 downto 0),
      \apl1_reg_194_reg[12]\(0) => grp_uppol1_fu_669_n_85,
      \apl1_reg_194_reg[12]_0\(0) => sel,
      \apl1_reg_194_reg[13]\(1) => grp_decode_fu_399_n_222,
      \apl1_reg_194_reg[13]\(0) => grp_decode_fu_399_n_223,
      \apl1_reg_194_reg[15]\(0) => grp_decode_fu_399_n_247,
      \apl1_reg_194_reg[4]\(15 downto 0) => dec_al1(15 downto 0),
      \apl1_reg_194_reg[4]_0\(15 downto 0) => al1(15 downto 0),
      bpl_q0(31 downto 0) => grp_filtez_fu_317_bpl_q0(31 downto 0),
      d0(31) => grp_decode_fu_399_n_709,
      d0(30) => grp_decode_fu_399_n_710,
      d0(29) => grp_decode_fu_399_n_711,
      d0(28) => grp_decode_fu_399_n_712,
      d0(27) => grp_decode_fu_399_n_713,
      d0(26) => grp_decode_fu_399_n_714,
      d0(25) => grp_decode_fu_399_n_715,
      d0(24) => grp_decode_fu_399_n_716,
      d0(23) => grp_decode_fu_399_n_717,
      d0(22) => grp_decode_fu_399_n_718,
      d0(21) => grp_decode_fu_399_n_719,
      d0(20) => grp_decode_fu_399_n_720,
      d0(19) => grp_decode_fu_399_n_721,
      d0(18) => grp_decode_fu_399_n_722,
      d0(17) => grp_decode_fu_399_n_723,
      d0(16) => grp_decode_fu_399_n_724,
      d0(15) => grp_decode_fu_399_n_725,
      d0(14) => grp_decode_fu_399_n_726,
      d0(13) => grp_decode_fu_399_n_727,
      d0(12) => grp_decode_fu_399_n_728,
      d0(11) => grp_decode_fu_399_n_729,
      d0(10) => grp_decode_fu_399_n_730,
      d0(9) => grp_decode_fu_399_n_731,
      d0(8) => grp_decode_fu_399_n_732,
      d0(7) => grp_decode_fu_399_n_733,
      d0(6) => grp_decode_fu_399_n_734,
      d0(5) => grp_decode_fu_399_n_735,
      d0(4) => grp_decode_fu_399_n_736,
      d0(3) => grp_decode_fu_399_n_737,
      d0(2) => grp_decode_fu_399_n_738,
      d0(1) => grp_decode_fu_399_n_739,
      d0(0) => grp_decode_fu_399_n_740,
      dec_ah11 => dec_ah11,
      \dec_ah1_reg[11]\ => grp_uppol1_fu_669_n_60,
      \dec_ah1_reg[11]_0\(0) => ap_return_preg(11),
      \dec_ah1_reg[11]_1\ => grp_uppol1_fu_669_n_68,
      \dec_ah1_reg[12]\ => grp_uppol1_fu_669_n_61,
      \dec_ah1_reg[12]_0\ => grp_uppol1_fu_669_n_67,
      \dec_ah1_reg[13]\ => grp_uppol1_fu_669_n_63,
      \dec_ah1_reg[13]_0\ => grp_uppol1_fu_669_n_62,
      \dec_ah1_reg[14]\ => grp_uppol1_fu_669_n_64,
      \dec_ah1_reg[14]_0\ => grp_uppol1_fu_669_n_65,
      \dec_ah1_reg[15]\(15) => grp_decode_fu_399_n_676,
      \dec_ah1_reg[15]\(14) => grp_decode_fu_399_n_677,
      \dec_ah1_reg[15]\(13) => grp_decode_fu_399_n_678,
      \dec_ah1_reg[15]\(12) => grp_decode_fu_399_n_679,
      \dec_ah1_reg[15]\(11) => grp_decode_fu_399_n_680,
      \dec_ah1_reg[15]\(10) => grp_decode_fu_399_n_681,
      \dec_ah1_reg[15]\(9) => grp_decode_fu_399_n_682,
      \dec_ah1_reg[15]\(8) => grp_decode_fu_399_n_683,
      \dec_ah1_reg[15]\(7) => grp_decode_fu_399_n_684,
      \dec_ah1_reg[15]\(6) => grp_decode_fu_399_n_685,
      \dec_ah1_reg[15]\(5) => grp_decode_fu_399_n_686,
      \dec_ah1_reg[15]\(4) => grp_decode_fu_399_n_687,
      \dec_ah1_reg[15]\(3) => grp_decode_fu_399_n_688,
      \dec_ah1_reg[15]\(2) => grp_decode_fu_399_n_689,
      \dec_ah1_reg[15]\(1) => grp_decode_fu_399_n_690,
      \dec_ah1_reg[15]\(0) => grp_decode_fu_399_n_691,
      \dec_ah1_reg[15]_0\(15 downto 0) => dec_ah1(15 downto 0),
      \dec_ah2_load_reg_1177_reg[14]_0\(14 downto 0) => dec_ah2(14 downto 0),
      \dec_ah2_reg[14]\(14) => grp_decode_fu_399_n_615,
      \dec_ah2_reg[14]\(13) => grp_decode_fu_399_n_616,
      \dec_ah2_reg[14]\(12) => grp_decode_fu_399_n_617,
      \dec_ah2_reg[14]\(11) => grp_decode_fu_399_n_618,
      \dec_ah2_reg[14]\(10) => grp_decode_fu_399_n_619,
      \dec_ah2_reg[14]\(9) => grp_decode_fu_399_n_620,
      \dec_ah2_reg[14]\(8) => grp_decode_fu_399_n_621,
      \dec_ah2_reg[14]\(7) => grp_decode_fu_399_n_622,
      \dec_ah2_reg[14]\(6) => grp_decode_fu_399_n_623,
      \dec_ah2_reg[14]\(5) => grp_decode_fu_399_n_624,
      \dec_ah2_reg[14]\(4) => grp_decode_fu_399_n_625,
      \dec_ah2_reg[14]\(3) => grp_decode_fu_399_n_626,
      \dec_ah2_reg[14]\(2) => grp_decode_fu_399_n_627,
      \dec_ah2_reg[14]\(1) => grp_decode_fu_399_n_628,
      \dec_ah2_reg[14]\(0) => grp_decode_fu_399_n_629,
      \dec_al1_reg[11]\(0) => grp_decode_fu_399_n_707,
      \dec_al1_reg[11]_0\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \dec_al2_reg[14]\(14) => grp_decode_fu_399_n_692,
      \dec_al2_reg[14]\(13) => grp_decode_fu_399_n_693,
      \dec_al2_reg[14]\(12) => grp_decode_fu_399_n_694,
      \dec_al2_reg[14]\(11) => grp_decode_fu_399_n_695,
      \dec_al2_reg[14]\(10) => grp_decode_fu_399_n_696,
      \dec_al2_reg[14]\(9) => grp_decode_fu_399_n_697,
      \dec_al2_reg[14]\(8) => grp_decode_fu_399_n_698,
      \dec_al2_reg[14]\(7) => grp_decode_fu_399_n_699,
      \dec_al2_reg[14]\(6) => grp_decode_fu_399_n_700,
      \dec_al2_reg[14]\(5) => grp_decode_fu_399_n_701,
      \dec_al2_reg[14]\(4) => grp_decode_fu_399_n_702,
      \dec_al2_reg[14]\(3) => grp_decode_fu_399_n_703,
      \dec_al2_reg[14]\(2) => grp_decode_fu_399_n_704,
      \dec_al2_reg[14]\(1) => grp_decode_fu_399_n_705,
      \dec_al2_reg[14]\(0) => grp_decode_fu_399_n_706,
      \dec_al2_reg[14]_0\(14 downto 0) => dec_al2(14 downto 0),
      dec_del_bph_address0(2 downto 0) => dec_del_bph_address0(2 downto 0),
      dec_del_bpl_address0(2 downto 0) => dec_del_bpl_address0(2 downto 0),
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dec_deth_reg[14]\(0) => grp_decode_fu_399_n_54,
      \dec_deth_reg[14]_0\(0) => dec_deth(14),
      \dec_detl_reg[14]\(0) => dec_detl(14),
      \dec_nbh_reg[0]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      \dec_nbh_reg[14]\(7 downto 3) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(14 downto 10),
      \dec_nbh_reg[14]\(2) => grp_decode_fu_399_n_287,
      \dec_nbh_reg[14]\(1 downto 0) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(9 downto 8),
      \dec_nbh_reg[9]\(4 downto 3) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(7 downto 6),
      \dec_nbh_reg[9]\(2) => grp_decode_fu_399_n_299,
      \dec_nbh_reg[9]\(1) => grp_decode_fu_399_n_300,
      \dec_nbh_reg[9]\(0) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(0),
      \dec_nbh_reg[9]_0\(0) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(5),
      \dec_nbl_reg[14]\(14) => grp_decode_fu_399_n_630,
      \dec_nbl_reg[14]\(13) => grp_decode_fu_399_n_631,
      \dec_nbl_reg[14]\(12) => grp_decode_fu_399_n_632,
      \dec_nbl_reg[14]\(11) => grp_decode_fu_399_n_633,
      \dec_nbl_reg[14]\(10) => grp_decode_fu_399_n_634,
      \dec_nbl_reg[14]\(9) => grp_decode_fu_399_n_635,
      \dec_nbl_reg[14]\(8) => grp_decode_fu_399_n_636,
      \dec_nbl_reg[14]\(7) => grp_decode_fu_399_n_637,
      \dec_nbl_reg[14]\(6) => grp_decode_fu_399_n_638,
      \dec_nbl_reg[14]\(5) => grp_decode_fu_399_n_639,
      \dec_nbl_reg[14]\(4) => grp_decode_fu_399_n_640,
      \dec_nbl_reg[14]\(3) => grp_decode_fu_399_n_641,
      \dec_nbl_reg[14]\(2) => grp_decode_fu_399_n_642,
      \dec_nbl_reg[14]\(1) => grp_decode_fu_399_n_643,
      \dec_nbl_reg[14]\(0) => grp_decode_fu_399_n_644,
      \dec_nbl_reg[14]_0\(14 downto 0) => dec_nbl(14 downto 0),
      \dec_ph1_load_reg_1192_reg[31]_0\(31 downto 0) => dec_ph1(31 downto 0),
      \dec_ph1_reg[31]\(31) => grp_decode_fu_399_n_821,
      \dec_ph1_reg[31]\(30) => grp_decode_fu_399_n_822,
      \dec_ph1_reg[31]\(29) => grp_decode_fu_399_n_823,
      \dec_ph1_reg[31]\(28) => grp_decode_fu_399_n_824,
      \dec_ph1_reg[31]\(27) => grp_decode_fu_399_n_825,
      \dec_ph1_reg[31]\(26) => grp_decode_fu_399_n_826,
      \dec_ph1_reg[31]\(25) => grp_decode_fu_399_n_827,
      \dec_ph1_reg[31]\(24) => grp_decode_fu_399_n_828,
      \dec_ph1_reg[31]\(23) => grp_decode_fu_399_n_829,
      \dec_ph1_reg[31]\(22) => grp_decode_fu_399_n_830,
      \dec_ph1_reg[31]\(21) => grp_decode_fu_399_n_831,
      \dec_ph1_reg[31]\(20) => grp_decode_fu_399_n_832,
      \dec_ph1_reg[31]\(19) => grp_decode_fu_399_n_833,
      \dec_ph1_reg[31]\(18) => grp_decode_fu_399_n_834,
      \dec_ph1_reg[31]\(17) => grp_decode_fu_399_n_835,
      \dec_ph1_reg[31]\(16) => grp_decode_fu_399_n_836,
      \dec_ph1_reg[31]\(15) => grp_decode_fu_399_n_837,
      \dec_ph1_reg[31]\(14) => grp_decode_fu_399_n_838,
      \dec_ph1_reg[31]\(13) => grp_decode_fu_399_n_839,
      \dec_ph1_reg[31]\(12) => grp_decode_fu_399_n_840,
      \dec_ph1_reg[31]\(11) => grp_decode_fu_399_n_841,
      \dec_ph1_reg[31]\(10) => grp_decode_fu_399_n_842,
      \dec_ph1_reg[31]\(9) => grp_decode_fu_399_n_843,
      \dec_ph1_reg[31]\(8) => grp_decode_fu_399_n_844,
      \dec_ph1_reg[31]\(7) => grp_decode_fu_399_n_845,
      \dec_ph1_reg[31]\(6) => grp_decode_fu_399_n_846,
      \dec_ph1_reg[31]\(5) => grp_decode_fu_399_n_847,
      \dec_ph1_reg[31]\(4) => grp_decode_fu_399_n_848,
      \dec_ph1_reg[31]\(3) => grp_decode_fu_399_n_849,
      \dec_ph1_reg[31]\(2) => grp_decode_fu_399_n_850,
      \dec_ph1_reg[31]\(1) => grp_decode_fu_399_n_851,
      \dec_ph1_reg[31]\(0) => grp_decode_fu_399_n_852,
      \dec_ph2_load_reg_1198_reg[31]_0\(31 downto 0) => dec_ph2(31 downto 0),
      \dec_plt1_load_reg_1249_reg[31]_0\(31 downto 0) => dec_plt1(31 downto 0),
      \dec_plt2_load_reg_1255_reg[31]_0\(31 downto 0) => dec_plt2(31 downto 0),
      \dec_rh2_reg[30]\(30 downto 0) => dec_rh1(30 downto 0),
      \dec_rlt1_reg[30]\(2) => ap_CS_fsm_state8,
      \dec_rlt1_reg[30]\(1) => ap_CS_fsm_state7,
      \dec_rlt1_reg[30]\(0) => ap_CS_fsm_state2,
      dec_rlt21 => dec_rlt21,
      \dec_rlt2_reg[30]\(30) => grp_decode_fu_399_n_645,
      \dec_rlt2_reg[30]\(29) => grp_decode_fu_399_n_646,
      \dec_rlt2_reg[30]\(28) => grp_decode_fu_399_n_647,
      \dec_rlt2_reg[30]\(27) => grp_decode_fu_399_n_648,
      \dec_rlt2_reg[30]\(26) => grp_decode_fu_399_n_649,
      \dec_rlt2_reg[30]\(25) => grp_decode_fu_399_n_650,
      \dec_rlt2_reg[30]\(24) => grp_decode_fu_399_n_651,
      \dec_rlt2_reg[30]\(23) => grp_decode_fu_399_n_652,
      \dec_rlt2_reg[30]\(22) => grp_decode_fu_399_n_653,
      \dec_rlt2_reg[30]\(21) => grp_decode_fu_399_n_654,
      \dec_rlt2_reg[30]\(20) => grp_decode_fu_399_n_655,
      \dec_rlt2_reg[30]\(19) => grp_decode_fu_399_n_656,
      \dec_rlt2_reg[30]\(18) => grp_decode_fu_399_n_657,
      \dec_rlt2_reg[30]\(17) => grp_decode_fu_399_n_658,
      \dec_rlt2_reg[30]\(16) => grp_decode_fu_399_n_659,
      \dec_rlt2_reg[30]\(15) => grp_decode_fu_399_n_660,
      \dec_rlt2_reg[30]\(14) => grp_decode_fu_399_n_661,
      \dec_rlt2_reg[30]\(13) => grp_decode_fu_399_n_662,
      \dec_rlt2_reg[30]\(12) => grp_decode_fu_399_n_663,
      \dec_rlt2_reg[30]\(11) => grp_decode_fu_399_n_664,
      \dec_rlt2_reg[30]\(10) => grp_decode_fu_399_n_665,
      \dec_rlt2_reg[30]\(9) => grp_decode_fu_399_n_666,
      \dec_rlt2_reg[30]\(8) => grp_decode_fu_399_n_667,
      \dec_rlt2_reg[30]\(7) => grp_decode_fu_399_n_668,
      \dec_rlt2_reg[30]\(6) => grp_decode_fu_399_n_669,
      \dec_rlt2_reg[30]\(5) => grp_decode_fu_399_n_670,
      \dec_rlt2_reg[30]\(4) => grp_decode_fu_399_n_671,
      \dec_rlt2_reg[30]\(3) => grp_decode_fu_399_n_672,
      \dec_rlt2_reg[30]\(2) => grp_decode_fu_399_n_673,
      \dec_rlt2_reg[30]\(1) => grp_decode_fu_399_n_674,
      \dec_rlt2_reg[30]\(0) => grp_decode_fu_399_n_675,
      \dec_rlt2_reg[30]_0\(30 downto 0) => dec_rlt1(30 downto 0),
      \dec_rlt2_reg[30]_1\(30 downto 0) => dec_rlt2(30 downto 0),
      \dlti_load_2_reg_379_reg[15]\(15 downto 0) => grp_upzero_fu_352_dlti_q0(15 downto 0),
      \dlti_load_4_reg_396_reg[15]\(15 downto 0) => grp_upzero_fu_352_dlti_q1(15 downto 0),
      encoded_d0(3 downto 0) => \^encoded_d0\(5 downto 2),
      grp_decode_fu_399_ap_start_reg => grp_decode_fu_399_ap_start_reg,
      grp_decode_fu_399_dec_al1_o_ap_vld => grp_decode_fu_399_dec_al1_o_ap_vld,
      grp_decode_fu_399_grp_logscl_fu_657_p_start => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      grp_decode_fu_399_grp_scalel_fu_663_p_start => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      grp_decode_fu_399_grp_uppol1_fu_669_p_start => grp_decode_fu_399_grp_uppol1_fu_669_p_start,
      grp_decode_fu_399_grp_uppol2_fu_676_p_start => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0) => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      grp_encode_fu_333_grp_uppol1_fu_669_p_start => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      grp_filtep_fu_650_rlt1(30 downto 0) => grp_filtep_fu_650_rlt1(30 downto 0),
      grp_filtep_fu_650_rlt2(30 downto 0) => grp_filtep_fu_650_rlt2(30 downto 0),
      grp_logscl_fu_327_ap_start_reg_reg_0(0) => grp_logscl_fu_657_ap_ready,
      grp_logscl_fu_657_ap_done => grp_logscl_fu_657_ap_done,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_341_ap_start_reg_reg_0(0) => grp_scalel_fu_663_ap_ready,
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(14),
      grp_scalel_fu_663_nbl(8 downto 0) => grp_scalel_fu_663_nbl(14 downto 6),
      grp_scalel_fu_663_shift_constant(0) => grp_scalel_fu_663_shift_constant(1),
      grp_uppol1_fu_380_ap_start_reg_reg_0(0) => ap_NS_fsm_0(0),
      grp_uppol1_fu_380_ap_start_reg_reg_1(1) => grp_uppol1_fu_669_ap_ready,
      grp_uppol1_fu_380_ap_start_reg_reg_1(0) => ap_CS_fsm_state1_7,
      grp_uppol1_fu_669_ap_done => grp_uppol1_fu_669_ap_done,
      grp_uppol1_fu_669_ap_return(11) => grp_uppol1_fu_669_ap_return(15),
      grp_uppol1_fu_669_ap_return(10 downto 0) => grp_uppol1_fu_669_ap_return(10 downto 0),
      grp_uppol1_fu_669_apl2(14 downto 0) => grp_uppol1_fu_669_apl2(14 downto 0),
      grp_uppol1_fu_669_plt(31 downto 0) => grp_uppol1_fu_669_plt(31 downto 0),
      grp_uppol1_fu_669_plt1(31 downto 0) => grp_uppol1_fu_669_plt1(31 downto 0),
      grp_uppol2_fu_363_ap_start_reg_reg_0(0) => grp_uppol2_fu_676_ap_ready,
      grp_uppol2_fu_676_ap_done => grp_uppol2_fu_676_ap_done,
      grp_uppol2_fu_676_ap_return(14 downto 0) => grp_uppol2_fu_676_ap_return(14 downto 0),
      grp_uppol2_fu_676_plt(31 downto 0) => grp_uppol2_fu_676_plt(31 downto 0),
      grp_uppol2_fu_676_plt1(31 downto 0) => grp_uppol2_fu_676_plt1(31 downto 0),
      grp_uppol2_fu_676_plt2(31 downto 0) => grp_uppol2_fu_676_plt2(31 downto 0),
      \idx_fu_196_reg[1]\(11) => grp_decode_fu_399_n_55,
      \idx_fu_196_reg[1]\(10) => grp_decode_fu_399_n_56,
      \idx_fu_196_reg[1]\(9) => grp_decode_fu_399_n_57,
      \idx_fu_196_reg[1]\(8) => grp_decode_fu_399_n_58,
      \idx_fu_196_reg[1]\(7) => grp_decode_fu_399_n_59,
      \idx_fu_196_reg[1]\(6) => grp_decode_fu_399_n_60,
      \idx_fu_196_reg[1]\(5) => grp_decode_fu_399_n_61,
      \idx_fu_196_reg[1]\(4) => grp_decode_fu_399_n_62,
      \idx_fu_196_reg[1]\(3) => grp_decode_fu_399_n_63,
      \idx_fu_196_reg[1]\(2) => grp_decode_fu_399_n_64,
      \idx_fu_196_reg[1]\(1) => grp_decode_fu_399_n_65,
      \idx_fu_196_reg[1]\(0) => grp_decode_fu_399_n_66,
      \lshr_ln_reg_1143_reg[2]_0\(10) => grp_decode_fu_399_n_1013,
      \lshr_ln_reg_1143_reg[2]_0\(9) => grp_decode_fu_399_n_1014,
      \lshr_ln_reg_1143_reg[2]_0\(8) => grp_decode_fu_399_n_1015,
      \lshr_ln_reg_1143_reg[2]_0\(7) => grp_decode_fu_399_n_1016,
      \lshr_ln_reg_1143_reg[2]_0\(6) => grp_decode_fu_399_n_1017,
      \lshr_ln_reg_1143_reg[2]_0\(5) => grp_decode_fu_399_n_1018,
      \lshr_ln_reg_1143_reg[2]_0\(4) => grp_decode_fu_399_n_1019,
      \lshr_ln_reg_1143_reg[2]_0\(3) => grp_decode_fu_399_n_1020,
      \lshr_ln_reg_1143_reg[2]_0\(2) => grp_decode_fu_399_n_1021,
      \lshr_ln_reg_1143_reg[2]_0\(1) => grp_decode_fu_399_n_1022,
      \lshr_ln_reg_1143_reg[2]_0\(0) => grp_decode_fu_399_n_1023,
      \lshr_ln_reg_1143_reg[3]_0\(12) => grp_decode_fu_399_n_40,
      \lshr_ln_reg_1143_reg[3]_0\(11) => grp_decode_fu_399_n_41,
      \lshr_ln_reg_1143_reg[3]_0\(10) => grp_decode_fu_399_n_42,
      \lshr_ln_reg_1143_reg[3]_0\(9) => grp_decode_fu_399_n_43,
      \lshr_ln_reg_1143_reg[3]_0\(8) => grp_decode_fu_399_n_44,
      \lshr_ln_reg_1143_reg[3]_0\(7) => grp_decode_fu_399_n_45,
      \lshr_ln_reg_1143_reg[3]_0\(6) => grp_decode_fu_399_n_46,
      \lshr_ln_reg_1143_reg[3]_0\(5) => grp_decode_fu_399_n_47,
      \lshr_ln_reg_1143_reg[3]_0\(4) => grp_decode_fu_399_n_48,
      \lshr_ln_reg_1143_reg[3]_0\(3) => grp_decode_fu_399_n_49,
      \lshr_ln_reg_1143_reg[3]_0\(2) => grp_decode_fu_399_n_50,
      \lshr_ln_reg_1143_reg[3]_0\(1) => grp_decode_fu_399_n_51,
      \lshr_ln_reg_1143_reg[3]_0\(0) => grp_decode_fu_399_n_52,
      p_0_in => \p_0_in__1\,
      q0(31 downto 0) => accumc_q0(31 downto 0),
      q00(31 downto 0) => q00(31 downto 0),
      \q0_reg[0]\(3) => grp_reset_fu_243_accumd_ce0,
      \q0_reg[0]\(2) => grp_reset_fu_243_delay_bpl_ce0,
      \q0_reg[0]\(1) => grp_reset_fu_243_delay_dltx_ce0,
      \q0_reg[0]\(0) => grp_reset_fu_243_n_26,
      \q0_reg[0]_0\ => \ap_CS_fsm_reg[7]_rep__5_n_20\,
      \q0_reg[31]\ => grp_reset_fu_243_n_31,
      \q0_reg[31]_0\(2 downto 0) => grp_reset_fu_243_delay_bpl_address0(2 downto 0),
      \q0_reg[31]_1\(3 downto 0) => grp_reset_fu_243_accumd_address0(3 downto 0),
      \q0_reg[31]_2\(0) => grp_reset_fu_243_accumd_we0,
      \q0_reg[31]_3\(31 downto 0) => accumd_q0(31 downto 0),
      \q0_reg[9]\ => grp_encode_fu_333_n_311,
      \q0_reg[9]_0\ => grp_encode_fu_333_n_312,
      \q0_reg[9]_1\ => grp_encode_fu_333_n_313,
      \q0_reg[9]_2\ => grp_encode_fu_333_n_314,
      \q0_reg[9]_3\ => grp_encode_fu_333_n_315,
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \grp_upzero_fu_352/wd3_fu_274_p4\(31 downto 8),
      ram_reg_bram_0 => \ap_CS_fsm_reg[7]_rep__2_n_20\,
      ram_reg_bram_0_0 => grp_reset_fu_243_n_27,
      ram_reg_bram_0_1(2 downto 0) => grp_reset_fu_243_delay_dltx_address0(2 downto 0),
      \reg_180_reg[15]\(15 downto 0) => \grp_upzero_fu_352/p_1_in\(15 downto 0),
      \reg_407_reg[11]_0\ => grp_decode_fu_399_n_224,
      \reg_407_reg[11]_1\ => grp_decode_fu_399_n_225,
      \reg_407_reg[12]_0\ => grp_decode_fu_399_n_221,
      \reg_407_reg[14]_0\(14 downto 0) => grp_decode_fu_399_grp_uppol1_fu_669_p_din2(14 downto 0),
      \reg_407_reg[14]_1\(14 downto 0) => ap_return_preg_8(14 downto 0),
      \reg_407_reg[1]_0\ => grp_decode_fu_399_n_245,
      \reg_407_reg[3]_0\ => grp_decode_fu_399_n_244,
      \reg_407_reg[7]_0\ => grp_decode_fu_399_n_243,
      \reg_407_reg[8]_0\ => grp_decode_fu_399_n_217,
      \reg_407_reg[8]_1\ => grp_decode_fu_399_n_219,
      \reg_407_reg[9]_0\ => grp_decode_fu_399_n_227,
      sext_ln622_fu_114_p1(4 downto 0) => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(10 downto 6),
      \tmp_13_reg_1232_reg[14]_0\(14 downto 0) => grp_logscl_fu_657_ap_return(14 downto 0),
      \tmp_19_reg_1187_reg[10]_0\ => grp_encode_fu_333_n_171,
      \tmp_19_reg_1187_reg[14]_0\(3 downto 0) => tmp_s_logsch_fu_684_ap_return(14 downto 11),
      tmp_2_reg_274 => tmp_2_reg_274,
      tmp_3_reg_279 => tmp_3_reg_279,
      \tmp_5_reg_1408_reg[10]\ => grp_decode_fu_399_n_226,
      \tmp_5_reg_1408_reg[7]_i_4_0\(14 downto 0) => al2(14 downto 0),
      \tmp_product_i_5__15\(1 downto 0) => idx_fu_196_reg(2 downto 1),
      \tmp_product_i_6__15\(1 downto 0) => grp_encode_fu_333_h_address0(4 downto 3),
      \tmp_reg_129_reg[0]\ => grp_encode_fu_333_n_310,
      \tmp_reg_129_reg[1]\ => grp_encode_fu_333_n_309,
      \tmp_reg_129_reg[2]\ => grp_encode_fu_333_n_308,
      \tmp_reg_129_reg[3]\ => \ap_CS_fsm_reg[7]_rep__6_n_20\,
      \tmp_reg_129_reg[3]_0\ => grp_encode_fu_333_n_307,
      \tmp_s_reg_1381_reg[10]_i_4_0\(6) => grp_decode_fu_399_n_290,
      \tmp_s_reg_1381_reg[10]_i_4_0\(5) => grp_decode_fu_399_n_291,
      \tmp_s_reg_1381_reg[10]_i_4_0\(4) => grp_decode_fu_399_n_292,
      \tmp_s_reg_1381_reg[10]_i_4_0\(3) => grp_decode_fu_399_n_293,
      \tmp_s_reg_1381_reg[10]_i_4_0\(2) => grp_decode_fu_399_n_294,
      \tmp_s_reg_1381_reg[10]_i_4_0\(1) => grp_decode_fu_399_n_295,
      \tmp_s_reg_1381_reg[10]_i_4_0\(0) => grp_decode_fu_399_n_296,
      \tmp_s_reg_1381_reg[10]_i_4_1\(14 downto 0) => nbh(14 downto 0),
      \tmp_s_reg_1381_reg[10]_i_4_2\(14 downto 0) => dec_nbh(14 downto 0),
      \tmp_s_reg_1381_reg[7]\(0) => \^encoded_d0\(6),
      \trunc_ln_reg_1138_reg[0]_0\(4) => tmp_s_logsch_fu_684_ih(0),
      \trunc_ln_reg_1138_reg[0]_0\(3 downto 0) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(4 downto 1),
      \xa1_2_fu_180_reg[43]_0\(31 downto 0) => grp_decode_fu_399_xout1(31 downto 0),
      \xa2_2_fu_176_reg[0]_0\ => grp_uppol1_fu_669_n_23,
      \xa2_2_fu_176_reg[35]_0\(33 downto 0) => xa2_2_fu_176_reg(35 downto 2),
      \xa2_2_fu_176_reg[43]_0\(11 downto 0) => grp_decode_fu_399_xout2(31 downto 20),
      \xout1_reg[31]\ => \ap_CS_fsm_reg[7]_rep__1_n_20\,
      \xout2_reg[27]\(1) => accumd_U_n_76,
      \xout2_reg[27]\(0) => accumd_U_n_77
    );
grp_decode_fu_399_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_399_n_708,
      Q => grp_decode_fu_399_ap_start_reg,
      R => ap_rst
    );
grp_encode_fu_333: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_encode
     port map (
      A(15 downto 0) => delay_dhx_q0(15 downto 0),
      ADDRARDADDR(1) => grp_encode_fu_333_delay_dltx_address1(2),
      ADDRARDADDR(0) => grp_encode_fu_333_delay_dltx_address1(0),
      ADDRBWRADDR(2 downto 0) => delay_dltx_address0(2 downto 0),
      CEA1 => grp_encode_fu_333_n_678,
      CEA2 => h_ce0,
      D(0) => grp_encode_fu_333_n_25,
      DINADIN(15 downto 0) => grp_encode_fu_333_delay_dltx_d1(15 downto 0),
      DINBDIN(15) => grp_encode_fu_333_n_427,
      DINBDIN(14) => grp_encode_fu_333_n_428,
      DINBDIN(13) => grp_encode_fu_333_n_429,
      DINBDIN(12) => grp_encode_fu_333_n_430,
      DINBDIN(11) => grp_encode_fu_333_n_431,
      DINBDIN(10) => grp_encode_fu_333_n_432,
      DINBDIN(9) => grp_encode_fu_333_n_433,
      DINBDIN(8) => grp_encode_fu_333_n_434,
      DINBDIN(7) => grp_encode_fu_333_n_435,
      DINBDIN(6) => grp_encode_fu_333_n_436,
      DINBDIN(5) => grp_encode_fu_333_n_437,
      DINBDIN(4) => grp_encode_fu_333_n_438,
      DINBDIN(3) => grp_encode_fu_333_n_439,
      DINBDIN(2) => grp_encode_fu_333_n_440,
      DINBDIN(1) => grp_encode_fu_333_n_441,
      DINBDIN(0) => grp_encode_fu_333_n_442,
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      DSP_ALU_INST => qq4_code4_table_ce0,
      DSP_ALU_INST_0(10) => grp_scalel_fu_663_n_46,
      DSP_ALU_INST_0(9) => grp_scalel_fu_663_n_47,
      DSP_ALU_INST_0(8) => grp_scalel_fu_663_n_48,
      DSP_ALU_INST_0(7) => grp_scalel_fu_663_n_49,
      DSP_ALU_INST_0(6) => grp_scalel_fu_663_n_50,
      DSP_ALU_INST_0(5) => grp_scalel_fu_663_n_51,
      DSP_ALU_INST_0(4) => grp_scalel_fu_663_n_52,
      DSP_ALU_INST_0(3) => grp_scalel_fu_663_n_53,
      DSP_ALU_INST_0(2) => grp_scalel_fu_663_n_54,
      DSP_ALU_INST_0(1) => grp_scalel_fu_663_n_55,
      DSP_ALU_INST_0(0) => grp_scalel_fu_663_n_56,
      DSP_ALU_INST_1(12) => grp_decode_fu_399_n_40,
      DSP_ALU_INST_1(11) => grp_decode_fu_399_n_41,
      DSP_ALU_INST_1(10) => grp_decode_fu_399_n_42,
      DSP_ALU_INST_1(9) => grp_decode_fu_399_n_43,
      DSP_ALU_INST_1(8) => grp_decode_fu_399_n_44,
      DSP_ALU_INST_1(7) => grp_decode_fu_399_n_45,
      DSP_ALU_INST_1(6) => grp_decode_fu_399_n_46,
      DSP_ALU_INST_1(5) => grp_decode_fu_399_n_47,
      DSP_ALU_INST_1(4) => grp_decode_fu_399_n_48,
      DSP_ALU_INST_1(3) => grp_decode_fu_399_n_49,
      DSP_ALU_INST_1(2) => grp_decode_fu_399_n_50,
      DSP_ALU_INST_1(1) => grp_decode_fu_399_n_51,
      DSP_ALU_INST_1(0) => grp_decode_fu_399_n_52,
      DSP_ALU_INST_2(10) => grp_scalel_fu_663_n_57,
      DSP_ALU_INST_2(9) => grp_scalel_fu_663_n_58,
      DSP_ALU_INST_2(8) => grp_scalel_fu_663_n_59,
      DSP_ALU_INST_2(7) => grp_scalel_fu_663_n_60,
      DSP_ALU_INST_2(6) => grp_scalel_fu_663_n_61,
      DSP_ALU_INST_2(5) => grp_scalel_fu_663_n_62,
      DSP_ALU_INST_2(4) => grp_scalel_fu_663_n_63,
      DSP_ALU_INST_2(3) => grp_scalel_fu_663_n_64,
      DSP_ALU_INST_2(2) => grp_scalel_fu_663_n_65,
      DSP_ALU_INST_2(1) => grp_scalel_fu_663_n_66,
      DSP_ALU_INST_2(0) => grp_scalel_fu_663_n_67,
      DSP_ALU_INST_3(11) => grp_decode_fu_399_n_22,
      DSP_ALU_INST_3(10) => grp_decode_fu_399_n_23,
      DSP_ALU_INST_3(9) => grp_decode_fu_399_n_24,
      DSP_ALU_INST_3(8) => grp_decode_fu_399_n_25,
      DSP_ALU_INST_3(7) => grp_decode_fu_399_n_26,
      DSP_ALU_INST_3(6) => grp_decode_fu_399_n_27,
      DSP_ALU_INST_3(5) => grp_decode_fu_399_n_28,
      DSP_ALU_INST_3(4) => grp_decode_fu_399_n_29,
      DSP_ALU_INST_3(3) => grp_decode_fu_399_n_30,
      DSP_ALU_INST_3(2) => grp_decode_fu_399_n_31,
      DSP_ALU_INST_3(1) => grp_decode_fu_399_n_32,
      DSP_ALU_INST_3(0) => grp_decode_fu_399_n_33,
      DSP_ALU_INST_4(11) => grp_decode_fu_399_n_55,
      DSP_ALU_INST_4(10) => grp_decode_fu_399_n_56,
      DSP_ALU_INST_4(9) => grp_decode_fu_399_n_57,
      DSP_ALU_INST_4(8) => grp_decode_fu_399_n_58,
      DSP_ALU_INST_4(7) => grp_decode_fu_399_n_59,
      DSP_ALU_INST_4(6) => grp_decode_fu_399_n_60,
      DSP_ALU_INST_4(5) => grp_decode_fu_399_n_61,
      DSP_ALU_INST_4(4) => grp_decode_fu_399_n_62,
      DSP_ALU_INST_4(3) => grp_decode_fu_399_n_63,
      DSP_ALU_INST_4(2) => grp_decode_fu_399_n_64,
      DSP_ALU_INST_4(1) => grp_decode_fu_399_n_65,
      DSP_ALU_INST_4(0) => grp_decode_fu_399_n_66,
      DSP_ALU_INST_5(15 downto 0) => grp_filtez_fu_318_dlt_q0(15 downto 0),
      DSP_A_B_DATA_INST(31 downto 0) => ph1(31 downto 0),
      E(0) => grp_encode_fu_333_n_20,
      O(3) => tqmf_U_n_118,
      O(2 downto 0) => sext_ln244_fu_499_p1(35 downto 33),
      Q(1 downto 0) => \^encoded_d0\(7 downto 6),
      S(5) => grp_encode_fu_333_n_53,
      S(4) => grp_encode_fu_333_n_54,
      S(3) => grp_encode_fu_333_n_55,
      S(2) => grp_encode_fu_333_n_56,
      S(1) => grp_encode_fu_333_n_57,
      S(0) => grp_encode_fu_333_n_58,
      WEA(0) => delay_dltx_we1,
      WEBWE(0) => tqmf_we0,
      \add_ln290_reg_1359_reg[31]_0\(31 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din3(31 downto 0),
      \add_ln314_reg_1337_reg[0]_0\(4 downto 0) => \tmp_s_logsch_fu_684/sext_ln622_fu_114_p1\(10 downto 6),
      \ah1_reg[15]\(15) => grp_encode_fu_333_n_394,
      \ah1_reg[15]\(14) => grp_encode_fu_333_n_395,
      \ah1_reg[15]\(13) => grp_encode_fu_333_n_396,
      \ah1_reg[15]\(12) => grp_encode_fu_333_n_397,
      \ah1_reg[15]\(11) => grp_encode_fu_333_n_398,
      \ah1_reg[15]\(10) => grp_encode_fu_333_n_399,
      \ah1_reg[15]\(9) => grp_encode_fu_333_n_400,
      \ah1_reg[15]\(8) => grp_encode_fu_333_n_401,
      \ah1_reg[15]\(7) => grp_encode_fu_333_n_402,
      \ah1_reg[15]\(6) => grp_encode_fu_333_n_403,
      \ah1_reg[15]\(5) => grp_encode_fu_333_n_404,
      \ah1_reg[15]\(4) => grp_encode_fu_333_n_405,
      \ah1_reg[15]\(3) => grp_encode_fu_333_n_406,
      \ah1_reg[15]\(2) => grp_encode_fu_333_n_407,
      \ah1_reg[15]\(1) => grp_encode_fu_333_n_408,
      \ah1_reg[15]\(0) => grp_encode_fu_333_n_409,
      \ah1_reg[15]_0\(15 downto 0) => ah1(15 downto 0),
      \ah2_reg[14]\(14) => grp_encode_fu_333_n_349,
      \ah2_reg[14]\(13) => grp_encode_fu_333_n_350,
      \ah2_reg[14]\(12) => grp_encode_fu_333_n_351,
      \ah2_reg[14]\(11) => grp_encode_fu_333_n_352,
      \ah2_reg[14]\(10) => grp_encode_fu_333_n_353,
      \ah2_reg[14]\(9) => grp_encode_fu_333_n_354,
      \ah2_reg[14]\(8) => grp_encode_fu_333_n_355,
      \ah2_reg[14]\(7) => grp_encode_fu_333_n_356,
      \ah2_reg[14]\(6) => grp_encode_fu_333_n_357,
      \ah2_reg[14]\(5) => grp_encode_fu_333_n_358,
      \ah2_reg[14]\(4) => grp_encode_fu_333_n_359,
      \ah2_reg[14]\(3) => grp_encode_fu_333_n_360,
      \ah2_reg[14]\(2) => grp_encode_fu_333_n_361,
      \ah2_reg[14]\(1) => grp_encode_fu_333_n_362,
      \ah2_reg[14]\(0) => grp_encode_fu_333_n_363,
      \ah2_reg[14]_0\(14 downto 0) => ah2(14 downto 0),
      al11 => al11,
      \al1_reg[11]\ => grp_decode_fu_399_n_216,
      \al1_reg[11]_0\ => grp_uppol1_fu_669_n_68,
      \al1_reg[12]\ => grp_uppol1_fu_669_n_61,
      \al1_reg[12]_0\ => grp_uppol1_fu_669_n_67,
      \al1_reg[13]\ => grp_uppol1_fu_669_n_63,
      \al1_reg[13]_0\ => grp_uppol1_fu_669_n_62,
      \al1_reg[14]\ => grp_uppol1_fu_669_n_64,
      \al1_reg[14]_0\ => grp_uppol1_fu_669_n_65,
      \al1_reg[15]\(15) => grp_encode_fu_333_n_410,
      \al1_reg[15]\(14) => grp_encode_fu_333_n_411,
      \al1_reg[15]\(13) => grp_encode_fu_333_n_412,
      \al1_reg[15]\(12) => grp_encode_fu_333_n_413,
      \al1_reg[15]\(11) => grp_encode_fu_333_n_414,
      \al1_reg[15]\(10) => grp_encode_fu_333_n_415,
      \al1_reg[15]\(9) => grp_encode_fu_333_n_416,
      \al1_reg[15]\(8) => grp_encode_fu_333_n_417,
      \al1_reg[15]\(7) => grp_encode_fu_333_n_418,
      \al1_reg[15]\(6) => grp_encode_fu_333_n_419,
      \al1_reg[15]\(5) => grp_encode_fu_333_n_420,
      \al1_reg[15]\(4) => grp_encode_fu_333_n_421,
      \al1_reg[15]\(3) => grp_encode_fu_333_n_422,
      \al1_reg[15]\(2) => grp_encode_fu_333_n_423,
      \al1_reg[15]\(1) => grp_encode_fu_333_n_424,
      \al1_reg[15]\(0) => grp_encode_fu_333_n_425,
      \al1_reg[15]_0\(15 downto 0) => al1(15 downto 0),
      \al2_reg[14]\(14) => grp_encode_fu_333_n_379,
      \al2_reg[14]\(13) => grp_encode_fu_333_n_380,
      \al2_reg[14]\(12) => grp_encode_fu_333_n_381,
      \al2_reg[14]\(11) => grp_encode_fu_333_n_382,
      \al2_reg[14]\(10) => grp_encode_fu_333_n_383,
      \al2_reg[14]\(9) => grp_encode_fu_333_n_384,
      \al2_reg[14]\(8) => grp_encode_fu_333_n_385,
      \al2_reg[14]\(7) => grp_encode_fu_333_n_386,
      \al2_reg[14]\(6) => grp_encode_fu_333_n_387,
      \al2_reg[14]\(5) => grp_encode_fu_333_n_388,
      \al2_reg[14]\(4) => grp_encode_fu_333_n_389,
      \al2_reg[14]\(3) => grp_encode_fu_333_n_390,
      \al2_reg[14]\(2) => grp_encode_fu_333_n_391,
      \al2_reg[14]\(1) => grp_encode_fu_333_n_392,
      \al2_reg[14]\(0) => grp_encode_fu_333_n_393,
      \al2_reg[14]_0\(14 downto 0) => al2(14 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => il0,
      \ap_CS_fsm_reg[0]_1\ => \^encoded_we0\,
      \ap_CS_fsm_reg[0]_2\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \ap_CS_fsm_reg[10]_0\(14) => grp_encode_fu_333_n_599,
      \ap_CS_fsm_reg[10]_0\(13) => grp_encode_fu_333_n_600,
      \ap_CS_fsm_reg[10]_0\(12) => grp_encode_fu_333_n_601,
      \ap_CS_fsm_reg[10]_0\(11) => grp_encode_fu_333_n_602,
      \ap_CS_fsm_reg[10]_0\(10) => grp_encode_fu_333_n_603,
      \ap_CS_fsm_reg[10]_0\(9) => grp_encode_fu_333_n_604,
      \ap_CS_fsm_reg[10]_0\(8) => grp_encode_fu_333_n_605,
      \ap_CS_fsm_reg[10]_0\(7) => grp_encode_fu_333_n_606,
      \ap_CS_fsm_reg[10]_0\(6) => grp_encode_fu_333_n_607,
      \ap_CS_fsm_reg[10]_0\(5) => grp_encode_fu_333_n_608,
      \ap_CS_fsm_reg[10]_0\(4) => grp_encode_fu_333_n_609,
      \ap_CS_fsm_reg[10]_0\(3) => grp_encode_fu_333_n_610,
      \ap_CS_fsm_reg[10]_0\(2) => grp_encode_fu_333_n_611,
      \ap_CS_fsm_reg[10]_0\(1) => grp_encode_fu_333_n_612,
      \ap_CS_fsm_reg[10]_0\(0) => grp_encode_fu_333_n_613,
      \ap_CS_fsm_reg[10]_1\(31) => grp_encode_fu_333_n_614,
      \ap_CS_fsm_reg[10]_1\(30) => grp_encode_fu_333_n_615,
      \ap_CS_fsm_reg[10]_1\(29) => grp_encode_fu_333_n_616,
      \ap_CS_fsm_reg[10]_1\(28) => grp_encode_fu_333_n_617,
      \ap_CS_fsm_reg[10]_1\(27) => grp_encode_fu_333_n_618,
      \ap_CS_fsm_reg[10]_1\(26) => grp_encode_fu_333_n_619,
      \ap_CS_fsm_reg[10]_1\(25) => grp_encode_fu_333_n_620,
      \ap_CS_fsm_reg[10]_1\(24) => grp_encode_fu_333_n_621,
      \ap_CS_fsm_reg[10]_1\(23) => grp_encode_fu_333_n_622,
      \ap_CS_fsm_reg[10]_1\(22) => grp_encode_fu_333_n_623,
      \ap_CS_fsm_reg[10]_1\(21) => grp_encode_fu_333_n_624,
      \ap_CS_fsm_reg[10]_1\(20) => grp_encode_fu_333_n_625,
      \ap_CS_fsm_reg[10]_1\(19) => grp_encode_fu_333_n_626,
      \ap_CS_fsm_reg[10]_1\(18) => grp_encode_fu_333_n_627,
      \ap_CS_fsm_reg[10]_1\(17) => grp_encode_fu_333_n_628,
      \ap_CS_fsm_reg[10]_1\(16) => grp_encode_fu_333_n_629,
      \ap_CS_fsm_reg[10]_1\(15) => grp_encode_fu_333_n_630,
      \ap_CS_fsm_reg[10]_1\(14) => grp_encode_fu_333_n_631,
      \ap_CS_fsm_reg[10]_1\(13) => grp_encode_fu_333_n_632,
      \ap_CS_fsm_reg[10]_1\(12) => grp_encode_fu_333_n_633,
      \ap_CS_fsm_reg[10]_1\(11) => grp_encode_fu_333_n_634,
      \ap_CS_fsm_reg[10]_1\(10) => grp_encode_fu_333_n_635,
      \ap_CS_fsm_reg[10]_1\(9) => grp_encode_fu_333_n_636,
      \ap_CS_fsm_reg[10]_1\(8) => grp_encode_fu_333_n_637,
      \ap_CS_fsm_reg[10]_1\(7) => grp_encode_fu_333_n_638,
      \ap_CS_fsm_reg[10]_1\(6) => grp_encode_fu_333_n_639,
      \ap_CS_fsm_reg[10]_1\(5) => grp_encode_fu_333_n_640,
      \ap_CS_fsm_reg[10]_1\(4) => grp_encode_fu_333_n_641,
      \ap_CS_fsm_reg[10]_1\(3) => grp_encode_fu_333_n_642,
      \ap_CS_fsm_reg[10]_1\(2) => grp_encode_fu_333_n_643,
      \ap_CS_fsm_reg[10]_1\(1) => grp_encode_fu_333_n_644,
      \ap_CS_fsm_reg[10]_1\(0) => grp_encode_fu_333_n_645,
      \ap_CS_fsm_reg[10]_2\(31) => grp_encode_fu_333_n_646,
      \ap_CS_fsm_reg[10]_2\(30) => grp_encode_fu_333_n_647,
      \ap_CS_fsm_reg[10]_2\(29) => grp_encode_fu_333_n_648,
      \ap_CS_fsm_reg[10]_2\(28) => grp_encode_fu_333_n_649,
      \ap_CS_fsm_reg[10]_2\(27) => grp_encode_fu_333_n_650,
      \ap_CS_fsm_reg[10]_2\(26) => grp_encode_fu_333_n_651,
      \ap_CS_fsm_reg[10]_2\(25) => grp_encode_fu_333_n_652,
      \ap_CS_fsm_reg[10]_2\(24) => grp_encode_fu_333_n_653,
      \ap_CS_fsm_reg[10]_2\(23) => grp_encode_fu_333_n_654,
      \ap_CS_fsm_reg[10]_2\(22) => grp_encode_fu_333_n_655,
      \ap_CS_fsm_reg[10]_2\(21) => grp_encode_fu_333_n_656,
      \ap_CS_fsm_reg[10]_2\(20) => grp_encode_fu_333_n_657,
      \ap_CS_fsm_reg[10]_2\(19) => grp_encode_fu_333_n_658,
      \ap_CS_fsm_reg[10]_2\(18) => grp_encode_fu_333_n_659,
      \ap_CS_fsm_reg[10]_2\(17) => grp_encode_fu_333_n_660,
      \ap_CS_fsm_reg[10]_2\(16) => grp_encode_fu_333_n_661,
      \ap_CS_fsm_reg[10]_2\(15) => grp_encode_fu_333_n_662,
      \ap_CS_fsm_reg[10]_2\(14) => grp_encode_fu_333_n_663,
      \ap_CS_fsm_reg[10]_2\(13) => grp_encode_fu_333_n_664,
      \ap_CS_fsm_reg[10]_2\(12) => grp_encode_fu_333_n_665,
      \ap_CS_fsm_reg[10]_2\(11) => grp_encode_fu_333_n_666,
      \ap_CS_fsm_reg[10]_2\(10) => grp_encode_fu_333_n_667,
      \ap_CS_fsm_reg[10]_2\(9) => grp_encode_fu_333_n_668,
      \ap_CS_fsm_reg[10]_2\(8) => grp_encode_fu_333_n_669,
      \ap_CS_fsm_reg[10]_2\(7) => grp_encode_fu_333_n_670,
      \ap_CS_fsm_reg[10]_2\(6) => grp_encode_fu_333_n_671,
      \ap_CS_fsm_reg[10]_2\(5) => grp_encode_fu_333_n_672,
      \ap_CS_fsm_reg[10]_2\(4) => grp_encode_fu_333_n_673,
      \ap_CS_fsm_reg[10]_2\(3) => grp_encode_fu_333_n_674,
      \ap_CS_fsm_reg[10]_2\(2) => grp_encode_fu_333_n_675,
      \ap_CS_fsm_reg[10]_2\(1) => grp_encode_fu_333_n_676,
      \ap_CS_fsm_reg[10]_2\(0) => grp_encode_fu_333_n_677,
      \ap_CS_fsm_reg[11]_0\(0) => delay_bpl_ce0,
      \ap_CS_fsm_reg[11]_1\(0) => delay_bph_ce0,
      \ap_CS_fsm_reg[11]_2\(0) => delay_dhx_we0,
      \ap_CS_fsm_reg[11]_3\(0) => delay_dltx_we0,
      \ap_CS_fsm_reg[11]_4\(2 downto 0) => delay_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[13]_0\(4) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[13]_0\(3) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[13]_0\(2) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[13]_0\(1) => ap_CS_fsm_state7_5,
      \ap_CS_fsm_reg[13]_0\(0) => grp_encode_fu_333_h_ce0,
      \ap_CS_fsm_reg[1]_0\(0) => grp_encode_fu_333_n_22,
      \ap_CS_fsm_reg[1]_1\(0) => grp_encode_fu_333_n_179,
      \ap_CS_fsm_reg[3]_0\(1) => grp_encode_fu_333_n_51,
      \ap_CS_fsm_reg[3]_0\(0) => grp_encode_fu_333_n_52,
      \ap_CS_fsm_reg[3]_1\(7) => grp_encode_fu_333_n_59,
      \ap_CS_fsm_reg[3]_1\(6) => grp_encode_fu_333_n_60,
      \ap_CS_fsm_reg[3]_1\(5) => grp_encode_fu_333_n_61,
      \ap_CS_fsm_reg[3]_1\(4) => grp_encode_fu_333_n_62,
      \ap_CS_fsm_reg[3]_1\(3) => grp_encode_fu_333_n_63,
      \ap_CS_fsm_reg[3]_1\(2) => grp_encode_fu_333_n_64,
      \ap_CS_fsm_reg[3]_1\(1) => grp_encode_fu_333_n_65,
      \ap_CS_fsm_reg[3]_1\(0) => grp_encode_fu_333_n_66,
      \ap_CS_fsm_reg[3]_10\ => grp_encode_fu_333_n_426,
      \ap_CS_fsm_reg[3]_2\(7) => grp_encode_fu_333_n_67,
      \ap_CS_fsm_reg[3]_2\(6) => grp_encode_fu_333_n_68,
      \ap_CS_fsm_reg[3]_2\(5) => grp_encode_fu_333_n_69,
      \ap_CS_fsm_reg[3]_2\(4) => grp_encode_fu_333_n_70,
      \ap_CS_fsm_reg[3]_2\(3) => grp_encode_fu_333_n_71,
      \ap_CS_fsm_reg[3]_2\(2) => grp_encode_fu_333_n_72,
      \ap_CS_fsm_reg[3]_2\(1) => grp_encode_fu_333_n_73,
      \ap_CS_fsm_reg[3]_2\(0) => grp_encode_fu_333_n_74,
      \ap_CS_fsm_reg[3]_3\(1) => grp_encode_fu_333_n_80,
      \ap_CS_fsm_reg[3]_3\(0) => grp_encode_fu_333_n_81,
      \ap_CS_fsm_reg[3]_4\(5) => grp_encode_fu_333_n_98,
      \ap_CS_fsm_reg[3]_4\(4) => grp_encode_fu_333_n_99,
      \ap_CS_fsm_reg[3]_4\(3) => grp_encode_fu_333_n_100,
      \ap_CS_fsm_reg[3]_4\(2) => grp_encode_fu_333_n_101,
      \ap_CS_fsm_reg[3]_4\(1) => grp_encode_fu_333_n_102,
      \ap_CS_fsm_reg[3]_4\(0) => grp_encode_fu_333_n_103,
      \ap_CS_fsm_reg[3]_5\(7) => grp_encode_fu_333_n_104,
      \ap_CS_fsm_reg[3]_5\(6) => grp_encode_fu_333_n_105,
      \ap_CS_fsm_reg[3]_5\(5) => grp_encode_fu_333_n_106,
      \ap_CS_fsm_reg[3]_5\(4) => grp_encode_fu_333_n_107,
      \ap_CS_fsm_reg[3]_5\(3) => grp_encode_fu_333_n_108,
      \ap_CS_fsm_reg[3]_5\(2) => grp_encode_fu_333_n_109,
      \ap_CS_fsm_reg[3]_5\(1) => grp_encode_fu_333_n_110,
      \ap_CS_fsm_reg[3]_5\(0) => grp_encode_fu_333_n_111,
      \ap_CS_fsm_reg[3]_6\(7) => grp_encode_fu_333_n_112,
      \ap_CS_fsm_reg[3]_6\(6) => grp_encode_fu_333_n_113,
      \ap_CS_fsm_reg[3]_6\(5) => grp_encode_fu_333_n_114,
      \ap_CS_fsm_reg[3]_6\(4) => grp_encode_fu_333_n_115,
      \ap_CS_fsm_reg[3]_6\(3) => grp_encode_fu_333_n_116,
      \ap_CS_fsm_reg[3]_6\(2) => grp_encode_fu_333_n_117,
      \ap_CS_fsm_reg[3]_6\(1) => grp_encode_fu_333_n_118,
      \ap_CS_fsm_reg[3]_6\(0) => grp_encode_fu_333_n_119,
      \ap_CS_fsm_reg[3]_7\(0) => ap_NS_fsm(4),
      \ap_CS_fsm_reg[3]_8\ => grp_encode_fu_333_n_316,
      \ap_CS_fsm_reg[3]_9\ => grp_encode_fu_333_n_317,
      \ap_CS_fsm_reg[4]_rep\(0) => grp_encode_fu_333_n_177,
      \ap_CS_fsm_reg[4]_rep_0\(0) => grp_encode_fu_333_n_178,
      \ap_CS_fsm_reg[4]_rep_1\(30) => grp_encode_fu_333_n_490,
      \ap_CS_fsm_reg[4]_rep_1\(29) => grp_encode_fu_333_n_491,
      \ap_CS_fsm_reg[4]_rep_1\(28) => grp_encode_fu_333_n_492,
      \ap_CS_fsm_reg[4]_rep_1\(27) => grp_encode_fu_333_n_493,
      \ap_CS_fsm_reg[4]_rep_1\(26) => grp_encode_fu_333_n_494,
      \ap_CS_fsm_reg[4]_rep_1\(25) => grp_encode_fu_333_n_495,
      \ap_CS_fsm_reg[4]_rep_1\(24) => grp_encode_fu_333_n_496,
      \ap_CS_fsm_reg[4]_rep_1\(23) => grp_encode_fu_333_n_497,
      \ap_CS_fsm_reg[4]_rep_1\(22) => grp_encode_fu_333_n_498,
      \ap_CS_fsm_reg[4]_rep_1\(21) => grp_encode_fu_333_n_499,
      \ap_CS_fsm_reg[4]_rep_1\(20) => grp_encode_fu_333_n_500,
      \ap_CS_fsm_reg[4]_rep_1\(19) => grp_encode_fu_333_n_501,
      \ap_CS_fsm_reg[4]_rep_1\(18) => grp_encode_fu_333_n_502,
      \ap_CS_fsm_reg[4]_rep_1\(17) => grp_encode_fu_333_n_503,
      \ap_CS_fsm_reg[4]_rep_1\(16) => grp_encode_fu_333_n_504,
      \ap_CS_fsm_reg[4]_rep_1\(15) => grp_encode_fu_333_n_505,
      \ap_CS_fsm_reg[4]_rep_1\(14) => grp_encode_fu_333_n_506,
      \ap_CS_fsm_reg[4]_rep_1\(13) => grp_encode_fu_333_n_507,
      \ap_CS_fsm_reg[4]_rep_1\(12) => grp_encode_fu_333_n_508,
      \ap_CS_fsm_reg[4]_rep_1\(11) => grp_encode_fu_333_n_509,
      \ap_CS_fsm_reg[4]_rep_1\(10) => grp_encode_fu_333_n_510,
      \ap_CS_fsm_reg[4]_rep_1\(9) => grp_encode_fu_333_n_511,
      \ap_CS_fsm_reg[4]_rep_1\(8) => grp_encode_fu_333_n_512,
      \ap_CS_fsm_reg[4]_rep_1\(7) => grp_encode_fu_333_n_513,
      \ap_CS_fsm_reg[4]_rep_1\(6) => grp_encode_fu_333_n_514,
      \ap_CS_fsm_reg[4]_rep_1\(5) => grp_encode_fu_333_n_515,
      \ap_CS_fsm_reg[4]_rep_1\(4) => grp_encode_fu_333_n_516,
      \ap_CS_fsm_reg[4]_rep_1\(3) => grp_encode_fu_333_n_517,
      \ap_CS_fsm_reg[4]_rep_1\(2) => grp_encode_fu_333_n_518,
      \ap_CS_fsm_reg[4]_rep_1\(1) => grp_encode_fu_333_n_519,
      \ap_CS_fsm_reg[4]_rep_1\(0) => grp_encode_fu_333_n_520,
      \ap_CS_fsm_reg[4]_rep_2\(30) => grp_encode_fu_333_n_521,
      \ap_CS_fsm_reg[4]_rep_2\(29) => grp_encode_fu_333_n_522,
      \ap_CS_fsm_reg[4]_rep_2\(28) => grp_encode_fu_333_n_523,
      \ap_CS_fsm_reg[4]_rep_2\(27) => grp_encode_fu_333_n_524,
      \ap_CS_fsm_reg[4]_rep_2\(26) => grp_encode_fu_333_n_525,
      \ap_CS_fsm_reg[4]_rep_2\(25) => grp_encode_fu_333_n_526,
      \ap_CS_fsm_reg[4]_rep_2\(24) => grp_encode_fu_333_n_527,
      \ap_CS_fsm_reg[4]_rep_2\(23) => grp_encode_fu_333_n_528,
      \ap_CS_fsm_reg[4]_rep_2\(22) => grp_encode_fu_333_n_529,
      \ap_CS_fsm_reg[4]_rep_2\(21) => grp_encode_fu_333_n_530,
      \ap_CS_fsm_reg[4]_rep_2\(20) => grp_encode_fu_333_n_531,
      \ap_CS_fsm_reg[4]_rep_2\(19) => grp_encode_fu_333_n_532,
      \ap_CS_fsm_reg[4]_rep_2\(18) => grp_encode_fu_333_n_533,
      \ap_CS_fsm_reg[4]_rep_2\(17) => grp_encode_fu_333_n_534,
      \ap_CS_fsm_reg[4]_rep_2\(16) => grp_encode_fu_333_n_535,
      \ap_CS_fsm_reg[4]_rep_2\(15) => grp_encode_fu_333_n_536,
      \ap_CS_fsm_reg[4]_rep_2\(14) => grp_encode_fu_333_n_537,
      \ap_CS_fsm_reg[4]_rep_2\(13) => grp_encode_fu_333_n_538,
      \ap_CS_fsm_reg[4]_rep_2\(12) => grp_encode_fu_333_n_539,
      \ap_CS_fsm_reg[4]_rep_2\(11) => grp_encode_fu_333_n_540,
      \ap_CS_fsm_reg[4]_rep_2\(10) => grp_encode_fu_333_n_541,
      \ap_CS_fsm_reg[4]_rep_2\(9) => grp_encode_fu_333_n_542,
      \ap_CS_fsm_reg[4]_rep_2\(8) => grp_encode_fu_333_n_543,
      \ap_CS_fsm_reg[4]_rep_2\(7) => grp_encode_fu_333_n_544,
      \ap_CS_fsm_reg[4]_rep_2\(6) => grp_encode_fu_333_n_545,
      \ap_CS_fsm_reg[4]_rep_2\(5) => grp_encode_fu_333_n_546,
      \ap_CS_fsm_reg[4]_rep_2\(4) => grp_encode_fu_333_n_547,
      \ap_CS_fsm_reg[4]_rep_2\(3) => grp_encode_fu_333_n_548,
      \ap_CS_fsm_reg[4]_rep_2\(2) => grp_encode_fu_333_n_549,
      \ap_CS_fsm_reg[4]_rep_2\(1) => grp_encode_fu_333_n_550,
      \ap_CS_fsm_reg[4]_rep_2\(0) => grp_encode_fu_333_n_551,
      \ap_CS_fsm_reg[4]_rep__0\ => \p_0_in__0\,
      \ap_CS_fsm_reg[4]_rep__0_0\(0) => delay_dhx_we1,
      \ap_CS_fsm_reg[4]_rep__0_1\(4 downto 0) => tqmf_address0(4 downto 0),
      \ap_CS_fsm_reg[4]_rep__0_2\(0) => tqmf_we1,
      \ap_CS_fsm_reg[6]_0\(1) => grp_encode_fu_333_delay_dhx_address1(2),
      \ap_CS_fsm_reg[6]_0\(0) => grp_encode_fu_333_delay_dhx_address1(0),
      \ap_CS_fsm_reg[7]_0\(2) => grp_encode_fu_333_delay_dltx_address1(1),
      \ap_CS_fsm_reg[7]_0\(1) => \grp_upzero_fu_361/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_0\(0) => \grp_upzero_fu_361/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[7]_1\(2) => grp_encode_fu_333_delay_dhx_address1(1),
      \ap_CS_fsm_reg[7]_1\(1) => \grp_upzero_fu_370/ap_CS_fsm_state6\,
      \ap_CS_fsm_reg[7]_1\(0) => \grp_upzero_fu_370/ap_CS_fsm_state4\,
      \ap_CS_fsm_reg[7]_rep\(14) => grp_encode_fu_333_n_552,
      \ap_CS_fsm_reg[7]_rep\(13) => grp_encode_fu_333_n_553,
      \ap_CS_fsm_reg[7]_rep\(12) => grp_encode_fu_333_n_554,
      \ap_CS_fsm_reg[7]_rep\(11) => grp_encode_fu_333_n_555,
      \ap_CS_fsm_reg[7]_rep\(10) => grp_encode_fu_333_n_556,
      \ap_CS_fsm_reg[7]_rep\(9) => grp_encode_fu_333_n_557,
      \ap_CS_fsm_reg[7]_rep\(8) => grp_encode_fu_333_n_558,
      \ap_CS_fsm_reg[7]_rep\(7) => grp_encode_fu_333_n_559,
      \ap_CS_fsm_reg[7]_rep\(6) => grp_encode_fu_333_n_560,
      \ap_CS_fsm_reg[7]_rep\(5) => grp_encode_fu_333_n_561,
      \ap_CS_fsm_reg[7]_rep\(4) => grp_encode_fu_333_n_562,
      \ap_CS_fsm_reg[7]_rep\(3) => grp_encode_fu_333_n_563,
      \ap_CS_fsm_reg[7]_rep\(2) => grp_encode_fu_333_n_564,
      \ap_CS_fsm_reg[7]_rep\(1) => grp_encode_fu_333_n_565,
      \ap_CS_fsm_reg[7]_rep\(0) => grp_encode_fu_333_n_566,
      \ap_CS_fsm_reg[7]_rep__3\ => grp_encode_fu_333_n_261,
      \ap_CS_fsm_reg[7]_rep__3_0\ => grp_encode_fu_333_n_262,
      \ap_CS_fsm_reg[7]_rep__3_1\ => grp_encode_fu_333_n_263,
      \ap_CS_fsm_reg[7]_rep__3_10\ => grp_encode_fu_333_n_272,
      \ap_CS_fsm_reg[7]_rep__3_11\ => grp_encode_fu_333_n_273,
      \ap_CS_fsm_reg[7]_rep__3_12\ => grp_encode_fu_333_n_274,
      \ap_CS_fsm_reg[7]_rep__3_13\ => grp_encode_fu_333_n_275,
      \ap_CS_fsm_reg[7]_rep__3_14\ => grp_encode_fu_333_n_276,
      \ap_CS_fsm_reg[7]_rep__3_15\ => grp_encode_fu_333_n_277,
      \ap_CS_fsm_reg[7]_rep__3_16\ => grp_encode_fu_333_n_278,
      \ap_CS_fsm_reg[7]_rep__3_17\ => grp_encode_fu_333_n_279,
      \ap_CS_fsm_reg[7]_rep__3_18\ => grp_encode_fu_333_n_280,
      \ap_CS_fsm_reg[7]_rep__3_19\ => grp_encode_fu_333_n_281,
      \ap_CS_fsm_reg[7]_rep__3_2\ => grp_encode_fu_333_n_264,
      \ap_CS_fsm_reg[7]_rep__3_20\ => grp_encode_fu_333_n_282,
      \ap_CS_fsm_reg[7]_rep__3_21\ => grp_encode_fu_333_n_283,
      \ap_CS_fsm_reg[7]_rep__3_22\ => grp_encode_fu_333_n_284,
      \ap_CS_fsm_reg[7]_rep__3_23\ => grp_encode_fu_333_n_285,
      \ap_CS_fsm_reg[7]_rep__3_24\ => grp_encode_fu_333_n_286,
      \ap_CS_fsm_reg[7]_rep__3_25\ => grp_encode_fu_333_n_287,
      \ap_CS_fsm_reg[7]_rep__3_26\ => grp_encode_fu_333_n_288,
      \ap_CS_fsm_reg[7]_rep__3_27\ => grp_encode_fu_333_n_289,
      \ap_CS_fsm_reg[7]_rep__3_28\ => grp_encode_fu_333_n_290,
      \ap_CS_fsm_reg[7]_rep__3_29\ => grp_encode_fu_333_n_291,
      \ap_CS_fsm_reg[7]_rep__3_3\ => grp_encode_fu_333_n_265,
      \ap_CS_fsm_reg[7]_rep__3_30\ => grp_encode_fu_333_n_292,
      \ap_CS_fsm_reg[7]_rep__3_31\ => grp_encode_fu_333_n_293,
      \ap_CS_fsm_reg[7]_rep__3_32\ => grp_encode_fu_333_n_294,
      \ap_CS_fsm_reg[7]_rep__3_33\ => grp_encode_fu_333_n_295,
      \ap_CS_fsm_reg[7]_rep__3_34\ => grp_encode_fu_333_n_296,
      \ap_CS_fsm_reg[7]_rep__3_35\ => grp_encode_fu_333_n_297,
      \ap_CS_fsm_reg[7]_rep__3_36\ => grp_encode_fu_333_n_298,
      \ap_CS_fsm_reg[7]_rep__3_37\ => grp_encode_fu_333_n_299,
      \ap_CS_fsm_reg[7]_rep__3_38\ => grp_encode_fu_333_n_300,
      \ap_CS_fsm_reg[7]_rep__3_39\ => grp_encode_fu_333_n_301,
      \ap_CS_fsm_reg[7]_rep__3_4\ => grp_encode_fu_333_n_266,
      \ap_CS_fsm_reg[7]_rep__3_40\ => grp_encode_fu_333_n_302,
      \ap_CS_fsm_reg[7]_rep__3_41\ => grp_encode_fu_333_n_303,
      \ap_CS_fsm_reg[7]_rep__3_42\ => grp_encode_fu_333_n_304,
      \ap_CS_fsm_reg[7]_rep__3_43\ => grp_encode_fu_333_n_305,
      \ap_CS_fsm_reg[7]_rep__3_44\ => grp_encode_fu_333_n_306,
      \ap_CS_fsm_reg[7]_rep__3_5\ => grp_encode_fu_333_n_267,
      \ap_CS_fsm_reg[7]_rep__3_6\ => grp_encode_fu_333_n_268,
      \ap_CS_fsm_reg[7]_rep__3_7\ => grp_encode_fu_333_n_269,
      \ap_CS_fsm_reg[7]_rep__3_8\ => grp_encode_fu_333_n_270,
      \ap_CS_fsm_reg[7]_rep__3_9\ => grp_encode_fu_333_n_271,
      \ap_CS_fsm_reg[7]_rep__4\ => grp_encode_fu_333_n_214,
      \ap_CS_fsm_reg[7]_rep__4_0\ => grp_encode_fu_333_n_215,
      \ap_CS_fsm_reg[7]_rep__4_1\ => grp_encode_fu_333_n_216,
      \ap_CS_fsm_reg[7]_rep__4_10\ => grp_encode_fu_333_n_225,
      \ap_CS_fsm_reg[7]_rep__4_11\ => grp_encode_fu_333_n_226,
      \ap_CS_fsm_reg[7]_rep__4_12\ => grp_encode_fu_333_n_227,
      \ap_CS_fsm_reg[7]_rep__4_13\ => grp_encode_fu_333_n_228,
      \ap_CS_fsm_reg[7]_rep__4_14\ => grp_encode_fu_333_n_229,
      \ap_CS_fsm_reg[7]_rep__4_15\ => grp_encode_fu_333_n_230,
      \ap_CS_fsm_reg[7]_rep__4_16\ => grp_encode_fu_333_n_231,
      \ap_CS_fsm_reg[7]_rep__4_17\ => grp_encode_fu_333_n_232,
      \ap_CS_fsm_reg[7]_rep__4_18\ => grp_encode_fu_333_n_233,
      \ap_CS_fsm_reg[7]_rep__4_19\ => grp_encode_fu_333_n_234,
      \ap_CS_fsm_reg[7]_rep__4_2\ => grp_encode_fu_333_n_217,
      \ap_CS_fsm_reg[7]_rep__4_20\ => grp_encode_fu_333_n_235,
      \ap_CS_fsm_reg[7]_rep__4_21\ => grp_encode_fu_333_n_236,
      \ap_CS_fsm_reg[7]_rep__4_22\ => grp_encode_fu_333_n_237,
      \ap_CS_fsm_reg[7]_rep__4_23\ => grp_encode_fu_333_n_238,
      \ap_CS_fsm_reg[7]_rep__4_24\ => grp_encode_fu_333_n_239,
      \ap_CS_fsm_reg[7]_rep__4_25\ => grp_encode_fu_333_n_240,
      \ap_CS_fsm_reg[7]_rep__4_26\ => grp_encode_fu_333_n_241,
      \ap_CS_fsm_reg[7]_rep__4_27\ => grp_encode_fu_333_n_242,
      \ap_CS_fsm_reg[7]_rep__4_28\ => grp_encode_fu_333_n_243,
      \ap_CS_fsm_reg[7]_rep__4_29\ => grp_encode_fu_333_n_244,
      \ap_CS_fsm_reg[7]_rep__4_3\ => grp_encode_fu_333_n_218,
      \ap_CS_fsm_reg[7]_rep__4_30\ => grp_encode_fu_333_n_245,
      \ap_CS_fsm_reg[7]_rep__4_31\ => grp_encode_fu_333_n_246,
      \ap_CS_fsm_reg[7]_rep__4_32\ => grp_encode_fu_333_n_247,
      \ap_CS_fsm_reg[7]_rep__4_33\ => grp_encode_fu_333_n_248,
      \ap_CS_fsm_reg[7]_rep__4_34\ => grp_encode_fu_333_n_249,
      \ap_CS_fsm_reg[7]_rep__4_35\ => grp_encode_fu_333_n_250,
      \ap_CS_fsm_reg[7]_rep__4_36\ => grp_encode_fu_333_n_251,
      \ap_CS_fsm_reg[7]_rep__4_37\ => grp_encode_fu_333_n_252,
      \ap_CS_fsm_reg[7]_rep__4_38\ => grp_encode_fu_333_n_253,
      \ap_CS_fsm_reg[7]_rep__4_39\ => grp_encode_fu_333_n_254,
      \ap_CS_fsm_reg[7]_rep__4_4\ => grp_encode_fu_333_n_219,
      \ap_CS_fsm_reg[7]_rep__4_40\ => grp_encode_fu_333_n_255,
      \ap_CS_fsm_reg[7]_rep__4_41\ => grp_encode_fu_333_n_256,
      \ap_CS_fsm_reg[7]_rep__4_42\ => grp_encode_fu_333_n_257,
      \ap_CS_fsm_reg[7]_rep__4_43\ => grp_encode_fu_333_n_258,
      \ap_CS_fsm_reg[7]_rep__4_44\ => grp_encode_fu_333_n_259,
      \ap_CS_fsm_reg[7]_rep__4_45\ => grp_encode_fu_333_n_260,
      \ap_CS_fsm_reg[7]_rep__4_5\ => grp_encode_fu_333_n_220,
      \ap_CS_fsm_reg[7]_rep__4_6\ => grp_encode_fu_333_n_221,
      \ap_CS_fsm_reg[7]_rep__4_7\ => grp_encode_fu_333_n_222,
      \ap_CS_fsm_reg[7]_rep__4_8\ => grp_encode_fu_333_n_223,
      \ap_CS_fsm_reg[7]_rep__4_9\ => grp_encode_fu_333_n_224,
      \ap_CS_fsm_reg[7]_rep__6\ => grp_encode_fu_333_n_307,
      \ap_CS_fsm_reg[7]_rep__6_0\ => grp_encode_fu_333_n_308,
      \ap_CS_fsm_reg[7]_rep__6_1\ => grp_encode_fu_333_n_309,
      \ap_CS_fsm_reg[7]_rep__6_2\ => grp_encode_fu_333_n_310,
      \ap_CS_fsm_reg[7]_rep__6_3\ => grp_encode_fu_333_n_311,
      \ap_CS_fsm_reg[7]_rep__6_4\ => grp_encode_fu_333_n_312,
      \ap_CS_fsm_reg[7]_rep__6_5\ => grp_encode_fu_333_n_313,
      \ap_CS_fsm_reg[7]_rep__6_6\ => grp_encode_fu_333_n_314,
      \ap_CS_fsm_reg[7]_rep__6_7\ => grp_encode_fu_333_n_315,
      \ap_CS_fsm_reg[7]_rep__7\ => grp_encode_fu_333_n_158,
      \ap_CS_fsm_reg[8]_0\(0) => grp_encode_fu_333_qq4_code4_table_ce0,
      ap_clk => ap_clk,
      ap_return(31 downto 0) => grp_filtep_fu_650_ap_return(31 downto 0),
      \ap_return_preg[15]_i_33__0\(0) => apl1_reg_194(12),
      \ap_return_preg_reg[15]\(12 downto 8) => grp_decode_fu_399_grp_uppol1_fu_669_p_din2(14 downto 10),
      \ap_return_preg_reg[15]\(7 downto 0) => grp_decode_fu_399_grp_uppol1_fu_669_p_din2(7 downto 0),
      ap_rst => ap_rst,
      bpl_q0(31 downto 0) => grp_filtez_fu_318_bpl_q0(31 downto 0),
      \dec_nbh_reg[0]\ => \ap_CS_fsm_reg[7]_rep_n_20\,
      \dec_nbh_reg[14]\(0) => grp_decode_fu_399_dec_ph1_o_ap_vld,
      delay_bph_address0(2 downto 0) => delay_bph_address0(2 downto 0),
      delay_bpl_address0(2 downto 0) => delay_bpl_address0(2 downto 0),
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      deth1 => deth1,
      \deth_reg[14]\(0) => deth(14),
      detl(0) => grp_encode_fu_333_n_21,
      \detl_reg[14]\(0) => detl(14),
      \dlti_load_2_reg_379_reg[15]\(15 downto 0) => delay_dltx_q0(15 downto 0),
      \dlti_load_4_reg_396_reg[15]\(15 downto 0) => grp_encode_fu_333_delay_dhx_d1(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_0\(15 downto 0) => delay_dltx_q1(15 downto 0),
      \dlti_load_4_reg_396_reg[15]_1\(15 downto 0) => delay_dhx_q1(15 downto 0),
      encoded_ce0 => encoded_ce0,
      encoded_ce0_0(3) => ap_CS_fsm_state6,
      encoded_ce0_0(2) => ap_CS_fsm_state5,
      encoded_ce0_0(1) => ap_CS_fsm_state4,
      encoded_ce0_0(0) => ap_CS_fsm_state2,
      encoded_d0(5 downto 0) => \^encoded_d0\(5 downto 0),
      grp_decode_fu_399_grp_logscl_fu_657_p_start => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      grp_decode_fu_399_grp_scalel_fu_663_p_start => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      grp_decode_fu_399_grp_uppol2_fu_676_p_start => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0) => grp_decode_fu_399_tmp_s_logsch_fu_684_p_din1(0),
      grp_encode_fu_333_ap_start_reg => grp_encode_fu_333_ap_start_reg,
      grp_encode_fu_333_grp_logscl_fu_657_p_start => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      grp_encode_fu_333_grp_scalel_fu_663_p_start => grp_encode_fu_333_grp_scalel_fu_663_p_start,
      grp_encode_fu_333_grp_uppol1_fu_669_p_start => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      grp_encode_fu_333_grp_uppol2_fu_676_p_start => grp_encode_fu_333_grp_uppol2_fu_676_p_start,
      grp_logscl_fu_353_ap_start_reg_reg_0(0) => ap_NS_fsm_4(0),
      grp_logscl_fu_353_ap_start_reg_reg_1(1) => grp_logscl_fu_657_ap_ready,
      grp_logscl_fu_353_ap_start_reg_reg_1(0) => grp_logscl_fu_657_n_21,
      grp_logscl_fu_657_ap_done => grp_logscl_fu_657_ap_done,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_scalel_fu_403_ap_start_reg_reg_0(0) => ilb_table_ce0,
      grp_scalel_fu_403_ap_start_reg_reg_1(1) => grp_scalel_fu_663_ap_ready,
      grp_scalel_fu_403_ap_start_reg_reg_1(0) => ap_CS_fsm_state1,
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(14),
      grp_uppol1_fu_414_ap_start_reg_reg_0(0) => grp_uppol1_fu_669_ap_ready,
      grp_uppol1_fu_669_ap_done => grp_uppol1_fu_669_ap_done,
      grp_uppol1_fu_669_ap_return(11) => grp_uppol1_fu_669_ap_return(15),
      grp_uppol1_fu_669_ap_return(10 downto 0) => grp_uppol1_fu_669_ap_return(10 downto 0),
      grp_uppol2_fu_379_ap_start_reg_reg_0(0) => ap_NS_fsm_3(0),
      grp_uppol2_fu_379_ap_start_reg_reg_1(1) => grp_uppol2_fu_676_ap_ready,
      grp_uppol2_fu_379_ap_start_reg_reg_1(0) => grp_uppol2_fu_676_n_22,
      grp_uppol2_fu_676_ap_done => grp_uppol2_fu_676_ap_done,
      \idx_fu_196_reg[2]_0\(1 downto 0) => idx_fu_196_reg(2 downto 1),
      \idx_fu_196_reg[4]_0\(1 downto 0) => grp_encode_fu_333_h_address0(4 downto 3),
      \nbl_reg[14]\(14) => grp_encode_fu_333_n_364,
      \nbl_reg[14]\(13) => grp_encode_fu_333_n_365,
      \nbl_reg[14]\(12) => grp_encode_fu_333_n_366,
      \nbl_reg[14]\(11) => grp_encode_fu_333_n_367,
      \nbl_reg[14]\(10) => grp_encode_fu_333_n_368,
      \nbl_reg[14]\(9) => grp_encode_fu_333_n_369,
      \nbl_reg[14]\(8) => grp_encode_fu_333_n_370,
      \nbl_reg[14]\(7) => grp_encode_fu_333_n_371,
      \nbl_reg[14]\(6) => grp_encode_fu_333_n_372,
      \nbl_reg[14]\(5) => grp_encode_fu_333_n_373,
      \nbl_reg[14]\(4) => grp_encode_fu_333_n_374,
      \nbl_reg[14]\(3) => grp_encode_fu_333_n_375,
      \nbl_reg[14]\(2) => grp_encode_fu_333_n_376,
      \nbl_reg[14]\(1) => grp_encode_fu_333_n_377,
      \nbl_reg[14]\(0) => grp_encode_fu_333_n_378,
      \nbl_reg[14]_0\(14 downto 0) => nbl(14 downto 0),
      p_0_in => p_0_in,
      plt1(31) => grp_encode_fu_333_n_567,
      plt1(30) => grp_encode_fu_333_n_568,
      plt1(29) => grp_encode_fu_333_n_569,
      plt1(28) => grp_encode_fu_333_n_570,
      plt1(27) => grp_encode_fu_333_n_571,
      plt1(26) => grp_encode_fu_333_n_572,
      plt1(25) => grp_encode_fu_333_n_573,
      plt1(24) => grp_encode_fu_333_n_574,
      plt1(23) => grp_encode_fu_333_n_575,
      plt1(22) => grp_encode_fu_333_n_576,
      plt1(21) => grp_encode_fu_333_n_577,
      plt1(20) => grp_encode_fu_333_n_578,
      plt1(19) => grp_encode_fu_333_n_579,
      plt1(18) => grp_encode_fu_333_n_580,
      plt1(17) => grp_encode_fu_333_n_581,
      plt1(16) => grp_encode_fu_333_n_582,
      plt1(15) => grp_encode_fu_333_n_583,
      plt1(14) => grp_encode_fu_333_n_584,
      plt1(13) => grp_encode_fu_333_n_585,
      plt1(12) => grp_encode_fu_333_n_586,
      plt1(11) => grp_encode_fu_333_n_587,
      plt1(10) => grp_encode_fu_333_n_588,
      plt1(9) => grp_encode_fu_333_n_589,
      plt1(8) => grp_encode_fu_333_n_590,
      plt1(7) => grp_encode_fu_333_n_591,
      plt1(6) => grp_encode_fu_333_n_592,
      plt1(5) => grp_encode_fu_333_n_593,
      plt1(4) => grp_encode_fu_333_n_594,
      plt1(3) => grp_encode_fu_333_n_595,
      plt1(2) => grp_encode_fu_333_n_596,
      plt1(1) => grp_encode_fu_333_n_597,
      plt1(0) => grp_encode_fu_333_n_598,
      \plt1_load_reg_1365_reg[31]_0\(31 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din4(31 downto 0),
      \plt1_load_reg_1365_reg[31]_1\(31 downto 0) => plt1(31 downto 0),
      \plt2_load_reg_1371_reg[31]_0\(31 downto 0) => grp_encode_fu_333_grp_uppol2_fu_676_p_din5(31 downto 0),
      \plt2_load_reg_1371_reg[31]_1\(31 downto 0) => plt2(31 downto 0),
      \q0_reg[0]\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \q0_reg[0]_0\ => grp_reset_fu_243_n_35,
      \q0_reg[31]\ => grp_reset_fu_243_n_31,
      \q0_reg[31]_0\(2 downto 0) => grp_reset_fu_243_delay_bpl_address0(2 downto 0),
      \q0_reg[5]\(5 downto 2) => grp_encode_fu_333_qq4_code4_table_address0(3 downto 0),
      \q0_reg[5]\(1 downto 0) => grp_encode_fu_333_il(1 downto 0),
      ram_reg_0_7_30_30_i_2(23 downto 0) => \grp_upzero_fu_361/wd3_fu_274_p4\(31 downto 8),
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => \grp_upzero_fu_370/wd3_fu_274_p4\(31 downto 8),
      ram_reg_bram_0(2) => grp_reset_fu_243_tqmf_ce0,
      ram_reg_bram_0(1) => grp_reset_fu_243_delay_dltx_ce0,
      ram_reg_bram_0(0) => grp_reset_fu_243_n_26,
      ram_reg_bram_0_0(0) => grp_reset_fu_243_tqmf_we0,
      ram_reg_bram_0_1 => grp_reset_fu_243_n_27,
      ram_reg_bram_0_2(2 downto 0) => grp_reset_fu_243_delay_dltx_address0(2 downto 0),
      \reg_180_reg[15]\(15) => grp_encode_fu_333_n_443,
      \reg_180_reg[15]\(14) => grp_encode_fu_333_n_444,
      \reg_180_reg[15]\(13) => grp_encode_fu_333_n_445,
      \reg_180_reg[15]\(12) => grp_encode_fu_333_n_446,
      \reg_180_reg[15]\(11) => grp_encode_fu_333_n_447,
      \reg_180_reg[15]\(10) => grp_encode_fu_333_n_448,
      \reg_180_reg[15]\(9) => grp_encode_fu_333_n_449,
      \reg_180_reg[15]\(8) => grp_encode_fu_333_n_450,
      \reg_180_reg[15]\(7) => grp_encode_fu_333_n_451,
      \reg_180_reg[15]\(6) => grp_encode_fu_333_n_452,
      \reg_180_reg[15]\(5) => grp_encode_fu_333_n_453,
      \reg_180_reg[15]\(4) => grp_encode_fu_333_n_454,
      \reg_180_reg[15]\(3) => grp_encode_fu_333_n_455,
      \reg_180_reg[15]\(2) => grp_encode_fu_333_n_456,
      \reg_180_reg[15]\(1) => grp_encode_fu_333_n_457,
      \reg_180_reg[15]\(0) => grp_encode_fu_333_n_458,
      \reg_180_reg[15]_0\(15 downto 0) => \grp_upzero_fu_361/p_1_in\(15 downto 0),
      \reg_180_reg[15]_1\(15 downto 0) => \grp_upzero_fu_370/p_1_in\(15 downto 0),
      \reg_407_reg[12]\ => grp_encode_fu_333_n_156,
      \reg_407_reg[12]_0\ => grp_encode_fu_333_n_159,
      \reg_407_reg[2]\ => grp_encode_fu_333_n_154,
      \reg_407_reg[4]\ => grp_encode_fu_333_n_153,
      \reg_407_reg[6]\ => grp_encode_fu_333_n_137,
      \rh2_reg[30]\(30) => grp_encode_fu_333_n_318,
      \rh2_reg[30]\(29) => grp_encode_fu_333_n_319,
      \rh2_reg[30]\(28) => grp_encode_fu_333_n_320,
      \rh2_reg[30]\(27) => grp_encode_fu_333_n_321,
      \rh2_reg[30]\(26) => grp_encode_fu_333_n_322,
      \rh2_reg[30]\(25) => grp_encode_fu_333_n_323,
      \rh2_reg[30]\(24) => grp_encode_fu_333_n_324,
      \rh2_reg[30]\(23) => grp_encode_fu_333_n_325,
      \rh2_reg[30]\(22) => grp_encode_fu_333_n_326,
      \rh2_reg[30]\(21) => grp_encode_fu_333_n_327,
      \rh2_reg[30]\(20) => grp_encode_fu_333_n_328,
      \rh2_reg[30]\(19) => grp_encode_fu_333_n_329,
      \rh2_reg[30]\(18) => grp_encode_fu_333_n_330,
      \rh2_reg[30]\(17) => grp_encode_fu_333_n_331,
      \rh2_reg[30]\(16) => grp_encode_fu_333_n_332,
      \rh2_reg[30]\(15) => grp_encode_fu_333_n_333,
      \rh2_reg[30]\(14) => grp_encode_fu_333_n_334,
      \rh2_reg[30]\(13) => grp_encode_fu_333_n_335,
      \rh2_reg[30]\(12) => grp_encode_fu_333_n_336,
      \rh2_reg[30]\(11) => grp_encode_fu_333_n_337,
      \rh2_reg[30]\(10) => grp_encode_fu_333_n_338,
      \rh2_reg[30]\(9) => grp_encode_fu_333_n_339,
      \rh2_reg[30]\(8) => grp_encode_fu_333_n_340,
      \rh2_reg[30]\(7) => grp_encode_fu_333_n_341,
      \rh2_reg[30]\(6) => grp_encode_fu_333_n_342,
      \rh2_reg[30]\(5) => grp_encode_fu_333_n_343,
      \rh2_reg[30]\(4) => grp_encode_fu_333_n_344,
      \rh2_reg[30]\(3) => grp_encode_fu_333_n_345,
      \rh2_reg[30]\(2) => grp_encode_fu_333_n_346,
      \rh2_reg[30]\(1) => grp_encode_fu_333_n_347,
      \rh2_reg[30]\(0) => grp_encode_fu_333_n_348,
      \rh2_reg[30]_0\(30 downto 0) => rh1(30 downto 0),
      \rh2_reg[30]_1\(30 downto 0) => rh2(30 downto 0),
      \rlt1_reg[0]\ => \ap_CS_fsm_reg[4]_rep_n_20\,
      \rlt1_reg[30]\(30) => grp_encode_fu_333_n_459,
      \rlt1_reg[30]\(29) => grp_encode_fu_333_n_460,
      \rlt1_reg[30]\(28) => grp_encode_fu_333_n_461,
      \rlt1_reg[30]\(27) => grp_encode_fu_333_n_462,
      \rlt1_reg[30]\(26) => grp_encode_fu_333_n_463,
      \rlt1_reg[30]\(25) => grp_encode_fu_333_n_464,
      \rlt1_reg[30]\(24) => grp_encode_fu_333_n_465,
      \rlt1_reg[30]\(23) => grp_encode_fu_333_n_466,
      \rlt1_reg[30]\(22) => grp_encode_fu_333_n_467,
      \rlt1_reg[30]\(21) => grp_encode_fu_333_n_468,
      \rlt1_reg[30]\(20) => grp_encode_fu_333_n_469,
      \rlt1_reg[30]\(19) => grp_encode_fu_333_n_470,
      \rlt1_reg[30]\(18) => grp_encode_fu_333_n_471,
      \rlt1_reg[30]\(17) => grp_encode_fu_333_n_472,
      \rlt1_reg[30]\(16) => grp_encode_fu_333_n_473,
      \rlt1_reg[30]\(15) => grp_encode_fu_333_n_474,
      \rlt1_reg[30]\(14) => grp_encode_fu_333_n_475,
      \rlt1_reg[30]\(13) => grp_encode_fu_333_n_476,
      \rlt1_reg[30]\(12) => grp_encode_fu_333_n_477,
      \rlt1_reg[30]\(11) => grp_encode_fu_333_n_478,
      \rlt1_reg[30]\(10) => grp_encode_fu_333_n_479,
      \rlt1_reg[30]\(9) => grp_encode_fu_333_n_480,
      \rlt1_reg[30]\(8) => grp_encode_fu_333_n_481,
      \rlt1_reg[30]\(7) => grp_encode_fu_333_n_482,
      \rlt1_reg[30]\(6) => grp_encode_fu_333_n_483,
      \rlt1_reg[30]\(5) => grp_encode_fu_333_n_484,
      \rlt1_reg[30]\(4) => grp_encode_fu_333_n_485,
      \rlt1_reg[30]\(3) => grp_encode_fu_333_n_486,
      \rlt1_reg[30]\(2) => grp_encode_fu_333_n_487,
      \rlt1_reg[30]\(1) => grp_encode_fu_333_n_488,
      \rlt1_reg[30]\(0) => grp_encode_fu_333_n_489,
      \rlt2_reg[30]\(30 downto 0) => rlt1(30 downto 0),
      sext_ln244_fu_499_p1(30 downto 0) => sext_ln244_fu_499_p1(32 downto 2),
      sext_ln618_fu_86_p1(14 downto 0) => \tmp_s_logsch_fu_684/sext_ln618_fu_86_p1\(14 downto 0),
      \tmp_3_reg_1403_reg[14]_0\(14 downto 0) => grp_logscl_fu_657_ap_return(14 downto 0),
      \tmp_5_reg_1408_reg[0]_0\ => grp_encode_fu_333_n_155,
      \tmp_5_reg_1408_reg[10]_0\ => grp_encode_fu_333_n_157,
      \tmp_5_reg_1408_reg[11]_0\ => grp_encode_fu_333_n_160,
      \tmp_5_reg_1408_reg[14]_0\(14 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din2(14 downto 0),
      \tmp_5_reg_1408_reg[14]_1\(14 downto 0) => grp_uppol2_fu_676_ap_return(14 downto 0),
      \tmp_product__0_i_1__3\(30 downto 0) => rlt2(30 downto 0),
      \tmp_product_i_15__6\ => \ap_CS_fsm_reg[7]_rep__3_n_20\,
      \tmp_product_i_16__5\ => \ap_CS_fsm_reg[7]_rep__4_n_20\,
      \tmp_reg_129_reg[3]\ => \ap_CS_fsm_reg[7]_rep__6_n_20\,
      \tmp_s_reg_1381_reg[10]_0\(0) => grp_decode_fu_399_n_287,
      \tmp_s_reg_1381_reg[10]_1\(6) => grp_decode_fu_399_n_290,
      \tmp_s_reg_1381_reg[10]_1\(5) => grp_decode_fu_399_n_291,
      \tmp_s_reg_1381_reg[10]_1\(4) => grp_decode_fu_399_n_292,
      \tmp_s_reg_1381_reg[10]_1\(3) => grp_decode_fu_399_n_293,
      \tmp_s_reg_1381_reg[10]_1\(2) => grp_decode_fu_399_n_294,
      \tmp_s_reg_1381_reg[10]_1\(1) => grp_decode_fu_399_n_295,
      \tmp_s_reg_1381_reg[10]_1\(0) => grp_decode_fu_399_n_296,
      \tmp_s_reg_1381_reg[10]_i_2_0\(3 downto 0) => tmp_s_logsch_fu_684_ap_return(14 downto 11),
      \tmp_s_reg_1381_reg[10]_i_2_1\ => grp_encode_fu_333_n_171,
      \tmp_s_reg_1381_reg[7]_0\(0) => tmp_s_logsch_fu_684_ih(0),
      \tmp_s_reg_1381_reg[7]_1\(1) => grp_decode_fu_399_n_299,
      \tmp_s_reg_1381_reg[7]_1\(0) => grp_decode_fu_399_n_300,
      tqmf_address0(4 downto 0) => grp_reset_fu_243_tqmf_address0(4 downto 0),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1,
      \trunc_ln269_reg_1263_reg[4]_0\(4 downto 0) => grp_encode_fu_333_tqmf_address1(4 downto 0)
    );
grp_encode_fu_333_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_333_n_426,
      Q => grp_encode_fu_333_ap_start_reg,
      R => ap_rst
    );
grp_filtep_fu_650: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_filtep
     port map (
      DSP_ALU_INST(15 downto 0) => grp_filtep_fu_650_al1(15 downto 0),
      DSP_ALU_INST_0(14 downto 0) => grp_filtep_fu_650_al2(14 downto 0),
      \add_ln367_reg_1153_reg[31]\(0) => grp_filtep_fu_650_n_20,
      \add_ln371_reg_1260_reg[31]\(0) => add_ln367_reg_1153(31),
      pl_2_fu_100_p2(31 downto 0) => grp_filtep_fu_650_ap_return(31 downto 0),
      rlt1(30 downto 0) => grp_filtep_fu_650_rlt1(30 downto 0),
      rlt2(30 downto 0) => grp_filtep_fu_650_rlt2(30 downto 0)
    );
grp_logscl_fu_657: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_logscl
     port map (
      D(0) => ap_NS_fsm_4(0),
      Q(1) => grp_logscl_fu_657_ap_ready,
      Q(0) => grp_logscl_fu_657_n_21,
      ap_clk => ap_clk,
      \ap_return_preg_reg[14]_0\(14 downto 0) => grp_logscl_fu_657_ap_return(14 downto 0),
      ap_rst => ap_rst,
      grp_decode_fu_399_grp_logscl_fu_657_p_start => grp_decode_fu_399_grp_logscl_fu_657_p_start,
      grp_encode_fu_333_grp_logscl_fu_657_p_start => grp_encode_fu_333_grp_logscl_fu_657_p_start,
      grp_logscl_fu_657_ap_done => grp_logscl_fu_657_ap_done,
      \q0_reg[12]\(10) => grp_decode_fu_399_n_1013,
      \q0_reg[12]\(9) => grp_decode_fu_399_n_1014,
      \q0_reg[12]\(8) => grp_decode_fu_399_n_1015,
      \q0_reg[12]\(7) => grp_decode_fu_399_n_1016,
      \q0_reg[12]\(6) => grp_decode_fu_399_n_1017,
      \q0_reg[12]\(5) => grp_decode_fu_399_n_1018,
      \q0_reg[12]\(4) => grp_decode_fu_399_n_1019,
      \q0_reg[12]\(3) => grp_decode_fu_399_n_1020,
      \q0_reg[12]\(2) => grp_decode_fu_399_n_1021,
      \q0_reg[12]\(1) => grp_decode_fu_399_n_1022,
      \q0_reg[12]\(0) => grp_decode_fu_399_n_1023,
      \q0_reg[1]\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \q0_reg[1]_0\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \tmp_3_reg_1403_reg[14]_i_3_0\ => \ap_CS_fsm_reg[7]_rep__6_n_20\,
      \tmp_3_reg_1403_reg[14]_i_3_1\(14 downto 0) => nbl(14 downto 0),
      \tmp_3_reg_1403_reg[14]_i_3_2\(14 downto 0) => dec_nbl(14 downto 0)
    );
grp_reset_fu_243: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_reset
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => grp_reset_fu_243_tqmf_we0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_20_[0]\,
      accumd_address0(3 downto 0) => grp_reset_fu_243_accumd_address0(3 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_reset_fu_243_n_27,
      \ap_CS_fsm_reg[1]_1\ => grp_reset_fu_243_n_31,
      \ap_CS_fsm_reg[1]_2\ => grp_reset_fu_243_n_35,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \ap_CS_fsm_reg[4]_0\(4) => grp_reset_fu_243_accumd_ce0,
      \ap_CS_fsm_reg[4]_0\(3) => grp_reset_fu_243_tqmf_ce0,
      \ap_CS_fsm_reg[4]_0\(2) => grp_reset_fu_243_delay_bpl_ce0,
      \ap_CS_fsm_reg[4]_0\(1) => grp_reset_fu_243_delay_dltx_ce0,
      \ap_CS_fsm_reg[4]_0\(0) => grp_reset_fu_243_n_26,
      \ap_CS_fsm_reg[4]_1\(0) => grp_reset_fu_243_accumd_we0,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      ap_start_0 => grp_reset_fu_243_n_36,
      delay_bpl_address0(2 downto 0) => grp_reset_fu_243_delay_bpl_address0(2 downto 0),
      delay_dltx_address0(2 downto 0) => grp_reset_fu_243_delay_dltx_address0(2 downto 0),
      encoded_we0 => \^encoded_we0\,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      tqmf_address0(4 downto 0) => grp_reset_fu_243_tqmf_address0(4 downto 0)
    );
grp_reset_fu_243_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_reset_fu_243_n_36,
      Q => grp_reset_fu_243_ap_start_reg,
      R => ap_rst
    );
grp_scalel_fu_663: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_scalel
     port map (
      D(10) => grp_scalel_fu_663_n_24,
      D(9) => grp_scalel_fu_663_n_25,
      D(8) => grp_scalel_fu_663_n_26,
      D(7) => grp_scalel_fu_663_n_27,
      D(6) => grp_scalel_fu_663_n_28,
      D(5) => grp_scalel_fu_663_n_29,
      D(4) => grp_scalel_fu_663_n_30,
      D(3) => grp_scalel_fu_663_n_31,
      D(2) => grp_scalel_fu_663_n_32,
      D(1) => grp_scalel_fu_663_n_33,
      D(0) => grp_scalel_fu_663_n_34,
      E(0) => ilb_table_ce0,
      Q(1) => grp_scalel_fu_663_ap_ready,
      Q(0) => ap_CS_fsm_state1,
      al11 => al11,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \ap_CS_fsm_reg[1]_0\(10) => grp_scalel_fu_663_n_35,
      \ap_CS_fsm_reg[1]_0\(9) => grp_scalel_fu_663_n_36,
      \ap_CS_fsm_reg[1]_0\(8) => grp_scalel_fu_663_n_37,
      \ap_CS_fsm_reg[1]_0\(7) => grp_scalel_fu_663_n_38,
      \ap_CS_fsm_reg[1]_0\(6) => grp_scalel_fu_663_n_39,
      \ap_CS_fsm_reg[1]_0\(5) => grp_scalel_fu_663_n_40,
      \ap_CS_fsm_reg[1]_0\(4) => grp_scalel_fu_663_n_41,
      \ap_CS_fsm_reg[1]_0\(3) => grp_scalel_fu_663_n_42,
      \ap_CS_fsm_reg[1]_0\(2) => grp_scalel_fu_663_n_43,
      \ap_CS_fsm_reg[1]_0\(1) => grp_scalel_fu_663_n_44,
      \ap_CS_fsm_reg[1]_0\(0) => grp_scalel_fu_663_n_45,
      \ap_CS_fsm_reg[1]_1\(10) => grp_scalel_fu_663_n_46,
      \ap_CS_fsm_reg[1]_1\(9) => grp_scalel_fu_663_n_47,
      \ap_CS_fsm_reg[1]_1\(8) => grp_scalel_fu_663_n_48,
      \ap_CS_fsm_reg[1]_1\(7) => grp_scalel_fu_663_n_49,
      \ap_CS_fsm_reg[1]_1\(6) => grp_scalel_fu_663_n_50,
      \ap_CS_fsm_reg[1]_1\(5) => grp_scalel_fu_663_n_51,
      \ap_CS_fsm_reg[1]_1\(4) => grp_scalel_fu_663_n_52,
      \ap_CS_fsm_reg[1]_1\(3) => grp_scalel_fu_663_n_53,
      \ap_CS_fsm_reg[1]_1\(2) => grp_scalel_fu_663_n_54,
      \ap_CS_fsm_reg[1]_1\(1) => grp_scalel_fu_663_n_55,
      \ap_CS_fsm_reg[1]_1\(0) => grp_scalel_fu_663_n_56,
      \ap_CS_fsm_reg[1]_2\(10) => grp_scalel_fu_663_n_57,
      \ap_CS_fsm_reg[1]_2\(9) => grp_scalel_fu_663_n_58,
      \ap_CS_fsm_reg[1]_2\(8) => grp_scalel_fu_663_n_59,
      \ap_CS_fsm_reg[1]_2\(7) => grp_scalel_fu_663_n_60,
      \ap_CS_fsm_reg[1]_2\(6) => grp_scalel_fu_663_n_61,
      \ap_CS_fsm_reg[1]_2\(5) => grp_scalel_fu_663_n_62,
      \ap_CS_fsm_reg[1]_2\(4) => grp_scalel_fu_663_n_63,
      \ap_CS_fsm_reg[1]_2\(3) => grp_scalel_fu_663_n_64,
      \ap_CS_fsm_reg[1]_2\(2) => grp_scalel_fu_663_n_65,
      \ap_CS_fsm_reg[1]_2\(1) => grp_scalel_fu_663_n_66,
      \ap_CS_fsm_reg[1]_2\(0) => grp_scalel_fu_663_n_67,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      dec_ah11 => dec_ah11,
      \dec_deth_reg[13]\(10 downto 0) => dec_deth(13 downto 3),
      \dec_deth_reg[3]\(0) => ap_CS_fsm_state4_1,
      \dec_detl_reg[13]\(10 downto 0) => dec_detl(13 downto 3),
      \dec_detl_reg[3]\ => grp_decode_fu_399_n_153,
      dec_rlt21 => dec_rlt21,
      deth1 => deth1,
      \deth_reg[13]\(10 downto 0) => deth(13 downto 3),
      \detl_reg[13]\(10 downto 0) => detl(13 downto 3),
      \detl_reg[3]\(1) => ap_CS_fsm_state14,
      \detl_reg[3]\(0) => ap_CS_fsm_state12,
      grp_decode_fu_399_grp_scalel_fu_663_p_start => grp_decode_fu_399_grp_scalel_fu_663_p_start,
      grp_encode_fu_333_grp_scalel_fu_663_p_start => grp_encode_fu_333_grp_scalel_fu_663_p_start,
      grp_scalel_fu_663_ap_done => grp_scalel_fu_663_ap_done,
      grp_scalel_fu_663_ap_return(0) => grp_scalel_fu_663_ap_return(14),
      grp_scalel_fu_663_nbl(8 downto 0) => grp_scalel_fu_663_nbl(14 downto 6),
      grp_scalel_fu_663_shift_constant(0) => grp_scalel_fu_663_shift_constant(1),
      \q0_reg[10]\(1 downto 0) => p_0_out(10 downto 9)
    );
grp_uppol1_fu_669: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol1
     port map (
      D(0) => ap_NS_fsm_0(0),
      E(0) => grp_uppol1_fu_669_n_69,
      O(0) => \sext_ln599_2_fu_104_p1__0\(7),
      Q(0) => ap_CS_fsm_state8_2,
      \al1_reg[11]\ => grp_encode_fu_333_n_160,
      \ap_CS_fsm_reg[1]_0\(1) => grp_uppol1_fu_669_ap_ready,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state1_7,
      \ap_CS_fsm_reg[1]_1\(11) => grp_uppol1_fu_669_ap_return(15),
      \ap_CS_fsm_reg[1]_1\(10 downto 0) => grp_uppol1_fu_669_ap_return(10 downto 0),
      \ap_CS_fsm_reg[1]_2\ => grp_uppol1_fu_669_n_60,
      \ap_CS_fsm_reg[1]_3\ => grp_uppol1_fu_669_n_61,
      \ap_CS_fsm_reg[1]_4\ => grp_uppol1_fu_669_n_63,
      \ap_CS_fsm_reg[1]_5\ => grp_uppol1_fu_669_n_64,
      \ap_CS_fsm_reg[1]_6\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      \ap_CS_fsm_reg[7]\ => grp_uppol1_fu_669_n_23,
      ap_clk => ap_clk,
      \ap_return_preg_reg[10]_0\ => grp_decode_fu_399_n_227,
      \ap_return_preg_reg[10]_1\ => grp_decode_fu_399_n_217,
      \ap_return_preg_reg[10]_2\(2 downto 0) => grp_encode_fu_333_grp_uppol1_fu_669_p_din2(10 downto 8),
      \ap_return_preg_reg[10]_3\(2 downto 0) => grp_decode_fu_399_grp_uppol1_fu_669_p_din2(10 downto 8),
      \ap_return_preg_reg[11]_0\(0) => ap_return_preg(11),
      \ap_return_preg_reg[11]_1\ => grp_decode_fu_399_n_226,
      \ap_return_preg_reg[11]_2\ => grp_decode_fu_399_n_218,
      \ap_return_preg_reg[12]_0\ => grp_uppol1_fu_669_n_67,
      \ap_return_preg_reg[12]_1\ => grp_decode_fu_399_n_219,
      \ap_return_preg_reg[12]_2\ => grp_decode_fu_399_n_224,
      \ap_return_preg_reg[13]_0\ => grp_uppol1_fu_669_n_62,
      \ap_return_preg_reg[14]_0\ => grp_uppol1_fu_669_n_65,
      \ap_return_preg_reg[15]_0\ => grp_encode_fu_333_n_158,
      \ap_return_preg_reg[15]_i_10__0_0\ => grp_encode_fu_333_n_137,
      \ap_return_preg_reg[15]_i_3__0_0\(1) => grp_decode_fu_399_n_222,
      \ap_return_preg_reg[15]_i_3__0_0\(0) => grp_decode_fu_399_n_223,
      \ap_return_preg_reg[2]_0\ => grp_encode_fu_333_n_155,
      \ap_return_preg_reg[2]_1\(0) => grp_decode_fu_399_n_247,
      \ap_return_preg_reg[3]_0\ => grp_decode_fu_399_n_245,
      \ap_return_preg_reg[4]_0\ => grp_encode_fu_333_n_154,
      \ap_return_preg_reg[5]_0\ => grp_decode_fu_399_n_244,
      \ap_return_preg_reg[6]_0\ => grp_encode_fu_333_n_153,
      \ap_return_preg_reg[7]_0\ => grp_decode_fu_399_n_215,
      \ap_return_preg_reg[8]_0\ => grp_decode_fu_399_n_214,
      \ap_return_preg_reg[9]_0\ => grp_decode_fu_399_n_243,
      ap_rst => ap_rst,
      \apl1_reg_194_reg[11]_0\ => grp_uppol1_fu_669_n_68,
      \apl1_reg_194_reg[15]_0\(15 downto 0) => apl1_reg_194(15 downto 0),
      \apl1_reg_194_reg[15]_1\(0) => grp_uppol1_fu_669_n_66,
      \apl1_reg_194_reg[16]_0\(0) => grp_uppol1_fu_669_n_38,
      \apl1_reg_194_reg[16]_1\(0) => p_0_in_6,
      \apl1_reg_194_reg[17]_0\(17 downto 5) => apl1_fu_134_p2(17 downto 5),
      \apl1_reg_194_reg[17]_0\(4 downto 0) => sext_ln599_2_fu_104_p1(4 downto 0),
      \apl1_reg_194_reg[4]_i_1__0\(0) => grp_uppol1_fu_669_n_85,
      \apl1_reg_194_reg[9]_0\(2) => grp_uppol1_fu_669_n_57,
      \apl1_reg_194_reg[9]_0\(1) => grp_uppol1_fu_669_n_58,
      \apl1_reg_194_reg[9]_0\(0) => grp_uppol1_fu_669_n_59,
      \dec_al1_reg[0]\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \dec_al1_reg[0]_0\(0) => ap_CS_fsm_state2,
      \dec_al1_reg[0]_1\(0) => grp_reset_fu_243_n_26,
      \dec_al1_reg[12]\ => grp_encode_fu_333_n_157,
      \dec_al1_reg[12]_0\ => grp_decode_fu_399_n_225,
      \dec_al1_reg[13]\ => grp_decode_fu_399_n_221,
      \dec_al1_reg[14]\ => grp_encode_fu_333_n_159,
      \dec_al1_reg[14]_0\ => grp_decode_fu_399_n_220,
      \dec_al1_reg[15]\(14) => grp_uppol1_fu_669_n_70,
      \dec_al1_reg[15]\(13) => grp_uppol1_fu_669_n_71,
      \dec_al1_reg[15]\(12) => grp_uppol1_fu_669_n_72,
      \dec_al1_reg[15]\(11) => grp_uppol1_fu_669_n_73,
      \dec_al1_reg[15]\(10) => grp_uppol1_fu_669_n_74,
      \dec_al1_reg[15]\(9) => grp_uppol1_fu_669_n_75,
      \dec_al1_reg[15]\(8) => grp_uppol1_fu_669_n_76,
      \dec_al1_reg[15]\(7) => grp_uppol1_fu_669_n_77,
      \dec_al1_reg[15]\(6) => grp_uppol1_fu_669_n_78,
      \dec_al1_reg[15]\(5) => grp_uppol1_fu_669_n_79,
      \dec_al1_reg[15]\(4) => grp_uppol1_fu_669_n_80,
      \dec_al1_reg[15]\(3) => grp_uppol1_fu_669_n_81,
      \dec_al1_reg[15]\(2) => grp_uppol1_fu_669_n_82,
      \dec_al1_reg[15]\(1) => grp_uppol1_fu_669_n_83,
      \dec_al1_reg[15]\(0) => grp_uppol1_fu_669_n_84,
      \dec_al1_reg[15]_0\(14 downto 11) => dec_al1(15 downto 12),
      \dec_al1_reg[15]_0\(10 downto 0) => dec_al1(10 downto 0),
      grp_decode_fu_399_dec_al1_o_ap_vld => grp_decode_fu_399_dec_al1_o_ap_vld,
      grp_decode_fu_399_grp_uppol1_fu_669_p_start => grp_decode_fu_399_grp_uppol1_fu_669_p_start,
      grp_encode_fu_333_grp_uppol1_fu_669_p_start => grp_encode_fu_333_grp_uppol1_fu_669_p_start,
      grp_reset_fu_243_ap_start_reg => grp_reset_fu_243_ap_start_reg,
      grp_uppol1_fu_669_ap_done => grp_uppol1_fu_669_ap_done,
      grp_uppol1_fu_669_apl2(14 downto 0) => grp_uppol1_fu_669_apl2(14 downto 0),
      grp_uppol1_fu_669_plt(31 downto 0) => grp_uppol1_fu_669_plt(31 downto 0),
      grp_uppol1_fu_669_plt1(31 downto 0) => grp_uppol1_fu_669_plt1(31 downto 0),
      \tmp_product_carry__4_i_8__0\(0) => sel
    );
grp_uppol2_fu_676: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_uppol2
     port map (
      D(0) => ap_NS_fsm_3(0),
      Q(1) => grp_uppol2_fu_676_ap_ready,
      Q(0) => grp_uppol2_fu_676_n_22,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[7]_rep__7_n_20\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      ap_clk => ap_clk,
      \ap_return_preg_reg[14]_0\(14 downto 0) => ap_return_preg_8(14 downto 0),
      \ap_return_preg_reg[14]_1\(14 downto 0) => grp_uppol2_fu_676_ap_return(14 downto 0),
      ap_rst => ap_rst,
      grp_decode_fu_399_grp_uppol2_fu_676_p_start => grp_decode_fu_399_grp_uppol2_fu_676_p_start,
      grp_encode_fu_333_grp_uppol2_fu_676_p_start => grp_encode_fu_333_grp_uppol2_fu_676_p_start,
      grp_uppol2_fu_676_ap_done => grp_uppol2_fu_676_ap_done,
      grp_uppol2_fu_676_plt(31 downto 0) => grp_uppol2_fu_676_plt(31 downto 0),
      grp_uppol2_fu_676_plt1(31 downto 0) => grp_uppol2_fu_676_plt1(31 downto 0),
      grp_uppol2_fu_676_plt2(31 downto 0) => grp_uppol2_fu_676_plt2(31 downto 0),
      tmp_2_reg_274 => tmp_2_reg_274,
      tmp_3_reg_279 => tmp_3_reg_279
    );
\i_11_fu_168[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      O => \i_11_fu_168[0]_i_1_n_20\
    );
\i_11_fu_168[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => i_11_fu_168_reg(1),
      O => add_ln223_fu_536_p2(1)
    );
\i_11_fu_168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_11_fu_168_reg(0),
      I1 => i_11_fu_168_reg(1),
      I2 => i_11_fu_168_reg(2),
      O => add_ln223_fu_536_p2(2)
    );
\i_11_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_11_fu_168_reg(1),
      I1 => i_11_fu_168_reg(0),
      I2 => i_11_fu_168_reg(2),
      I3 => i_11_fu_168_reg(3),
      O => add_ln223_fu_536_p2(3)
    );
\i_11_fu_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_11_fu_168_reg(2),
      I1 => i_11_fu_168_reg(0),
      I2 => i_11_fu_168_reg(1),
      I3 => i_11_fu_168_reg(3),
      I4 => i_11_fu_168_reg(4),
      O => add_ln223_fu_536_p2(4)
    );
\i_11_fu_168[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln217_fu_472_p2,
      I1 => \^in_data_ce1\,
      O => ap_NS_fsm10_out
    );
\i_11_fu_168[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln223_fu_530_p2,
      O => i_11_fu_1680
    );
\i_11_fu_168[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_11_fu_168_reg(3),
      I1 => i_11_fu_168_reg(1),
      I2 => i_11_fu_168_reg(0),
      I3 => i_11_fu_168_reg(2),
      I4 => i_11_fu_168_reg(4),
      I5 => i_11_fu_168_reg(5),
      O => add_ln223_fu_536_p2(5)
    );
\i_11_fu_168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => \i_11_fu_168[0]_i_1_n_20\,
      Q => i_11_fu_168_reg(0),
      R => ap_NS_fsm10_out
    );
\i_11_fu_168_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => add_ln223_fu_536_p2(1),
      Q => i_11_fu_168_reg(1),
      R => ap_NS_fsm10_out
    );
\i_11_fu_168_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => add_ln223_fu_536_p2(2),
      Q => i_11_fu_168_reg(2),
      R => ap_NS_fsm10_out
    );
\i_11_fu_168_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => add_ln223_fu_536_p2(3),
      Q => i_11_fu_168_reg(3),
      R => ap_NS_fsm10_out
    );
\i_11_fu_168_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => add_ln223_fu_536_p2(4),
      Q => i_11_fu_168_reg(4),
      R => ap_NS_fsm10_out
    );
\i_11_fu_168_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_11_fu_1680,
      D => add_ln223_fu_536_p2(5),
      Q => i_11_fu_168_reg(5),
      R => ap_NS_fsm10_out
    );
\i_18_reg_597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(1),
      Q => i_18_reg_597(0),
      R => '0'
    );
\i_18_reg_597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(2),
      Q => i_18_reg_597(1),
      R => '0'
    );
\i_18_reg_597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(3),
      Q => i_18_reg_597(2),
      R => '0'
    );
\i_18_reg_597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(4),
      Q => i_18_reg_597(3),
      R => '0'
    );
\i_18_reg_597_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(5),
      Q => i_18_reg_597(4),
      R => '0'
    );
\i_18_reg_597_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(6),
      Q => i_18_reg_597(5),
      R => '0'
    );
\i_19_reg_632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(0),
      Q => \^decoded_address1\(1),
      R => '0'
    );
\i_19_reg_632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(1),
      Q => \^decoded_address1\(2),
      R => '0'
    );
\i_19_reg_632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(2),
      Q => \^decoded_address1\(3),
      R => '0'
    );
\i_19_reg_632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(3),
      Q => \^decoded_address1\(4),
      R => '0'
    );
\i_19_reg_632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(4),
      Q => \^decoded_address1\(5),
      R => '0'
    );
\i_19_reg_632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_11_fu_168_reg(5),
      Q => \^decoded_address1\(6),
      R => '0'
    );
\i_fu_164[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in_data_address0\(1),
      O => \i_fu_164[0]_i_1_n_20\
    );
\i_fu_164[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^in_data_address0\(1),
      I1 => \^in_data_address0\(2),
      O => add_ln217_fu_478_p2(1)
    );
\i_fu_164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^in_data_address0\(1),
      I1 => \^in_data_address0\(2),
      I2 => \^in_data_address0\(3),
      O => add_ln217_fu_478_p2(2)
    );
\i_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(3),
      I3 => \^in_data_address0\(4),
      O => add_ln217_fu_478_p2(3)
    );
\i_fu_164[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^in_data_address0\(3),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(2),
      I3 => \^in_data_address0\(4),
      I4 => \^in_data_address0\(5),
      O => add_ln217_fu_478_p2(4)
    );
\i_fu_164[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_20_[0]\,
      I1 => ap_start,
      O => ap_NS_fsm12_out
    );
\i_fu_164[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^in_data_ce1\,
      I1 => icmp_ln217_fu_472_p2,
      O => i_fu_1640
    );
\i_fu_164[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^in_data_address0\(4),
      I1 => \^in_data_address0\(2),
      I2 => \^in_data_address0\(1),
      I3 => \^in_data_address0\(3),
      I4 => \^in_data_address0\(5),
      I5 => \^in_data_address0\(6),
      O => add_ln217_fu_478_p2(5)
    );
\i_fu_164[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^in_data_address0\(1),
      I1 => \^in_data_address0\(3),
      I2 => \^in_data_address0\(2),
      I3 => \^in_data_address0\(6),
      I4 => \^in_data_address0\(4),
      I5 => \^in_data_address0\(5),
      O => icmp_ln217_fu_472_p2
    );
\i_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => \i_fu_164[0]_i_1_n_20\,
      Q => \^in_data_address0\(1),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => add_ln217_fu_478_p2(1),
      Q => \^in_data_address0\(2),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => add_ln217_fu_478_p2(2),
      Q => \^in_data_address0\(3),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => add_ln217_fu_478_p2(3),
      Q => \^in_data_address0\(4),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => add_ln217_fu_478_p2(4),
      Q => \^in_data_address0\(5),
      R => ap_NS_fsm12_out
    );
\i_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_1640,
      D => add_ln217_fu_478_p2(5),
      Q => \^in_data_address0\(6),
      R => ap_NS_fsm12_out
    );
\il_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_il(0),
      Q => il(0),
      R => '0'
    );
\il_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_il(1),
      Q => il(1),
      R => '0'
    );
\il_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(0),
      Q => il(2),
      R => '0'
    );
\il_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(1),
      Q => il(3),
      R => '0'
    );
\il_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(2),
      Q => il(4),
      R => '0'
    );
\il_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => il0,
      D => grp_encode_fu_333_qq4_code4_table_address0(3),
      Q => il(5),
      R => '0'
    );
\in_data_load_1_reg_627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(0),
      Q => in_data_load_1_reg_627(0),
      R => '0'
    );
\in_data_load_1_reg_627_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(10),
      Q => in_data_load_1_reg_627(10),
      R => '0'
    );
\in_data_load_1_reg_627_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(11),
      Q => in_data_load_1_reg_627(11),
      R => '0'
    );
\in_data_load_1_reg_627_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(12),
      Q => in_data_load_1_reg_627(12),
      R => '0'
    );
\in_data_load_1_reg_627_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(13),
      Q => in_data_load_1_reg_627(13),
      R => '0'
    );
\in_data_load_1_reg_627_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(14),
      Q => in_data_load_1_reg_627(14),
      R => '0'
    );
\in_data_load_1_reg_627_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(15),
      Q => in_data_load_1_reg_627(15),
      R => '0'
    );
\in_data_load_1_reg_627_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(16),
      Q => in_data_load_1_reg_627(16),
      R => '0'
    );
\in_data_load_1_reg_627_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(17),
      Q => in_data_load_1_reg_627(17),
      R => '0'
    );
\in_data_load_1_reg_627_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(18),
      Q => in_data_load_1_reg_627(18),
      R => '0'
    );
\in_data_load_1_reg_627_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(19),
      Q => in_data_load_1_reg_627(19),
      R => '0'
    );
\in_data_load_1_reg_627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(1),
      Q => in_data_load_1_reg_627(1),
      R => '0'
    );
\in_data_load_1_reg_627_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(20),
      Q => in_data_load_1_reg_627(20),
      R => '0'
    );
\in_data_load_1_reg_627_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(21),
      Q => in_data_load_1_reg_627(21),
      R => '0'
    );
\in_data_load_1_reg_627_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(22),
      Q => in_data_load_1_reg_627(22),
      R => '0'
    );
\in_data_load_1_reg_627_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(23),
      Q => in_data_load_1_reg_627(23),
      R => '0'
    );
\in_data_load_1_reg_627_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(24),
      Q => in_data_load_1_reg_627(24),
      R => '0'
    );
\in_data_load_1_reg_627_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(25),
      Q => in_data_load_1_reg_627(25),
      R => '0'
    );
\in_data_load_1_reg_627_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(26),
      Q => in_data_load_1_reg_627(26),
      R => '0'
    );
\in_data_load_1_reg_627_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(27),
      Q => in_data_load_1_reg_627(27),
      R => '0'
    );
\in_data_load_1_reg_627_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(28),
      Q => in_data_load_1_reg_627(28),
      R => '0'
    );
\in_data_load_1_reg_627_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(29),
      Q => in_data_load_1_reg_627(29),
      R => '0'
    );
\in_data_load_1_reg_627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(2),
      Q => in_data_load_1_reg_627(2),
      R => '0'
    );
\in_data_load_1_reg_627_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(30),
      Q => in_data_load_1_reg_627(30),
      R => '0'
    );
\in_data_load_1_reg_627_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(31),
      Q => in_data_load_1_reg_627(31),
      R => '0'
    );
\in_data_load_1_reg_627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(3),
      Q => in_data_load_1_reg_627(3),
      R => '0'
    );
\in_data_load_1_reg_627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(4),
      Q => in_data_load_1_reg_627(4),
      R => '0'
    );
\in_data_load_1_reg_627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(5),
      Q => in_data_load_1_reg_627(5),
      R => '0'
    );
\in_data_load_1_reg_627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(6),
      Q => in_data_load_1_reg_627(6),
      R => '0'
    );
\in_data_load_1_reg_627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(7),
      Q => in_data_load_1_reg_627(7),
      R => '0'
    );
\in_data_load_1_reg_627_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(8),
      Q => in_data_load_1_reg_627(8),
      R => '0'
    );
\in_data_load_1_reg_627_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q0(9),
      Q => in_data_load_1_reg_627(9),
      R => '0'
    );
\in_data_load_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(0),
      Q => in_data_load_reg_622(0),
      R => '0'
    );
\in_data_load_reg_622_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(10),
      Q => in_data_load_reg_622(10),
      R => '0'
    );
\in_data_load_reg_622_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(11),
      Q => in_data_load_reg_622(11),
      R => '0'
    );
\in_data_load_reg_622_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(12),
      Q => in_data_load_reg_622(12),
      R => '0'
    );
\in_data_load_reg_622_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(13),
      Q => in_data_load_reg_622(13),
      R => '0'
    );
\in_data_load_reg_622_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(14),
      Q => in_data_load_reg_622(14),
      R => '0'
    );
\in_data_load_reg_622_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(15),
      Q => in_data_load_reg_622(15),
      R => '0'
    );
\in_data_load_reg_622_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(16),
      Q => in_data_load_reg_622(16),
      R => '0'
    );
\in_data_load_reg_622_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(17),
      Q => in_data_load_reg_622(17),
      R => '0'
    );
\in_data_load_reg_622_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(18),
      Q => in_data_load_reg_622(18),
      R => '0'
    );
\in_data_load_reg_622_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(19),
      Q => in_data_load_reg_622(19),
      R => '0'
    );
\in_data_load_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(1),
      Q => in_data_load_reg_622(1),
      R => '0'
    );
\in_data_load_reg_622_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(20),
      Q => in_data_load_reg_622(20),
      R => '0'
    );
\in_data_load_reg_622_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(21),
      Q => in_data_load_reg_622(21),
      R => '0'
    );
\in_data_load_reg_622_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(22),
      Q => in_data_load_reg_622(22),
      R => '0'
    );
\in_data_load_reg_622_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(23),
      Q => in_data_load_reg_622(23),
      R => '0'
    );
\in_data_load_reg_622_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(24),
      Q => in_data_load_reg_622(24),
      R => '0'
    );
\in_data_load_reg_622_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(25),
      Q => in_data_load_reg_622(25),
      R => '0'
    );
\in_data_load_reg_622_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(26),
      Q => in_data_load_reg_622(26),
      R => '0'
    );
\in_data_load_reg_622_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(27),
      Q => in_data_load_reg_622(27),
      R => '0'
    );
\in_data_load_reg_622_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(28),
      Q => in_data_load_reg_622(28),
      R => '0'
    );
\in_data_load_reg_622_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(29),
      Q => in_data_load_reg_622(29),
      R => '0'
    );
\in_data_load_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(2),
      Q => in_data_load_reg_622(2),
      R => '0'
    );
\in_data_load_reg_622_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(30),
      Q => in_data_load_reg_622(30),
      R => '0'
    );
\in_data_load_reg_622_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(31),
      Q => in_data_load_reg_622(31),
      R => '0'
    );
\in_data_load_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(3),
      Q => in_data_load_reg_622(3),
      R => '0'
    );
\in_data_load_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(4),
      Q => in_data_load_reg_622(4),
      R => '0'
    );
\in_data_load_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(5),
      Q => in_data_load_reg_622(5),
      R => '0'
    );
\in_data_load_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(6),
      Q => in_data_load_reg_622(6),
      R => '0'
    );
\in_data_load_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(7),
      Q => in_data_load_reg_622(7),
      R => '0'
    );
\in_data_load_reg_622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(8),
      Q => in_data_load_reg_622(8),
      R => '0'
    );
\in_data_load_reg_622_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => in_data_q1(9),
      Q => in_data_load_reg_622(9),
      R => '0'
    );
\nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_613,
      Q => nbh(0),
      R => '0'
    );
\nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_603,
      Q => nbh(10),
      R => '0'
    );
\nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_602,
      Q => nbh(11),
      R => '0'
    );
\nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_601,
      Q => nbh(12),
      R => '0'
    );
\nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_600,
      Q => nbh(13),
      R => '0'
    );
\nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_599,
      Q => nbh(14),
      R => '0'
    );
\nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_612,
      Q => nbh(1),
      R => '0'
    );
\nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_611,
      Q => nbh(2),
      R => '0'
    );
\nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_610,
      Q => nbh(3),
      R => '0'
    );
\nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_609,
      Q => nbh(4),
      R => '0'
    );
\nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_608,
      Q => nbh(5),
      R => '0'
    );
\nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_607,
      Q => nbh(6),
      R => '0'
    );
\nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_606,
      Q => nbh(7),
      R => '0'
    );
\nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_605,
      Q => nbh(8),
      R => '0'
    );
\nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_604,
      Q => nbh(9),
      R => '0'
    );
\nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_378,
      Q => nbl(0),
      R => '0'
    );
\nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_368,
      Q => nbl(10),
      R => '0'
    );
\nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_367,
      Q => nbl(11),
      R => '0'
    );
\nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_366,
      Q => nbl(12),
      R => '0'
    );
\nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_365,
      Q => nbl(13),
      R => '0'
    );
\nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_364,
      Q => nbl(14),
      R => '0'
    );
\nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_377,
      Q => nbl(1),
      R => '0'
    );
\nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_376,
      Q => nbl(2),
      R => '0'
    );
\nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_375,
      Q => nbl(3),
      R => '0'
    );
\nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_374,
      Q => nbl(4),
      R => '0'
    );
\nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_373,
      Q => nbl(5),
      R => '0'
    );
\nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_372,
      Q => nbl(6),
      R => '0'
    );
\nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_371,
      Q => nbl(7),
      R => '0'
    );
\nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_370,
      Q => nbl(8),
      R => '0'
    );
\nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_22,
      D => grp_encode_fu_333_n_369,
      Q => nbl(9),
      R => '0'
    );
\ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_598,
      Q => ph1(0),
      R => '0'
    );
\ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_588,
      Q => ph1(10),
      R => '0'
    );
\ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_587,
      Q => ph1(11),
      R => '0'
    );
\ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_586,
      Q => ph1(12),
      R => '0'
    );
\ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_585,
      Q => ph1(13),
      R => '0'
    );
\ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_584,
      Q => ph1(14),
      R => '0'
    );
\ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_583,
      Q => ph1(15),
      R => '0'
    );
\ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_582,
      Q => ph1(16),
      R => '0'
    );
\ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_581,
      Q => ph1(17),
      R => '0'
    );
\ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_580,
      Q => ph1(18),
      R => '0'
    );
\ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_579,
      Q => ph1(19),
      R => '0'
    );
\ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_597,
      Q => ph1(1),
      R => '0'
    );
\ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_578,
      Q => ph1(20),
      R => '0'
    );
\ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_577,
      Q => ph1(21),
      R => '0'
    );
\ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_576,
      Q => ph1(22),
      R => '0'
    );
\ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_575,
      Q => ph1(23),
      R => '0'
    );
\ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_574,
      Q => ph1(24),
      R => '0'
    );
\ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_573,
      Q => ph1(25),
      R => '0'
    );
\ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_572,
      Q => ph1(26),
      R => '0'
    );
\ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_571,
      Q => ph1(27),
      R => '0'
    );
\ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_570,
      Q => ph1(28),
      R => '0'
    );
\ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_569,
      Q => ph1(29),
      R => '0'
    );
\ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_596,
      Q => ph1(2),
      R => '0'
    );
\ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_568,
      Q => ph1(30),
      R => '0'
    );
\ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_567,
      Q => ph1(31),
      R => '0'
    );
\ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_595,
      Q => ph1(3),
      R => '0'
    );
\ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_594,
      Q => ph1(4),
      R => '0'
    );
\ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_593,
      Q => ph1(5),
      R => '0'
    );
\ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_592,
      Q => ph1(6),
      R => '0'
    );
\ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_591,
      Q => ph1(7),
      R => '0'
    );
\ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_590,
      Q => ph1(8),
      R => '0'
    );
\ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_589,
      Q => ph1(9),
      R => '0'
    );
\plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_677,
      Q => plt1(0),
      R => '0'
    );
\plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_667,
      Q => plt1(10),
      R => '0'
    );
\plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_666,
      Q => plt1(11),
      R => '0'
    );
\plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_665,
      Q => plt1(12),
      R => '0'
    );
\plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_664,
      Q => plt1(13),
      R => '0'
    );
\plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_663,
      Q => plt1(14),
      R => '0'
    );
\plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_662,
      Q => plt1(15),
      R => '0'
    );
\plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_661,
      Q => plt1(16),
      R => '0'
    );
\plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_660,
      Q => plt1(17),
      R => '0'
    );
\plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_659,
      Q => plt1(18),
      R => '0'
    );
\plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_658,
      Q => plt1(19),
      R => '0'
    );
\plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_676,
      Q => plt1(1),
      R => '0'
    );
\plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_657,
      Q => plt1(20),
      R => '0'
    );
\plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_656,
      Q => plt1(21),
      R => '0'
    );
\plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_655,
      Q => plt1(22),
      R => '0'
    );
\plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_654,
      Q => plt1(23),
      R => '0'
    );
\plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_653,
      Q => plt1(24),
      R => '0'
    );
\plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_652,
      Q => plt1(25),
      R => '0'
    );
\plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_651,
      Q => plt1(26),
      R => '0'
    );
\plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_650,
      Q => plt1(27),
      R => '0'
    );
\plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_649,
      Q => plt1(28),
      R => '0'
    );
\plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_648,
      Q => plt1(29),
      R => '0'
    );
\plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_675,
      Q => plt1(2),
      R => '0'
    );
\plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_647,
      Q => plt1(30),
      R => '0'
    );
\plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_646,
      Q => plt1(31),
      R => '0'
    );
\plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_674,
      Q => plt1(3),
      R => '0'
    );
\plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_673,
      Q => plt1(4),
      R => '0'
    );
\plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_672,
      Q => plt1(5),
      R => '0'
    );
\plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_671,
      Q => plt1(6),
      R => '0'
    );
\plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_670,
      Q => plt1(7),
      R => '0'
    );
\plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_669,
      Q => plt1(8),
      R => '0'
    );
\plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_668,
      Q => plt1(9),
      R => '0'
    );
\plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_645,
      Q => plt2(0),
      R => '0'
    );
\plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_635,
      Q => plt2(10),
      R => '0'
    );
\plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_634,
      Q => plt2(11),
      R => '0'
    );
\plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_633,
      Q => plt2(12),
      R => '0'
    );
\plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_632,
      Q => plt2(13),
      R => '0'
    );
\plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_631,
      Q => plt2(14),
      R => '0'
    );
\plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_630,
      Q => plt2(15),
      R => '0'
    );
\plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_629,
      Q => plt2(16),
      R => '0'
    );
\plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_628,
      Q => plt2(17),
      R => '0'
    );
\plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_627,
      Q => plt2(18),
      R => '0'
    );
\plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_626,
      Q => plt2(19),
      R => '0'
    );
\plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_644,
      Q => plt2(1),
      R => '0'
    );
\plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_625,
      Q => plt2(20),
      R => '0'
    );
\plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_624,
      Q => plt2(21),
      R => '0'
    );
\plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_623,
      Q => plt2(22),
      R => '0'
    );
\plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_622,
      Q => plt2(23),
      R => '0'
    );
\plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_621,
      Q => plt2(24),
      R => '0'
    );
\plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_620,
      Q => plt2(25),
      R => '0'
    );
\plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_619,
      Q => plt2(26),
      R => '0'
    );
\plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_618,
      Q => plt2(27),
      R => '0'
    );
\plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_617,
      Q => plt2(28),
      R => '0'
    );
\plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_616,
      Q => plt2(29),
      R => '0'
    );
\plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_643,
      Q => plt2(2),
      R => '0'
    );
\plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_615,
      Q => plt2(30),
      R => '0'
    );
\plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_614,
      Q => plt2(31),
      R => '0'
    );
\plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_642,
      Q => plt2(3),
      R => '0'
    );
\plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_641,
      Q => plt2(4),
      R => '0'
    );
\plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_640,
      Q => plt2(5),
      R => '0'
    );
\plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_639,
      Q => plt2(6),
      R => '0'
    );
\plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_638,
      Q => plt2(7),
      R => '0'
    );
\plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_637,
      Q => plt2(8),
      R => '0'
    );
\plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_678,
      D => grp_encode_fu_333_n_636,
      Q => plt2(9),
      R => '0'
    );
\rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_551,
      Q => rh1(0),
      R => '0'
    );
\rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_541,
      Q => rh1(10),
      R => '0'
    );
\rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_540,
      Q => rh1(11),
      R => '0'
    );
\rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_539,
      Q => rh1(12),
      R => '0'
    );
\rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_538,
      Q => rh1(13),
      R => '0'
    );
\rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_537,
      Q => rh1(14),
      R => '0'
    );
\rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_536,
      Q => rh1(15),
      R => '0'
    );
\rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_535,
      Q => rh1(16),
      R => '0'
    );
\rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_534,
      Q => rh1(17),
      R => '0'
    );
\rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_533,
      Q => rh1(18),
      R => '0'
    );
\rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_532,
      Q => rh1(19),
      R => '0'
    );
\rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_550,
      Q => rh1(1),
      R => '0'
    );
\rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_531,
      Q => rh1(20),
      R => '0'
    );
\rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_530,
      Q => rh1(21),
      R => '0'
    );
\rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_529,
      Q => rh1(22),
      R => '0'
    );
\rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_528,
      Q => rh1(23),
      R => '0'
    );
\rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_527,
      Q => rh1(24),
      R => '0'
    );
\rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_526,
      Q => rh1(25),
      R => '0'
    );
\rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_525,
      Q => rh1(26),
      R => '0'
    );
\rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_524,
      Q => rh1(27),
      R => '0'
    );
\rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_523,
      Q => rh1(28),
      R => '0'
    );
\rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_522,
      Q => rh1(29),
      R => '0'
    );
\rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_549,
      Q => rh1(2),
      R => '0'
    );
\rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_521,
      Q => rh1(30),
      R => '0'
    );
\rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_548,
      Q => rh1(3),
      R => '0'
    );
\rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_547,
      Q => rh1(4),
      R => '0'
    );
\rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_546,
      Q => rh1(5),
      R => '0'
    );
\rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_545,
      Q => rh1(6),
      R => '0'
    );
\rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_544,
      Q => rh1(7),
      R => '0'
    );
\rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_543,
      Q => rh1(8),
      R => '0'
    );
\rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_542,
      Q => rh1(9),
      R => '0'
    );
\rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_348,
      Q => rh2(0),
      R => '0'
    );
\rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_338,
      Q => rh2(10),
      R => '0'
    );
\rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_337,
      Q => rh2(11),
      R => '0'
    );
\rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_336,
      Q => rh2(12),
      R => '0'
    );
\rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_335,
      Q => rh2(13),
      R => '0'
    );
\rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_334,
      Q => rh2(14),
      R => '0'
    );
\rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_333,
      Q => rh2(15),
      R => '0'
    );
\rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_332,
      Q => rh2(16),
      R => '0'
    );
\rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_331,
      Q => rh2(17),
      R => '0'
    );
\rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_330,
      Q => rh2(18),
      R => '0'
    );
\rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_329,
      Q => rh2(19),
      R => '0'
    );
\rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_347,
      Q => rh2(1),
      R => '0'
    );
\rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_328,
      Q => rh2(20),
      R => '0'
    );
\rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_327,
      Q => rh2(21),
      R => '0'
    );
\rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_326,
      Q => rh2(22),
      R => '0'
    );
\rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_325,
      Q => rh2(23),
      R => '0'
    );
\rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_324,
      Q => rh2(24),
      R => '0'
    );
\rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_323,
      Q => rh2(25),
      R => '0'
    );
\rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_322,
      Q => rh2(26),
      R => '0'
    );
\rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_321,
      Q => rh2(27),
      R => '0'
    );
\rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_320,
      Q => rh2(28),
      R => '0'
    );
\rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_319,
      Q => rh2(29),
      R => '0'
    );
\rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_346,
      Q => rh2(2),
      R => '0'
    );
\rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_318,
      Q => rh2(30),
      R => '0'
    );
\rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_345,
      Q => rh2(3),
      R => '0'
    );
\rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_344,
      Q => rh2(4),
      R => '0'
    );
\rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_343,
      Q => rh2(5),
      R => '0'
    );
\rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_342,
      Q => rh2(6),
      R => '0'
    );
\rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_341,
      Q => rh2(7),
      R => '0'
    );
\rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_340,
      Q => rh2(8),
      R => '0'
    );
\rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_179,
      D => grp_encode_fu_333_n_339,
      Q => rh2(9),
      R => '0'
    );
\rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_520,
      Q => rlt1(0),
      R => '0'
    );
\rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_510,
      Q => rlt1(10),
      R => '0'
    );
\rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_509,
      Q => rlt1(11),
      R => '0'
    );
\rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_508,
      Q => rlt1(12),
      R => '0'
    );
\rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_507,
      Q => rlt1(13),
      R => '0'
    );
\rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_506,
      Q => rlt1(14),
      R => '0'
    );
\rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_505,
      Q => rlt1(15),
      R => '0'
    );
\rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_504,
      Q => rlt1(16),
      R => '0'
    );
\rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_503,
      Q => rlt1(17),
      R => '0'
    );
\rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_502,
      Q => rlt1(18),
      R => '0'
    );
\rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_501,
      Q => rlt1(19),
      R => '0'
    );
\rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_519,
      Q => rlt1(1),
      R => '0'
    );
\rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_500,
      Q => rlt1(20),
      R => '0'
    );
\rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_499,
      Q => rlt1(21),
      R => '0'
    );
\rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_498,
      Q => rlt1(22),
      R => '0'
    );
\rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_497,
      Q => rlt1(23),
      R => '0'
    );
\rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_496,
      Q => rlt1(24),
      R => '0'
    );
\rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_495,
      Q => rlt1(25),
      R => '0'
    );
\rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_494,
      Q => rlt1(26),
      R => '0'
    );
\rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_493,
      Q => rlt1(27),
      R => '0'
    );
\rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_492,
      Q => rlt1(28),
      R => '0'
    );
\rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_491,
      Q => rlt1(29),
      R => '0'
    );
\rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_518,
      Q => rlt1(2),
      R => '0'
    );
\rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_490,
      Q => rlt1(30),
      R => '0'
    );
\rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_517,
      Q => rlt1(3),
      R => '0'
    );
\rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_516,
      Q => rlt1(4),
      R => '0'
    );
\rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_515,
      Q => rlt1(5),
      R => '0'
    );
\rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_514,
      Q => rlt1(6),
      R => '0'
    );
\rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_513,
      Q => rlt1(7),
      R => '0'
    );
\rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_512,
      Q => rlt1(8),
      R => '0'
    );
\rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_177,
      D => grp_encode_fu_333_n_511,
      Q => rlt1(9),
      R => '0'
    );
\rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_489,
      Q => rlt2(0),
      R => '0'
    );
\rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_479,
      Q => rlt2(10),
      R => '0'
    );
\rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_478,
      Q => rlt2(11),
      R => '0'
    );
\rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_477,
      Q => rlt2(12),
      R => '0'
    );
\rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_476,
      Q => rlt2(13),
      R => '0'
    );
\rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_475,
      Q => rlt2(14),
      R => '0'
    );
\rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_474,
      Q => rlt2(15),
      R => '0'
    );
\rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_473,
      Q => rlt2(16),
      R => '0'
    );
\rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_472,
      Q => rlt2(17),
      R => '0'
    );
\rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_471,
      Q => rlt2(18),
      R => '0'
    );
\rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_470,
      Q => rlt2(19),
      R => '0'
    );
\rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_488,
      Q => rlt2(1),
      R => '0'
    );
\rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_469,
      Q => rlt2(20),
      R => '0'
    );
\rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_468,
      Q => rlt2(21),
      R => '0'
    );
\rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_467,
      Q => rlt2(22),
      R => '0'
    );
\rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_466,
      Q => rlt2(23),
      R => '0'
    );
\rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_465,
      Q => rlt2(24),
      R => '0'
    );
\rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_464,
      Q => rlt2(25),
      R => '0'
    );
\rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_463,
      Q => rlt2(26),
      R => '0'
    );
\rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_462,
      Q => rlt2(27),
      R => '0'
    );
\rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_461,
      Q => rlt2(28),
      R => '0'
    );
\rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_460,
      Q => rlt2(29),
      R => '0'
    );
\rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_487,
      Q => rlt2(2),
      R => '0'
    );
\rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_459,
      Q => rlt2(30),
      R => '0'
    );
\rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_486,
      Q => rlt2(3),
      R => '0'
    );
\rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_485,
      Q => rlt2(4),
      R => '0'
    );
\rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_484,
      Q => rlt2(5),
      R => '0'
    );
\rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_483,
      Q => rlt2(6),
      R => '0'
    );
\rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_482,
      Q => rlt2(7),
      R => '0'
    );
\rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_481,
      Q => rlt2(8),
      R => '0'
    );
\rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_encode_fu_333_n_178,
      D => grp_encode_fu_333_n_480,
      Q => rlt2(9),
      R => '0'
    );
tqmf_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main_tqmf_RAM_AUTO_1R1W
     port map (
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      O(0) => tqmf_U_n_118,
      Q(31 downto 0) => in_data_load_reg_622(31 downto 0),
      WEBWE(0) => tqmf_we0,
      ap_clk => ap_clk,
      ram_reg_bram_0_0(4 downto 0) => grp_encode_fu_333_tqmf_address1(4 downto 0),
      ram_reg_bram_0_1(4 downto 0) => tqmf_address0(4 downto 0),
      ram_reg_bram_0_2(0) => tqmf_we1,
      ram_reg_bram_0_3(0) => ap_CS_fsm_state7_5,
      ram_reg_bram_0_4(31 downto 0) => in_data_load_1_reg_627(31 downto 0),
      ram_reg_bram_0_5 => \ap_CS_fsm_reg[4]_rep__0_n_20\,
      sext_ln244_fu_499_p1(33 downto 0) => sext_ln244_fu_499_p1(35 downto 2),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1
    );
\trunc_ln225_reg_645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(2),
      Q => trunc_ln225_reg_645(2),
      R => '0'
    );
\trunc_ln225_reg_645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(3),
      Q => trunc_ln225_reg_645(3),
      R => '0'
    );
\trunc_ln225_reg_645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(4),
      Q => trunc_ln225_reg_645(4),
      R => '0'
    );
\trunc_ln225_reg_645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(5),
      Q => trunc_ln225_reg_645(5),
      R => '0'
    );
\trunc_ln225_reg_645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(6),
      Q => trunc_ln225_reg_645(6),
      R => '0'
    );
\trunc_ln225_reg_645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => encoded_q0(7),
      Q => trunc_ln225_reg_645(7),
      R => '0'
    );
\xout1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(0),
      Q => decoded_d1(0),
      R => '0'
    );
\xout1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(10),
      Q => decoded_d1(10),
      R => '0'
    );
\xout1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(11),
      Q => decoded_d1(11),
      R => '0'
    );
\xout1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(12),
      Q => decoded_d1(12),
      R => '0'
    );
\xout1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(13),
      Q => decoded_d1(13),
      R => '0'
    );
\xout1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(14),
      Q => decoded_d1(14),
      R => '0'
    );
\xout1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(15),
      Q => decoded_d1(15),
      R => '0'
    );
\xout1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(16),
      Q => decoded_d1(16),
      R => '0'
    );
\xout1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(17),
      Q => decoded_d1(17),
      R => '0'
    );
\xout1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(18),
      Q => decoded_d1(18),
      R => '0'
    );
\xout1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(19),
      Q => decoded_d1(19),
      R => '0'
    );
\xout1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(1),
      Q => decoded_d1(1),
      R => '0'
    );
\xout1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(20),
      Q => decoded_d1(20),
      R => '0'
    );
\xout1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(21),
      Q => decoded_d1(21),
      R => '0'
    );
\xout1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(22),
      Q => decoded_d1(22),
      R => '0'
    );
\xout1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(23),
      Q => decoded_d1(23),
      R => '0'
    );
\xout1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(24),
      Q => decoded_d1(24),
      R => '0'
    );
\xout1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(25),
      Q => decoded_d1(25),
      R => '0'
    );
\xout1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(26),
      Q => decoded_d1(26),
      R => '0'
    );
\xout1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(27),
      Q => decoded_d1(27),
      R => '0'
    );
\xout1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(28),
      Q => decoded_d1(28),
      R => '0'
    );
\xout1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(29),
      Q => decoded_d1(29),
      R => '0'
    );
\xout1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(2),
      Q => decoded_d1(2),
      R => '0'
    );
\xout1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(30),
      Q => decoded_d1(30),
      R => '0'
    );
\xout1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(31),
      Q => decoded_d1(31),
      R => '0'
    );
\xout1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(3),
      Q => decoded_d1(3),
      R => '0'
    );
\xout1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(4),
      Q => decoded_d1(4),
      R => '0'
    );
\xout1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(5),
      Q => decoded_d1(5),
      R => '0'
    );
\xout1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(6),
      Q => decoded_d1(6),
      R => '0'
    );
\xout1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(7),
      Q => decoded_d1(7),
      R => '0'
    );
\xout1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(8),
      Q => decoded_d1(8),
      R => '0'
    );
\xout1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout1(9),
      Q => decoded_d1(9),
      R => '0'
    );
\xout2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(0),
      Q => decoded_d0(0),
      R => '0'
    );
\xout2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(10),
      Q => decoded_d0(10),
      R => '0'
    );
\xout2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(11),
      Q => decoded_d0(11),
      R => '0'
    );
\xout2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(12),
      Q => decoded_d0(12),
      R => '0'
    );
\xout2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(13),
      Q => decoded_d0(13),
      R => '0'
    );
\xout2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(14),
      Q => decoded_d0(14),
      R => '0'
    );
\xout2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(15),
      Q => decoded_d0(15),
      R => '0'
    );
\xout2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(16),
      Q => decoded_d0(16),
      R => '0'
    );
\xout2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(17),
      Q => decoded_d0(17),
      R => '0'
    );
\xout2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(18),
      Q => decoded_d0(18),
      R => '0'
    );
\xout2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(19),
      Q => decoded_d0(19),
      R => '0'
    );
\xout2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(1),
      Q => decoded_d0(1),
      R => '0'
    );
\xout2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(20),
      Q => decoded_d0(20),
      R => '0'
    );
\xout2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(21),
      Q => decoded_d0(21),
      R => '0'
    );
\xout2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(22),
      Q => decoded_d0(22),
      R => '0'
    );
\xout2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(23),
      Q => decoded_d0(23),
      R => '0'
    );
\xout2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(24),
      Q => decoded_d0(24),
      R => '0'
    );
\xout2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(25),
      Q => decoded_d0(25),
      R => '0'
    );
\xout2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(26),
      Q => decoded_d0(26),
      R => '0'
    );
\xout2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(27),
      Q => decoded_d0(27),
      R => '0'
    );
\xout2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(28),
      Q => decoded_d0(28),
      R => '0'
    );
\xout2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(29),
      Q => decoded_d0(29),
      R => '0'
    );
\xout2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(2),
      Q => decoded_d0(2),
      R => '0'
    );
\xout2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(30),
      Q => decoded_d0(30),
      R => '0'
    );
\xout2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(31),
      Q => decoded_d0(31),
      R => '0'
    );
\xout2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(3),
      Q => decoded_d0(3),
      R => '0'
    );
\xout2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(4),
      Q => decoded_d0(4),
      R => '0'
    );
\xout2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(5),
      Q => decoded_d0(5),
      R => '0'
    );
\xout2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(6),
      Q => decoded_d0(6),
      R => '0'
    );
\xout2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(7),
      Q => decoded_d0(7),
      R => '0'
    );
\xout2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(8),
      Q => decoded_d0(8),
      R => '0'
    );
\xout2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_399_xout2(9),
      Q => decoded_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    in_data_ce0 : out STD_LOGIC;
    in_data_ce1 : out STD_LOGIC;
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_0_hls_inst_0,adpcm_main,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "adpcm_main,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^decoded_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^in_data_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_inst_decoded_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_decoded_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_encoded_d0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_in_data_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_in_data_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "9'b100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of decoded_address0 : signal is "xilinx.com:signal:data:1.0 decoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address0 : signal is "XIL_INTERFACENAME decoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_address1 : signal is "xilinx.com:signal:data:1.0 decoded_address1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address1 : signal is "XIL_INTERFACENAME decoded_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d0 : signal is "xilinx.com:signal:data:1.0 decoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d0 : signal is "XIL_INTERFACENAME decoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d1 : signal is "xilinx.com:signal:data:1.0 decoded_d1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d1 : signal is "XIL_INTERFACENAME decoded_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_address0 : signal is "xilinx.com:signal:data:1.0 encoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_address0 : signal is "XIL_INTERFACENAME encoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_d0 : signal is "xilinx.com:signal:data:1.0 encoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_d0 : signal is "XIL_INTERFACENAME encoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_q0 : signal is "xilinx.com:signal:data:1.0 encoded_q0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_q0 : signal is "XIL_INTERFACENAME encoded_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address0 : signal is "xilinx.com:signal:data:1.0 in_data_address0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address0 : signal is "XIL_INTERFACENAME in_data_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address1 : signal is "xilinx.com:signal:data:1.0 in_data_address1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address1 : signal is "XIL_INTERFACENAME in_data_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q0 : signal is "xilinx.com:signal:data:1.0 in_data_q0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q0 : signal is "XIL_INTERFACENAME in_data_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q1 : signal is "xilinx.com:signal:data:1.0 in_data_q1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q1 : signal is "XIL_INTERFACENAME in_data_q1, LAYERED_METADATA undef";
begin
  decoded_address0(6 downto 1) <= \^decoded_address0\(6 downto 1);
  decoded_address0(0) <= \<const1>\;
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(0) <= \<const0>\;
  encoded_d0(31) <= \<const0>\;
  encoded_d0(30) <= \<const0>\;
  encoded_d0(29) <= \<const0>\;
  encoded_d0(28) <= \<const0>\;
  encoded_d0(27) <= \<const0>\;
  encoded_d0(26) <= \<const0>\;
  encoded_d0(25) <= \<const0>\;
  encoded_d0(24) <= \<const0>\;
  encoded_d0(23) <= \<const0>\;
  encoded_d0(22) <= \<const0>\;
  encoded_d0(21) <= \<const0>\;
  encoded_d0(20) <= \<const0>\;
  encoded_d0(19) <= \<const0>\;
  encoded_d0(18) <= \<const0>\;
  encoded_d0(17) <= \<const0>\;
  encoded_d0(16) <= \<const0>\;
  encoded_d0(15) <= \<const0>\;
  encoded_d0(14) <= \<const0>\;
  encoded_d0(13) <= \<const0>\;
  encoded_d0(12) <= \<const0>\;
  encoded_d0(11) <= \<const0>\;
  encoded_d0(10) <= \<const0>\;
  encoded_d0(9) <= \<const0>\;
  encoded_d0(8) <= \<const0>\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address0(0) <= \<const1>\;
  in_data_address1(6 downto 1) <= \^in_data_address1\(6 downto 1);
  in_data_address1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adpcm_main
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      decoded_address0(6 downto 1) => \^decoded_address0\(6 downto 1),
      decoded_address0(0) => NLW_inst_decoded_address0_UNCONNECTED(0),
      decoded_address1(6 downto 1) => \^decoded_address1\(6 downto 1),
      decoded_address1(0) => NLW_inst_decoded_address1_UNCONNECTED(0),
      decoded_ce0 => decoded_ce0,
      decoded_ce1 => decoded_ce1,
      decoded_d0(31 downto 0) => decoded_d0(31 downto 0),
      decoded_d1(31 downto 0) => decoded_d1(31 downto 0),
      decoded_we0 => decoded_we0,
      decoded_we1 => decoded_we1,
      encoded_address0(5 downto 0) => encoded_address0(5 downto 0),
      encoded_ce0 => encoded_ce0,
      encoded_d0(31 downto 8) => NLW_inst_encoded_d0_UNCONNECTED(31 downto 8),
      encoded_d0(7 downto 0) => \^encoded_d0\(7 downto 0),
      encoded_q0(31 downto 8) => B"000000000000000000000000",
      encoded_q0(7 downto 2) => encoded_q0(7 downto 2),
      encoded_q0(1 downto 0) => B"00",
      encoded_we0 => encoded_we0,
      in_data_address0(6 downto 1) => \^in_data_address0\(6 downto 1),
      in_data_address0(0) => NLW_inst_in_data_address0_UNCONNECTED(0),
      in_data_address1(6 downto 1) => \^in_data_address1\(6 downto 1),
      in_data_address1(0) => NLW_inst_in_data_address1_UNCONNECTED(0),
      in_data_ce0 => in_data_ce0,
      in_data_ce1 => in_data_ce1,
      in_data_q0(31 downto 0) => in_data_q0(31 downto 0),
      in_data_q1(31 downto 0) => in_data_q1(31 downto 0)
    );
end STRUCTURE;
