- 👋 Hi, I’m @nitindinnu
- 👀 I’m interested in new stuff based on VLSI
- 🌱 I’m pro-efficient with VLSI FRONTEND RTL design and Verification (verilog,Sytem verilog,UVM)
- 💞️ I’m looking to collaborate on Any project related to VLSI domain
- 📫 How to reach me nitin2239@outlook.com

<!---
nitindinnu/nitindinnu is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
