vendor_name = ModelSim
source_file = 1, C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/PULSES/PULSES_Curtos.vhd
source_file = 1, C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/PULSES/Waveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/PULSES/db/PULSES_Demo.cbx.xml
design_name = PULSES_Curtos
instance = comp, \pulse~output\, pulse~output, PULSES_Curtos, 1
instance = comp, \clk~input\, clk~input, PULSES_Curtos, 1
instance = comp, \reset~input\, reset~input, PULSES_Curtos, 1
instance = comp, \s_cnt~1\, s_cnt~1, PULSES_Curtos, 1
instance = comp, \s_cnt[1]\, s_cnt[1], PULSES_Curtos, 1
instance = comp, \s_cnt~2\, s_cnt~2, PULSES_Curtos, 1
instance = comp, \s_cnt[2]\, s_cnt[2], PULSES_Curtos, 1
instance = comp, \s_cnt~0\, s_cnt~0, PULSES_Curtos, 1
instance = comp, \s_cnt[0]\, s_cnt[0], PULSES_Curtos, 1
instance = comp, \pulse~0\, pulse~0, PULSES_Curtos, 1
instance = comp, \pulse~reg0\, pulse~reg0, PULSES_Curtos, 1
