<!-- set: ai sw=1 ts=1 sta et -->
<!-- A diagram for the iCE40 PLB "Logic Cell" is shown in;
      http://www.latticesemi.com/~/media/LatticeSemi/Documents/DataSheets/iCE/iCE40LPHXFamilyDataSheet.pdf
      Architecture iCE40 LP/HX Family Data Sheet
       * Figure 2-2. PLB Block Diagram

     It is 8 x (SB_CARRY + SB_LUT4 + FF)
  -->
<pb_type name="BLK_TL-PLB" xmlns:xi="http://www.w3.org/2001/XInclude">
 <!-- SB_LUT4 inputs -->
 <input  name="I0"     num_pins="4" equivalent="false"/>
 <input  name="I1"     num_pins="4" equivalent="false"/>
 <input  name="I2"     num_pins="4" equivalent="false"/>
 <input  name="I3"     num_pins="4" equivalent="false"/>
 <input  name="I4"     num_pins="4" equivalent="false"/>
 <input  name="I5"     num_pins="4" equivalent="false"/>
 <input  name="I6"     num_pins="4" equivalent="false"/>
 <input  name="I7"     num_pins="4" equivalent="false"/>

 <!-- D flip-flop outputs -->
 <output name="O0"     num_pins="1" equivalent="false"/>
 <output name="O1"     num_pins="1" equivalent="false"/>
 <output name="O2"     num_pins="1" equivalent="false"/>
 <output name="O3"     num_pins="1" equivalent="false"/>
 <output name="O4"     num_pins="1" equivalent="false"/>
 <output name="O5"     num_pins="1" equivalent="false"/>
 <output name="O6"     num_pins="1" equivalent="false"/>
 <output name="O7"     num_pins="1" equivalent="false"/>

 <output name="FCOUT0" num_pins="1" equivalent="false"/>
 <output name="FCOUT1" num_pins="1" equivalent="false"/>
 <output name="FCOUT2" num_pins="1" equivalent="false"/>
 <output name="FCOUT3" num_pins="1" equivalent="false"/>
 <output name="FCOUT4" num_pins="1" equivalent="false"/>
 <output name="FCOUT5" num_pins="1" equivalent="false"/>
 <output name="FCOUT6" num_pins="1" equivalent="false"/>
 <output name="FCOUT7" num_pins="1" equivalent="false"/>

 <!-- D flip-flop controls -->
 <clock  name="CLK"    num_pins="1" equivalent="false"/>
 <input  name="EN"     num_pins="1" equivalent="false"/>
 <input  name="SR"     num_pins="1" equivalent="false"/>

 <!-- Carry chain -->
 <input  name="FCIN"   num_pins="1" equivalent="false"/>
 <output name="FCOUT"  num_pins="1" equivalent="false"/>

 <!-- A BLK_TL-PLB contains the same 'cell' repeated 8 times. -->
 <xi:include href="../../../../cells/lutff/lutff.pb_type.xml"/>

 <interconnect>
  <!-- Inputs -->
  <direct name="I0" input="BLK_TL-PLB.I0" output="BLK_IG-LUTFF[0:0].I" />
  <direct name="I1" input="BLK_TL-PLB.I1" output="BLK_IG-LUTFF[1:1].I" />
  <direct name="I2" input="BLK_TL-PLB.I2" output="BLK_IG-LUTFF[2:2].I" />
  <direct name="I3" input="BLK_TL-PLB.I3" output="BLK_IG-LUTFF[3:3].I" />
  <direct name="I4" input="BLK_TL-PLB.I4" output="BLK_IG-LUTFF[4:4].I" />
  <direct name="I5" input="BLK_TL-PLB.I5" output="BLK_IG-LUTFF[5:5].I" />
  <direct name="I6" input="BLK_TL-PLB.I6" output="BLK_IG-LUTFF[6:6].I" />
  <direct name="I7" input="BLK_TL-PLB.I7" output="BLK_IG-LUTFF[7:7].I" />
  <!-- Outputs -->
  <direct name="O0" input="BLK_IG-LUTFF[0:0].O" output="BLK_TL-PLB.O0" />
  <direct name="O1" input="BLK_IG-LUTFF[1:1].O" output="BLK_TL-PLB.O1" />
  <direct name="O2" input="BLK_IG-LUTFF[2:2].O" output="BLK_TL-PLB.O2" />
  <direct name="O3" input="BLK_IG-LUTFF[3:3].O" output="BLK_TL-PLB.O3" />
  <direct name="O4" input="BLK_IG-LUTFF[4:4].O" output="BLK_TL-PLB.O4" />
  <direct name="O5" input="BLK_IG-LUTFF[5:5].O" output="BLK_TL-PLB.O5" />
  <direct name="O6" input="BLK_IG-LUTFF[6:6].O" output="BLK_TL-PLB.O6" />
  <direct name="O7" input="BLK_IG-LUTFF[7:7].O" output="BLK_TL-PLB.O7" />
  <!-- All flipflops inside a BLK_TL-PLB share the CLK, SR & CE signal -->
  <complete name="CLK" input="BLK_TL-PLB.CLK" output="BLK_IG-LUTFF[7:0].CLK" />
  <!-- <mux name="SR" input="GND BLK_TL-PLB.SR" output="BLK_IG-LUTFF[7:0].SR" /> -->
  <complete name="SR" input="BLK_TL-PLB.SR" output="BLK_IG-LUTFF[7:0].SR" />
  <!-- <mux name="EN" input="VCC BLK_TL-PLB.EN" output="BLK_IG-LUTFF[7:0].EN" /> -->
  <complete name="EN" input="BLK_TL-PLB.EN" output="BLK_IG-LUTFF[7:0].EN" />

  <direct name="FCOUT0" input="BLK_IG-LUTFF[0:0].FCOUT" output="BLK_TL-PLB.FCOUT0" />
  <direct name="FCOUT1" input="BLK_IG-LUTFF[1:1].FCOUT" output="BLK_TL-PLB.FCOUT1" />
  <direct name="FCOUT2" input="BLK_IG-LUTFF[2:2].FCOUT" output="BLK_TL-PLB.FCOUT2" />
  <direct name="FCOUT3" input="BLK_IG-LUTFF[3:3].FCOUT" output="BLK_TL-PLB.FCOUT3" />
  <direct name="FCOUT4" input="BLK_IG-LUTFF[4:4].FCOUT" output="BLK_TL-PLB.FCOUT4" />
  <direct name="FCOUT5" input="BLK_IG-LUTFF[5:5].FCOUT" output="BLK_TL-PLB.FCOUT5" />
  <direct name="FCOUT6" input="BLK_IG-LUTFF[6:6].FCOUT" output="BLK_TL-PLB.FCOUT6" />
  <direct name="FCOUT7" input="BLK_IG-LUTFF[7:7].FCOUT" output="BLK_TL-PLB.FCOUT7" />

  <!-- Carry chain -->
  <direct name="FCOUT" input="BLK_IG-LUTFF[0:0].FCOUT" output="BLK_TL-PLB.FCOUT">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[0:0].FCOUT" out_port="BLK_TL-PLB.FCOUT"/>
  </direct>
  <direct name="FCC0"  input="BLK_IG-LUTFF[1:1].FCOUT" output="BLK_IG-LUTFF[0:0].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[1:1].FCOUT" out_port="BLK_IG-LUTFF[0:0].FCIN"/>
  </direct>
  <direct name="FCC1"  input="BLK_IG-LUTFF[2:2].FCOUT" output="BLK_IG-LUTFF[1:1].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[2:2].FCOUT" out_port="BLK_IG-LUTFF[1:1].FCIN"/>
  </direct>
  <direct name="FCC2"  input="BLK_IG-LUTFF[3:3].FCOUT" output="BLK_IG-LUTFF[2:2].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[3:3].FCOUT" out_port="BLK_IG-LUTFF[2:2].FCIN"/>
  </direct>
  <direct name="FCC3"  input="BLK_IG-LUTFF[4:4].FCOUT" output="BLK_IG-LUTFF[3:3].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[4:4].FCOUT" out_port="BLK_IG-LUTFF[3:3].FCIN"/>
  </direct>
  <direct name="FCC4"  input="BLK_IG-LUTFF[5:5].FCOUT" output="BLK_IG-LUTFF[4:4].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[5:5].FCOUT" out_port="BLK_IG-LUTFF[4:4].FCIN"/>
  </direct>
  <direct name="FCC5"  input="BLK_IG-LUTFF[6:6].FCOUT" output="BLK_IG-LUTFF[5:5].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-LUTFF[6:6].FCOUT" out_port="BLK_IG-LUTFF[5:5].FCIN"/>
  </direct>
  <direct name="FCIN"  input="BLK_TL-PLB.FCIN"            output="BLK_IG-LUTFF[6:6].FCIN">
    <pack_pattern name="CARRYCHAIN" in_port="BLK_TL-PLB.FCIN"            out_port="BLK_IG-LUTFF[6:6].FCIN"/>
  </direct>
 </interconnect>
 <pinlocations pattern="custom">
  <loc side="right" xoffset="0" yoffset="0">
   BLK_TL-PLB.I0
   BLK_TL-PLB.I1
   BLK_TL-PLB.I2
   BLK_TL-PLB.I3
   BLK_TL-PLB.I4
   BLK_TL-PLB.I5
   BLK_TL-PLB.I6
   BLK_TL-PLB.I7
   BLK_TL-PLB.O0
   BLK_TL-PLB.O1
   BLK_TL-PLB.O2
   BLK_TL-PLB.O3
   BLK_TL-PLB.O4
   BLK_TL-PLB.O5
   BLK_TL-PLB.O6
   BLK_TL-PLB.O7
   BLK_TL-PLB.FCOUT0
   BLK_TL-PLB.FCOUT1
   BLK_TL-PLB.FCOUT2
   BLK_TL-PLB.FCOUT3
   BLK_TL-PLB.FCOUT4
   BLK_TL-PLB.FCOUT5
   BLK_TL-PLB.FCOUT6
   BLK_TL-PLB.FCOUT7
   BLK_TL-PLB.CLK
   BLK_TL-PLB.EN
   BLK_TL-PLB.SR
  </loc>
  <loc side="top" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCIN
  </loc>
  <loc side="bottom" xoffset="0" yoffset="0">
   BLK_TL-PLB.FCOUT
  </loc>
 </pinlocations>
 <switchblock_locations pattern="external_full_internal_straight"/>

 <fc in_type="frac" in_val="0.5" out_type="frac" out_val="1.0">
  <!-- Carry chain doesn't connect to the interconnect -->
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCOUT" />
  <fc_override fc_type="frac" fc_val="0.0" port_name="FCIN"  />
 </fc>
</pb_type>
