// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_tasi_pkg_pusher_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tasi_dataFifo_dout,
        tasi_dataFifo_empty_n,
        tasi_dataFifo_read,
        tasi_meta2pkgPushCmd_dout,
        tasi_meta2pkgPushCmd_empty_n,
        tasi_meta2pkgPushCmd_read,
        txBufferWriteData_internal_din,
        txBufferWriteData_internal_full_n,
        txBufferWriteData_internal_write,
        m_axis_txwrite_cmd_TREADY,
        m_axis_txwrite_cmd_TDATA,
        m_axis_txwrite_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] tasi_dataFifo_dout;
input   tasi_dataFifo_empty_n;
output   tasi_dataFifo_read;
input  [71:0] tasi_meta2pkgPushCmd_dout;
input   tasi_meta2pkgPushCmd_empty_n;
output   tasi_meta2pkgPushCmd_read;
output  [1023:0] txBufferWriteData_internal_din;
input   txBufferWriteData_internal_full_n;
output   txBufferWriteData_internal_write;
input   m_axis_txwrite_cmd_TREADY;
output  [71:0] m_axis_txwrite_cmd_TDATA;
output   m_axis_txwrite_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tasi_dataFifo_read;
reg tasi_meta2pkgPushCmd_read;
reg[1023:0] txBufferWriteData_internal_din;
reg txBufferWriteData_internal_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_310_p3;
reg    ap_predicate_op35_read_state1;
reg    ap_predicate_op112_read_state1;
reg    ap_predicate_op121_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_324_p3;
reg    ap_predicate_op189_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] tasiPkgPushState_load_reg_1577;
reg   [0:0] tmp_4_i_reg_1634;
reg    ap_predicate_op222_write_state2;
reg   [0:0] tmp_3_i_reg_1698;
reg    ap_predicate_op224_write_state2;
reg   [0:0] tmp_i_297_reg_1710;
reg   [0:0] icmp_ln1080_1_reg_1730;
reg   [0:0] icmp_ln1064_reg_1734;
reg    ap_predicate_op226_write_state2;
reg    ap_predicate_op228_write_state2;
reg    ap_predicate_op233_write_state2;
reg   [0:0] icmp_ln1080_reg_1763;
reg    ap_predicate_op236_write_state2;
reg    ap_predicate_op240_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [2:0] tasiPkgPushState_load_reg_1577_pp0_iter1_reg;
reg   [0:0] tmp_i_297_reg_1710_pp0_iter1_reg;
reg   [0:0] icmp_ln1080_1_reg_1730_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_1734_pp0_iter1_reg;
reg    ap_predicate_op245_write_state3;
reg    ap_predicate_op246_write_state3;
reg   [0:0] icmp_ln1080_reg_1763_pp0_iter1_reg;
reg    ap_predicate_op247_write_state3;
reg    ap_predicate_op248_write_state3;
wire    regslice_both_m_axis_txwrite_cmd_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] tasiPkgPushState;
reg   [22:0] cmd_bbt_V;
reg   [0:0] cmd_type_V;
reg   [5:0] cmd_dsa_V;
reg   [0:0] cmd_eof_V;
reg   [0:0] cmd_drr_V;
reg   [31:0] cmd_saddr_V;
reg   [3:0] cmd_tag_V;
reg   [3:0] cmd_rsvd_V;
reg   [17:0] lengthFirstPkg_V;
reg   [17:0] remainingLength_V;
reg   [5:0] offset_V;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg    m_axis_txwrite_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    tasi_meta2pkgPushCmd_blk_n;
reg    tasi_dataFifo_blk_n;
reg    txBufferWriteData_internal_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [22:0] rhs_reg_1581;
reg   [0:0] cmd_type_V_load_reg_1586;
reg   [5:0] cmd_dsa_V_load_reg_1593;
reg   [0:0] cmd_eof_V_load_reg_1600;
reg   [0:0] cmd_drr_V_load_reg_1607;
reg   [31:0] p_Val2_10_reg_1614;
reg   [3:0] cmd_tag_V_load_reg_1620;
reg   [3:0] cmd_rsvd_V_load_reg_1627;
wire   [0:0] icmp_ln414_fu_522_p2;
reg   [0:0] icmp_ln414_reg_1641;
wire   [511:0] shl_ln414_fu_576_p2;
reg   [511:0] shl_ln414_reg_1646;
wire   [511:0] and_ln414_fu_594_p2;
reg   [511:0] and_ln414_reg_1652;
wire   [0:0] icmp_ln414_1_fu_640_p2;
reg   [0:0] icmp_ln414_1_reg_1657;
wire   [63:0] shl_ln414_5_fu_694_p2;
reg   [63:0] shl_ln414_5_reg_1662;
wire   [63:0] and_ln414_7_fu_712_p2;
reg   [63:0] and_ln414_7_reg_1668;
wire   [511:0] lshr_ln414_5_fu_748_p2;
reg   [511:0] lshr_ln414_5_reg_1673;
wire   [511:0] and_ln414_10_fu_754_p2;
reg   [511:0] and_ln414_10_reg_1678;
wire   [63:0] lshr_ln414_6_fu_790_p2;
reg   [63:0] lshr_ln414_6_reg_1683;
wire   [63:0] and_ln414_12_fu_796_p2;
reg   [63:0] and_ln414_12_reg_1688;
wire   [0:0] sendWord_last_V_1_fu_818_p2;
reg   [0:0] sendWord_last_V_1_reg_1693;
reg   [576:0] tasi_dataFifo_read_1_reg_1702;
wire   [511:0] sendWord_data_V_1_fu_856_p1;
reg   [511:0] sendWord_data_V_1_reg_1714;
wire   [63:0] grp_fu_388_p4;
wire   [0:0] grp_fu_398_p3;
wire   [0:0] icmp_ln1080_1_fu_872_p2;
wire   [0:0] icmp_ln1064_fu_878_p2;
wire   [63:0] sendWord_keep_V_3_fu_888_p66;
wire   [31:0] p_Result_142_fu_1022_p5;
reg   [31:0] p_Result_142_reg_1743;
wire   [22:0] sub_ln886_1_fu_1044_p2;
reg   [22:0] sub_ln886_1_reg_1748;
wire   [31:0] p_Result_s_fu_1070_p5;
reg   [31:0] p_Result_s_reg_1753;
wire   [22:0] sub_ln886_fu_1092_p2;
reg   [22:0] sub_ln886_reg_1758;
wire   [0:0] icmp_ln1080_fu_1140_p2;
wire   [15:0] len_V_fu_1174_p1;
reg   [15:0] len_V_reg_1767;
wire   [511:0] p_Result_152_fu_1228_p2;
reg   [511:0] p_Result_152_reg_1772;
wire   [63:0] p_Result_154_fu_1270_p2;
reg   [63:0] p_Result_154_reg_1777;
wire   [71:0] p_9_fu_1492_p9;
wire   [71:0] p_8_fu_1505_p9;
wire   [71:0] p_s_fu_1532_p9;
wire   [71:0] zext_ln173_4_fu_1559_p1;
reg   [2:0] ap_phi_mux_storemerge_i_phi_fu_355_p4;
wire   [2:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_352;
wire   [63:0] ap_phi_reg_pp0_iter0_sendWord_keep_V_4_reg_363;
reg   [63:0] ap_phi_reg_pp0_iter1_sendWord_keep_V_4_reg_363;
wire   [0:0] ap_phi_reg_pp0_iter0_sendWord_last_V_2_reg_374;
reg   [0:0] ap_phi_reg_pp0_iter1_sendWord_last_V_2_reg_374;
wire   [2:0] select_ln243_fu_836_p3;
wire   [2:0] select_ln207_fu_1056_p3;
wire   [22:0] trunc_ln144_fu_1282_p1;
wire   [17:0] p_Val2_4_fu_1146_p2;
wire   [17:0] add_ln886_fu_1110_p2;
wire   [5:0] trunc_ln674_fu_1164_p1;
wire   [511:0] tmp_data_V_fu_462_p1;
wire   [1023:0] p_7_fu_1476_p5;
reg    ap_block_pp0_stage0_01001;
wire   [1023:0] p_014_fu_1488_p1;
wire   [1023:0] zext_ln173_5_fu_1527_p1;
wire   [1023:0] zext_ln173_fu_1572_p1;
wire   [8:0] shl_ln1077_1_fu_470_p3;
wire   [9:0] zext_ln1077_1_fu_478_p1;
wire   [9:0] sub_ln674_fu_488_p2;
wire   [511:0] zext_ln674_4_fu_494_p1;
wire   [511:0] lshr_ln674_4_fu_498_p2;
wire   [9:0] sub_ln1077_fu_482_p2;
wire   [0:0] tmp_235_fu_510_p3;
wire   [22:0] zext_ln414_7_fu_518_p1;
wire   [9:0] sub_ln414_fu_528_p2;
wire   [9:0] sub_ln414_2_fu_550_p2;
wire   [9:0] select_ln414_4_fu_542_p3;
wire   [9:0] select_ln414_fu_534_p3;
wire   [9:0] select_ln414_5_fu_556_p3;
wire   [511:0] p_Result_143_fu_504_p2;
wire   [511:0] zext_ln414_8_fu_564_p1;
wire   [511:0] zext_ln414_9_fu_568_p1;
wire   [511:0] zext_ln414_10_fu_572_p1;
wire   [511:0] shl_ln414_4_fu_582_p2;
wire   [511:0] lshr_ln414_3_fu_588_p2;
wire   [6:0] zext_ln1077_fu_466_p1;
wire   [6:0] sub_ln674_1_fu_606_p2;
wire   [63:0] zext_ln674_5_fu_612_p1;
wire   [63:0] lshr_ln674_5_fu_616_p2;
wire   [6:0] sub_ln1078_fu_600_p2;
wire   [0:0] tmp_237_fu_628_p3;
wire   [25:0] zext_ln414_11_fu_636_p1;
wire   [6:0] sub_ln414_3_fu_646_p2;
wire   [6:0] sub_ln414_4_fu_668_p2;
wire   [6:0] select_ln414_8_fu_660_p3;
wire   [6:0] select_ln414_7_fu_652_p3;
wire   [6:0] select_ln414_9_fu_674_p3;
wire   [63:0] p_Result_145_fu_622_p2;
wire   [63:0] zext_ln414_12_fu_682_p1;
wire   [63:0] zext_ln414_13_fu_686_p1;
wire   [63:0] zext_ln414_14_fu_690_p1;
wire   [63:0] shl_ln414_6_fu_700_p2;
wire   [63:0] lshr_ln414_4_fu_706_p2;
wire   [511:0] zext_ln674_6_fu_718_p1;
wire   [511:0] zext_ln674_7_fu_722_p1;
wire   [511:0] lshr_ln674_6_fu_726_p2;
wire   [511:0] lshr_ln674_7_fu_732_p2;
wire   [511:0] zext_ln414_15_fu_744_p1;
wire   [511:0] p_Result_147_fu_738_p2;
wire   [63:0] zext_ln674_8_fu_760_p1;
wire   [63:0] zext_ln674_9_fu_764_p1;
wire   [63:0] lshr_ln674_8_fu_768_p2;
wire   [63:0] lshr_ln674_9_fu_774_p2;
wire   [63:0] zext_ln414_16_fu_786_p1;
wire   [63:0] p_Result_149_fu_780_p2;
wire   [63:0] zext_ln819_fu_802_p1;
wire   [63:0] shl_ln819_fu_806_p2;
wire   [63:0] and_ln819_fu_812_p2;
wire   [5:0] sendWord_keep_V_3_fu_888_p65;
wire   [22:0] zext_ln886_1_fu_1040_p1;
wire   [22:0] zext_ln886_fu_1088_p1;
wire   [17:0] lhs_fu_1122_p1;
wire   [23:0] zext_ln1540_2_fu_1130_p1;
wire   [23:0] zext_ln1540_fu_1126_p1;
wire   [23:0] ret_fu_1134_p2;
wire   [8:0] shl_ln_fu_1184_p3;
wire   [511:0] zext_ln674_fu_1192_p1;
wire   [511:0] zext_ln674_1_fu_1196_p1;
wire   [511:0] lshr_ln674_fu_1200_p2;
wire   [511:0] lshr_ln674_1_fu_1206_p2;
wire   [511:0] zext_ln414_fu_1218_p1;
wire   [511:0] p_Result_151_fu_1212_p2;
wire   [511:0] lshr_ln414_fu_1222_p2;
wire   [63:0] zext_ln674_2_fu_1234_p1;
wire   [63:0] zext_ln674_3_fu_1238_p1;
wire   [63:0] lshr_ln674_2_fu_1242_p2;
wire   [63:0] lshr_ln674_3_fu_1248_p2;
wire   [63:0] zext_ln414_6_fu_1260_p1;
wire   [63:0] p_Result_153_fu_1254_p2;
wire   [63:0] lshr_ln414_2_fu_1264_p2;
reg   [511:0] tmp_236_fu_1404_p4;
wire   [511:0] select_ln414_6_fu_1413_p3;
reg   [63:0] tmp_238_fu_1424_p4;
wire   [63:0] select_ln414_10_fu_1433_p3;
wire   [511:0] p_Result_144_fu_1419_p2;
wire   [511:0] xor_ln414_fu_1444_p2;
wire   [511:0] and_ln414_9_fu_1449_p2;
wire   [63:0] p_Result_146_fu_1439_p2;
wire   [63:0] xor_ln414_1_fu_1460_p2;
wire   [63:0] and_ln414_11_fu_1465_p2;
wire   [63:0] p_Result_150_fu_1471_p2;
wire   [511:0] p_Result_148_fu_1455_p2;
wire   [576:0] tmp_49_i_fu_1518_p4;
wire   [63:0] tmp_43_i_fu_1545_p4;
wire   [63:0] or_ln173_fu_1553_p2;
wire   [576:0] or_ln_fu_1564_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [71:0] m_axis_txwrite_cmd_TDATA_int_regslice;
reg    m_axis_txwrite_cmd_TVALID_int_regslice;
wire    m_axis_txwrite_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_txwrite_cmd_U_vld_out;
reg    ap_condition_363;
reg    ap_condition_372;
reg    ap_condition_82;
reg    ap_condition_314;
reg    ap_condition_483;
reg    ap_condition_1270;
reg    ap_condition_411;
reg    ap_condition_424;
reg    ap_condition_427;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 tasiPkgPushState = 3'd0;
#0 cmd_bbt_V = 23'd0;
#0 cmd_type_V = 1'd0;
#0 cmd_dsa_V = 6'd0;
#0 cmd_eof_V = 1'd0;
#0 cmd_drr_V = 1'd0;
#0 cmd_saddr_V = 32'd0;
#0 cmd_tag_V = 4'd0;
#0 cmd_rsvd_V = 4'd0;
#0 lengthFirstPkg_V = 18'd0;
#0 remainingLength_V = 18'd0;
#0 offset_V = 6'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
end

toe_top_mux_646_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 64 ),
    .din34_WIDTH( 64 ),
    .din35_WIDTH( 64 ),
    .din36_WIDTH( 64 ),
    .din37_WIDTH( 64 ),
    .din38_WIDTH( 64 ),
    .din39_WIDTH( 64 ),
    .din40_WIDTH( 64 ),
    .din41_WIDTH( 64 ),
    .din42_WIDTH( 64 ),
    .din43_WIDTH( 64 ),
    .din44_WIDTH( 64 ),
    .din45_WIDTH( 64 ),
    .din46_WIDTH( 64 ),
    .din47_WIDTH( 64 ),
    .din48_WIDTH( 64 ),
    .din49_WIDTH( 64 ),
    .din50_WIDTH( 64 ),
    .din51_WIDTH( 64 ),
    .din52_WIDTH( 64 ),
    .din53_WIDTH( 64 ),
    .din54_WIDTH( 64 ),
    .din55_WIDTH( 64 ),
    .din56_WIDTH( 64 ),
    .din57_WIDTH( 64 ),
    .din58_WIDTH( 64 ),
    .din59_WIDTH( 64 ),
    .din60_WIDTH( 64 ),
    .din61_WIDTH( 64 ),
    .din62_WIDTH( 64 ),
    .din63_WIDTH( 64 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 64 ))
mux_646_64_1_1_U365(
    .din0(64'd18446744073709551615),
    .din1(64'd1),
    .din2(64'd3),
    .din3(64'd7),
    .din4(64'd15),
    .din5(64'd31),
    .din6(64'd63),
    .din7(64'd127),
    .din8(64'd255),
    .din9(64'd511),
    .din10(64'd1023),
    .din11(64'd2047),
    .din12(64'd4095),
    .din13(64'd8191),
    .din14(64'd16383),
    .din15(64'd32767),
    .din16(64'd65535),
    .din17(64'd131071),
    .din18(64'd262143),
    .din19(64'd524287),
    .din20(64'd1048575),
    .din21(64'd2097151),
    .din22(64'd4194303),
    .din23(64'd8388607),
    .din24(64'd16777215),
    .din25(64'd33554431),
    .din26(64'd67108863),
    .din27(64'd134217727),
    .din28(64'd268435455),
    .din29(64'd536870911),
    .din30(64'd1073741823),
    .din31(64'd2147483647),
    .din32(64'd4294967295),
    .din33(64'd8589934591),
    .din34(64'd17179869183),
    .din35(64'd34359738367),
    .din36(64'd68719476735),
    .din37(64'd137438953471),
    .din38(64'd274877906943),
    .din39(64'd549755813887),
    .din40(64'd1099511627775),
    .din41(64'd2199023255551),
    .din42(64'd4398046511103),
    .din43(64'd8796093022207),
    .din44(64'd17592186044415),
    .din45(64'd35184372088831),
    .din46(64'd70368744177663),
    .din47(64'd140737488355327),
    .din48(64'd281474976710655),
    .din49(64'd562949953421311),
    .din50(64'd1125899906842623),
    .din51(64'd2251799813685247),
    .din52(64'd4503599627370495),
    .din53(64'd9007199254740991),
    .din54(64'd18014398509481983),
    .din55(64'd36028797018963967),
    .din56(64'd72057594037927935),
    .din57(64'd144115188075855871),
    .din58(64'd288230376151711743),
    .din59(64'd576460752303423487),
    .din60(64'd1152921504606846975),
    .din61(64'd2305843009213693951),
    .din62(64'd4611686018427387903),
    .din63(64'd9223372036854775807),
    .din64(sendWord_keep_V_3_fu_888_p65),
    .dout(sendWord_keep_V_3_fu_888_p66)
);

toe_top_regslice_both #(
    .DataWidth( 72 ))
regslice_both_m_axis_txwrite_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_txwrite_cmd_TDATA_int_regslice),
    .vld_in(m_axis_txwrite_cmd_TVALID_int_regslice),
    .ack_in(m_axis_txwrite_cmd_TREADY_int_regslice),
    .data_out(m_axis_txwrite_cmd_TDATA),
    .vld_out(regslice_both_m_axis_txwrite_cmd_U_vld_out),
    .ack_out(m_axis_txwrite_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_txwrite_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd0) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_sendWord_keep_V_4_reg_363 <= sendWord_keep_V_3_fu_888_p66;
    end else if ((((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1080_1_fu_872_p2 == 1'd1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd1) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_sendWord_keep_V_4_reg_363 <= {{tasi_dataFifo_dout[575:512]}};
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_sendWord_keep_V_4_reg_363 <= ap_phi_reg_pp0_iter0_sendWord_keep_V_4_reg_363;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd1) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd0) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_2_reg_374 <= 1'd1;
    end else if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1080_1_fu_872_p2 == 1'd1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_2_reg_374 <= tasi_dataFifo_dout[32'd576];
    end else if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_sendWord_last_V_2_reg_374 <= ap_phi_reg_pp0_iter0_sendWord_last_V_2_reg_374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_314)) begin
        if ((1'b1 == ap_condition_82)) begin
            cmd_bbt_V <= trunc_ln144_fu_1282_p1;
        end else if ((1'b1 == ap_condition_372)) begin
            cmd_bbt_V <= sub_ln886_fu_1092_p2;
        end else if ((1'b1 == ap_condition_363)) begin
            cmd_bbt_V <= sub_ln886_1_fu_1044_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_314)) begin
        if ((1'b1 == ap_condition_82)) begin
            cmd_saddr_V <= {{tasi_meta2pkgPushCmd_dout[63:32]}};
        end else if ((1'b1 == ap_condition_372)) begin
            cmd_saddr_V <= p_Result_s_fu_1070_p5;
        end else if ((1'b1 == ap_condition_363)) begin
            cmd_saddr_V <= p_Result_142_fu_1022_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1270)) begin
        if ((tasiPkgPushState == 3'd2)) begin
            prevWord_data_V <= sendWord_data_V_1_fu_856_p1;
        end else if ((tasiPkgPushState == 3'd3)) begin
            prevWord_data_V <= tmp_data_V_fu_462_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_314)) begin
        if (((tasiPkgPushState == 3'd1) & (icmp_ln1080_fu_1140_p2 == 1'd1))) begin
            remainingLength_V <= p_Val2_4_fu_1146_p2;
        end else if ((1'b1 == ap_condition_411)) begin
            remainingLength_V <= add_ln886_fu_1110_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_314)) begin
        if ((1'b1 == ap_condition_82)) begin
            tasiPkgPushState <= 3'd1;
        end else if ((tasiPkgPushState == 3'd5)) begin
            tasiPkgPushState <= 3'd0;
        end else if ((tasiPkgPushState == 3'd1)) begin
            tasiPkgPushState <= ap_phi_mux_storemerge_i_phi_fu_355_p4;
        end else if ((1'b1 == ap_condition_372)) begin
            tasiPkgPushState <= 3'd4;
        end else if ((1'b1 == ap_condition_363)) begin
            tasiPkgPushState <= select_ln207_fu_1056_p3;
        end else if ((1'b1 == ap_condition_427)) begin
            tasiPkgPushState <= 3'd0;
        end else if ((1'b1 == ap_condition_424)) begin
            tasiPkgPushState <= select_ln243_fu_836_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln414_10_reg_1678 <= and_ln414_10_fu_754_p2;
        and_ln414_12_reg_1688 <= and_ln414_12_fu_796_p2;
        and_ln414_7_reg_1668 <= and_ln414_7_fu_712_p2;
        and_ln414_reg_1652 <= and_ln414_fu_594_p2;
        icmp_ln414_1_reg_1657 <= icmp_ln414_1_fu_640_p2;
        icmp_ln414_reg_1641 <= icmp_ln414_fu_522_p2;
        lshr_ln414_5_reg_1673 <= lshr_ln414_5_fu_748_p2;
        lshr_ln414_6_reg_1683 <= lshr_ln414_6_fu_790_p2;
        sendWord_last_V_1_reg_1693 <= sendWord_last_V_1_fu_818_p2;
        shl_ln414_5_reg_1662 <= shl_ln414_5_fu_694_p2;
        shl_ln414_reg_1646 <= shl_ln414_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tasiPkgPushState == 3'd1) & ~(tasiPkgPushState == 3'd5) & ~(tasiPkgPushState == 3'd2) & ~(tasiPkgPushState == 3'd4) & ~(tasiPkgPushState == 3'd3) & (tmp_i_nbreadreq_fu_324_p3 == 1'd1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmd_drr_V <= tasi_meta2pkgPushCmd_dout[32'd31];
        cmd_dsa_V <= {{tasi_meta2pkgPushCmd_dout[29:24]}};
        cmd_eof_V <= tasi_meta2pkgPushCmd_dout[32'd30];
        cmd_rsvd_V <= {{tasi_meta2pkgPushCmd_dout[71:68]}};
        cmd_tag_V <= {{tasi_meta2pkgPushCmd_dout[67:64]}};
        cmd_type_V <= tasi_meta2pkgPushCmd_dout[32'd23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmd_drr_V_load_reg_1607 <= cmd_drr_V;
        cmd_dsa_V_load_reg_1593 <= cmd_dsa_V;
        cmd_eof_V_load_reg_1600 <= cmd_eof_V;
        cmd_rsvd_V_load_reg_1627 <= cmd_rsvd_V;
        cmd_tag_V_load_reg_1620 <= cmd_tag_V;
        cmd_type_V_load_reg_1586 <= cmd_type_V;
        icmp_ln1064_reg_1734_pp0_iter1_reg <= icmp_ln1064_reg_1734;
        icmp_ln1080_1_reg_1730_pp0_iter1_reg <= icmp_ln1080_1_reg_1730;
        icmp_ln1080_reg_1763_pp0_iter1_reg <= icmp_ln1080_reg_1763;
        p_Val2_10_reg_1614 <= cmd_saddr_V;
        rhs_reg_1581 <= cmd_bbt_V;
        tasiPkgPushState_load_reg_1577 <= tasiPkgPushState;
        tasiPkgPushState_load_reg_1577_pp0_iter1_reg <= tasiPkgPushState_load_reg_1577;
        tmp_i_297_reg_1710_pp0_iter1_reg <= tmp_i_297_reg_1710;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1064_reg_1734 <= icmp_ln1064_fu_878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1080_1_reg_1730 <= icmp_ln1080_1_fu_872_p2;
        sendWord_data_V_1_reg_1714 <= sendWord_data_V_1_fu_856_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1080_reg_1763 <= icmp_ln1080_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd1) & (icmp_ln1080_fu_1140_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        len_V_reg_1767 <= len_V_fu_1174_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd1) & (icmp_ln1080_fu_1140_p2 == 1'd1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lengthFirstPkg_V <= p_Val2_4_fu_1146_p2;
        offset_V <= trunc_ln674_fu_1164_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd0) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_142_reg_1743 <= p_Result_142_fu_1022_p5;
        sub_ln886_1_reg_1748 <= sub_ln886_1_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_152_reg_1772 <= p_Result_152_fu_1228_p2;
        p_Result_154_reg_1777 <= p_Result_154_fu_1270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd1) & (icmp_ln1080_1_fu_872_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_s_reg_1753 <= p_Result_s_fu_1070_p5;
        sub_ln886_reg_1758 <= sub_ln886_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd3) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        prevWord_keep_V <= {{tasi_dataFifo_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op112_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tasi_dataFifo_read_1_reg_1702 <= tasi_dataFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd4) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_i_reg_1698 <= grp_nbreadreq_fu_310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd3) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_i_reg_1634 <= grp_nbreadreq_fu_310_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tasiPkgPushState == 3'd2) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_297_reg_1710 <= grp_nbreadreq_fu_310_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tasiPkgPushState == 3'd1)) begin
        if ((icmp_ln1080_fu_1140_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_355_p4 = 3'd2;
        end else if ((icmp_ln1080_fu_1140_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_355_p4 = 3'd4;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_355_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_352;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_355_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_352;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op248_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op247_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op246_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op245_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op240_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op236_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op226_write_state2 == 1'b1)))) begin
        m_axis_txwrite_cmd_TDATA_blk_n = m_axis_txwrite_cmd_TREADY_int_regslice;
    end else begin
        m_axis_txwrite_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_483)) begin
        if ((ap_predicate_op240_write_state2 == 1'b1)) begin
            m_axis_txwrite_cmd_TDATA_int_regslice = zext_ln173_4_fu_1559_p1;
        end else if ((ap_predicate_op236_write_state2 == 1'b1)) begin
            m_axis_txwrite_cmd_TDATA_int_regslice = p_s_fu_1532_p9;
        end else if ((ap_predicate_op228_write_state2 == 1'b1)) begin
            m_axis_txwrite_cmd_TDATA_int_regslice = p_8_fu_1505_p9;
        end else if ((ap_predicate_op226_write_state2 == 1'b1)) begin
            m_axis_txwrite_cmd_TDATA_int_regslice = p_9_fu_1492_p9;
        end else begin
            m_axis_txwrite_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_txwrite_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op240_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op236_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op226_write_state2 == 1'b1)))) begin
        m_axis_txwrite_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_txwrite_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op121_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op112_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tasi_dataFifo_blk_n = tasi_dataFifo_empty_n;
    end else begin
        tasi_dataFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op121_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tasi_dataFifo_read = 1'b1;
    end else begin
        tasi_dataFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op189_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tasi_meta2pkgPushCmd_blk_n = tasi_meta2pkgPushCmd_empty_n;
    end else begin
        tasi_meta2pkgPushCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op189_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tasi_meta2pkgPushCmd_read = 1'b1;
    end else begin
        tasi_meta2pkgPushCmd_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        txBufferWriteData_internal_blk_n = txBufferWriteData_internal_full_n;
    end else begin
        txBufferWriteData_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_483)) begin
        if ((tasiPkgPushState_load_reg_1577 == 3'd5)) begin
            txBufferWriteData_internal_din = zext_ln173_fu_1572_p1;
        end else if ((ap_predicate_op233_write_state2 == 1'b1)) begin
            txBufferWriteData_internal_din = zext_ln173_5_fu_1527_p1;
        end else if ((ap_predicate_op224_write_state2 == 1'b1)) begin
            txBufferWriteData_internal_din = p_014_fu_1488_p1;
        end else if ((ap_predicate_op222_write_state2 == 1'b1)) begin
            txBufferWriteData_internal_din = p_7_fu_1476_p5;
        end else begin
            txBufferWriteData_internal_din = 'bx;
        end
    end else begin
        txBufferWriteData_internal_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        txBufferWriteData_internal_write = 1'b1;
    end else begin
        txBufferWriteData_internal_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln886_fu_1110_p2 = ($signed(remainingLength_V) + $signed(18'd262080));

assign and_ln414_10_fu_754_p2 = (p_Result_147_fu_738_p2 & lshr_ln414_5_fu_748_p2);

assign and_ln414_11_fu_1465_p2 = (xor_ln414_1_fu_1460_p2 & p_Result_146_fu_1439_p2);

assign and_ln414_12_fu_796_p2 = (p_Result_149_fu_780_p2 & lshr_ln414_6_fu_790_p2);

assign and_ln414_7_fu_712_p2 = (shl_ln414_6_fu_700_p2 & lshr_ln414_4_fu_706_p2);

assign and_ln414_9_fu_1449_p2 = (xor_ln414_fu_1444_p2 & p_Result_144_fu_1419_p2);

assign and_ln414_fu_594_p2 = (shl_ln414_4_fu_582_p2 & lshr_ln414_3_fu_588_p2);

assign and_ln819_fu_812_p2 = (shl_ln819_fu_806_p2 & grp_fu_388_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op189_read_state1 == 1'b1) & (tasi_meta2pkgPushCmd_empty_n == 1'b0)) | ((ap_predicate_op121_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_txwrite_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op248_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op247_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op246_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op245_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (txBufferWriteData_internal_full_n == 1'b0)) | ((ap_predicate_op240_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op228_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op189_read_state1 == 1'b1) & (tasi_meta2pkgPushCmd_empty_n == 1'b0)) | ((ap_predicate_op121_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_txwrite_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op248_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op247_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op246_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op245_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (txBufferWriteData_internal_full_n == 1'b0)) | ((ap_predicate_op240_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op228_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op189_read_state1 == 1'b1) & (tasi_meta2pkgPushCmd_empty_n == 1'b0)) | ((ap_predicate_op121_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_txwrite_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op248_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op247_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op246_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op245_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (txBufferWriteData_internal_full_n == 1'b0)) | ((ap_predicate_op240_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op228_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op189_read_state1 == 1'b1) & (tasi_meta2pkgPushCmd_empty_n == 1'b0)) | ((ap_predicate_op121_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op112_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (tasi_dataFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((ap_predicate_op240_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op228_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op224_write_state2 == 1'b1)) | ((txBufferWriteData_internal_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((tasiPkgPushState_load_reg_1577 == 3'd5) & (txBufferWriteData_internal_full_n == 1'b0)) | ((ap_predicate_op240_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op228_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op248_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op247_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op246_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op245_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_txwrite_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op248_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op247_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op246_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op245_write_state3 == 1'b1) & (m_axis_txwrite_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_1270 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_314 = ((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_363 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd0) & (icmp_ln1080_1_fu_872_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_372 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1064_fu_878_p2 == 1'd1) & (icmp_ln1080_1_fu_872_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_411 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2) & (icmp_ln1080_1_fu_872_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_424 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd3) & (grp_fu_398_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_427 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd4) & (grp_fu_398_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_483 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_82 = (~(tasiPkgPushState == 3'd1) & ~(tasiPkgPushState == 3'd5) & ~(tasiPkgPushState == 3'd2) & ~(tasiPkgPushState == 3'd4) & ~(tasiPkgPushState == 3'd3) & (tmp_i_nbreadreq_fu_324_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_sendWord_keep_V_4_reg_363 = 'bx;

assign ap_phi_reg_pp0_iter0_sendWord_last_V_2_reg_374 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_352 = 'bx;

always @ (*) begin
    ap_predicate_op112_read_state1 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd4));
end

always @ (*) begin
    ap_predicate_op121_read_state1 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd2));
end

always @ (*) begin
    ap_predicate_op189_read_state1 = (~(tasiPkgPushState == 3'd1) & ~(tasiPkgPushState == 3'd5) & ~(tasiPkgPushState == 3'd2) & ~(tasiPkgPushState == 3'd4) & ~(tasiPkgPushState == 3'd3) & (tmp_i_nbreadreq_fu_324_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op222_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd3) & (tmp_4_i_reg_1634 == 1'd1));
end

always @ (*) begin
    ap_predicate_op224_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd4) & (tmp_3_i_reg_1698 == 1'd1));
end

always @ (*) begin
    ap_predicate_op226_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd2) & (icmp_ln1064_reg_1734 == 1'd0) & (icmp_ln1080_1_reg_1730 == 1'd0) & (tmp_i_297_reg_1710 == 1'd1));
end

always @ (*) begin
    ap_predicate_op228_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd2) & (icmp_ln1064_reg_1734 == 1'd1) & (icmp_ln1080_1_reg_1730 == 1'd0) & (tmp_i_297_reg_1710 == 1'd1));
end

always @ (*) begin
    ap_predicate_op233_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd2) & (tmp_i_297_reg_1710 == 1'd1));
end

always @ (*) begin
    ap_predicate_op236_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd1) & (icmp_ln1080_reg_1763 == 1'd0));
end

always @ (*) begin
    ap_predicate_op240_write_state2 = ((tasiPkgPushState_load_reg_1577 == 3'd1) & (icmp_ln1080_reg_1763 == 1'd1));
end

always @ (*) begin
    ap_predicate_op245_write_state3 = ((icmp_ln1064_reg_1734_pp0_iter1_reg == 1'd0) & (icmp_ln1080_1_reg_1730_pp0_iter1_reg == 1'd0) & (tmp_i_297_reg_1710_pp0_iter1_reg == 1'd1) & (tasiPkgPushState_load_reg_1577_pp0_iter1_reg == 3'd2));
end

always @ (*) begin
    ap_predicate_op246_write_state3 = ((icmp_ln1064_reg_1734_pp0_iter1_reg == 1'd1) & (icmp_ln1080_1_reg_1730_pp0_iter1_reg == 1'd0) & (tmp_i_297_reg_1710_pp0_iter1_reg == 1'd1) & (tasiPkgPushState_load_reg_1577_pp0_iter1_reg == 3'd2));
end

always @ (*) begin
    ap_predicate_op247_write_state3 = ((icmp_ln1080_reg_1763_pp0_iter1_reg == 1'd0) & (tasiPkgPushState_load_reg_1577_pp0_iter1_reg == 3'd1));
end

always @ (*) begin
    ap_predicate_op248_write_state3 = ((icmp_ln1080_reg_1763_pp0_iter1_reg == 1'd1) & (tasiPkgPushState_load_reg_1577_pp0_iter1_reg == 3'd1));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((grp_nbreadreq_fu_310_p3 == 1'd1) & (tasiPkgPushState == 3'd3));
end

assign grp_fu_388_p4 = {{tasi_dataFifo_dout[575:512]}};

assign grp_fu_398_p3 = tasi_dataFifo_dout[32'd576];

assign grp_nbreadreq_fu_310_p3 = tasi_dataFifo_empty_n;

assign icmp_ln1064_fu_878_p2 = ((remainingLength_V == 18'd64) ? 1'b1 : 1'b0);

assign icmp_ln1080_1_fu_872_p2 = ((remainingLength_V > 18'd64) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_1140_p2 = ((ret_fu_1134_p2 > 24'd262144) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_640_p2 = ((zext_ln414_11_fu_636_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_522_p2 = ((zext_ln414_7_fu_518_p1 != 23'd0) ? 1'b1 : 1'b0);

assign len_V_fu_1174_p1 = p_Val2_4_fu_1146_p2[15:0];

assign lhs_fu_1122_p1 = cmd_saddr_V[17:0];

assign lshr_ln414_2_fu_1264_p2 = 64'd18446744073709551615 >> zext_ln414_6_fu_1260_p1;

assign lshr_ln414_3_fu_588_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_10_fu_572_p1;

assign lshr_ln414_4_fu_706_p2 = 64'd18446744073709551615 >> zext_ln414_14_fu_690_p1;

assign lshr_ln414_5_fu_748_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_15_fu_744_p1;

assign lshr_ln414_6_fu_790_p2 = 64'd18446744073709551615 >> zext_ln414_16_fu_786_p1;

assign lshr_ln414_fu_1222_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1218_p1;

assign lshr_ln674_1_fu_1206_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_1_fu_1196_p1;

assign lshr_ln674_2_fu_1242_p2 = prevWord_keep_V >> zext_ln674_2_fu_1234_p1;

assign lshr_ln674_3_fu_1248_p2 = 64'd18446744073709551615 >> zext_ln674_3_fu_1238_p1;

assign lshr_ln674_4_fu_498_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_4_fu_494_p1;

assign lshr_ln674_5_fu_616_p2 = 64'd18446744073709551615 >> zext_ln674_5_fu_612_p1;

assign lshr_ln674_6_fu_726_p2 = prevWord_data_V >> zext_ln674_6_fu_718_p1;

assign lshr_ln674_7_fu_732_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_7_fu_722_p1;

assign lshr_ln674_8_fu_768_p2 = prevWord_keep_V >> zext_ln674_8_fu_760_p1;

assign lshr_ln674_9_fu_774_p2 = 64'd18446744073709551615 >> zext_ln674_9_fu_764_p1;

assign lshr_ln674_fu_1200_p2 = prevWord_data_V >> zext_ln674_fu_1192_p1;

assign m_axis_txwrite_cmd_TVALID = regslice_both_m_axis_txwrite_cmd_U_vld_out;

assign or_ln173_fu_1553_p2 = (tmp_43_i_fu_1545_p4 | 64'd3229614080);

assign or_ln_fu_1564_p4 = {{{{1'd1}, {p_Result_154_reg_1777}}}, {p_Result_152_reg_1772}};

assign p_014_fu_1488_p1 = tasi_dataFifo_read_1_reg_1702;

assign p_7_fu_1476_p5 = {{{{{{447'd0}, {sendWord_last_V_1_reg_1693}}}, {p_Result_150_fu_1471_p2}}}, {p_Result_148_fu_1455_p2}};

assign p_8_fu_1505_p9 = {{{{{{{{cmd_rsvd_V_load_reg_1627}, {cmd_tag_V_load_reg_1620}}, {p_Result_s_reg_1753}}, {cmd_drr_V_load_reg_1607}}, {cmd_eof_V_load_reg_1600}}, {cmd_dsa_V_load_reg_1593}}, {cmd_type_V_load_reg_1586}}, {sub_ln886_reg_1758}};

assign p_9_fu_1492_p9 = {{{{{{{{cmd_rsvd_V_load_reg_1627}, {cmd_tag_V_load_reg_1620}}, {p_Result_142_reg_1743}}, {cmd_drr_V_load_reg_1607}}, {cmd_eof_V_load_reg_1600}}, {cmd_dsa_V_load_reg_1593}}, {cmd_type_V_load_reg_1586}}, {sub_ln886_1_reg_1748}};

assign p_Result_142_fu_1022_p5 = {{cmd_saddr_V[31:18]}, {18'd0}};

assign p_Result_143_fu_504_p2 = (tmp_data_V_fu_462_p1 & lshr_ln674_4_fu_498_p2);

assign p_Result_144_fu_1419_p2 = (select_ln414_6_fu_1413_p3 & and_ln414_reg_1652);

assign p_Result_145_fu_622_p2 = (lshr_ln674_5_fu_616_p2 & grp_fu_388_p4);

assign p_Result_146_fu_1439_p2 = (select_ln414_10_fu_1433_p3 & and_ln414_7_reg_1668);

assign p_Result_147_fu_738_p2 = (lshr_ln674_7_fu_732_p2 & lshr_ln674_6_fu_726_p2);

assign p_Result_148_fu_1455_p2 = (and_ln414_9_fu_1449_p2 | and_ln414_10_reg_1678);

assign p_Result_149_fu_780_p2 = (lshr_ln674_9_fu_774_p2 & lshr_ln674_8_fu_768_p2);

assign p_Result_150_fu_1471_p2 = (and_ln414_12_reg_1688 | and_ln414_11_fu_1465_p2);

assign p_Result_151_fu_1212_p2 = (lshr_ln674_fu_1200_p2 & lshr_ln674_1_fu_1206_p2);

assign p_Result_152_fu_1228_p2 = (p_Result_151_fu_1212_p2 & lshr_ln414_fu_1222_p2);

assign p_Result_153_fu_1254_p2 = (lshr_ln674_3_fu_1248_p2 & lshr_ln674_2_fu_1242_p2);

assign p_Result_154_fu_1270_p2 = (p_Result_153_fu_1254_p2 & lshr_ln414_2_fu_1264_p2);

assign p_Result_s_fu_1070_p5 = {{cmd_saddr_V[31:18]}, {18'd0}};

assign p_Val2_4_fu_1146_p2 = (18'd0 - lhs_fu_1122_p1);

assign p_s_fu_1532_p9 = {{{{{{{{cmd_rsvd_V_load_reg_1627}, {cmd_tag_V_load_reg_1620}}, {p_Val2_10_reg_1614}}, {cmd_drr_V_load_reg_1607}}, {cmd_eof_V_load_reg_1600}}, {cmd_dsa_V_load_reg_1593}}, {cmd_type_V_load_reg_1586}}, {rhs_reg_1581}};

assign ret_fu_1134_p2 = (zext_ln1540_2_fu_1130_p1 + zext_ln1540_fu_1126_p1);

assign select_ln207_fu_1056_p3 = ((grp_fu_398_p3[0:0] == 1'b1) ? 3'd5 : 3'd3);

assign select_ln243_fu_836_p3 = ((sendWord_last_V_1_fu_818_p2[0:0] == 1'b1) ? 3'd0 : 3'd5);

assign select_ln414_10_fu_1433_p3 = ((icmp_ln414_1_reg_1657[0:0] == 1'b1) ? tmp_238_fu_1424_p4 : shl_ln414_5_reg_1662);

assign select_ln414_4_fu_542_p3 = ((icmp_ln414_fu_522_p2[0:0] == 1'b1) ? sub_ln414_fu_528_p2 : sub_ln1077_fu_482_p2);

assign select_ln414_5_fu_556_p3 = ((icmp_ln414_fu_522_p2[0:0] == 1'b1) ? sub_ln414_2_fu_550_p2 : 10'd0);

assign select_ln414_6_fu_1413_p3 = ((icmp_ln414_reg_1641[0:0] == 1'b1) ? tmp_236_fu_1404_p4 : shl_ln414_reg_1646);

assign select_ln414_7_fu_652_p3 = ((icmp_ln414_1_fu_640_p2[0:0] == 1'b1) ? 7'd63 : sub_ln1078_fu_600_p2);

assign select_ln414_8_fu_660_p3 = ((icmp_ln414_1_fu_640_p2[0:0] == 1'b1) ? sub_ln414_3_fu_646_p2 : sub_ln1078_fu_600_p2);

assign select_ln414_9_fu_674_p3 = ((icmp_ln414_1_fu_640_p2[0:0] == 1'b1) ? sub_ln414_4_fu_668_p2 : 7'd0);

assign select_ln414_fu_534_p3 = ((icmp_ln414_fu_522_p2[0:0] == 1'b1) ? 10'd511 : sub_ln1077_fu_482_p2);

assign sendWord_data_V_1_fu_856_p1 = tasi_dataFifo_dout[511:0];

assign sendWord_keep_V_3_fu_888_p65 = remainingLength_V[5:0];

assign sendWord_last_V_1_fu_818_p2 = ((and_ln819_fu_812_p2 == 64'd0) ? 1'b1 : 1'b0);

assign shl_ln1077_1_fu_470_p3 = {{offset_V}, {3'd0}};

assign shl_ln414_4_fu_582_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_9_fu_568_p1;

assign shl_ln414_5_fu_694_p2 = p_Result_145_fu_622_p2 << zext_ln414_12_fu_682_p1;

assign shl_ln414_6_fu_700_p2 = 64'd18446744073709551615 << zext_ln414_13_fu_686_p1;

assign shl_ln414_fu_576_p2 = p_Result_143_fu_504_p2 << zext_ln414_8_fu_564_p1;

assign shl_ln819_fu_806_p2 = 64'd1 << zext_ln819_fu_802_p1;

assign shl_ln_fu_1184_p3 = {{offset_V}, {3'd0}};

assign sub_ln1077_fu_482_p2 = ($signed(10'd512) - $signed(zext_ln1077_1_fu_478_p1));

assign sub_ln1078_fu_600_p2 = ($signed(7'd64) - $signed(zext_ln1077_fu_466_p1));

assign sub_ln414_2_fu_550_p2 = (10'd511 - sub_ln1077_fu_482_p2);

assign sub_ln414_3_fu_646_p2 = (7'd63 - sub_ln1078_fu_600_p2);

assign sub_ln414_4_fu_668_p2 = (7'd63 - sub_ln1078_fu_600_p2);

assign sub_ln414_fu_528_p2 = (10'd511 - sub_ln1077_fu_482_p2);

assign sub_ln674_1_fu_606_p2 = ($signed(7'd64) - $signed(zext_ln1077_fu_466_p1));

assign sub_ln674_fu_488_p2 = ($signed(10'd512) - $signed(zext_ln1077_1_fu_478_p1));

assign sub_ln886_1_fu_1044_p2 = (cmd_bbt_V - zext_ln886_1_fu_1040_p1);

assign sub_ln886_fu_1092_p2 = (cmd_bbt_V - zext_ln886_fu_1088_p1);

assign tmp_235_fu_510_p3 = sub_ln1077_fu_482_p2[32'd9];

integer ap_tvar_int_0;

always @ (shl_ln414_reg_1646) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_236_fu_1404_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_236_fu_1404_p4[ap_tvar_int_0] = shl_ln414_reg_1646[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_237_fu_628_p3 = sub_ln1078_fu_600_p2[32'd6];

integer ap_tvar_int_1;

always @ (shl_ln414_5_reg_1662) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_238_fu_1424_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_238_fu_1424_p4[ap_tvar_int_1] = shl_ln414_5_reg_1662[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_43_i_fu_1545_p4 = {{{p_Val2_10_reg_1614}, {16'd0}}, {len_V_reg_1767}};

assign tmp_49_i_fu_1518_p4 = {{{ap_phi_reg_pp0_iter1_sendWord_last_V_2_reg_374}, {ap_phi_reg_pp0_iter1_sendWord_keep_V_4_reg_363}}, {sendWord_data_V_1_reg_1714}};

assign tmp_data_V_fu_462_p1 = tasi_dataFifo_dout[511:0];

assign tmp_i_nbreadreq_fu_324_p3 = tasi_meta2pkgPushCmd_empty_n;

assign trunc_ln144_fu_1282_p1 = tasi_meta2pkgPushCmd_dout[22:0];

assign trunc_ln674_fu_1164_p1 = p_Val2_4_fu_1146_p2[5:0];

assign xor_ln414_1_fu_1460_p2 = (lshr_ln414_6_reg_1683 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1444_p2 = (lshr_ln414_5_reg_1673 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign zext_ln1077_1_fu_478_p1 = shl_ln1077_1_fu_470_p3;

assign zext_ln1077_fu_466_p1 = offset_V;

assign zext_ln1540_2_fu_1130_p1 = cmd_bbt_V;

assign zext_ln1540_fu_1126_p1 = lhs_fu_1122_p1;

assign zext_ln173_4_fu_1559_p1 = or_ln173_fu_1553_p2;

assign zext_ln173_5_fu_1527_p1 = tmp_49_i_fu_1518_p4;

assign zext_ln173_fu_1572_p1 = or_ln_fu_1564_p4;

assign zext_ln414_10_fu_572_p1 = select_ln414_5_fu_556_p3;

assign zext_ln414_11_fu_636_p1 = tmp_237_fu_628_p3;

assign zext_ln414_12_fu_682_p1 = select_ln414_8_fu_660_p3;

assign zext_ln414_13_fu_686_p1 = select_ln414_7_fu_652_p3;

assign zext_ln414_14_fu_690_p1 = select_ln414_9_fu_674_p3;

assign zext_ln414_15_fu_744_p1 = shl_ln1077_1_fu_470_p3;

assign zext_ln414_16_fu_786_p1 = offset_V;

assign zext_ln414_6_fu_1260_p1 = offset_V;

assign zext_ln414_7_fu_518_p1 = tmp_235_fu_510_p3;

assign zext_ln414_8_fu_564_p1 = select_ln414_4_fu_542_p3;

assign zext_ln414_9_fu_568_p1 = select_ln414_fu_534_p3;

assign zext_ln414_fu_1218_p1 = shl_ln_fu_1184_p3;

assign zext_ln674_1_fu_1196_p1 = shl_ln_fu_1184_p3;

assign zext_ln674_2_fu_1234_p1 = offset_V;

assign zext_ln674_3_fu_1238_p1 = offset_V;

assign zext_ln674_4_fu_494_p1 = sub_ln674_fu_488_p2;

assign zext_ln674_5_fu_612_p1 = sub_ln674_1_fu_606_p2;

assign zext_ln674_6_fu_718_p1 = shl_ln1077_1_fu_470_p3;

assign zext_ln674_7_fu_722_p1 = shl_ln1077_1_fu_470_p3;

assign zext_ln674_8_fu_760_p1 = offset_V;

assign zext_ln674_9_fu_764_p1 = offset_V;

assign zext_ln674_fu_1192_p1 = shl_ln_fu_1184_p3;

assign zext_ln819_fu_802_p1 = offset_V;

assign zext_ln886_1_fu_1040_p1 = lengthFirstPkg_V;

assign zext_ln886_fu_1088_p1 = lengthFirstPkg_V;

endmodule //toe_top_tasi_pkg_pusher_512_s
