# SoC

#### Introduction

It is used for the connection of the top-level modules of the TSN-SoC project, as well as the design and implementation of some simple peripherals.<br>
Typically, a peripheral subdirectory represents an independent project that can be easily ported to other designs.<br>

####Directories 

The following subdirectories are included:

```
top:           Connection of the TSN-SoC top-level modules
matrix:        AXI bus interconnection matrix design
uart:          UART interface design
spi:           SPI Interface design
sdram:         SDRAM interface design
irqc:          Interrupt Controller Design
```

#### Disclaimer

This design can be freely used without any fees charged by the developer. <br>
The solutions involved in the design may implicitly involve some patent claims of organizations or individuals, and the patent rights belong to the relevant owners. <br>
The developer makes no commitment to the results of the use and assumes no legal responsibility arising from it. <br>
Users must be aware of and agree to the above statement. If you do not agree, please do not use it. <br>

#### Follow the Developer's Wechat Official Accountp
If you need to know the latest status of the project and participate in related technical discussions, please open WeChat and search for the official account "时光之箭" or scan the following QR code to follow the Developer's Wechat official account. <br>
![image](https://open.weixin.qq.com/qr/code?username=Arrow-of-Time-zd "时光之箭")
