

================================================================
== Vitis HLS Report for 'pool'
================================================================
* Date:           Fri Dec  9 11:05:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       14|      532|  70.000 ns|  2.660 us|   14|  532|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110  |pool_Pipeline_VITIS_LOOP_178_2  |       21|       35|  0.105 us|  0.175 us|   21|   35|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_175_1  |        0|      518|   23 ~ 37|          -|          -|  0 ~ 14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     255|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1424|    1304|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     135|    -|
|Register         |        -|     -|     375|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1799|    1694|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |hmul_16ns_16ns_16_4_max_dsp_1_U302         |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|    91|    35|    0|
    |grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110  |pool_Pipeline_VITIS_LOOP_178_2  |        0|   0|  1333|  1269|    0|
    |sptohp_32ns_16_2_no_dsp_1_U301             |sptohp_32ns_16_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |uitofp_32ns_32_7_no_dsp_1_U300             |uitofp_32ns_32_7_no_dsp_1       |        0|   0|     0|     0|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   2|  1424|  1304|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln175_1_fu_246_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln175_2_fu_324_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln175_3_fu_329_p2  |         +|   0|  0|  71|          64|           2|
    |add_ln175_fu_194_p2    |         +|   0|  0|  18|           9|           2|
    |empty_70_fu_292_p2     |         +|   0|  0|  13|           6|           1|
    |sub_ln175_fu_200_p2    |         -|   0|  0|  18|           9|           9|
    |icmp_ln1027_fu_255_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln112_fu_234_p2   |      icmp|   0|  0|  11|           8|           1|
    |tobool_i_fu_185_p2     |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_240_p2     |        or|   0|  0|   2|           1|           1|
    |empty_71_fu_317_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 255|         235|         117|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |actp_regp_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm        |  81|         17|    1|         17|
    |ap_done          |   9|          2|    1|          2|
    |ap_return_0      |   9|          2|   32|         64|
    |ap_return_1      |   9|          2|   32|         64|
    |x1_fu_90         |   9|          2|   32|         64|
    |y_fu_94          |   9|          2|   64|        128|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 135|         29|  163|        341|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |actp_regp_read_reg_404                                  |  32|   0|   32|          0|
    |add_ln175_1_reg_424                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                               |  16|   0|   16|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |ap_return_0_preg                                        |  32|   0|   32|          0|
    |ap_return_1_preg                                        |  32|   0|   32|          0|
    |conv2_i_reg_398                                         |  16|   0|   16|          0|
    |conv_i_reg_393                                          |  32|   0|   32|          0|
    |empty_69_reg_437                                        |   1|   0|    1|          0|
    |empty_71_reg_452                                        |   1|   0|    1|          0|
    |empty_reg_380                                           |   8|   0|    8|          0|
    |grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_409                                             |  16|   0|   16|          0|
    |or_ln112_reg_419                                        |   1|   0|    1|          0|
    |tmp_6_reg_442                                           |   5|   0|   10|          5|
    |tmp_8_reg_447                                           |   5|   0|   10|          5|
    |x1_fu_90                                                |  32|   0|   32|          0|
    |x1_load_reg_432                                         |  32|   0|   32|          0|
    |y_3_reg_374                                             |   8|   0|    8|          0|
    |y_fu_94                                                 |  64|   0|   64|          0|
    |zext_ln175_reg_414                                      |   8|   0|   64|         56|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 375|   0|  441|         66|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|          pool|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|          pool|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|          pool|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|          pool|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|          pool|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|          pool|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|          pool|  return value|
|ap_return_0               |  out|   32|  ap_ctrl_hs|          pool|  return value|
|ap_return_1               |  out|   32|  ap_ctrl_hs|          pool|  return value|
|I_0_0_address0            |  out|   10|   ap_memory|         I_0_0|         array|
|I_0_0_ce0                 |  out|    1|   ap_memory|         I_0_0|         array|
|I_0_0_q0                  |   in|   32|   ap_memory|         I_0_0|         array|
|I_0_0_address1            |  out|   10|   ap_memory|         I_0_0|         array|
|I_0_0_ce1                 |  out|    1|   ap_memory|         I_0_0|         array|
|I_0_0_q1                  |   in|   32|   ap_memory|         I_0_0|         array|
|I_0_1_address0            |  out|   10|   ap_memory|         I_0_1|         array|
|I_0_1_ce0                 |  out|    1|   ap_memory|         I_0_1|         array|
|I_0_1_q0                  |   in|   32|   ap_memory|         I_0_1|         array|
|I_0_1_address1            |  out|   10|   ap_memory|         I_0_1|         array|
|I_0_1_ce1                 |  out|    1|   ap_memory|         I_0_1|         array|
|I_0_1_q1                  |   in|   32|   ap_memory|         I_0_1|         array|
|I_1_0_address0            |  out|   10|   ap_memory|         I_1_0|         array|
|I_1_0_ce0                 |  out|    1|   ap_memory|         I_1_0|         array|
|I_1_0_q0                  |   in|   32|   ap_memory|         I_1_0|         array|
|I_1_0_address1            |  out|   10|   ap_memory|         I_1_0|         array|
|I_1_0_ce1                 |  out|    1|   ap_memory|         I_1_0|         array|
|I_1_0_q1                  |   in|   32|   ap_memory|         I_1_0|         array|
|I_1_1_address0            |  out|   10|   ap_memory|         I_1_1|         array|
|I_1_1_ce0                 |  out|    1|   ap_memory|         I_1_1|         array|
|I_1_1_q0                  |   in|   32|   ap_memory|         I_1_1|         array|
|I_1_1_address1            |  out|   10|   ap_memory|         I_1_1|         array|
|I_1_1_ce1                 |  out|    1|   ap_memory|         I_1_1|         array|
|I_1_1_q1                  |   in|   32|   ap_memory|         I_1_1|         array|
|O_address0                |  out|   12|   ap_memory|             O|         array|
|O_ce0                     |  out|    1|   ap_memory|             O|         array|
|O_we0                     |  out|    1|   ap_memory|             O|         array|
|O_d0                      |  out|   32|   ap_memory|             O|         array|
|p_read                    |   in|   32|     ap_none|        p_read|        scalar|
|actp_regp_dout            |   in|   32|     ap_fifo|     actp_regp|       pointer|
|actp_regp_num_data_valid  |   in|    5|     ap_fifo|     actp_regp|       pointer|
|actp_regp_fifo_cap        |   in|    5|     ap_fifo|     actp_regp|       pointer|
|actp_regp_empty_n         |   in|    1|     ap_fifo|     actp_regp|       pointer|
|actp_regp_read            |  out|    1|     ap_fifo|     actp_regp|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

