// Seed: 503344536
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wor   id_5,
    output uwire id_6,
    input  tri0  id_7
);
  assign id_5 = 1, id_6 = 1;
  wor id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12,
    output wand id_13,
    input supply1 id_14
);
  wire id_16, id_17, id_18;
  module_0(
      id_4, id_2, id_6, id_2, id_2, id_13, id_6, id_10
  );
  assign id_12 = 1;
endmodule
