OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   dynamic_node_top_wrap
Die area:                 ( 0 0 ) ( 492470 492470 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     24710
Number of terminals:      693
Number of snets:          2
Number of nets:           13510

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 171.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 287464.
[INFO DRT-0033] via1 shape region query size = 2283.
[INFO DRT-0033] metal2 shape region query size = 1522.
[INFO DRT-0033] via2 shape region query size = 2283.
[INFO DRT-0033] metal3 shape region query size = 1522.
[INFO DRT-0033] via3 shape region query size = 2283.
[INFO DRT-0033] metal4 shape region query size = 842.
[INFO DRT-0033] via4 shape region query size = 720.
[INFO DRT-0033] metal5 shape region query size = 493.
[INFO DRT-0033] via5 shape region query size = 720.
[INFO DRT-0033] metal6 shape region query size = 488.
[INFO DRT-0033] via6 shape region query size = 288.
[INFO DRT-0033] metal7 shape region query size = 88.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 611 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 155 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0084]   Complete 5864 groups.
#scanned instances     = 24710
#unique  instances     = 171
#stdCellGenAp          = 6077
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4153
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 40128
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:03, elapsed time = 00:00:12, memory = 173.64 (MB), peak = 174.89 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     110546

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 117 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 117 STEP 4200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 33526.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 29096.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 18169.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 3847.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 1900.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 679.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 50.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 27.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 13.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 33650 vertical wires in 3 frboxes and 53658 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9996 vertical wires in 3 frboxes and 12002 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 436.95 (MB), peak = 460.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 447.00 (MB), peak = 460.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 576.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 648.95 (MB).
    Completing 30% with 597 violations.
    elapsed time = 00:00:05, memory = 710.31 (MB).
    Completing 40% with 597 violations.
    elapsed time = 00:00:07, memory = 729.39 (MB).
    Completing 50% with 597 violations.
    elapsed time = 00:00:09, memory = 762.13 (MB).
    Completing 60% with 1298 violations.
    elapsed time = 00:00:12, memory = 780.43 (MB).
    Completing 70% with 1298 violations.
    elapsed time = 00:00:14, memory = 790.49 (MB).
    Completing 80% with 1775 violations.
    elapsed time = 00:00:17, memory = 803.89 (MB).
    Completing 90% with 1775 violations.
    elapsed time = 00:00:19, memory = 820.14 (MB).
    Completing 100% with 2638 violations.
    elapsed time = 00:00:25, memory = 846.18 (MB).
[INFO DRT-0199]   Number of violations = 6192.
Viol/Layer      metal1   via1 metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6
Cut Spacing          0      8      0     26      0      6      0     24      0      5      0
Metal Spacing      133      0    317      0     19      0      4      0      0      0      0
Recheck              1      0   2304      0   1026      0    156      0     56      0     11
Short                0      1   1710      1    338      0     36      0     10      0      0
[INFO DRT-0267] cpu time = 00:04:59, elapsed time = 00:00:25, memory = 1361.60 (MB), peak = 1361.60 (MB)
Total wire length = 202232 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 67110 um.
Total wire length on LAYER metal3 = 81587 um.
Total wire length on LAYER metal4 = 28077 um.
Total wire length on LAYER metal5 = 17521 um.
Total wire length on LAYER metal6 = 7104 um.
Total wire length on LAYER metal7 = 495 um.
Total wire length on LAYER metal8 = 28 um.
Total wire length on LAYER metal9 = 267 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82707.
Up-via summary (total 82707):.

----------------
 active        0
 metal1    37931
 metal2    36606
 metal3     4958
 metal4     2304
 metal5      832
 metal6       45
 metal7       15
 metal8       14
 metal9        2
----------------
           82707


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6192 violations.
    elapsed time = 00:00:00, memory = 1362.63 (MB).
    Completing 20% with 6192 violations.
    elapsed time = 00:00:02, memory = 1373.46 (MB).
    Completing 30% with 4824 violations.
    elapsed time = 00:00:06, memory = 1382.48 (MB).
    Completing 40% with 4824 violations.
    elapsed time = 00:00:07, memory = 1384.03 (MB).
    Completing 50% with 4824 violations.
    elapsed time = 00:00:09, memory = 1391.51 (MB).
    Completing 60% with 3301 violations.
    elapsed time = 00:00:13, memory = 1398.47 (MB).
    Completing 70% with 3301 violations.
    elapsed time = 00:00:14, memory = 1402.59 (MB).
    Completing 80% with 2355 violations.
    elapsed time = 00:00:16, memory = 1406.46 (MB).
    Completing 90% with 2355 violations.
    elapsed time = 00:00:18, memory = 1406.98 (MB).
    Completing 100% with 1211 violations.
    elapsed time = 00:00:21, memory = 1406.98 (MB).
[INFO DRT-0199]   Number of violations = 1211.
Viol/Layer        via1 metal2   via2 metal3   via4
Cut Spacing          2      0      1      0      4
Metal Spacing        0    234      0      1      0
Short                0    863      0    106      0
[INFO DRT-0267] cpu time = 00:03:55, elapsed time = 00:00:22, memory = 1410.07 (MB), peak = 1410.07 (MB)
Total wire length = 200916 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66718 um.
Total wire length on LAYER metal3 = 81124 um.
Total wire length on LAYER metal4 = 27915 um.
Total wire length on LAYER metal5 = 17325 um.
Total wire length on LAYER metal6 = 7043 um.
Total wire length on LAYER metal7 = 456 um.
Total wire length on LAYER metal8 = 27 um.
Total wire length on LAYER metal9 = 266 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82127.
Up-via summary (total 82127):.

----------------
 active        0
 metal1    37929
 metal2    36217
 metal3     4908
 metal4     2215
 metal5      793
 metal6       34
 metal7       15
 metal8       14
 metal9        2
----------------
           82127


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1211 violations.
    elapsed time = 00:00:00, memory = 1410.07 (MB).
    Completing 20% with 1211 violations.
    elapsed time = 00:00:02, memory = 1410.33 (MB).
    Completing 30% with 1192 violations.
    elapsed time = 00:00:05, memory = 1410.33 (MB).
    Completing 40% with 1192 violations.
    elapsed time = 00:00:06, memory = 1410.33 (MB).
    Completing 50% with 1192 violations.
    elapsed time = 00:00:08, memory = 1410.33 (MB).
    Completing 60% with 1131 violations.
    elapsed time = 00:00:08, memory = 1410.33 (MB).
    Completing 70% with 1131 violations.
    elapsed time = 00:00:10, memory = 1410.59 (MB).
    Completing 80% with 1087 violations.
    elapsed time = 00:00:11, memory = 1410.59 (MB).
    Completing 90% with 1087 violations.
    elapsed time = 00:00:12, memory = 1410.59 (MB).
    Completing 100% with 1025 violations.
    elapsed time = 00:00:15, memory = 1410.59 (MB).
[INFO DRT-0199]   Number of violations = 1025.
Viol/Layer        via1 metal2   via2 metal3 metal4 metal5
Cut Spacing          2      0      2      0      0      0
Metal Spacing        0    208      0      4      0      0
Short                0    709      0     96      2      2
[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:00:16, memory = 1413.68 (MB), peak = 1413.68 (MB)
Total wire length = 200741 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66568 um.
Total wire length on LAYER metal3 = 81159 um.
Total wire length on LAYER metal4 = 27951 um.
Total wire length on LAYER metal5 = 17256 um.
Total wire length on LAYER metal6 = 7055 um.
Total wire length on LAYER metal7 = 437 um.
Total wire length on LAYER metal8 = 25 um.
Total wire length on LAYER metal9 = 247 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 81867.
Up-via summary (total 81867):.

----------------
 active        0
 metal1    37929
 metal2    36053
 metal3     4885
 metal4     2182
 metal5      767
 metal6       28
 metal7       11
 metal8       10
 metal9        2
----------------
           81867


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1025 violations.
    elapsed time = 00:00:00, memory = 1413.68 (MB).
    Completing 20% with 1025 violations.
    elapsed time = 00:00:00, memory = 1413.68 (MB).
    Completing 30% with 888 violations.
    elapsed time = 00:00:03, memory = 1416.77 (MB).
    Completing 40% with 888 violations.
    elapsed time = 00:00:03, memory = 1416.77 (MB).
    Completing 50% with 888 violations.
    elapsed time = 00:00:04, memory = 1420.12 (MB).
    Completing 60% with 630 violations.
    elapsed time = 00:00:06, memory = 1421.41 (MB).
    Completing 70% with 630 violations.
    elapsed time = 00:00:07, memory = 1421.41 (MB).
    Completing 80% with 443 violations.
    elapsed time = 00:00:09, memory = 1421.41 (MB).
    Completing 90% with 443 violations.
    elapsed time = 00:00:09, memory = 1421.41 (MB).
    Completing 100% with 140 violations.
    elapsed time = 00:00:14, memory = 1422.70 (MB).
[INFO DRT-0199]   Number of violations = 140.
Viol/Layer      metal2   via2 metal3
Metal Spacing       20      0     14
Short               64      1     41
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:14, memory = 1422.70 (MB), peak = 1422.70 (MB)
Total wire length = 200938 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66161 um.
Total wire length on LAYER metal3 = 81610 um.
Total wire length on LAYER metal4 = 28303 um.
Total wire length on LAYER metal5 = 17115 um.
Total wire length on LAYER metal6 = 6999 um.
Total wire length on LAYER metal7 = 436 um.
Total wire length on LAYER metal8 = 25 um.
Total wire length on LAYER metal9 = 246 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82739.
Up-via summary (total 82739):.

----------------
 active        0
 metal1    37929
 metal2    36763
 metal3     5101
 metal4     2145
 metal5      750
 metal6       28
 metal7       11
 metal8       10
 metal9        2
----------------
           82739


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 140 violations.
    elapsed time = 00:00:00, memory = 1422.70 (MB).
    Completing 20% with 140 violations.
    elapsed time = 00:00:00, memory = 1422.70 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 1422.70 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:00, memory = 1422.70 (MB).
    Completing 50% with 90 violations.
    elapsed time = 00:00:00, memory = 1422.70 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:02, memory = 1422.70 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:02, memory = 1422.70 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:02, memory = 1422.70 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:02, memory = 1422.70 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:03, memory = 1426.05 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer      metal2 metal3
Metal Spacing        4      0
Short               11      1
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 1426.05 (MB), peak = 1426.05 (MB)
Total wire length = 200913 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66147 um.
Total wire length on LAYER metal3 = 81602 um.
Total wire length on LAYER metal4 = 28311 um.
Total wire length on LAYER metal5 = 17108 um.
Total wire length on LAYER metal6 = 6995 um.
Total wire length on LAYER metal7 = 436 um.
Total wire length on LAYER metal8 = 25 um.
Total wire length on LAYER metal9 = 246 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82753.
Up-via summary (total 82753):.

----------------
 active        0
 metal1    37929
 metal2    36783
 metal3     5095
 metal4     2147
 metal5      748
 metal6       28
 metal7       11
 metal8       10
 metal9        2
----------------
           82753


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1426.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1426.05 (MB), peak = 1426.05 (MB)
Total wire length = 200911 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66144 um.
Total wire length on LAYER metal3 = 81604 um.
Total wire length on LAYER metal4 = 28306 um.
Total wire length on LAYER metal5 = 17105 um.
Total wire length on LAYER metal6 = 7001 um.
Total wire length on LAYER metal7 = 436 um.
Total wire length on LAYER metal8 = 25 um.
Total wire length on LAYER metal9 = 246 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82761.
Up-via summary (total 82761):.

----------------
 active        0
 metal1    37929
 metal2    36784
 metal3     5097
 metal4     2149
 metal5      751
 metal6       28
 metal7       11
 metal8       10
 metal9        2
----------------
           82761


[INFO DRT-0198] Complete detail routing.
Total wire length = 200911 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 66144 um.
Total wire length on LAYER metal3 = 81604 um.
Total wire length on LAYER metal4 = 28306 um.
Total wire length on LAYER metal5 = 17105 um.
Total wire length on LAYER metal6 = 7001 um.
Total wire length on LAYER metal7 = 436 um.
Total wire length on LAYER metal8 = 25 um.
Total wire length on LAYER metal9 = 246 um.
Total wire length on LAYER metal10 = 40 um.
Total number of vias = 82761.
Up-via summary (total 82761):.

----------------
 active        0
 metal1    37929
 metal2    36784
 metal3     5097
 metal4     2149
 metal5      751
 metal6       28
 metal7       11
 metal8       10
 metal9        2
----------------
           82761


[INFO DRT-0267] cpu time = 00:13:20, elapsed time = 00:01:22, memory = 1426.05 (MB), peak = 1426.05 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 1:38.20[h:]min:sec. CPU time: user 989.75 sys 0.63 (1008%). Peak memory: 1460616KB.
