Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sat Dec  5 22:57:51 2015
| Host         : scdl-OptiPlex-980 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file block_diagram_wrapper_control_sets_placed.rpt
| Design       : block_diagram_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   357 |
| Minimum Number of register sites lost to control set restrictions |   832 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1679 |          435 |
| No           | No                    | Yes                    |             173 |           72 |
| No           | Yes                   | No                     |            1584 |          490 |
| Yes          | No                    | No                     |            1616 |          450 |
| Yes          | No                    | Yes                    |             191 |           37 |
| Yes          | Yes                   | No                     |            1517 |          405 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                            |                                                                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                      |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                             |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                           |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                             |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                          |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/read_data_ptr[0]_i_1_n_0                                                                                                                                                                               | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0         |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0              |                2 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                             |                1 |              2 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                          |                1 |              3 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              3 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              3 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                              | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                    | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                           |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                              |                                                                                                                                                                                                                                                                |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                              |                                                                                                                                                                                                                                                                |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]                                                                                                              | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                                             |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                          |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                |                2 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                                                  |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                     | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_araddr_reg[5]_i_1_n_0                                                                                                                                                                                 | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_awready_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                3 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                2 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                             | block_diagram_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                      |                2 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                                                |                1 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]  |                                                                                                                                                                                                                                                                |                1 |              5 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                                |                2 |              5 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                        |                1 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_awaddr_reg[7]_i_1_n_0                                                                                                                                                                                 | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_awready_i_1_n_0                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                     |                2 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/registers_awprot_buff                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0]_0[0]                                                                             | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/registers_arprot_buff                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                     | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                            |                3 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                            |                1 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | block_diagram_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              7 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                            |                2 |              7 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                      |                2 |              7 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                               | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                    |                3 |              7 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                               | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                    |                2 |              7 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                |                4 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                |                4 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                              |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                            |                                                                                                                                                                                                                                                                |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/transfer_size_reg[23]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/transfer_size_reg[15]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                4 |              8 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                     |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                                          |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/p_1_in[7]                                                                                                                                                                                         | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/p_1_in[15]                                                                                                                                                                                        | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/p_1_in[23]                                                                                                                                                                                        | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/p_1_in[31]                                                                                                                                                                                        | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_address_reg[15]_i_1_n_0                                                                                                                                                                      | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_address_reg[23]_i_1_n_0                                                                                                                                                                      | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_address_reg[31]_i_1_n_0                                                                                                                                                                      | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_address_reg[7]_i_1_n_0                                                                                                                                                                       | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_coherent_flag_reg[15]_i_1_n_0                                                                                                                                                                | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_coherent_flag_reg[7]_i_1_n_0                                                                                                                                                                 | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_coherent_flag_reg[23]_i_1_n_0                                                                                                                                                                | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/read_coherent_flag_reg[31]_i_1_n_0                                                                                                                                                                | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                |                                                                                                                                                                                                                                                                |                7 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                3 |              8 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                     |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_coherent_flag_reg[7]_i_1_n_0                                                                                                                                                                | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_coherent_flag_reg[31]_i_1_n_0                                                                                                                                                               | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_coherent_flag_reg[23]_i_1_n_0                                                                                                                                                               | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_coherent_flag_reg[15]_i_1_n_0                                                                                                                                                               | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_address_reg[7]_i_1_n_0                                                                                                                                                                      | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_address_reg[31]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_address_reg[23]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                2 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/write_address_reg[15]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/transfer_size_reg[7]_i_1_n_0                                                                                                                                                                      | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                3 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/transfer_size_reg[31]_i_1_n_0                                                                                                                                                                     | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                1 |              8 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_awready_i_1_n_0                                                                                                                                                                                         |                4 |              9 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                               |                3 |              9 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                               |                4 |              9 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                      |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                         |                5 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                7 |             11 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                6 |             11 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                2 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                     | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |                3 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                               | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                |                3 |             12 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                 |                3 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                              |                2 |             12 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                |                4 |             13 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                |                4 |             14 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             14 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                                               |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                7 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                5 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                4 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                5 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                4 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                6 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                |                8 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |                5 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                                  |                                                                                                                                                                                                                                                                |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                     |                4 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]                                                     |                                                                                                                                                                                                                                                                |                3 |             16 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                     |                3 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                               |               11 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                |                5 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                |                6 |             16 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                5 |             17 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                5 |             17 |
|  dbg_hub/inst/idrck                                  |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                 |                4 |             17 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                3 |             18 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                3 |             18 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                              |                4 |             18 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                |                4 |             20 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                |                3 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                7 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             24 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                8 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                8 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                7 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                7 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                9 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                7 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                8 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               11 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               10 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                9 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                           | block_diagram_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |               12 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               13 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               10 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                7 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                8 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                7 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               10 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                8 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             25 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               13 |             26 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |               14 |             28 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                6 |             28 |
|  dbg_hub/inst/idrck                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                |                4 |             28 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               14 |             30 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             30 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]_0[0]                                                                                    | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             30 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/controller_inst/offset_ptr[31]_i_1_n_0                                                                                                                                                                           | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                5 |             31 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[4][31]_i_1_n_0                                                                                                                                                                                         | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |                9 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[6][31]_i_1_n_0                                                                                                                                                                                         | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |                8 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/p_4_out                                                                                                                                                                                                          | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |                8 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[5][31]_i_1_n_0                                                                                                                                                                                         | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |                9 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi4_metrics_counter_0/inst/r_latency_current_counter[0]_i_1_n_0                                                                                                                                                                               |                8 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/write_data_ptr                                                                                                                                                                                         | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                8 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_2_n_0                                                                                                                                                                                         | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |               10 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi4_metrics_counter_0/inst/w_latency_current_counter[0]_i_1_n_0                                                                                                                                                                               |                8 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/registers_inst/registers_rdata[31]_i_1_n_0                                                                                                                                                                       | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |                9 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                     | block_diagram_i/axi4_metrics_counter_0/inst/s_axi_lite_awready_i_1_n_0                                                                                                                                                                                         |               18 |             32 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             34 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                                |               12 |             35 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                |               13 |             35 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               12 |             35 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                |               10 |             45 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                |                8 |             45 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                                                |                8 |             45 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                                                |               10 |             45 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                |               10 |             47 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             47 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               13 |             49 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                8 |             49 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/data_buffer[1][63]_i_1_n_0                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               18 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/data_buffer[2][63]_i_1_n_0                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               15 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/data_buffer[3][63]_i_1_n_0                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               14 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/data_buffer[0][63]_i_1_n_0                                                                                                                                                                             | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               15 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/data_inst/data_wdata[63]_i_1_n_0                                                                                                                                                                                 | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               18 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[2][0]_i_1_n_0                                                                                                                                                                                          | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |               16 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi4_metrics_counter_0/inst/registers[1][0]_i_1_n_0                                                                                                                                                                                          | block_diagram_i/axi4_metrics_counter_0/inst/registers[3][31]_i_1_n_0                                                                                                                                                                                           |               16 |             64 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                |               12 |             65 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               18 |             73 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               14 |             81 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               11 |             81 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                          | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               24 |             83 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                    | block_diagram_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               20 |             83 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               24 |            101 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |               54 |            118 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 | block_diagram_i/hardware_accelerator_0/inst/controller_inst/write_address_con_buff[0]_i_1_n_0                                                                                                                                                                | block_diagram_i/hardware_accelerator_0/inst/data_inst/p_0_in                                                                                                                                                                                                   |               26 |            130 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | block_diagram_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                          |               78 |            267 |
|  block_diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |              468 |           1955 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


