Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 04:15:28 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_41_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.882ns (26.126%)  route 2.494ns (73.874%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.003ns (routing 0.921ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.836ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=14212, routed)       2.003     2.954    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X119Y366       FDCE                                         r  Delay1No22_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y366       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.033 r  Delay1No22_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.652     3.685    Delay1No22_instance/Q[25]
    SLICE_X127Y351       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.808 r  Delay1No22_instance/geqOp_carry__0_i_12__1/O
                         net (fo=1, routed)           0.007     3.815    Sum1_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X127Y351       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.968 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.994    Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y352       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.046 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.464     4.510    Delay1No23_instance/CO[0]
    SLICE_X125Y350       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.576 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.173     4.749    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X124Y349       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.874 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.091     4.965    Delay1No22_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X125Y349       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.000 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=33, routed)          0.239     5.239    Delay1No23_instance/shiftVal__5[0]
    SLICE_X124Y344       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.361 r  Delay1No23_instance/shiftedFracY_d1[7]_i_2__1/O
                         net (fo=4, routed)           0.373     5.734    Delay1No23_instance/shiftedFracY_d1_reg[38][6]
    SLICE_X127Y347       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.823 r  Delay1No23_instance/shiftedFracY_d1[31]_i_3__1/O
                         net (fo=2, routed)           0.416     6.239    Delay1No22_instance/Y_reg[26]_0[8]
    SLICE_X122Y345       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038     6.277 r  Delay1No22_instance/shiftedFracY_d1[15]_i_1__1/O
                         net (fo=1, routed)           0.053     6.330    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY[4]
    SLICE_X122Y345       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=14212, routed)       1.727     6.387    Sum1_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y345       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.376     6.763    
                         clock uncertainty           -0.035     6.727    
    SLICE_X122Y345       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     6.752    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.423    




