.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000100000010100000000
000000001010000000000000000000001000100000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000001111000000000
000100000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000001011001011000010000000000000
000000000000000000000000001111011011000000000000000000
110000000000000000000110100000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111000000101001010000000100
000000000000000000000000000011000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011110000100000100000001
000000000000000000000000000000010000000000001000000001
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000001000
111000000000001000000000000101000000000000001000000000
000000000000000001000000000000000000000000000000000000
010000000000000001000000000111001000001100111110000001
000000000000000000000000000000100000110011000000000001
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000010000000
000000000110000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000001
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000100000110011000010000000
110000000000000000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000001

.logic_tile 5 11
000000000000000101000000010001000000000000001000000000
000000001010000000000010000000000000000000000000001000
000000000000001101100110110111011000000011111000000000
000000000000000101000010100000000000000011110000000000
000000000000000000000110000000011000000011111000000000
000000000000010000000000000000001001000011110000000000
000000000000000000000000000101011000000011111000000000
000000000000000000000000000000110000000011110000000000
000000000000000101000000000000011001000011111000000000
000000000000001101100010110000011100000011110000000000
000000000000001000000110000111101100000011111000000000
000000000000000001000000000000000000000011110000000000
000000000000000001100000000111101100000011111000000000
000000000000000000000000000000100000000011110000000000
000000000000000001100000010000001101000011111000000000
000000000000000000000010000000011101000011110000000000

.logic_tile 6 11
000000000100000000000000000001111110000000000001000000
000000000000000000000010010101010000010100000000000000
111000100000000011100000001111111101000000010000000010
000000000000000000100000001111011000000000000000000000
010000000010001111000110000001100000000000000000000000
010000000000001111100000000101001011010000100000000000
000000000000000000000000001000000001010000100000000000
000000000000001111000000000111001010100000010000000000
000000000000001000000000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000000001000000000000011101100000010000000000000
000000001000000111000011110101001110000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000001001100011110101001011100000000000000000
000000000000001111000111000000011000100000000000100000

.logic_tile 7 11
000000000000000000000000000101101011000000100000000000
000000000000001111000000000001011101000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000001101000011110000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000001111000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000010000000000000000000000000000
000001000000100000000011000000000000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000010000000000000000110010000000000000000001000000000
000001000000000000000010000000001111000000000000001000
000000100000001000000000000111011100000011111000000000
000000000000000001000000000000000000000011110000000000
000000000000000111100110100000011110000011111000000000
000000000000000000000000000000011001000011110000000000
000010100000001000000000000000001100000011111000000000
000001000000000001000000000000011001000011110000000000
000000000000001000000010100101100000000010101000000010
000000000000000101000110110000001011000001010010000000
000000000000001001100000010001101101000011111000000000
000000000000000101000010000000001100000011110000000000
000000000000000001100110100101101101000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000110010111101010000011111000000000
000000000000000000000010100000100000000011110000000000

.logic_tile 9 11
000001000000000000000000001011101100000000000100000001
000010100000001001000010111001010000000010100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000010100011101100000000000110000000
100000000000000000000100000011010000000010100000000100
000000000000000001100000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000011100011101100000000100110000000
000000000000000011000000000000011001000000100000000000
000000000000000111000000001111100000000000000110000000
000000000000000000000000000011101101001001000000000000
000000000000000000000000000011011100000000000100000000
000000001000000000000000001101100000000010100001000010
010000000000000000000110000001011010001100110000000000
100000000000000000000000000000000000110011000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000011111000000000
000000110000001001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000010000001000001100111110000000
001000000000000000000010000000001100110011000000010000
111000000000001000000000010000001000001100111100000000
000000000000000001000010000000001100110011000000000001
010000000000000000000000000000001000001100111100000000
001000000000000000000000000000001001110011000000000001
000000000000000000000110000111001000001100111100000000
001000000000000000000000000000100000110011000010000000
000000000000001001100000000000001001001100111100000000
001000000000000001000000000000001000110011000010000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000000000110011000010000000
000000000000000000000110000000001001001100111100000000
001000000000000000000000000000001001110011000010000000
110000000000000001100000000101101000001100111100000000
001000000000000000000000000000100000110011000010000000

.logic_tile 5 12
010000000000000001100110110101001000000011111000000000
001000000000000000000010000000010000000011110000010000
000000000000001101100110110000011000000011111000000000
000000000000000101000010100000001000000011110000000000
000000000000001000000000000000011000000011111000000000
001000000000000001000000000000001001000011110000000000
000000000000000000000000010111011000000011111000000000
001000000000000000000010000000110000000011110000000000
000000000000100101000000000111111000000011111000000000
001000000001001101100010110000010000000011110000000000
000000000000000000000000000111101100000011111000000000
001000000000000000000000000000000000000011110000000000
000010100000000000000110000101101100000011111000000000
001000000000000000000000000000100000000011110000000000
000000000001011001100110000111101100000011111000000000
001000000000100001000000000000110000000011110000000000

.logic_tile 6 12
010010000000000001100000001111001110000010000010000000
001000000000000000000000001011011100000000000000000000
111000000000000111100111010001100001000110000000000000
000000000000000000100111010000101000000110000000000000
110000000000000000000000001001011110101000000000000000
011000000000010000000000000101000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000011001111111000010000000000000
001000000000000111000010001101111100000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000011110000000000000000000000000000
000000000000000000000000010000000001000000100100000000
001000000000000001000011100000001110000000000000000000
000000000000001011100000010000000000000000000000000000
001000000000001011100011100000000000000000000000000000

.logic_tile 7 12
010000000000000000000010110111001110000000100100000000
001000000000000101000111110000011001000000100010000000
111000000000001111100000000001111011000001000000000000
000000000000001111000010110101001010000000000000000000
010000000000011000000010001111001110000000000100000000
101000000000100001000010111101100000000010100010000000
000000000000000101000111110000001101000000100100000000
001000000000001101100011111111001011000000010010000000
000000000000001001100110011001101000000010000000000000
001000000000001011000010000111011111000000000000000000
000000000000000001100000000001101100000000000000000000
001000000000000000000000001101111101000000100000000000
000000000000001000000011110011011100100000000000000000
001000000000001011000011010001001011000000000000000101
010000000000000111000000000011011000000000000000000000
101000000000000000000000001011111011001000000000000000

.logic_tile 8 12
010000000000001001100110000000011110000011111000000000
001000000000000001000000000000011000000011110000010000
000000000000000001100110010001101100000011111000000000
000000000000000101000010000000011000000011110000000000
000010000000000000000000000111011100000011111000000000
001000000000000000000000000000100000000011110000000000
000000000000001000000011100000011110000011111000000000
001000000000000001000011100000011001000011110000000000
000000000000000101000000000101101100000011111000000000
001000000000000000100010110000000000000011110000000000
000000000000000011100000000000011101000011111000000000
001000000000001101000000000000001000000011110000000000
000000000000000000000000010000011011000011111000000000
001000000000000000000010000000011001000011110000000000
000000000000000000000010100000011011000011111000000000
001000000000000000000110110000011001000011110000000000

.logic_tile 9 12
010000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000100000000000000000001001001100111000000000
001000000001010101000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000000000000000000110011000000000010
000000000000000000000000000000001000001100111000000000
001000000000000000000011110000001110110011000001000000
000000000000000000000000000101001000001100111000000000
001000000000001111000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
001000000000001111000010000000100000110011000001000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000010000100000000
000000110100000000
000010000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000110010000001000001100111100000000
001000000000000000000010000000001100110011000001010000
111000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000001000000
010000000000000001100000000000001000001100111100000000
001000000000000000000000000000001001110011000010000000
000000000000000000000110000000001000001100111110000000
001000000000000000000000000000001001110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001100110011000010000000
000000000000001000000000010111101000001100111100000001
001000000000000001000010000000000000110011000000000000
000000000000000000000000000000001001001100111110000000
001000000000000000000000000000001101110011000000000000
110000000000000001100000000101101000001100111100000000
001000000000000000000000000000100000110011000010000000

.logic_tile 5 13
010000000000001000000110110000001000000011111000000000
001000000000000001000010000000011000000011110000010000
000000000000001101100110110101011000000011111000000000
000000000000000101000010100000000000000011110000000000
000000000000000001100110000000011000000011111000000000
001000000000000000000000000000001001000011110000000000
000000000000001001100000000101011000000011111000000000
001000000000000001000000000000110000000011110000000000
000000000000000101000000000101111000000011111000000000
001000000000001101100010110000010000000011110000000000
000000000000000000000110010101101100000011111000000000
001000000000000000000010000000000000000011110000000000
000000000000000000000000000000001101000011111000000000
001000000000000000000000000000001101000011110000000000
000000000000000000000000000000001101000011111000000000
001000000000000000000000000000011101000011110000000000

.logic_tile 6 13
010000000001010000000000000011111010010000000000000000
001000000000100000000010010000011010010000000000000001
111000000000000000000000000000001100000100000100000000
000000000000001111000010100000000000000000000000000000
010010001000000101000110001101100000101001010000000000
011000000000001101000010010111000000000000000000000001
000000000000000000000000000000000000100000010000100000
001000000000000101000010111011001011010000100000000000
000000000000001000000111000011111010100000000000000000
001000000000000011000100000000011011100000000000000010
000000000000000011100111011011111000000010000000000000
001000000000000101100011100111101110000000000000000000
000000000000001001100000001011100001010110100000000000
001000001100000111000000001111101100001001000001000000
000000000000000001100010001111011000000000000000000000
001000000000001111000110111111011010000000100000000010

.logic_tile 7 13
010000000000001101000000011001011001100000000000000000
001000000000001101000011111011011000000000000000000001
111000000000000000000010101001011010000000000100000000
000000000000000101000000000101100000000001010010000000
010000000001010000000110010011011011000001000100000000
101000000000101111000011100000001010000001000010000000
000000000000000101000000001101101010000010100110100000
001000000000001101100011110101010000000000000000000000
000000000000000001000000001000011010000000100100000000
001000000000000000000000000101001000000000010010000000
000000000000000000000000001000011011000000100110000000
001000000000000000000010010101001011000000010000000010
000000000000000000000000000101101011000100000100000000
001000000000000000000000000000011010000100000010000000
010000000000000000000000000101100001000000000100000000
101000000000000000000000000101001010000110000010000000

.logic_tile 8 13
010000000000000000000000000101001100000011111000000000
001000000000000000000000000000000000000011110000010000
000000000000000001100110010101011100000011111000000000
000000000000000000000010000000010000000011110000000000
000000000000001001100000000111001110000011111000000000
001000000000000001000000000000100000000011110000000000
000000000000000000000010000000011110000011111000000000
001000000000000000000100000000001101000011110000000000
000000000000000101000110000000011101000011111000000000
001000000000000000100000000000001100000011110000000000
000000000000001001000010100000011011000011111000000000
001000000000000001000110110000011000000011110000000000
000000000000001000000000010000011101000011111000000000
001001000110000111000010000000011001000011110000000000
000000000000000111000010000000011111000011111000000000
001000000000000000000100000000011001000011110000000000

.logic_tile 9 13
010000000000000000000000000000001001001100111000100000
001000000000000000000000000000001000110011000000010000
000000000000001111000000000011101000001100111000000000
000000000000001011100000000000000000110011000001000000
000000000000100000000000000111101000001100111010000000
001000000000010000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000001
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111010000000
001000000000000000000011110000100000110011000000000000
000000000000001000000000000011001000001100111000000000
001000000000000111000010000000100000110011000001000000
000000000000001000000000000111001000001100111001000000
001000000000000111000000000000000000110011000000000000
000000000000000000000000010000001001001100111010000000
001000000000001111000011100000001000110011000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000001000000000010111001000001100111100000000
000000000000000001000010000000000000110011000000000000
010000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001001110011000000000000
110000000000000000000110000111101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 5 14
000000000000000001100110110000001000000011111000000000
000000000000000000000011010000011100000011110000010000
111000000000001101100000010000011000000011111000000000
000000000000000101000010100000001000000011110000000000
110000000000000000000111000111011000000011111000000000
110000000000000000000100000000100000000011110000000000
000000000000000000000000010000011000000011111000000000
000000000000000000000011000000011101000011110000000000
000001000000001000000110001000001000011001101000000000
000010100000000001000000000111001110100110010000000000
000000000000000001000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101000110110011100000000000000100000000
000000000000000000100010000000000000000001000000000000
000000000000000001100000001001001011000010000000000000
000000000000000000000000001101111000000000000000000000

.logic_tile 6 14
000000000000000000000000010000001010000100000100000000
000000000000000000000011100000010000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000000000000000000000000011000011101010000000000000000
000000000000000001000011111111011001100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011101100000000000000000
000000000000000101000010001001011111010000000010000000
000000000000000000000000001101111011100001010000000000
000000000000000000000000001001011100000010100000100000
000000000000000101000000000111101010010100000000000000
000000000000000000100010110000010000010100000000000000

.logic_tile 7 14
000000000000001000000000010011011000000010000000000000
000000000000000111000011101101011010000000000000000000
111000000000000001100010111000001001000100000100000000
000000000000001101000011100001011110001000000010000000
010000000000000101000110000111111001000000100110000000
100000000000000101000000000000001001000000100000000010
000000000000001000000000001001000001000000000110000000
000000000000000111000011110001001110001001000000000001
000000000000000001100000000011101011100000000010000001
000000000000000000000000000000001000100000000000100000
000000000000001101000110101001111111000110000010000000
000000000000000001100000000011001101101001000000100001
000000000000000000000000001001111010010100000101000000
000000000000000000000000000011000000000000000000000000
010000000000001001000000001000011101000001000101000000
100000000000000001000000001101001000000010000000000000

.logic_tile 8 14
000000000000000001100110000111001010000011111000000000
000000000000000000000010000000000000000011110000010000
000000000000000101000000000000001000000011111000000000
000000000000000000100010110000011000000011110000000000
000000000000000000000000000111011000000011111000000000
000000000000001001000010110000100000000011110000000000
000000000000001000000000000000011000000011111000000000
000000000000000001000000000000011001000011110000000000
000000000000000000000110100101101010000011111000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000010100111101110000011111000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000010010111111100000011111000000000
000000000000000001000010000000110000000011110000000000
000000000000000001100000010000001000111100001000000000
000000000000000000000010000000001101111100000001000000

.logic_tile 9 14
000010000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000001010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000001000000
000000000000000000000000000101001000001100111000000000
000000000000000011000011000000000000110011000001000000
000000000001000000000000000011101000001100111000000100
000000000000000000000000000000000000110011000000000000
000010100001010000000010100000001000001100111000000100
000001000000100000000100000000001110110011000000000000
000000000000001000000000010000001000001100111000000001
000000000010000011000011110000001110110011000000000000
000000000000001011100000000011001000001100111000000000
000000000000001011100011110000100000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001011011000010000000000000
000000000000000000000000001101111011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000001101111000100000000000000000
000000000000000000000000000001111111000000000000000000
111000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001101000010000000000000
000000000000000000000011101111001110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000001000000001001100110100000001
000000000000000000000000001111001100110011000000100010
000000000000000001100110010000011110000011110100000000
000000000000000000100010010000010000000011110000100010
110000000000001000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000

.logic_tile 6 15
000000000000001000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000011111000001100010100000000000000
110000000000000000000010001101010000101000000000000000
000000000000000001100111001001111111111111100100000000
000000000000000000000010101101011101111110100000000000
000000000000001000000110101101011110010110100000000000
000000000000000101000011110101101101010000000000000000
000000000000001001000110000011011110000000000000000000
000000000000001001000000001001000000000010100000000000
000000000000000000000000001000001000000000100000000000
000000000000000000000011000111011100000000010000000000
000000000000001101000110101001011100000011100000000000
000000000000000101000000000011001111000011110000000000

.logic_tile 7 15
000000000000000000000110101101011011111101110100000000
000000000000010101000011111111011000111110100000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001101000110010000011010000010000000000000
000000000000000001100110100111001001000001000010000000
000000000000000101100000000011011110100000000000000000
000000000000000001000000000111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000110001101101101000000000000000000
100000000000000101000000001001101010001001010000000000

.logic_tile 8 15
000000000000000000000111001101001000101011110000000000
000000000000000000000000000001000000000011110000010000
111000000000001001100000011011101010000010000000000000
000000000000010101000010001011111111000000000000000000
010000000000001000000110011000011101000000100100000000
100000000000001011000010000011001110000000010000000000
000000000000000000000000011011100001000000000100000000
000000000000000000000010011101001100000110000000000010
000000000000000101000110111001101100000010000000000000
000000000000000000000010011111001111000000000000000000
000000000000001001100110010000011101000001000100000000
000000000000001001100110011011001100000010000000000000
000000000000000000000010101011111110010100000100000000
000000000000000000000010100011000000000000000000000000
010000000000001101100110100001101100000010000000000000
100000000000000101000000001101111001000000000000100000

.logic_tile 9 15
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000010000
111000000000000101100000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
010000000000000101000010110000001000001100111000000000
100000000000000000100110100000001010110011000000000000
000000000000000101000110010000001001001100111000000000
000000000000000000100010100000001000110011000000000000
000000100000000000000000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000111000011100000001011110011000000000000
010000000000000000000000000101101000000100000100000000
100000000000000000000000000111101111000001000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000111111110000000000
000000000000000000000000001001100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010101001101000011000000000000
000000000000000000000110100001011110000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000
000000000000000000000000001000001100010111100000000110
000000000000000000000000000111011000101011010010000000
010000000000000001100000000001011110111111100000000000
110000000000000000000000000000001101111111100001000000

.logic_tile 8 16
000000001100000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000011011101101000010000000000000
000000000000000000000010100011001110000000000000000000
010000000001010000000011101000000000000000000000000000
100000000000100000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001001110010100000100000000
000000000000000101000000001101000000000000000000100010
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000101111100000000000100100000
000000000000000101000010100101010000000010100000000000
111000000000000000000000001000001001000100000100100000
000000000000000000000010101011011010001000000000000000
010000000000000101000010000101111100000000000100100001
100000000000000000000000001011010000000010100000000000
000000000000001000000000001000011001000100000100000000
000000000000000111000000001011011010001000000000000100
000000000000000000000000010011111010000000000100000000
000000000000000000000010111101100000000010100000100100
000000000000000000000111001001000001000000000100000000
000000000000000000000000001011001010001001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 2 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 3 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 4 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 5 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 7 hwclk$SB_IO_IN_$glb_clk
.sym 601 hwclk$SB_IO_IN
.sym 830 hwclk$SB_IO_IN
.sym 836 hwclk$SB_IO_IN
.sym 858 hwclk$SB_IO_IN
.sym 944 ftdi_rx_SB_LUT4_I1_O
.sym 972 ftdi_rx_SB_LUT4_I1_O
.sym 1012 ftdi_rx_SB_LUT4_I1_O
.sym 1178 ftdi_rx$SB_IO_IN
.sym 1255 ftdi_rx$SB_IO_IN
.sym 1268 ftdi_rx$SB_IO_IN
.sym 5540 ftdi_rx_SB_LUT4_I1_O
.sym 5639 uartinstance.rxbytesignal_SB_DFFE_Q_5_E
.sym 5652 ftdi_rx$SB_IO_IN
.sym 5891 uartinstance.96.bitindex[17]
.sym 5895 uartinstance.96.bitindex[22]
.sym 5899 uartinstance.96.bitindex[16]
.sym 7378 uartinstance.96.bitindex[2]
.sym 7379 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 7380 uartinstance.96.bitindex[4]
.sym 7381 uartinstance.96.bitindex[5]
.sym 7382 uartinstance.96.bitindex[6]
.sym 7383 uartinstance.96.bitindex[7]
.sym 7478 uartinstance.96.bitindex[8]
.sym 7479 uartinstance.96.bitindex[9]
.sym 7480 uartinstance.96.bitindex[10]
.sym 7481 uartinstance.96.bitindex[11]
.sym 7482 uartinstance.96.bitindex[12]
.sym 7483 uartinstance.96.bitindex[13]
.sym 7484 uartinstance.96.bitindex[14]
.sym 7485 uartinstance.96.bitindex[15]
.sym 7521 uartinstance.96.bitindex[6]
.sym 7531 uartinstance.96.bitindex[2]
.sym 7580 uartinstance.96.bitindex[16]
.sym 7581 uartinstance.96.bitindex[17]
.sym 7582 uartinstance.96.bitindex[18]
.sym 7583 uartinstance.96.bitindex[19]
.sym 7584 uartinstance.96.bitindex[20]
.sym 7585 uartinstance.96.bitindex[21]
.sym 7586 uartinstance.96.bitindex[22]
.sym 7587 uartinstance.96.bitindex[23]
.sym 7623 uartinstance.96.bitindex[14]
.sym 7627 uartinstance.96.bitindex[15]
.sym 7629 uartinstance.96.bitindex[8]
.sym 7682 uartinstance.96.bitindex[24]
.sym 7683 uartinstance.96.bitindex[25]
.sym 7684 uartinstance.96.bitindex[26]
.sym 7685 uartinstance.96.bitindex[27]
.sym 7686 uartinstance.96.bitindex[28]
.sym 7687 uartinstance.96.bitindex[29]
.sym 7688 uartinstance.96.bitindex[30]
.sym 7689 uartinstance.96.bitindex[31]
.sym 7727 uartinstance.96.bitindex[19]
.sym 7729 uartinstance.96.bitindex[23]
.sym 7735 ftdi_rx_SB_LUT4_I1_O
.sym 7785 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 7788 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 9167 uartinstance.96.bitindex[1]
.sym 9267 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 9269 uart_txbyte[2]
.sym 9298 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 9299 uartinstance.96.bitindex[2]
.sym 9390 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 9391 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9392 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 9393 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 9394 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 9395 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 9396 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 9434 uartinstance.96.bitindex[4]
.sym 9439 uartinstance.96.bitindex[1]
.sym 9444 uartinstance.96.bitindex[6]
.sym 9451 uartinstance.96.bitindex[5]
.sym 9453 uartinstance.96.bitindex[7]
.sym 9456 uartinstance.96.bitindex[2]
.sym 9457 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 9458 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 9462 $nextpnr_ICESTORM_LC_3$O
.sym 9464 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 9468 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9470 uartinstance.96.bitindex[1]
.sym 9474 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9476 uartinstance.96.bitindex[2]
.sym 9478 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9480 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9482 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 9484 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9486 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9489 uartinstance.96.bitindex[4]
.sym 9490 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9492 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9495 uartinstance.96.bitindex[5]
.sym 9496 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9498 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9500 uartinstance.96.bitindex[6]
.sym 9502 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9504 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9507 uartinstance.96.bitindex[7]
.sym 9508 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9509 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 9510 hwclk$SB_IO_IN_$glb_clk
.sym 9511 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 9512 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 9513 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 9514 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 9515 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 9516 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 9517 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 9518 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 9519 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 9524 ftdi_rx$SB_IO_IN
.sym 9532 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 9533 ftdi_rx$SB_IO_IN
.sym 9534 uartinstance.96.bitindex[4]
.sym 9537 uartinstance.96.bitindex[2]
.sym 9543 uartinstance.96.bitindex[5]
.sym 9546 uartinstance.96.bitindex[9]
.sym 9547 uartinstance.96.bitindex[7]
.sym 9548 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9555 uartinstance.96.bitindex[10]
.sym 9557 uartinstance.96.bitindex[12]
.sym 9559 uartinstance.96.bitindex[14]
.sym 9568 uartinstance.96.bitindex[15]
.sym 9569 uartinstance.96.bitindex[8]
.sym 9570 uartinstance.96.bitindex[9]
.sym 9580 uartinstance.96.bitindex[11]
.sym 9582 uartinstance.96.bitindex[13]
.sym 9585 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9588 uartinstance.96.bitindex[8]
.sym 9589 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9591 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 9594 uartinstance.96.bitindex[9]
.sym 9595 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9597 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 9600 uartinstance.96.bitindex[10]
.sym 9601 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 9603 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 9605 uartinstance.96.bitindex[11]
.sym 9607 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 9609 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 9612 uartinstance.96.bitindex[12]
.sym 9613 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 9615 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 9617 uartinstance.96.bitindex[13]
.sym 9619 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 9621 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 9624 uartinstance.96.bitindex[14]
.sym 9625 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 9627 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9629 uartinstance.96.bitindex[15]
.sym 9631 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 9632 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 9633 hwclk$SB_IO_IN_$glb_clk
.sym 9634 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 9635 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 9636 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 9637 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 9638 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 9639 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 9640 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 9641 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 9642 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 9649 uartinstance.96.bitindex[13]
.sym 9655 uartinstance.96.bitindex[11]
.sym 9657 uartinstance.96.bitindex[12]
.sym 9660 uartinstance.96.bitindex[10]
.sym 9661 uartinstance.96.bitindex[21]
.sym 9670 uartinstance.96.bitindex[1]
.sym 9671 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9678 uartinstance.96.bitindex[18]
.sym 9679 uartinstance.96.bitindex[19]
.sym 9685 uartinstance.96.bitindex[17]
.sym 9691 uartinstance.96.bitindex[23]
.sym 9692 uartinstance.96.bitindex[16]
.sym 9696 uartinstance.96.bitindex[20]
.sym 9698 uartinstance.96.bitindex[22]
.sym 9705 uartinstance.96.bitindex[21]
.sym 9708 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 9711 uartinstance.96.bitindex[16]
.sym 9712 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9714 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 9716 uartinstance.96.bitindex[17]
.sym 9718 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 9720 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 9723 uartinstance.96.bitindex[18]
.sym 9724 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 9726 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 9729 uartinstance.96.bitindex[19]
.sym 9730 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 9732 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 9735 uartinstance.96.bitindex[20]
.sym 9736 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 9738 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 9740 uartinstance.96.bitindex[21]
.sym 9742 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 9744 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 9747 uartinstance.96.bitindex[22]
.sym 9748 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 9750 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9752 uartinstance.96.bitindex[23]
.sym 9754 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 9755 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 9756 hwclk$SB_IO_IN_$glb_clk
.sym 9757 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 9758 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 9759 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 9760 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 9761 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 9762 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9763 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[28]
.sym 9764 uart_txbyte[4]
.sym 9765 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 9776 uartinstance.96.bitindex[18]
.sym 9780 uartinstance.96.bitindex[20]
.sym 9782 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 9792 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 9794 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9803 uartinstance.96.bitindex[28]
.sym 9805 uartinstance.96.bitindex[30]
.sym 9815 uartinstance.96.bitindex[24]
.sym 9820 uartinstance.96.bitindex[29]
.sym 9824 uartinstance.96.bitindex[25]
.sym 9825 uartinstance.96.bitindex[26]
.sym 9826 uartinstance.96.bitindex[27]
.sym 9830 uartinstance.96.bitindex[31]
.sym 9831 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 9834 uartinstance.96.bitindex[24]
.sym 9835 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9837 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 9839 uartinstance.96.bitindex[25]
.sym 9841 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 9843 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 9845 uartinstance.96.bitindex[26]
.sym 9847 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 9849 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 9851 uartinstance.96.bitindex[27]
.sym 9853 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 9855 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 9858 uartinstance.96.bitindex[28]
.sym 9859 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 9861 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 9864 uartinstance.96.bitindex[29]
.sym 9865 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 9867 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 9870 uartinstance.96.bitindex[30]
.sym 9871 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 9875 uartinstance.96.bitindex[31]
.sym 9877 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 9878 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 9879 hwclk$SB_IO_IN_$glb_clk
.sym 9880 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 9881 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 9884 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 9886 uartinstance.96.bitindex[1]
.sym 9887 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 9890 uartinstance.96.posedgecounter[23]
.sym 9925 uartinstance.96.bitindex[27]
.sym 9929 uartinstance.96.bitindex[31]
.sym 9933 uartinstance.96.bitindex[21]
.sym 9936 uartinstance.96.bitindex[30]
.sym 9937 uartinstance.96.bitindex[31]
.sym 9961 uartinstance.96.bitindex[31]
.sym 9979 uartinstance.96.bitindex[21]
.sym 9980 uartinstance.96.bitindex[27]
.sym 9981 uartinstance.96.bitindex[31]
.sym 9982 uartinstance.96.bitindex[30]
.sym 10020 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 10138 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 11281 ftdi_rx$SB_IO_IN
.sym 11374 uart_txbyte[3]
.sym 11375 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11399 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 11400 uartinstance.rxbytesignal_SB_DFFE_Q_2_E
.sym 11433 uartinstance.rxbytesignal_SB_DFFE_Q_3_E
.sym 11441 ftdi_rx$SB_IO_IN
.sym 11442 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 11457 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 11468 ftdi_rx$SB_IO_IN
.sym 11494 uartinstance.rxbytesignal_SB_DFFE_Q_3_E
.sym 11495 hwclk$SB_IO_IN_$glb_clk
.sym 11497 uartinstance.rxbytesignal_SB_DFFE_Q_5_E
.sym 11498 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 11499 uartinstance.rxbytesignal_SB_DFFE_Q_3_E
.sym 11500 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 11502 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[3]
.sym 11503 uart_txbyte[7]
.sym 11504 uartinstance.rxbytesignal_SB_DFFE_Q_2_E
.sym 11523 uartinstance.96.bitindex[1]
.sym 11524 uartinstance.96.bitindex[16]
.sym 11528 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 11532 uartinstance.96.bitindex[17]
.sym 11539 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 11540 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11542 uartinstance.96.bitindex[4]
.sym 11543 uartinstance.96.bitindex[5]
.sym 11544 uartinstance.96.bitindex[6]
.sym 11545 uartinstance.96.bitindex[7]
.sym 11549 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 11554 uartinstance.96.bitindex[8]
.sym 11555 uartinstance.96.bitindex[9]
.sym 11556 uartinstance.96.bitindex[10]
.sym 11558 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 11561 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 11563 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 11567 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 11568 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 11570 $nextpnr_ICESTORM_LC_0$O
.sym 11572 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 11576 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 11578 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 11580 uartinstance.96.bitindex[4]
.sym 11582 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 11585 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 11586 uartinstance.96.bitindex[5]
.sym 11588 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 11590 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 11592 uartinstance.96.bitindex[6]
.sym 11594 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 11597 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 11598 uartinstance.96.bitindex[7]
.sym 11600 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 11602 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 11604 uartinstance.96.bitindex[8]
.sym 11606 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 11608 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 11610 uartinstance.96.bitindex[9]
.sym 11612 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 11615 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 11616 uartinstance.96.bitindex[10]
.sym 11620 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 11621 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 11622 uartinstance.rxbytesignal_SB_DFFE_Q_E
.sym 11624 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 11626 uart_txbyte[1]
.sym 11639 uartinstance.96.bitindex[10]
.sym 11656 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 11662 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 11663 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 11664 uartinstance.96.bitindex[11]
.sym 11665 uartinstance.96.bitindex[12]
.sym 11666 uartinstance.96.bitindex[13]
.sym 11667 uartinstance.96.bitindex[14]
.sym 11668 uartinstance.96.bitindex[15]
.sym 11669 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 11675 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 11677 uartinstance.96.bitindex[16]
.sym 11678 uartinstance.96.bitindex[17]
.sym 11679 uartinstance.96.bitindex[18]
.sym 11688 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 11689 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 11690 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 11692 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 11693 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[8]
.sym 11695 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 11697 uartinstance.96.bitindex[11]
.sym 11699 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 11702 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 11703 uartinstance.96.bitindex[12]
.sym 11705 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 11708 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 11709 uartinstance.96.bitindex[13]
.sym 11711 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[11]
.sym 11713 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 11715 uartinstance.96.bitindex[14]
.sym 11717 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[12]
.sym 11719 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 11721 uartinstance.96.bitindex[15]
.sym 11723 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[13]
.sym 11725 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 11727 uartinstance.96.bitindex[16]
.sym 11729 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[14]
.sym 11731 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 11733 uartinstance.96.bitindex[17]
.sym 11735 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[15]
.sym 11737 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 11739 uartinstance.96.bitindex[18]
.sym 11743 uartinstance.rxbytesignal_SB_DFFE_Q_1_E
.sym 11744 uart_txbyte[0]
.sym 11745 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 11746 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 11747 uartinstance.rxbytesignal_SB_DFFE_Q_4_E
.sym 11748 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 11749 ftdi_rx_SB_LUT4_I1_O
.sym 11750 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11762 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 11765 uartinstance.96.bitindex[2]
.sym 11767 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 11768 ftdi_rx$SB_IO_IN
.sym 11773 ftdi_rx$SB_IO_IN
.sym 11777 uartinstance.96.bitindex[1]
.sym 11779 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[15]
.sym 11784 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 11786 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 11787 uartinstance.96.bitindex[19]
.sym 11788 uartinstance.96.bitindex[20]
.sym 11789 uartinstance.96.bitindex[21]
.sym 11790 uartinstance.96.bitindex[22]
.sym 11791 uartinstance.96.bitindex[23]
.sym 11793 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 11795 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 11796 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 11797 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 11800 uartinstance.96.bitindex[24]
.sym 11801 uartinstance.96.bitindex[25]
.sym 11802 uartinstance.96.bitindex[26]
.sym 11806 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 11807 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 11816 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[16]
.sym 11819 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 11820 uartinstance.96.bitindex[19]
.sym 11822 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[17]
.sym 11824 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 11826 uartinstance.96.bitindex[20]
.sym 11828 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[18]
.sym 11831 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 11832 uartinstance.96.bitindex[21]
.sym 11834 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[19]
.sym 11836 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 11838 uartinstance.96.bitindex[22]
.sym 11840 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[20]
.sym 11842 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 11844 uartinstance.96.bitindex[23]
.sym 11846 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[21]
.sym 11848 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 11850 uartinstance.96.bitindex[24]
.sym 11852 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[22]
.sym 11855 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 11856 uartinstance.96.bitindex[25]
.sym 11858 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[23]
.sym 11861 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 11862 uartinstance.96.bitindex[26]
.sym 11866 uart_txbyte[5]
.sym 11869 uartinstance.rxbytesignal_SB_DFFE_Q_7_E
.sym 11871 uartinstance.rxbytesignal_SB_DFFE_Q_6_E
.sym 11872 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 11873 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 11882 uartinstance.96.posedgecounter[15]
.sym 11891 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 11897 led2_SB_DFFESS_Q_E
.sym 11902 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[23]
.sym 11908 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 11909 uartinstance.96.bitindex[7]
.sym 11910 uartinstance.96.bitindex[27]
.sym 11911 uartinstance.96.bitindex[28]
.sym 11912 uartinstance.96.bitindex[29]
.sym 11913 uartinstance.96.bitindex[30]
.sym 11918 uartinstance.96.bitindex[9]
.sym 11921 uartinstance.96.bitindex[5]
.sym 11923 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 11926 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 11928 ftdi_rx$SB_IO_IN
.sym 11932 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 11933 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 11934 uartinstance.rxbytesignal_SB_DFFE_Q_7_E
.sym 11936 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[28]
.sym 11939 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[24]
.sym 11942 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 11943 uartinstance.96.bitindex[27]
.sym 11945 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[25]
.sym 11948 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 11949 uartinstance.96.bitindex[28]
.sym 11951 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[26]
.sym 11953 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 11955 uartinstance.96.bitindex[29]
.sym 11957 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[27]
.sym 11960 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 11961 uartinstance.96.bitindex[30]
.sym 11963 $nextpnr_ICESTORM_LC_1$I3
.sym 11964 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[28]
.sym 11966 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 11967 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[27]
.sym 11973 $nextpnr_ICESTORM_LC_1$I3
.sym 11977 ftdi_rx$SB_IO_IN
.sym 11982 uartinstance.96.bitindex[5]
.sym 11983 uartinstance.96.bitindex[7]
.sym 11984 uartinstance.96.bitindex[29]
.sym 11985 uartinstance.96.bitindex[9]
.sym 11986 uartinstance.rxbytesignal_SB_DFFE_Q_7_E
.sym 11987 hwclk$SB_IO_IN_$glb_clk
.sym 11991 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 11992 uartinstance.96.state[0]
.sym 11993 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 11994 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 11995 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 11996 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11997 uartinstance.96.posedgecounter[18]
.sym 12001 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 12004 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 12005 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 12009 uartinstance.96.bitindex[2]
.sym 12015 uartinstance.96.bitindex[1]
.sym 12034 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 12037 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 12044 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 12046 uartinstance.96.bitindex[24]
.sym 12051 uartinstance.96.bitindex[1]
.sym 12055 uartinstance.96.bitindex[25]
.sym 12056 uartinstance.96.bitindex[26]
.sym 12057 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 12058 uartinstance.96.bitindex[28]
.sym 12060 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 12063 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 12064 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 12065 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 12066 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 12081 uartinstance.96.bitindex[26]
.sym 12082 uartinstance.96.bitindex[25]
.sym 12083 uartinstance.96.bitindex[28]
.sym 12084 uartinstance.96.bitindex[24]
.sym 12093 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 12095 uartinstance.96.bitindex[1]
.sym 12102 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 12109 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O_$glb_ce
.sym 12110 hwclk$SB_IO_IN_$glb_clk
.sym 12111 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_$glb_sr
.sym 12113 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 13149 ledgreensignal_SB_DFFE_Q_E
.sym 13265 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13366 ledGreen$SB_IO_OUT
.sym 13370 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 13488 ledgreensignal_SB_DFFE_Q_E
.sym 13496 ledGreen$SB_IO_OUT
.sym 13511 uartinstance.96.bitindex[8]
.sym 13534 ftdi_rx$SB_IO_IN
.sym 13535 uart_txbyte[2]
.sym 13538 uart_txbyte[7]
.sym 13540 uart_txbyte[3]
.sym 13551 uartinstance.rxbytesignal_SB_DFFE_Q_2_E
.sym 13554 uart_txbyte[6]
.sym 13558 ftdi_rx$SB_IO_IN
.sym 13563 uart_txbyte[6]
.sym 13564 uart_txbyte[3]
.sym 13565 uart_txbyte[7]
.sym 13566 uart_txbyte[2]
.sym 13603 uartinstance.rxbytesignal_SB_DFFE_Q_2_E
.sym 13604 hwclk$SB_IO_IN_$glb_clk
.sym 13606 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 13609 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 13612 uart_txbyte[6]
.sym 13634 uartinstance.96.bitindex[19]
.sym 13636 ledgreensignal_SB_DFFE_Q_E
.sym 13637 uartinstance.96.posedgecounter[0]
.sym 13638 uartinstance.rxbytesignal_SB_DFFE_Q_4_E
.sym 13649 uartinstance.rxbytesignal_SB_DFFE_Q_4_E
.sym 13652 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13655 uartinstance.96.bitindex[10]
.sym 13656 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13658 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13659 uartinstance.96.bitindex[1]
.sym 13663 uartinstance.96.bitindex[4]
.sym 13667 uartinstance.96.bitindex[6]
.sym 13669 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 13671 uartinstance.96.bitindex[8]
.sym 13675 uartinstance.96.bitindex[2]
.sym 13676 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[3]
.sym 13677 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 13678 ftdi_rx$SB_IO_IN
.sym 13680 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13681 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13683 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 13686 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 13687 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[3]
.sym 13688 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13689 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 13692 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13693 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13694 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13698 uartinstance.96.bitindex[2]
.sym 13700 uartinstance.96.bitindex[1]
.sym 13710 uartinstance.96.bitindex[10]
.sym 13711 uartinstance.96.bitindex[6]
.sym 13712 uartinstance.96.bitindex[8]
.sym 13713 uartinstance.96.bitindex[4]
.sym 13716 ftdi_rx$SB_IO_IN
.sym 13723 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13724 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13725 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 13726 uartinstance.rxbytesignal_SB_DFFE_Q_4_E
.sym 13727 hwclk$SB_IO_IN_$glb_clk
.sym 13729 uartinstance.96.posedgecounter[5]
.sym 13730 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 13731 uartinstance.96.posedgecounter[4]
.sym 13732 uartinstance.96.posedgecounter[7]
.sym 13733 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 13734 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 13735 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13736 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13742 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13747 uartinstance.96.bitindex[1]
.sym 13752 uartinstance.96.posedgecounter[3]
.sym 13756 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13758 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13762 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13764 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13771 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13775 uartinstance.96.bitindex[2]
.sym 13776 uartinstance.96.bitindex[1]
.sym 13777 uartinstance.96.bitindex[16]
.sym 13783 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13785 uartinstance.96.bitindex[17]
.sym 13786 uartinstance.96.bitindex[12]
.sym 13788 uartinstance.rxbytesignal_SB_DFFE_Q_E
.sym 13790 uartinstance.96.bitindex[14]
.sym 13792 uartinstance.96.bitindex[11]
.sym 13794 uartinstance.96.bitindex[19]
.sym 13796 uartinstance.96.bitindex[13]
.sym 13798 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13799 ftdi_rx$SB_IO_IN
.sym 13800 uartinstance.96.bitindex[15]
.sym 13803 uartinstance.96.bitindex[11]
.sym 13804 uartinstance.96.bitindex[19]
.sym 13805 uartinstance.96.bitindex[12]
.sym 13806 uartinstance.96.bitindex[13]
.sym 13810 uartinstance.96.bitindex[1]
.sym 13811 uartinstance.96.bitindex[2]
.sym 13815 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13816 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13818 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13827 uartinstance.96.bitindex[17]
.sym 13828 uartinstance.96.bitindex[16]
.sym 13829 uartinstance.96.bitindex[14]
.sym 13830 uartinstance.96.bitindex[15]
.sym 13841 ftdi_rx$SB_IO_IN
.sym 13849 uartinstance.rxbytesignal_SB_DFFE_Q_E
.sym 13850 hwclk$SB_IO_IN_$glb_clk
.sym 13852 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13853 uartinstance.96.posedgecounter[13]
.sym 13854 uartinstance.96.posedgecounter[10]
.sym 13855 uartinstance.96.posedgecounter[0]
.sym 13856 uartinstance.96.posedgecounter[14]
.sym 13857 uartinstance.96.posedgecounter[15]
.sym 13858 uartinstance.96.posedgecounter[9]
.sym 13859 uartinstance.96.posedgecounter[12]
.sym 13864 uartinstance.96.posedgecounter[3]
.sym 13867 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 13868 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 13871 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13873 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 13875 uartinstance.96.posedgecounter[6]
.sym 13879 uartinstance.96.bitindex[2]
.sym 13883 uartinstance.96.posedgecounter[2]
.sym 13884 uartinstance.rxbytesignal_SB_DFFE_Q_1_E
.sym 13885 uartinstance.96.posedgecounter[1]
.sym 13895 uartinstance.rxbytesignal_SB_DFFE_Q_1_E
.sym 13897 uartinstance.96.bitindex[22]
.sym 13899 uart_txbyte[1]
.sym 13901 uart_txbyte[5]
.sym 13902 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13903 uartinstance.96.bitindex[2]
.sym 13904 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 13905 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13907 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13909 ftdi_rx$SB_IO_IN
.sym 13912 uartinstance.96.bitindex[1]
.sym 13913 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13914 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13915 uartinstance.96.bitindex[23]
.sym 13916 ftdi_rx$SB_IO_IN
.sym 13917 uartinstance.96.bitindex[20]
.sym 13918 uart_txbyte[0]
.sym 13921 uartinstance.96.bitindex[18]
.sym 13922 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 13923 uart_txbyte[4]
.sym 13924 uartinstance.96.state[2]
.sym 13927 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13928 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 13929 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13935 ftdi_rx$SB_IO_IN
.sym 13938 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 13939 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13944 uartinstance.96.bitindex[1]
.sym 13946 uartinstance.96.bitindex[2]
.sym 13951 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 13952 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 13953 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 13956 uartinstance.96.bitindex[18]
.sym 13957 uartinstance.96.bitindex[23]
.sym 13958 uartinstance.96.bitindex[20]
.sym 13959 uartinstance.96.bitindex[22]
.sym 13962 uartinstance.96.state[2]
.sym 13963 ftdi_rx$SB_IO_IN
.sym 13964 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13968 uart_txbyte[4]
.sym 13969 uart_txbyte[0]
.sym 13970 uart_txbyte[5]
.sym 13971 uart_txbyte[1]
.sym 13972 uartinstance.rxbytesignal_SB_DFFE_Q_1_E
.sym 13973 hwclk$SB_IO_IN_$glb_clk
.sym 13975 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 13976 uartinstance.96.posedgecounter[17]
.sym 13977 uartinstance.96.posedgecounter[11]
.sym 13978 uartinstance.96.posedgecounter[16]
.sym 13979 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13980 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13981 uartinstance.96.posedgecounter[18]
.sym 13982 uartinstance.96.posedgecounter[23]
.sym 13988 uartinstance.96.posedgecounter[9]
.sym 13990 uartinstance.96.posedgecounter[0]
.sym 13992 uartinstance.96.posedgecounter[12]
.sym 13993 uartinstance.96.bitindex[22]
.sym 13996 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 13997 uartinstance.96.posedgecounter[19]
.sym 14000 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 14010 uartinstance.96.state[2]
.sym 14018 uartinstance.rxbytesignal_SB_DFFE_Q_6_E
.sym 14022 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 14023 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 14026 ftdi_rx$SB_IO_IN
.sym 14027 uartinstance.96.bitindex[2]
.sym 14028 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14030 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14036 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14038 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 14045 uartinstance.96.bitindex[1]
.sym 14046 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 14052 ftdi_rx$SB_IO_IN
.sym 14067 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 14069 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 14070 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 14079 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 14081 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 14082 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 14085 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 14086 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 14087 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14088 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 14092 uartinstance.96.bitindex[1]
.sym 14094 uartinstance.96.bitindex[2]
.sym 14095 uartinstance.rxbytesignal_SB_DFFE_Q_6_E
.sym 14096 hwclk$SB_IO_IN_$glb_clk
.sym 14098 uartinstance.96.state[1]
.sym 14101 led2_SB_DFFESS_Q_S[1]
.sym 14102 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14105 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14111 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 14112 uartinstance.rxbytesignal_SB_DFFE_Q_6_E
.sym 14113 uartinstance.96.posedgecounter[16]
.sym 14115 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 14121 uartinstance.96.posedgecounter[11]
.sym 14139 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14142 uartinstance.96.state[0]
.sym 14143 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14149 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14150 led2_SB_DFFESS_Q_E
.sym 14152 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 14153 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 14154 ftdi_rx$SB_IO_IN
.sym 14155 uartinstance.96.state[1]
.sym 14157 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 14158 led2_SB_DFFESS_Q_S[1]
.sym 14159 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14160 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 14162 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14165 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14167 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14168 uartinstance.96.state[2]
.sym 14170 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14184 ftdi_rx$SB_IO_IN
.sym 14187 led2_SB_DFFESS_Q_S[1]
.sym 14190 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 14191 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 14192 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14193 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 14196 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 14197 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 14198 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 14199 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 14202 uartinstance.96.state[0]
.sym 14203 uartinstance.96.state[1]
.sym 14205 uartinstance.96.state[2]
.sym 14208 uartinstance.96.state[2]
.sym 14210 uartinstance.96.state[1]
.sym 14211 uartinstance.96.state[0]
.sym 14214 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 14215 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 14216 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 14217 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 14218 led2_SB_DFFESS_Q_E
.sym 14219 hwclk$SB_IO_IN_$glb_clk
.sym 14225 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 14226 uartinstance.96.state[2]
.sym 14227 led2_SB_DFFESS_Q_E
.sym 14228 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 14265 led2_SB_DFFESS_Q_S[1]
.sym 14277 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14301 led2_SB_DFFESS_Q_S[1]
.sym 14302 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14353 led2_SB_DFFESS_Q_E
.sym 14372 led2_SB_DFFESS_Q_E
.sym 14388 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 14399 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 15494 ftdi_rx$SB_IO_IN
.sym 15510 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15512 ledgreensignal_SB_DFFE_Q_E
.sym 15527 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15580 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 15581 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15589 ledgreensignal_SB_DFFE_Q_E
.sym 15590 hwclk$SB_IO_IN_$glb_clk
.sym 15593 led3$SB_IO_OUT
.sym 15618 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15654 ftdi_rx$SB_IO_IN
.sym 15658 led3$SB_IO_OUT
.sym 15696 ftdi_rx$SB_IO_IN
.sym 15697 led3$SB_IO_OUT
.sym 15716 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 15717 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 15718 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15719 $PACKER_VCC_NET
.sym 15720 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15721 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 15722 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 15723 led2_SB_DFFESS_Q_E
.sym 15726 led2_SB_DFFESS_Q_E
.sym 15747 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 15749 uartinstance.96.posedgecounter[15]
.sym 15750 uartinstance.96.posedgecounter[16]
.sym 15756 uartinstance.96.posedgecounter[2]
.sym 15764 uartinstance.96.posedgecounter[5]
.sym 15766 uartinstance.96.posedgecounter[1]
.sym 15767 uartinstance.rxbytesignal_SB_DFFE_Q_5_E
.sym 15768 uartinstance.96.posedgecounter[3]
.sym 15778 uartinstance.96.posedgecounter[0]
.sym 15782 ftdi_rx$SB_IO_IN
.sym 15789 uartinstance.96.posedgecounter[2]
.sym 15790 uartinstance.96.posedgecounter[3]
.sym 15791 uartinstance.96.posedgecounter[0]
.sym 15792 uartinstance.96.posedgecounter[1]
.sym 15807 uartinstance.96.posedgecounter[5]
.sym 15828 ftdi_rx$SB_IO_IN
.sym 15835 uartinstance.rxbytesignal_SB_DFFE_Q_5_E
.sym 15836 hwclk$SB_IO_IN_$glb_clk
.sym 15838 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 15839 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 15840 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 15841 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 15842 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 15843 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 15844 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 15845 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 15850 uartinstance.96.posedgecounter[2]
.sym 15854 uartinstance.96.posedgecounter[1]
.sym 15866 uartinstance.96.posedgecounter[11]
.sym 15879 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 15881 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 15882 uartinstance.96.posedgecounter[0]
.sym 15883 uartinstance.96.posedgecounter[6]
.sym 15884 uartinstance.96.posedgecounter[3]
.sym 15885 uartinstance.96.posedgecounter[9]
.sym 15887 uartinstance.96.posedgecounter[5]
.sym 15889 uartinstance.96.posedgecounter[10]
.sym 15890 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15891 uartinstance.96.posedgecounter[14]
.sym 15892 uartinstance.96.posedgecounter[15]
.sym 15893 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 15894 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 15895 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15896 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 15897 uartinstance.96.posedgecounter[4]
.sym 15898 uartinstance.96.posedgecounter[7]
.sym 15900 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15903 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15905 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15906 uartinstance.96.posedgecounter[2]
.sym 15908 uartinstance.96.posedgecounter[1]
.sym 15913 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15914 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 15915 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15918 uartinstance.96.posedgecounter[5]
.sym 15919 uartinstance.96.posedgecounter[6]
.sym 15920 uartinstance.96.posedgecounter[14]
.sym 15921 uartinstance.96.posedgecounter[15]
.sym 15924 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 15925 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15927 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15930 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15932 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 15933 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15936 uartinstance.96.posedgecounter[1]
.sym 15937 uartinstance.96.posedgecounter[3]
.sym 15938 uartinstance.96.posedgecounter[2]
.sym 15939 uartinstance.96.posedgecounter[0]
.sym 15942 uartinstance.96.posedgecounter[10]
.sym 15943 uartinstance.96.posedgecounter[9]
.sym 15944 uartinstance.96.posedgecounter[7]
.sym 15945 uartinstance.96.posedgecounter[4]
.sym 15948 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 15949 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 15950 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 15951 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 15954 uartinstance.96.posedgecounter[7]
.sym 15955 uartinstance.96.posedgecounter[4]
.sym 15956 uartinstance.96.posedgecounter[10]
.sym 15957 uartinstance.96.posedgecounter[9]
.sym 15958 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 15959 hwclk$SB_IO_IN_$glb_clk
.sym 15960 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 15961 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 15962 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 15963 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 15964 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 15965 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 15966 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 15967 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 15968 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 15973 uartinstance.96.posedgecounter[5]
.sym 15979 uartinstance.96.posedgecounter[4]
.sym 15981 uartinstance.96.posedgecounter[7]
.sym 15986 ftdi_rx$SB_IO_IN
.sym 15987 uartinstance.96.posedgecounter[8]
.sym 15993 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 15994 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16002 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 16003 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 16004 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 16006 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16009 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16010 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 16012 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 16013 uartinstance.96.posedgecounter[0]
.sym 16014 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16015 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16016 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 16019 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 16024 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16035 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16036 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 16037 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 16038 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16041 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16042 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 16044 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16048 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 16049 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16050 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16053 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16054 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16056 uartinstance.96.posedgecounter[0]
.sym 16059 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16061 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 16062 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16065 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16067 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 16068 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16072 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16073 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16074 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 16077 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 16078 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16079 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16081 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 16082 hwclk$SB_IO_IN_$glb_clk
.sym 16083 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 16084 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 16085 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 16086 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 16087 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 16088 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 16089 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 16090 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 16091 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16092 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 16096 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 16098 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 16100 uartinstance.96.posedgecounter[13]
.sym 16102 uartinstance.96.posedgecounter[10]
.sym 16104 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 16106 uartinstance.96.posedgecounter[14]
.sym 16108 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16110 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16112 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 16117 uartinstance.96.posedgecounter[20]
.sym 16125 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 16127 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 16129 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16130 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16131 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 16132 uartinstance.96.posedgecounter[12]
.sym 16133 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 16134 uartinstance.96.posedgecounter[13]
.sym 16136 uartinstance.96.posedgecounter[16]
.sym 16137 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 16139 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 16142 uartinstance.96.posedgecounter[17]
.sym 16145 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16146 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16148 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16153 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16154 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16158 uartinstance.96.posedgecounter[16]
.sym 16159 uartinstance.96.posedgecounter[17]
.sym 16160 uartinstance.96.posedgecounter[13]
.sym 16161 uartinstance.96.posedgecounter[12]
.sym 16164 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16166 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16167 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 16171 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16172 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 16173 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16176 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16177 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 16178 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16183 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16184 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16185 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 16188 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16189 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16190 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16191 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16194 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16195 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16197 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 16200 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 16202 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16203 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16204 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 16205 hwclk$SB_IO_IN_$glb_clk
.sym 16206 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 16207 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 16208 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 16209 uartinstance.96.posedgecounter[29]
.sym 16210 uartinstance.96.posedgecounter[22]
.sym 16211 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 16212 uartinstance.96.posedgecounter[27]
.sym 16213 uartinstance.96.posedgecounter[28]
.sym 16214 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16221 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 16223 uartinstance.96.posedgecounter[17]
.sym 16227 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 16229 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 16234 uartinstance.96.posedgecounter[16]
.sym 16238 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 16248 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 16250 led2_SB_DFFESS_Q_E
.sym 16251 uartinstance.96.state[0]
.sym 16252 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16255 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 16256 ftdi_rx$SB_IO_IN
.sym 16260 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16261 uartinstance.96.state[2]
.sym 16262 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 16263 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16264 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16265 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 16272 uartinstance.96.state[1]
.sym 16273 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 16276 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 16279 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16281 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16282 ftdi_rx$SB_IO_IN
.sym 16283 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 16284 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 16299 uartinstance.96.state[1]
.sym 16301 uartinstance.96.state[0]
.sym 16302 uartinstance.96.state[2]
.sym 16305 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 16306 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 16307 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 16308 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 16323 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 16324 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 16325 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 16326 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16327 led2_SB_DFFESS_Q_E
.sym 16328 hwclk$SB_IO_IN_$glb_clk
.sym 16329 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 16331 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 16332 led2_SB_DFFESS_Q_E
.sym 16334 uartinstance.96.posedgecounter[20]
.sym 16346 led2_SB_DFFESS_Q_E
.sym 16350 led2_SB_DFFESS_Q_S[1]
.sym 16371 uartinstance.96.state[1]
.sym 16379 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 16384 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 16389 led2_SB_DFFESS_Q_E
.sym 16390 uartinstance.96.state[0]
.sym 16400 uartinstance.96.state[2]
.sym 16428 uartinstance.96.state[1]
.sym 16429 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 16430 uartinstance.96.state[2]
.sym 16431 uartinstance.96.state[0]
.sym 16436 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 16440 uartinstance.96.state[2]
.sym 16442 uartinstance.96.state[1]
.sym 16443 uartinstance.96.state[0]
.sym 16447 uartinstance.96.state[1]
.sym 16448 uartinstance.96.state[0]
.sym 16449 uartinstance.96.state[2]
.sym 16450 led2_SB_DFFESS_Q_E
.sym 16451 hwclk$SB_IO_IN_$glb_clk
.sym 16452 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 16497 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 16519 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 16974 $PACKER_VCC_NET
.sym 17609 led3$SB_IO_OUT
.sym 17613 $PACKER_GND_NET
.sym 17735 led3$SB_IO_OUT
.sym 17753 led2_SB_DFFESS_Q_E
.sym 17773 $PACKER_GND_NET
.sym 17784 $PACKER_GND_NET
.sym 17821 led2_SB_DFFESS_Q_E
.sym 17822 hwclk$SB_IO_IN_$glb_clk
.sym 17823 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 17824 uartinstance.96.posedgecounter[6]
.sym 17826 uartinstance.96.posedgecounter[8]
.sym 17827 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 17828 uartinstance.96.posedgecounter[2]
.sym 17829 uartinstance.96.posedgecounter[1]
.sym 17830 uartinstance.96.posedgecounter[3]
.sym 17831 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17849 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 17867 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17868 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17869 $PACKER_VCC_NET
.sym 17874 uartinstance.96.posedgecounter[8]
.sym 17876 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17877 $PACKER_VCC_NET
.sym 17881 uartinstance.96.posedgecounter[6]
.sym 17883 uartinstance.96.posedgecounter[4]
.sym 17884 uartinstance.96.posedgecounter[7]
.sym 17885 uartinstance.96.posedgecounter[2]
.sym 17886 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17887 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17890 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17892 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 17895 uartinstance.96.posedgecounter[3]
.sym 17896 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17897 $nextpnr_ICESTORM_LC_4$O
.sym 17900 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 17903 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17905 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 17907 uartinstance.96.posedgecounter[2]
.sym 17909 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17912 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17913 uartinstance.96.posedgecounter[3]
.sym 17915 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17918 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17919 uartinstance.96.posedgecounter[4]
.sym 17921 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17923 $PACKER_VCC_NET
.sym 17924 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17927 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 17929 $PACKER_VCC_NET
.sym 17930 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17931 uartinstance.96.posedgecounter[6]
.sym 17933 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 17935 $PACKER_VCC_NET
.sym 17936 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17937 uartinstance.96.posedgecounter[7]
.sym 17939 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17941 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17943 uartinstance.96.posedgecounter[8]
.sym 17949 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17950 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 17951 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 17952 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 17953 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 17954 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 17969 $PACKER_VCC_NET
.sym 17970 uartinstance.96.posedgecounter[8]
.sym 17971 uartinstance.96.posedgecounter[8]
.sym 17972 uartinstance.96.posedgecounter[21]
.sym 17978 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 17980 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 17983 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 17988 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17989 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 17991 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 17992 $PACKER_VCC_NET
.sym 17993 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 17994 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 17995 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 18000 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 18002 uartinstance.96.posedgecounter[15]
.sym 18003 uartinstance.96.posedgecounter[16]
.sym 18005 uartinstance.96.posedgecounter[13]
.sym 18006 uartinstance.96.posedgecounter[10]
.sym 18008 uartinstance.96.posedgecounter[14]
.sym 18009 uartinstance.96.posedgecounter[11]
.sym 18014 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 18018 uartinstance.96.posedgecounter[9]
.sym 18019 uartinstance.96.posedgecounter[12]
.sym 18020 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 18023 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18024 uartinstance.96.posedgecounter[9]
.sym 18026 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 18028 $PACKER_VCC_NET
.sym 18029 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 18030 uartinstance.96.posedgecounter[10]
.sym 18032 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 18034 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 18036 uartinstance.96.posedgecounter[11]
.sym 18038 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 18041 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 18042 uartinstance.96.posedgecounter[12]
.sym 18044 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 18046 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 18048 uartinstance.96.posedgecounter[13]
.sym 18050 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 18053 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 18054 uartinstance.96.posedgecounter[14]
.sym 18056 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 18059 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 18060 uartinstance.96.posedgecounter[15]
.sym 18062 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 18065 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 18066 uartinstance.96.posedgecounter[16]
.sym 18070 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 18071 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 18072 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 18073 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 18074 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 18075 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 18076 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 18077 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 18100 uartinstance.96.posedgecounter[22]
.sym 18101 uartinstance.96.posedgecounter[30]
.sym 18106 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 18116 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 18117 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 18118 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 18119 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 18120 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 18126 uartinstance.96.posedgecounter[22]
.sym 18128 uartinstance.96.posedgecounter[17]
.sym 18130 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 18131 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 18132 uartinstance.96.posedgecounter[21]
.sym 18133 uartinstance.96.posedgecounter[18]
.sym 18134 uartinstance.96.posedgecounter[23]
.sym 18135 uartinstance.96.posedgecounter[19]
.sym 18137 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 18140 uartinstance.96.posedgecounter[20]
.sym 18142 uartinstance.96.posedgecounter[24]
.sym 18143 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 18145 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 18147 uartinstance.96.posedgecounter[17]
.sym 18149 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 18151 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 18153 uartinstance.96.posedgecounter[18]
.sym 18155 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 18157 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 18159 uartinstance.96.posedgecounter[19]
.sym 18161 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 18164 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 18165 uartinstance.96.posedgecounter[20]
.sym 18167 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 18170 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 18171 uartinstance.96.posedgecounter[21]
.sym 18173 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 18176 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 18177 uartinstance.96.posedgecounter[22]
.sym 18179 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 18182 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 18183 uartinstance.96.posedgecounter[23]
.sym 18185 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 18188 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 18189 uartinstance.96.posedgecounter[24]
.sym 18193 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 18194 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 18195 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 18196 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 18197 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 18198 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 18199 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 18200 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 18216 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 18218 uartinstance.96.posedgecounter[25]
.sym 18220 uartinstance.96.posedgecounter[26]
.sym 18222 uartinstance.96.posedgecounter[19]
.sym 18225 uartinstance.96.posedgecounter[20]
.sym 18226 uartinstance.96.posedgecounter[21]
.sym 18228 uartinstance.96.posedgecounter[24]
.sym 18229 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 18235 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 18236 uartinstance.96.posedgecounter[26]
.sym 18237 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 18239 uartinstance.96.posedgecounter[27]
.sym 18240 uartinstance.96.posedgecounter[28]
.sym 18242 uartinstance.96.posedgecounter[25]
.sym 18244 uartinstance.96.posedgecounter[29]
.sym 18246 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 18253 $PACKER_VCC_NET
.sym 18257 uartinstance.96.posedgecounter[31]
.sym 18258 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 18260 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 18261 uartinstance.96.posedgecounter[30]
.sym 18263 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 18264 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 18266 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 18268 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 18270 uartinstance.96.posedgecounter[25]
.sym 18272 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 18275 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 18276 uartinstance.96.posedgecounter[26]
.sym 18278 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 18280 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 18282 uartinstance.96.posedgecounter[27]
.sym 18284 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 18287 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 18288 uartinstance.96.posedgecounter[28]
.sym 18290 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 18292 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 18294 uartinstance.96.posedgecounter[29]
.sym 18296 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 18298 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 18300 uartinstance.96.posedgecounter[30]
.sym 18302 $nextpnr_ICESTORM_LC_5$I3
.sym 18304 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 18306 uartinstance.96.posedgecounter[31]
.sym 18308 $nextpnr_ICESTORM_LC_5$COUT
.sym 18311 $PACKER_VCC_NET
.sym 18312 $nextpnr_ICESTORM_LC_5$I3
.sym 18316 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
.sym 18317 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 18318 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 18319 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 18320 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 18321 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 18322 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 18323 uartinstance.96.posedgecounter[31]
.sym 18344 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 18352 $nextpnr_ICESTORM_LC_5$COUT
.sym 18360 uartinstance.96.posedgecounter[8]
.sym 18361 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18362 uartinstance.96.posedgecounter[27]
.sym 18363 uartinstance.96.posedgecounter[28]
.sym 18365 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18367 uartinstance.96.posedgecounter[29]
.sym 18368 uartinstance.96.posedgecounter[22]
.sym 18371 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 18374 uartinstance.96.posedgecounter[26]
.sym 18375 uartinstance.96.posedgecounter[11]
.sym 18376 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 18377 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18378 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18379 uartinstance.96.posedgecounter[18]
.sym 18380 uartinstance.96.posedgecounter[23]
.sym 18383 uartinstance.96.posedgecounter[19]
.sym 18384 uartinstance.96.posedgecounter[30]
.sym 18385 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 18386 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 18388 uartinstance.96.posedgecounter[31]
.sym 18390 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 18391 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 18393 $nextpnr_ICESTORM_LC_5$COUT
.sym 18396 uartinstance.96.posedgecounter[23]
.sym 18397 uartinstance.96.posedgecounter[18]
.sym 18398 uartinstance.96.posedgecounter[19]
.sym 18399 uartinstance.96.posedgecounter[22]
.sym 18402 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18404 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 18405 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18408 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 18409 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18410 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18414 uartinstance.96.posedgecounter[31]
.sym 18415 uartinstance.96.posedgecounter[27]
.sym 18416 uartinstance.96.posedgecounter[30]
.sym 18417 uartinstance.96.posedgecounter[26]
.sym 18420 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 18422 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18423 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18426 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18427 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18429 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 18432 uartinstance.96.posedgecounter[29]
.sym 18433 uartinstance.96.posedgecounter[28]
.sym 18434 uartinstance.96.posedgecounter[8]
.sym 18435 uartinstance.96.posedgecounter[11]
.sym 18436 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 18437 hwclk$SB_IO_IN_$glb_clk
.sym 18438 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 18439 uartinstance.96.posedgecounter[25]
.sym 18440 uartinstance.96.posedgecounter[26]
.sym 18441 uartinstance.96.posedgecounter[19]
.sym 18442 uartinstance.96.posedgecounter[30]
.sym 18443 uartinstance.96.posedgecounter[21]
.sym 18444 uartinstance.96.posedgecounter[24]
.sym 18464 uartinstance.96.posedgecounter[21]
.sym 18467 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18469 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18481 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18486 led2_SB_DFFESS_Q_E
.sym 18491 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18496 uartinstance.96.posedgecounter[25]
.sym 18500 uartinstance.96.posedgecounter[20]
.sym 18501 uartinstance.96.posedgecounter[24]
.sym 18504 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 18508 uartinstance.96.posedgecounter[21]
.sym 18519 uartinstance.96.posedgecounter[24]
.sym 18520 uartinstance.96.posedgecounter[20]
.sym 18521 uartinstance.96.posedgecounter[21]
.sym 18522 uartinstance.96.posedgecounter[25]
.sym 18525 led2_SB_DFFESS_Q_E
.sym 18537 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 18538 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18540 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 18559 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 18560 hwclk$SB_IO_IN_$glb_clk
.sym 18561 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 18571 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 18584 uartinstance.96.posedgecounter[30]
.sym 19327 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 19834 uartinstance.96.posedgecounter[3]
.sym 19838 uartinstance.96.posedgecounter[6]
.sym 19841 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 19966 uartinstance.96.posedgecounter[0]
.sym 19973 uartinstance.96.posedgecounter[0]
.sym 19975 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 19979 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 19984 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 19986 uartinstance.96.posedgecounter[1]
.sym 19989 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 19992 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 19994 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20004 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20006 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 20007 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20009 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20018 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 20019 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20021 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20025 uartinstance.96.posedgecounter[1]
.sym 20031 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20032 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20033 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20036 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20037 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20038 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20042 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 20043 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20045 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20049 uartinstance.96.posedgecounter[0]
.sym 20051 uartinstance.96.posedgecounter[1]
.sym 20052 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 20053 hwclk$SB_IO_IN_$glb_clk
.sym 20054 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 20067 led3$SB_IO_OUT
.sym 20069 $PACKER_GND_NET
.sym 20081 uartinstance.96.posedgecounter[11]
.sym 20090 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 20100 uartinstance.96.posedgecounter[2]
.sym 20101 uartinstance.96.posedgecounter[1]
.sym 20102 uartinstance.96.posedgecounter[3]
.sym 20104 uartinstance.96.posedgecounter[6]
.sym 20118 uartinstance.96.posedgecounter[7]
.sym 20120 uartinstance.96.posedgecounter[5]
.sym 20124 uartinstance.96.posedgecounter[4]
.sym 20126 uartinstance.96.posedgecounter[0]
.sym 20128 $nextpnr_ICESTORM_LC_2$O
.sym 20130 uartinstance.96.posedgecounter[0]
.sym 20134 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20137 uartinstance.96.posedgecounter[1]
.sym 20140 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20143 uartinstance.96.posedgecounter[2]
.sym 20144 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20146 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20148 uartinstance.96.posedgecounter[3]
.sym 20150 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 20152 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 20154 uartinstance.96.posedgecounter[4]
.sym 20156 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 20158 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 20161 uartinstance.96.posedgecounter[5]
.sym 20162 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 20164 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20166 uartinstance.96.posedgecounter[6]
.sym 20168 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 20170 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20172 uartinstance.96.posedgecounter[7]
.sym 20174 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 20197 led3$SB_IO_OUT
.sym 20214 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20223 uartinstance.96.posedgecounter[8]
.sym 20224 uartinstance.96.posedgecounter[15]
.sym 20237 uartinstance.96.posedgecounter[13]
.sym 20239 uartinstance.96.posedgecounter[9]
.sym 20241 uartinstance.96.posedgecounter[11]
.sym 20243 uartinstance.96.posedgecounter[14]
.sym 20247 uartinstance.96.posedgecounter[10]
.sym 20249 uartinstance.96.posedgecounter[12]
.sym 20251 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 20254 uartinstance.96.posedgecounter[8]
.sym 20255 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 20257 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 20259 uartinstance.96.posedgecounter[9]
.sym 20261 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 20263 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 20265 uartinstance.96.posedgecounter[10]
.sym 20267 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 20269 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 20271 uartinstance.96.posedgecounter[11]
.sym 20273 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 20275 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 20277 uartinstance.96.posedgecounter[12]
.sym 20279 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 20281 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 20283 uartinstance.96.posedgecounter[13]
.sym 20285 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 20287 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 20289 uartinstance.96.posedgecounter[14]
.sym 20291 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 20293 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 20296 uartinstance.96.posedgecounter[15]
.sym 20297 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 20320 uartinstance.96.posedgecounter[15]
.sym 20327 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 20337 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 20350 uartinstance.96.posedgecounter[18]
.sym 20352 uartinstance.96.posedgecounter[23]
.sym 20361 uartinstance.96.posedgecounter[22]
.sym 20362 uartinstance.96.posedgecounter[19]
.sym 20364 uartinstance.96.posedgecounter[16]
.sym 20366 uartinstance.96.posedgecounter[21]
.sym 20367 uartinstance.96.posedgecounter[20]
.sym 20368 uartinstance.96.posedgecounter[17]
.sym 20374 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 20377 uartinstance.96.posedgecounter[16]
.sym 20378 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 20380 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 20383 uartinstance.96.posedgecounter[17]
.sym 20384 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 20386 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 20388 uartinstance.96.posedgecounter[18]
.sym 20390 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 20392 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 20394 uartinstance.96.posedgecounter[19]
.sym 20396 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 20398 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 20401 uartinstance.96.posedgecounter[20]
.sym 20402 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 20404 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 20407 uartinstance.96.posedgecounter[21]
.sym 20408 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 20410 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 20412 uartinstance.96.posedgecounter[22]
.sym 20414 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 20416 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 20419 uartinstance.96.posedgecounter[23]
.sym 20420 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 20457 uartinstance.96.posedgecounter[19]
.sym 20460 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 20465 uartinstance.96.posedgecounter[25]
.sym 20470 uartinstance.96.posedgecounter[27]
.sym 20474 uartinstance.96.posedgecounter[26]
.sym 20475 uartinstance.96.posedgecounter[29]
.sym 20476 uartinstance.96.posedgecounter[30]
.sym 20478 uartinstance.96.posedgecounter[24]
.sym 20479 uartinstance.96.posedgecounter[28]
.sym 20480 uartinstance.96.posedgecounter[31]
.sym 20489 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20491 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20497 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 20500 uartinstance.96.posedgecounter[24]
.sym 20501 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 20503 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 20505 uartinstance.96.posedgecounter[25]
.sym 20507 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 20509 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 20512 uartinstance.96.posedgecounter[26]
.sym 20513 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 20515 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 20518 uartinstance.96.posedgecounter[27]
.sym 20519 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 20521 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 20523 uartinstance.96.posedgecounter[28]
.sym 20525 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 20527 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 20530 uartinstance.96.posedgecounter[29]
.sym 20531 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 20533 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 20536 uartinstance.96.posedgecounter[30]
.sym 20537 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 20540 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20541 uartinstance.96.posedgecounter[31]
.sym 20542 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20543 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 20544 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 20545 hwclk$SB_IO_IN_$glb_clk
.sym 20546 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 20588 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
.sym 20590 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 20594 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 20597 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 20599 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 20600 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20606 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 20611 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20621 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 20622 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20624 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20627 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20629 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20630 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 20633 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 20634 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20636 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20639 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20641 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20642 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 20645 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 20646 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20648 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20651 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 20652 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
.sym 20653 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 20667 ftdi_rx_SB_LUT4_I1_O_$glb_ce
.sym 20668 hwclk$SB_IO_IN_$glb_clk
.sym 20669 led2_SB_DFFESS_Q_S[1]_$glb_sr
.sym 21751 ledGreen$SB_IO_OUT
.sym 21801 $PACKER_GND_NET
.sym 23721 $PACKER_GND_NET
.sym 24448 led2_SB_DFFESS_Q_S[1]
.sym 26343 $PACKER_VCC_NET
.sym 26500 $PACKER_GND_NET
.sym 27428 led2_SB_DFFESS_Q_S[1]
.sym 27459 led2_SB_DFFESS_Q_S[1]
.sym 27463 ledGreen$SB_IO_OUT
.sym 27470 ledGreen$SB_IO_OUT
.sym 27472 led2_SB_DFFESS_Q_S[1]
.sym 27519 led3$SB_IO_OUT
.sym 27522 $PACKER_VCC_NET
.sym 27540 $PACKER_VCC_NET
.sym 27541 led3$SB_IO_OUT
.sym 27547 led2_SB_DFFESS_Q_S[1]
.sym 27549 $PACKER_GND_NET
.sym 27552 led3$SB_IO_OUT
.sym 27564 $PACKER_GND_NET
.sym 27566 led3$SB_IO_OUT
.sym 29027 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 29032 uartinstance.96.bitindex[1]
.sym 29036 uartinstance.96.bitindex[2]
.sym 29037 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29040 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 29041 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29044 uartinstance.96.bitindex[4]
.sym 29045 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29048 uartinstance.96.bitindex[5]
.sym 29049 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29052 uartinstance.96.bitindex[6]
.sym 29053 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29056 uartinstance.96.bitindex[7]
.sym 29057 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29060 uartinstance.96.bitindex[8]
.sym 29061 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29064 uartinstance.96.bitindex[9]
.sym 29065 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29068 uartinstance.96.bitindex[10]
.sym 29069 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 29072 uartinstance.96.bitindex[11]
.sym 29073 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 29076 uartinstance.96.bitindex[12]
.sym 29077 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 29080 uartinstance.96.bitindex[13]
.sym 29081 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 29084 uartinstance.96.bitindex[14]
.sym 29085 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 29088 uartinstance.96.bitindex[15]
.sym 29089 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 29092 uartinstance.96.bitindex[16]
.sym 29093 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 29096 uartinstance.96.bitindex[17]
.sym 29097 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 29100 uartinstance.96.bitindex[18]
.sym 29101 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 29104 uartinstance.96.bitindex[19]
.sym 29105 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 29108 uartinstance.96.bitindex[20]
.sym 29109 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 29112 uartinstance.96.bitindex[21]
.sym 29113 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 29116 uartinstance.96.bitindex[22]
.sym 29117 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 29120 uartinstance.96.bitindex[23]
.sym 29121 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 29124 uartinstance.96.bitindex[24]
.sym 29125 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 29128 uartinstance.96.bitindex[25]
.sym 29129 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 29132 uartinstance.96.bitindex[26]
.sym 29133 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 29136 uartinstance.96.bitindex[27]
.sym 29137 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 29140 uartinstance.96.bitindex[28]
.sym 29141 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 29144 uartinstance.96.bitindex[29]
.sym 29145 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 29148 uartinstance.96.bitindex[30]
.sym 29149 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 29152 uartinstance.96.bitindex[31]
.sym 29153 uartinstance.96.bitindex_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 29161 uartinstance.96.bitindex[31]
.sym 29170 uartinstance.96.bitindex[21]
.sym 29171 uartinstance.96.bitindex[27]
.sym 29172 uartinstance.96.bitindex[30]
.sym 29173 uartinstance.96.bitindex[31]
.sym 29513 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 29518 ftdi_rx$SB_IO_IN
.sym 29539 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29544 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 29545 uartinstance.96.bitindex[4]
.sym 29548 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 29549 uartinstance.96.bitindex[5]
.sym 29552 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 29553 uartinstance.96.bitindex[6]
.sym 29556 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 29557 uartinstance.96.bitindex[7]
.sym 29560 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 29561 uartinstance.96.bitindex[8]
.sym 29564 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 29565 uartinstance.96.bitindex[9]
.sym 29568 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 29569 uartinstance.96.bitindex[10]
.sym 29572 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 29573 uartinstance.96.bitindex[11]
.sym 29576 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 29577 uartinstance.96.bitindex[12]
.sym 29580 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[10]
.sym 29581 uartinstance.96.bitindex[13]
.sym 29584 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[11]
.sym 29585 uartinstance.96.bitindex[14]
.sym 29588 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[12]
.sym 29589 uartinstance.96.bitindex[15]
.sym 29592 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[13]
.sym 29593 uartinstance.96.bitindex[16]
.sym 29596 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[14]
.sym 29597 uartinstance.96.bitindex[17]
.sym 29600 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[15]
.sym 29601 uartinstance.96.bitindex[18]
.sym 29604 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[16]
.sym 29605 uartinstance.96.bitindex[19]
.sym 29608 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[17]
.sym 29609 uartinstance.96.bitindex[20]
.sym 29612 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[18]
.sym 29613 uartinstance.96.bitindex[21]
.sym 29616 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[19]
.sym 29617 uartinstance.96.bitindex[22]
.sym 29620 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[20]
.sym 29621 uartinstance.96.bitindex[23]
.sym 29624 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[21]
.sym 29625 uartinstance.96.bitindex[24]
.sym 29628 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[22]
.sym 29629 uartinstance.96.bitindex[25]
.sym 29632 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[23]
.sym 29633 uartinstance.96.bitindex[26]
.sym 29636 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[24]
.sym 29637 uartinstance.96.bitindex[27]
.sym 29640 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[25]
.sym 29641 uartinstance.96.bitindex[28]
.sym 29644 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[26]
.sym 29645 uartinstance.96.bitindex[29]
.sym 29648 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[27]
.sym 29649 uartinstance.96.bitindex[30]
.sym 29650 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[28]
.sym 29652 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2[28]
.sym 29653 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0[27]
.sym 29657 $nextpnr_ICESTORM_LC_1$I3
.sym 29658 ftdi_rx$SB_IO_IN
.sym 29662 uartinstance.96.bitindex[29]
.sym 29663 uartinstance.96.bitindex[5]
.sym 29664 uartinstance.96.bitindex[7]
.sym 29665 uartinstance.96.bitindex[9]
.sym 29666 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]
.sym 29667 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[1]
.sym 29668 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2]
.sym 29669 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_2_I0[3]
.sym 29678 uartinstance.96.bitindex[24]
.sym 29679 uartinstance.96.bitindex[25]
.sym 29680 uartinstance.96.bitindex[26]
.sym 29681 uartinstance.96.bitindex[28]
.sym 29688 uartinstance.96.bitindex[1]
.sym 29689 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 29693 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30018 ftdi_rx$SB_IO_IN
.sym 30022 uart_txbyte[2]
.sym 30023 uart_txbyte[3]
.sym 30024 uart_txbyte[6]
.sym 30025 uart_txbyte[7]
.sym 30051 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30052 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 30053 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30054 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[0]
.sym 30055 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 30056 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30057 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[3]
.sym 30059 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30060 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 30061 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30064 uartinstance.96.bitindex[2]
.sym 30065 uartinstance.96.bitindex[1]
.sym 30070 uartinstance.96.bitindex[4]
.sym 30071 uartinstance.96.bitindex[6]
.sym 30072 uartinstance.96.bitindex[8]
.sym 30073 uartinstance.96.bitindex[10]
.sym 30074 ftdi_rx$SB_IO_IN
.sym 30079 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30080 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 30081 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30082 uartinstance.96.bitindex[11]
.sym 30083 uartinstance.96.bitindex[12]
.sym 30084 uartinstance.96.bitindex[13]
.sym 30085 uartinstance.96.bitindex[19]
.sym 30088 uartinstance.96.bitindex[1]
.sym 30089 uartinstance.96.bitindex[2]
.sym 30091 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30092 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30093 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30098 uartinstance.96.bitindex[14]
.sym 30099 uartinstance.96.bitindex[15]
.sym 30100 uartinstance.96.bitindex[16]
.sym 30101 uartinstance.96.bitindex[17]
.sym 30106 ftdi_rx$SB_IO_IN
.sym 30115 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30116 uartinstance.rxbytesignal_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30117 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30118 ftdi_rx$SB_IO_IN
.sym 30124 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 30125 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 30128 uartinstance.96.bitindex[1]
.sym 30129 uartinstance.96.bitindex[2]
.sym 30131 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30132 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[1]
.sym 30133 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30134 uartinstance.96.bitindex[18]
.sym 30135 uartinstance.96.bitindex[20]
.sym 30136 uartinstance.96.bitindex[22]
.sym 30137 uartinstance.96.bitindex[23]
.sym 30139 ftdi_rx$SB_IO_IN
.sym 30140 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30141 uartinstance.96.state[2]
.sym 30142 uart_txbyte[0]
.sym 30143 uart_txbyte[1]
.sym 30144 uart_txbyte[5]
.sym 30145 uart_txbyte[4]
.sym 30146 ftdi_rx$SB_IO_IN
.sym 30159 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30160 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 30161 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30167 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30168 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[1]
.sym 30169 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2[2]
.sym 30170 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 30171 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 30172 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30173 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 30176 uartinstance.96.bitindex[1]
.sym 30177 uartinstance.96.bitindex[2]
.sym 30188 ftdi_rx$SB_IO_IN
.sym 30189 led2_SB_DFFESS_Q_S[1]
.sym 30190 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30191 uartinstance.rxbytesignal_SB_DFFE_Q_6_E_SB_LUT4_O_I2[2]
.sym 30192 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 30193 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30194 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 30195 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 30196 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30197 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 30199 uartinstance.96.state[1]
.sym 30200 uartinstance.96.state[2]
.sym 30201 uartinstance.96.state[0]
.sym 30203 uartinstance.96.state[0]
.sym 30204 uartinstance.96.state[2]
.sym 30205 uartinstance.96.state[1]
.sym 30206 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 30207 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 30208 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 30209 uartinstance.rxbytesignal_SB_DFFE_Q_5_E_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 30216 led2_SB_DFFESS_Q_S[1]
.sym 30217 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30524 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30525 ledgreensignal_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30552 ftdi_rx$SB_IO_IN
.sym 30553 led3$SB_IO_OUT
.sym 30562 uartinstance.96.posedgecounter[1]
.sym 30563 uartinstance.96.posedgecounter[2]
.sym 30564 uartinstance.96.posedgecounter[3]
.sym 30565 uartinstance.96.posedgecounter[0]
.sym 30577 uartinstance.96.posedgecounter[5]
.sym 30586 ftdi_rx$SB_IO_IN
.sym 30595 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30596 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30597 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[5]
.sym 30598 uartinstance.96.posedgecounter[14]
.sym 30599 uartinstance.96.posedgecounter[15]
.sym 30600 uartinstance.96.posedgecounter[5]
.sym 30601 uartinstance.96.posedgecounter[6]
.sym 30603 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30604 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30605 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 30607 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30608 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30609 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[7]
.sym 30610 uartinstance.96.posedgecounter[0]
.sym 30611 uartinstance.96.posedgecounter[1]
.sym 30612 uartinstance.96.posedgecounter[2]
.sym 30613 uartinstance.96.posedgecounter[3]
.sym 30614 uartinstance.96.posedgecounter[4]
.sym 30615 uartinstance.96.posedgecounter[9]
.sym 30616 uartinstance.96.posedgecounter[7]
.sym 30617 uartinstance.96.posedgecounter[10]
.sym 30618 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 30619 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 30620 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 30621 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 30622 uartinstance.96.posedgecounter[7]
.sym 30623 uartinstance.96.posedgecounter[10]
.sym 30624 uartinstance.96.posedgecounter[4]
.sym 30625 uartinstance.96.posedgecounter[9]
.sym 30626 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 30627 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 30628 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 30629 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30631 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30632 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30633 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[13]
.sym 30635 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30636 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30637 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[10]
.sym 30639 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30640 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30641 uartinstance.96.posedgecounter[0]
.sym 30643 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30644 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30645 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[14]
.sym 30647 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30648 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30649 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[15]
.sym 30651 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30652 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30653 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[9]
.sym 30655 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30656 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30657 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[12]
.sym 30658 uartinstance.96.posedgecounter[12]
.sym 30659 uartinstance.96.posedgecounter[13]
.sym 30660 uartinstance.96.posedgecounter[16]
.sym 30661 uartinstance.96.posedgecounter[17]
.sym 30663 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30664 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30665 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[17]
.sym 30667 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30668 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30669 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[11]
.sym 30671 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30672 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30673 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[16]
.sym 30675 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 30676 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 30677 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30678 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 30679 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 30680 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30681 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30683 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30684 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30685 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[18]
.sym 30687 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30688 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30689 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[23]
.sym 30690 ftdi_rx$SB_IO_IN
.sym 30691 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30692 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 30693 uartinstance.96.state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 30703 uartinstance.96.state[0]
.sym 30704 uartinstance.96.state[1]
.sym 30705 uartinstance.96.state[2]
.sym 30706 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 30707 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 30708 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 30709 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 30718 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 30719 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 30720 uartinstance.96.state_SB_DFFESR_Q_R[2]
.sym 30721 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 30738 uartinstance.96.state[1]
.sym 30739 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 30740 uartinstance.96.state[0]
.sym 30741 uartinstance.96.state[2]
.sym 30742 uartinstance.96.state_SB_DFFESR_Q_D[1]
.sym 30747 uartinstance.96.state[1]
.sym 30748 uartinstance.96.state[0]
.sym 30749 uartinstance.96.state[2]
.sym 30751 uartinstance.96.state[2]
.sym 30752 uartinstance.96.state[1]
.sym 30753 uartinstance.96.state[0]
.sym 31046 $PACKER_GND_NET
.sym 31075 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31080 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 31081 uartinstance.96.posedgecounter[2]
.sym 31084 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 31085 uartinstance.96.posedgecounter[3]
.sym 31088 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 31089 uartinstance.96.posedgecounter[4]
.sym 31091 $PACKER_VCC_NET
.sym 31092 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 31095 $PACKER_VCC_NET
.sym 31096 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 31097 uartinstance.96.posedgecounter[6]
.sym 31099 $PACKER_VCC_NET
.sym 31100 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 31101 uartinstance.96.posedgecounter[7]
.sym 31104 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 31105 uartinstance.96.posedgecounter[8]
.sym 31108 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 31109 uartinstance.96.posedgecounter[9]
.sym 31111 $PACKER_VCC_NET
.sym 31112 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 31113 uartinstance.96.posedgecounter[10]
.sym 31116 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 31117 uartinstance.96.posedgecounter[11]
.sym 31120 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 31121 uartinstance.96.posedgecounter[12]
.sym 31124 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 31125 uartinstance.96.posedgecounter[13]
.sym 31128 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 31129 uartinstance.96.posedgecounter[14]
.sym 31132 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 31133 uartinstance.96.posedgecounter[15]
.sym 31136 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 31137 uartinstance.96.posedgecounter[16]
.sym 31140 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 31141 uartinstance.96.posedgecounter[17]
.sym 31144 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 31145 uartinstance.96.posedgecounter[18]
.sym 31148 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 31149 uartinstance.96.posedgecounter[19]
.sym 31152 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 31153 uartinstance.96.posedgecounter[20]
.sym 31156 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 31157 uartinstance.96.posedgecounter[21]
.sym 31160 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 31161 uartinstance.96.posedgecounter[22]
.sym 31164 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 31165 uartinstance.96.posedgecounter[23]
.sym 31168 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 31169 uartinstance.96.posedgecounter[24]
.sym 31172 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 31173 uartinstance.96.posedgecounter[25]
.sym 31176 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 31177 uartinstance.96.posedgecounter[26]
.sym 31180 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 31181 uartinstance.96.posedgecounter[27]
.sym 31184 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 31185 uartinstance.96.posedgecounter[28]
.sym 31188 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 31189 uartinstance.96.posedgecounter[29]
.sym 31192 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 31193 uartinstance.96.posedgecounter[30]
.sym 31196 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[30]
.sym 31197 uartinstance.96.posedgecounter[31]
.sym 31199 $PACKER_VCC_NET
.sym 31201 $nextpnr_ICESTORM_LC_5$I3
.sym 31203 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 31204 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31205 $nextpnr_ICESTORM_LC_5$COUT
.sym 31206 uartinstance.96.posedgecounter[18]
.sym 31207 uartinstance.96.posedgecounter[19]
.sym 31208 uartinstance.96.posedgecounter[22]
.sym 31209 uartinstance.96.posedgecounter[23]
.sym 31211 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31212 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31213 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[29]
.sym 31215 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31216 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31217 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[22]
.sym 31218 uartinstance.96.posedgecounter[26]
.sym 31219 uartinstance.96.posedgecounter[27]
.sym 31220 uartinstance.96.posedgecounter[30]
.sym 31221 uartinstance.96.posedgecounter[31]
.sym 31223 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31224 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31225 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[27]
.sym 31227 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31228 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31229 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[28]
.sym 31230 uartinstance.96.posedgecounter[8]
.sym 31231 uartinstance.96.posedgecounter[11]
.sym 31232 uartinstance.96.posedgecounter[28]
.sym 31233 uartinstance.96.posedgecounter[29]
.sym 31238 uartinstance.96.posedgecounter[20]
.sym 31239 uartinstance.96.posedgecounter[21]
.sym 31240 uartinstance.96.posedgecounter[24]
.sym 31241 uartinstance.96.posedgecounter[25]
.sym 31245 led2_SB_DFFESS_Q_E
.sym 31251 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31252 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31253 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[20]
.sym 31587 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31588 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31589 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[6]
.sym 31595 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31596 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31597 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[8]
.sym 31601 uartinstance.96.posedgecounter[1]
.sym 31603 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31604 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31605 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 31607 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31608 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31609 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 31611 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31612 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31613 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 31616 uartinstance.96.posedgecounter[1]
.sym 31617 uartinstance.96.posedgecounter[0]
.sym 31619 uartinstance.96.posedgecounter[0]
.sym 31624 uartinstance.96.posedgecounter[1]
.sym 31628 uartinstance.96.posedgecounter[2]
.sym 31629 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31632 uartinstance.96.posedgecounter[3]
.sym 31633 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31636 uartinstance.96.posedgecounter[4]
.sym 31637 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 31640 uartinstance.96.posedgecounter[5]
.sym 31641 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 31644 uartinstance.96.posedgecounter[6]
.sym 31645 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 31648 uartinstance.96.posedgecounter[7]
.sym 31649 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 31652 uartinstance.96.posedgecounter[8]
.sym 31653 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 31656 uartinstance.96.posedgecounter[9]
.sym 31657 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 31660 uartinstance.96.posedgecounter[10]
.sym 31661 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 31664 uartinstance.96.posedgecounter[11]
.sym 31665 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 31668 uartinstance.96.posedgecounter[12]
.sym 31669 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 31672 uartinstance.96.posedgecounter[13]
.sym 31673 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 31676 uartinstance.96.posedgecounter[14]
.sym 31677 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 31680 uartinstance.96.posedgecounter[15]
.sym 31681 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 31684 uartinstance.96.posedgecounter[16]
.sym 31685 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 31688 uartinstance.96.posedgecounter[17]
.sym 31689 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 31692 uartinstance.96.posedgecounter[18]
.sym 31693 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 31696 uartinstance.96.posedgecounter[19]
.sym 31697 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 31700 uartinstance.96.posedgecounter[20]
.sym 31701 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 31704 uartinstance.96.posedgecounter[21]
.sym 31705 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 31708 uartinstance.96.posedgecounter[22]
.sym 31709 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 31712 uartinstance.96.posedgecounter[23]
.sym 31713 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 31716 uartinstance.96.posedgecounter[24]
.sym 31717 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 31720 uartinstance.96.posedgecounter[25]
.sym 31721 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 31724 uartinstance.96.posedgecounter[26]
.sym 31725 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 31728 uartinstance.96.posedgecounter[27]
.sym 31729 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 31732 uartinstance.96.posedgecounter[28]
.sym 31733 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 31736 uartinstance.96.posedgecounter[29]
.sym 31737 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 31740 uartinstance.96.posedgecounter[30]
.sym 31741 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 31742 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31743 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31744 uartinstance.96.posedgecounter[31]
.sym 31745 uartinstance.96.posedgecounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 31747 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31748 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31749 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[25]
.sym 31751 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31752 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31753 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[26]
.sym 31755 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31756 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31757 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[19]
.sym 31759 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31760 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31761 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[30]
.sym 31763 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31764 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31765 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[21]
.sym 31767 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 31768 uartinstance.96.state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 31769 uartinstance.96.posedgecounter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[24]
