<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb › subr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>subr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * File: subr.c                                                              *</span>
<span class="cm"> * $Revision: 1.27 $                                                         *</span>
<span class="cm"> * $Date: 2005/06/22 01:08:36 $                                              *</span>
<span class="cm"> * Description:                                                              *</span>
<span class="cm"> *  Various subroutines (intr,pio,etc.) used by Chelsio 10G Ethernet driver. *</span>
<span class="cm"> *  part of the Chelsio 10Gb Ethernet Driver.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify      *</span>
<span class="cm"> * it under the terms of the GNU General Public License, version 2, as       *</span>
<span class="cm"> * published by the Free Software Foundation.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along   *</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,   *</span>
<span class="cm"> * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.                 *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR IMPLIED    *</span>
<span class="cm"> * WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF      *</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.                     *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * http://www.chelsio.com                                                    *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Copyright (c) 2003 - 2005 Chelsio Communications, Inc.                    *</span>
<span class="cm"> * All rights reserved.                                                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Maintainers: maintainers@chelsio.com                                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Authors: Dimitrios Michailidis   &lt;dm@chelsio.com&gt;                         *</span>
<span class="cm"> *          Tina Yang               &lt;tainay@chelsio.com&gt;                     *</span>
<span class="cm"> *          Felix Marti             &lt;felix@chelsio.com&gt;                      *</span>
<span class="cm"> *          Scott Bardone           &lt;sbardone@chelsio.com&gt;                   *</span>
<span class="cm"> *          Kurt Ottaway            &lt;kottaway@chelsio.com&gt;                   *</span>
<span class="cm"> *          Frank DiMambro          &lt;frank@chelsio.com&gt;                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * History:                                                                  *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> ****************************************************************************/</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;elmer0.h&quot;</span>
<span class="cp">#include &quot;regs.h&quot;</span>
<span class="cp">#include &quot;gmac.h&quot;</span>
<span class="cp">#include &quot;cphy.h&quot;</span>
<span class="cp">#include &quot;sge.h&quot;</span>
<span class="cp">#include &quot;tp.h&quot;</span>
<span class="cp">#include &quot;espi.h&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *	t1_wait_op_done - wait until an operation is completed</span>
<span class="cm"> *	@adapter: the adapter performing the operation</span>
<span class="cm"> *	@reg: the register to check for completion</span>
<span class="cm"> *	@mask: a single-bit field within @reg that indicates completion</span>
<span class="cm"> *	@polarity: the value of the field when the operation is completed</span>
<span class="cm"> *	@attempts: number of check iterations</span>
<span class="cm"> *      @delay: delay in usecs between iterations</span>
<span class="cm"> *</span>
<span class="cm"> *	Wait until an operation is completed by checking a bit in a register</span>
<span class="cm"> *	up to @attempts times.  Returns %0 if the operation completes and %1</span>
<span class="cm"> *	otherwise.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">t1_wait_op_done</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">polarity</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">attempts</span><span class="p">,</span> <span class="kt">int</span> <span class="n">delay</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!!</span><span class="n">val</span> <span class="o">==</span> <span class="n">polarity</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">attempts</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">delay</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define TPI_ATTEMPTS 50</span>

<span class="cm">/*</span>
<span class="cm"> * Write a register over the TPI interface (unlocked and locked versions).</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tpi_busy</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_ADDR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_WR_DATA</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">F_TPIWR</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_CSR</span><span class="p">);</span>

	<span class="n">tpi_busy</span> <span class="o">=</span> <span class="n">t1_wait_op_done</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_TPI_CSR</span><span class="p">,</span> <span class="n">F_TPIRDY</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				   <span class="n">TPI_ATTEMPTS</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tpi_busy</span><span class="p">)</span>
		<span class="n">pr_alert</span><span class="p">(</span><span class="s">&quot;%s: TPI write to 0x%x failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tpi_busy</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">t1_tpi_write</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read a register over the TPI interface (unlocked and locked versions).</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">__t1_tpi_read</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">valp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tpi_busy</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_ADDR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_CSR</span><span class="p">);</span>

	<span class="n">tpi_busy</span> <span class="o">=</span> <span class="n">t1_wait_op_done</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_TPI_CSR</span><span class="p">,</span> <span class="n">F_TPIRDY</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				   <span class="n">TPI_ATTEMPTS</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tpi_busy</span><span class="p">)</span>
		<span class="n">pr_alert</span><span class="p">(</span><span class="s">&quot;%s: TPI read from 0x%x failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">valp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_RD_DATA</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tpi_busy</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">t1_tpi_read</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">valp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">__t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">valp</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set a TPI parameter.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">t1_tpi_par</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">V_TPIPAR</span><span class="p">(</span><span class="n">value</span><span class="p">),</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TPI_PAR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Called when a port&#39;s link settings change to propagate the new values to the</span>
<span class="cm"> * associated PHY and MAC.  After performing the common tasks it invokes an</span>
<span class="cm"> * OS-specific handler.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">t1_link_changed</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">link_ok</span><span class="p">,</span> <span class="n">speed</span><span class="p">,</span> <span class="n">duplex</span><span class="p">,</span> <span class="n">fc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cphy</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">port_id</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">link_config</span> <span class="o">*</span><span class="n">lc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">port_id</span><span class="p">].</span><span class="n">link_config</span><span class="p">;</span>

	<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_link_status</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link_ok</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">speed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">duplex</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fc</span><span class="p">);</span>

	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">speed</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">SPEED_INVALID</span> <span class="o">:</span> <span class="n">speed</span><span class="p">;</span>
	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">duplex</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">DUPLEX_INVALID</span> <span class="o">:</span> <span class="n">duplex</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_fc</span> <span class="o">&amp;</span> <span class="n">PAUSE_AUTONEG</span><span class="p">))</span>
		<span class="n">fc</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_fc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PAUSE_RX</span> <span class="o">|</span> <span class="n">PAUSE_TX</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">link_ok</span> <span class="o">&amp;&amp;</span> <span class="n">speed</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">==</span> <span class="n">AUTONEG_ENABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set MAC speed, duplex, and flow control to match PHY. */</span>
		<span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">port_id</span><span class="p">].</span><span class="n">mac</span><span class="p">;</span>

		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_speed_duplex_fc</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">speed</span><span class="p">,</span> <span class="n">duplex</span><span class="p">,</span> <span class="n">fc</span><span class="p">);</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">fc</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">t1_link_negotiated</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">port_id</span><span class="p">,</span> <span class="n">link_ok</span><span class="p">,</span> <span class="n">speed</span><span class="p">,</span> <span class="n">duplex</span><span class="p">,</span> <span class="n">fc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">t1_pci_intr_handler</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pcix_cause</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_INTR_CAUSE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pcix_cause</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcix_cause</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_INTR_CAUSE</span><span class="p">,</span>
				       <span class="n">pcix_cause</span><span class="p">);</span>
		<span class="n">t1_fatal_err</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>    <span class="cm">/* PCI errors are fatal */</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_CHELSIO_T1_1G</span>
<span class="cp">#include &quot;fpga_defs.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * PHY interrupt handler for FPGA boards.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_phy_intr_handler</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">p</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cause</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_GMAC_ADDR_INTERRUPT_CAUSE</span><span class="p">);</span>

	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">p</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">p</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">cphy</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">p</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">phy_cause</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">phy_cause</span> <span class="o">&amp;</span> <span class="n">cphy_cause_link_change</span><span class="p">)</span>
				<span class="n">t1_link_changed</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">cause</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_GMAC_ADDR_INTERRUPT_CAUSE</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Slow path interrupt handler for FPGAs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_slow_intr</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cause</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>

	<span class="n">cause</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">F_PL_INTR_SGE_DATA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_SGE_ERR</span><span class="p">)</span>
		<span class="n">t1_sge_intr_error_handler</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">FPGA_PCIX_INTERRUPT_GMAC</span><span class="p">)</span>
		<span class="n">fpga_phy_intr_handler</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">FPGA_PCIX_INTERRUPT_TP</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * FPGA doesn&#39;t support MC4 interrupts and it requires</span>
<span class="cm">		 * this odd layer of indirection for MC5.</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">tp_cause</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_TP_ADDR_INTERRUPT_CAUSE</span><span class="p">);</span>

		<span class="cm">/* Clear TP interrupt */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">tp_cause</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_TP_ADDR_INTERRUPT_CAUSE</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">FPGA_PCIX_INTERRUPT_PCIX</span><span class="p">)</span>
		<span class="n">t1_pci_intr_handler</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="cm">/* Clear the interrupts just processed. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">cause</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cause</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Wait until Elmer&#39;s MI1 interface is ready for new operations.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mi1_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">attempts</span> <span class="o">=</span> <span class="mi">100</span><span class="p">,</span> <span class="n">busy</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

		<span class="n">__t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">mi1_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
		<span class="n">busy</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">F_MI1_OP_BUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">busy</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">busy</span> <span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">attempts</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">pr_alert</span><span class="p">(</span><span class="s">&quot;%s: MDIO operation timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">busy</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * MI1 MDIO initialization.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mi1_mdio_init</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clkdiv</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">clock_elmer0</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_mdc</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">F_MI1_PREAMBLE_ENABLE</span> <span class="o">|</span> <span class="n">V_MI1_MDI_INVERT</span><span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_mdiinv</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">V_MI1_MDI_ENABLE</span><span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_mdien</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_MI1_CLK_DIV</span><span class="p">(</span><span class="n">clkdiv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">caps</span> <span class="o">&amp;</span> <span class="n">SUPPORTED_10000baseT_Full</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">V_MI1_SOF</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_CFG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_CHELSIO_T1_1G)</span>
<span class="cm">/*</span>
<span class="cm"> * Elmer MI1 MDIO read/write operations.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mi1_mdio_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mmd_addr</span><span class="p">,</span>
			 <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">ml_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">V_MI1_REG_ADDR</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_MI1_PHY_ADDR</span><span class="p">(</span><span class="n">phy_addr</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
			<span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span> <span class="n">MI1_OP_DIRECT_READ</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>
	<span class="n">__t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mi1_mdio_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mmd_addr</span><span class="p">,</span>
			  <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">ml_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">V_MI1_REG_ADDR</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_MI1_PHY_ADDR</span><span class="p">(</span><span class="n">phy_addr</span><span class="p">);</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
			<span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span> <span class="n">MI1_OP_DIRECT_WRITE</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mdio_ops</span> <span class="n">mi1_mdio_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">mi1_mdio_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">mi1_mdio_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">mi1_mdio_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_support</span> <span class="o">=</span> <span class="n">MDIO_SUPPORTS_C22</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mi1_mdio_ext_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mmd_addr</span><span class="p">,</span>
			     <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">ml_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">V_MI1_REG_ADDR</span><span class="p">(</span><span class="n">mmd_addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_MI1_PHY_ADDR</span><span class="p">(</span><span class="n">phy_addr</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>

	<span class="cm">/* Write the address we want. */</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="n">reg_addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span>
		       <span class="n">MI1_OP_INDIRECT_ADDRESS</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>

	<span class="cm">/* Write the operation we want. */</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
			<span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span> <span class="n">MI1_OP_INDIRECT_READ</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>

	<span class="cm">/* Read the data. */</span>
	<span class="n">__t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mi1_mdio_ext_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">phy_addr</span><span class="p">,</span>
			      <span class="kt">int</span> <span class="n">mmd_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg_addr</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">ml_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">V_MI1_REG_ADDR</span><span class="p">(</span><span class="n">mmd_addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">V_MI1_PHY_ADDR</span><span class="p">(</span><span class="n">phy_addr</span><span class="p">);</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>

	<span class="cm">/* Write the address we want. */</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_ADDR</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="n">reg_addr</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span>
		       <span class="n">MI1_OP_INDIRECT_ADDRESS</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>

	<span class="cm">/* Write the data. */</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">__t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">,</span> <span class="n">MI1_OP_INDIRECT_WRITE</span><span class="p">);</span>
	<span class="n">mi1_wait_until_ready</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_PORT0_MI1_OP</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tpi_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mdio_ops</span> <span class="n">mi1_mdio_ext_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">mi1_mdio_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">mi1_mdio_ext_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">mi1_mdio_ext_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_support</span> <span class="o">=</span> <span class="n">MDIO_SUPPORTS_C45</span> <span class="o">|</span> <span class="n">MDIO_EMULATE_C22</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CH_BRD_T110_1CU</span><span class="p">,</span>
	<span class="n">CH_BRD_N110_1F</span><span class="p">,</span>
	<span class="n">CH_BRD_N210_1F</span><span class="p">,</span>
	<span class="n">CH_BRD_T210_1F</span><span class="p">,</span>
	<span class="n">CH_BRD_T210_1CU</span><span class="p">,</span>
	<span class="n">CH_BRD_N204_4CU</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="n">t1_board</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_CHT110</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_PM3393</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_MY3126</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc3</span>	<span class="o">=</span> <span class="mi">150000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc4</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_pm3393_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_my3126_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ext_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio T110 1x10GBase-CX4 TOE&quot;</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_N110</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span> <span class="o">|</span> <span class="n">SUPPORTED_FIBRE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_PM3393</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_88X2010</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_pm3393_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_mv88x201x_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ext_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio N110 1x10GBaseX NIC&quot;</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_N210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span> <span class="o">|</span> <span class="n">SUPPORTED_FIBRE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_PM3393</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_88X2010</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_pm3393_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_mv88x201x_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ext_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio N210 1x10GBaseX NIC&quot;</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_CHT210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_PM3393</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_88X2010</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc3</span>	<span class="o">=</span> <span class="mi">133000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc4</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_pm3393_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_mv88x201x_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ext_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio T210 1x10GBaseX TOE&quot;</span><span class="p">,</span>
	<span class="p">},</span>

	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_CHT210</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10000baseT_Full</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_PM3393</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_MY3126</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc3</span>	<span class="o">=</span> <span class="mi">133000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_mc4</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_pm3393_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_my3126_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ext_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio T210 1x10GBase-CX4 TOE&quot;</span><span class="p">,</span>
	<span class="p">},</span>

<span class="cp">#ifdef CONFIG_CHELSIO_T1_1G</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">board</span>		<span class="o">=</span> <span class="n">CHBT_BOARD_CHN204</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_number</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span>		<span class="o">=</span> <span class="n">SUPPORTED_10baseT_Half</span> <span class="o">|</span> <span class="n">SUPPORTED_10baseT_Full</span>
				<span class="o">|</span> <span class="n">SUPPORTED_100baseT_Half</span> <span class="o">|</span> <span class="n">SUPPORTED_100baseT_Full</span>
				<span class="o">|</span> <span class="n">SUPPORTED_1000baseT_Full</span> <span class="o">|</span> <span class="n">SUPPORTED_Autoneg</span> <span class="o">|</span>
				  <span class="n">SUPPORTED_PAUSE</span> <span class="o">|</span> <span class="n">SUPPORTED_TP</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_term</span>	<span class="o">=</span> <span class="n">CHBT_TERM_T2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_mac</span>	<span class="o">=</span> <span class="n">CHBT_MAC_VSC7321</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chip_phy</span>	<span class="o">=</span> <span class="n">CHBT_PHY_88E1111</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_core</span>	<span class="o">=</span> <span class="mi">100000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">espi_nports</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_elmer0</span>	<span class="o">=</span> <span class="mi">44</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdien</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdiinv</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_mdc</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_phybaseaddr</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gmac</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_vsc7326_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">gphy</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">t1_mv88e1xxx_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mdio_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">mi1_mdio_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">desc</span>		<span class="o">=</span> <span class="s">&quot;Chelsio N204 4x100/1000BaseT NIC&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="cp">#endif</span>

<span class="p">};</span>

<span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">t1_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CH_BRD_T110_1CU</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CH_BRD_T110_1CU</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CH_BRD_N110_1F</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CH_BRD_N210_1F</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CH_BRD_T210_1F</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CH_BRD_T210_1CU</span><span class="p">),</span>
	<span class="n">CH_DEVICE</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">CH_BRD_N204_4CU</span><span class="p">),</span>
	<span class="p">{</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">t1_pci_tbl</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Return the board_info structure with a given index.  Out-of-range indices</span>
<span class="cm"> * return NULL.</span>
<span class="cm"> */</span>
<span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="nf">t1_get_board_info</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">board_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">board_id</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">t1_board</span><span class="p">)</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">t1_board</span><span class="p">[</span><span class="n">board_id</span><span class="p">]</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">chelsio_vpd_t</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">format_version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">serial_number</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">mac_base_address</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">pad</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>           <span class="cm">/* make multiple-of-4 size requirement explicit */</span>
<span class="p">};</span>

<span class="cp">#define EEPROMSIZE        (8 * 1024)</span>
<span class="cp">#define EEPROM_MAX_POLL   4</span>

<span class="cm">/*</span>
<span class="cm"> * Read SEEPROM. A zero is written to the flag register when the address is</span>
<span class="cm"> * written to the Control register. The hardware device will set the flag to a</span>
<span class="cm"> * one when 4B have been transferred to the Data register.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">t1_seeprom_read</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">__le32</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">EEPROM_MAX_POLL</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">EEPROMSIZE</span> <span class="o">||</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_VPD_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_VPD_ADDR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">F_VPD_OP_FLAG</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">i</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">F_VPD_OP_FLAG</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: reading EEPROM address 0x%x failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_VPD_DATA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
	<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">t1_eeprom_vpd_get</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">struct</span> <span class="n">chelsio_vpd_t</span> <span class="o">*</span><span class="n">vpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">vpd</span><span class="p">);</span> <span class="n">addr</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">t1_seeprom_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span>
				      <span class="p">(</span><span class="n">__le32</span> <span class="o">*</span><span class="p">)((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">vpd</span> <span class="o">+</span> <span class="n">addr</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Read a port&#39;s MAC address from the VPD ROM.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">vpd_macaddress_get</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mac_addr</span><span class="p">[])</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">chelsio_vpd_t</span> <span class="n">vpd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t1_eeprom_vpd_get</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpd</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">mac_addr</span><span class="p">,</span> <span class="n">vpd</span><span class="p">.</span><span class="n">mac_base_address</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">mac_addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">vpd</span><span class="p">.</span><span class="n">mac_base_address</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">+</span> <span class="n">index</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set up the MAC/PHY according to the requested link settings.</span>
<span class="cm"> *</span>
<span class="cm"> * If the PHY can auto-negotiate first decide what to advertise, then</span>
<span class="cm"> * enable/disable auto-negotiation as desired and reset.</span>
<span class="cm"> *</span>
<span class="cm"> * If the PHY does not auto-negotiate we just reset it.</span>
<span class="cm"> *</span>
<span class="cm"> * If auto-negotiation is off set the MAC to the proper speed/duplex/FC,</span>
<span class="cm"> * otherwise do it later based on the outcome of auto-negotiation.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">t1_link_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">cphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">link_config</span> <span class="o">*</span><span class="n">lc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fc</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_fc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PAUSE_RX</span> <span class="o">|</span> <span class="n">PAUSE_TX</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lc</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">&amp;</span> <span class="n">SUPPORTED_Autoneg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ADVERTISED_ASYM_PAUSE</span> <span class="o">|</span> <span class="n">ADVERTISED_PAUSE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">==</span> <span class="p">((</span><span class="n">PAUSE_RX</span> <span class="o">|</span> <span class="n">PAUSE_TX</span><span class="p">)</span> <span class="o">&amp;</span>
				   <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">nports</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)))</span>
				<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_PAUSE</span><span class="p">;</span>
			<span class="k">else</span> <span class="p">{</span>
				<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_ASYM_PAUSE</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">fc</span> <span class="o">==</span> <span class="n">PAUSE_RX</span><span class="p">)</span>
					<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">|=</span> <span class="n">ADVERTISED_PAUSE</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">advertise</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">lc</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">==</span> <span class="n">AUTONEG_DISABLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">lc</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_speed</span><span class="p">;</span>
			<span class="n">lc</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_duplex</span><span class="p">;</span>
			<span class="n">lc</span><span class="o">-&gt;</span><span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">fc</span><span class="p">;</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_speed_duplex_fc</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">,</span>
						      <span class="n">lc</span><span class="o">-&gt;</span><span class="n">duplex</span><span class="p">,</span> <span class="n">fc</span><span class="p">);</span>
			<span class="cm">/* Also disables autoneg */</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">PHY_AUTONEG_RDY</span><span class="p">;</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_speed_duplex</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">,</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">duplex</span><span class="p">);</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">PHY_AUTONEG_EN</span><span class="p">;</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">autoneg_enable</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span> <span class="cm">/* also resets PHY */</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">PHY_AUTONEG_RDY</span><span class="p">;</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_speed_duplex_fc</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">fc</span><span class="p">);</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">fc</span><span class="p">;</span>
		<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">(</span><span class="n">phy</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * External interrupt handler for boards using elmer0.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">t1_elmer0_ext_intr_handler</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cphy</span> <span class="o">*</span><span class="n">phy</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">phy_cause</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cause</span><span class="p">;</span>

	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_INT_CAUSE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cause</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">board_info</span><span class="p">(</span><span class="n">adapter</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_CHELSIO_T1_1G</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204E</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHN204</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204V</span>: <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">port_bit</span><span class="p">;</span>
		<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">port_bit</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">port_bit</span><span class="p">)))</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
			<span class="n">phy_cause</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_cause</span> <span class="o">&amp;</span> <span class="n">cphy_cause_link_change</span><span class="p">)</span>
				<span class="n">t1_link_changed</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT101</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">ELMER0_GP_BIT1</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Marvell 88E1111 interrupt */</span>
			<span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
			<span class="n">phy_cause</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_cause</span> <span class="o">&amp;</span> <span class="n">cphy_cause_link_change</span><span class="p">)</span>
				<span class="n">t1_link_changed</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_7500</span>: <span class="p">{</span>
		<span class="kt">int</span> <span class="n">p</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Elmer0&#39;s interrupt cause isn&#39;t useful here because there is</span>
<span class="cm">		 * only one bit that can be set for all 4 ports.  This means</span>
<span class="cm">		 * we are forced to check every PHY&#39;s interrupt status</span>
<span class="cm">		 * register to see who initiated the interrupt.</span>
<span class="cm">		 */</span>
		<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">p</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">p</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
			<span class="n">phy_cause</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_cause</span> <span class="o">&amp;</span> <span class="n">cphy_cause_link_change</span><span class="p">)</span>
			    <span class="n">t1_link_changed</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT210</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_N210</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_N110</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">ELMER0_GP_BIT6</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Marvell 88x2010 interrupt */</span>
			<span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>
			<span class="n">phy_cause</span> <span class="o">=</span> <span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_cause</span> <span class="o">&amp;</span> <span class="n">cphy_cause_link_change</span><span class="p">)</span>
				<span class="n">t1_link_changed</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_8000</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT110</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">netif_msg_intr</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;External interrupt cause 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cause</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">ELMER0_GP_BIT1</span><span class="p">)</span> <span class="p">{</span>        <span class="cm">/* PMC3393 INTB */</span>
			<span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mac</span><span class="p">;</span>

			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_handler</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">ELMER0_GP_BIT5</span><span class="p">)</span> <span class="p">{</span>        <span class="cm">/* XPAK MOD_DETECT */</span>
			<span class="n">u32</span> <span class="n">mod_detect</span><span class="p">;</span>

			<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
					<span class="n">A_ELMER0_GPI_STAT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mod_detect</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">netif_msg_link</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span>
				<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;XPAK %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">mod_detect</span> <span class="o">?</span> <span class="s">&quot;removed&quot;</span> <span class="o">:</span> <span class="s">&quot;inserted&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_INT_CAUSE</span><span class="p">,</span> <span class="n">cause</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Enables all interrupts. */</span>
<span class="kt">void</span> <span class="nf">t1_interrupts_enable</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">slow_intr_mask</span> <span class="o">=</span> <span class="n">F_PL_INTR_SGE_ERR</span> <span class="o">|</span> <span class="n">F_PL_INTR_TP</span><span class="p">;</span>

	<span class="n">t1_sge_intr_enable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>
	<span class="n">t1_tp_intr_enable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">slow_intr_mask</span> <span class="o">|=</span> <span class="n">F_PL_INTR_ESPI</span><span class="p">;</span>
		<span class="n">t1_espi_intr_enable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable MAC/PHY interrupts for each port. */</span>
	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable PCIX &amp; external chip interrupts on ASIC boards. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t1_is_asic</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pl_intr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_ENABLE</span><span class="p">);</span>

		<span class="cm">/* PCI-X interrupts */</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_INTR_ENABLE</span><span class="p">,</span>
				       <span class="mh">0xffffffff</span><span class="p">);</span>

		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">slow_intr_mask</span> <span class="o">|=</span> <span class="n">F_PL_INTR_EXT</span> <span class="o">|</span> <span class="n">F_PL_INTR_PCIX</span><span class="p">;</span>
		<span class="n">pl_intr</span> <span class="o">|=</span> <span class="n">F_PL_INTR_EXT</span> <span class="o">|</span> <span class="n">F_PL_INTR_PCIX</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">pl_intr</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_ENABLE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Disables all interrupts. */</span>
<span class="kt">void</span> <span class="nf">t1_interrupts_disable</span><span class="p">(</span><span class="n">adapter_t</span><span class="o">*</span> <span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">t1_sge_intr_disable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>
	<span class="n">t1_tp_intr_disable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">)</span>
		<span class="n">t1_espi_intr_disable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">);</span>

	<span class="cm">/* Disable MAC/PHY interrupts for each port. */</span>
	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_disable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_disable</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable PCIX &amp; external chip interrupts. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t1_is_asic</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_ENABLE</span><span class="p">);</span>

	<span class="cm">/* PCI-X interrupts */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_INTR_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">slow_intr_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Clears all interrupts */</span>
<span class="kt">void</span> <span class="nf">t1_interrupts_clear</span><span class="p">(</span><span class="n">adapter_t</span><span class="o">*</span> <span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">t1_sge_intr_clear</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>
	<span class="n">t1_tp_intr_clear</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">)</span>
		<span class="n">t1_espi_intr_clear</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">);</span>

	<span class="cm">/* Clear MAC/PHY interrupts for each port. */</span>
	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_clear</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="p">);</span>
		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">interrupt_clear</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable interrupts for external devices. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t1_is_asic</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pl_intr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">pl_intr</span> <span class="o">|</span> <span class="n">F_PL_INTR_EXT</span> <span class="o">|</span> <span class="n">F_PL_INTR_PCIX</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* PCI-X interrupts */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_INTR_CAUSE</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Slow path interrupt handler for ASICs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic_slow_intr</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cause</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>

	<span class="n">cause</span> <span class="o">&amp;=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">slow_intr_mask</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cause</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_SGE_ERR</span><span class="p">)</span>
		<span class="n">t1_sge_intr_error_handler</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_TP</span><span class="p">)</span>
		<span class="n">t1_tp_intr_handler</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_ESPI</span><span class="p">)</span>
		<span class="n">t1_espi_intr_handler</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_PCIX</span><span class="p">)</span>
		<span class="n">t1_pci_intr_handler</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">F_PL_INTR_EXT</span><span class="p">)</span>
		<span class="n">t1_elmer0_ext_intr</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="cm">/* Clear the interrupts just processed. */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">cause</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_PL_CAUSE</span><span class="p">);</span> <span class="cm">/* flush writes */</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">t1_slow_intr_handler</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_CHELSIO_T1_1G</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">t1_is_asic</span><span class="p">(</span><span class="n">adapter</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">fpga_slow_intr</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="n">asic_slow_intr</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Power sequencing is a work-around for Intel&#39;s XPAKs. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">power_sequence_xpak</span><span class="p">(</span><span class="n">adapter_t</span><span class="o">*</span> <span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mod_detect</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gpo</span><span class="p">;</span>

	<span class="cm">/* Check for XPAK */</span>
	<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPI_STAT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mod_detect</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ELMER0_GP_BIT5</span> <span class="o">&amp;</span> <span class="n">mod_detect</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* XPAK is present */</span>
		<span class="n">t1_tpi_read</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpo</span><span class="p">);</span>
		<span class="n">gpo</span> <span class="o">|=</span> <span class="n">ELMER0_GP_BIT18</span><span class="p">;</span>
		<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="n">gpo</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">t1_get_board_rev</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">adapter_params</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">chip_term</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">is_asic</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">!=</span> <span class="n">CHBT_TERM_FPGA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">CHBT_TERM_T1</span> <span class="o">||</span>
	    <span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">CHBT_TERM_T2</span> <span class="o">||</span>
	    <span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_version</span> <span class="o">==</span> <span class="n">CHBT_TERM_FPGA</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_TP_PC_CONFIG</span><span class="p">);</span>

		<span class="n">val</span> <span class="o">=</span> <span class="n">G_TP_PC_REV</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_revision</span> <span class="o">=</span> <span class="n">TERM_T1B</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">chip_revision</span> <span class="o">=</span> <span class="n">TERM_T2</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Enable board components other than the Chelsio chip, such as external MAC</span>
<span class="cm"> * and PHY.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">board_init</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">board</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_8000</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_N110</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_N210</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT210</span>:
		<span class="n">t1_tpi_par</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="mh">0x800</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT110</span>:
		<span class="n">t1_tpi_par</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="mh">0x1800</span><span class="p">);</span>

		<span class="cm">/* TBD XXX Might not need.  This fixes a problem</span>
<span class="cm">		 *         described in the Intel SR XPAK errata.</span>
<span class="cm">		 */</span>
		<span class="n">power_sequence_xpak</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_CHELSIO_T1_1G</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204E</span>:
		<span class="cm">/* add config space write here */</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT204V</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHN204</span>:
		<span class="n">t1_tpi_par</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHBT_BOARD_CHT101</span>:
	<span class="k">case</span> <span class="n">CHBT_BOARD_7500</span>:
		<span class="n">t1_tpi_par</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">t1_tpi_write</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">A_ELMER0_GPO</span><span class="p">,</span> <span class="mh">0x1804</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialize and configure the Terminator HW modules.  Note that external</span>
<span class="cm"> * MAC and PHYs are initialized separately.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">t1_init_hw_modules</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span> <span class="o">=</span> <span class="n">board_info</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">clock_mc4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_MC4_CFG</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">F_READY</span> <span class="o">|</span> <span class="n">F_MC4_SLOW</span><span class="p">,</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_MC4_CFG</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">F_M_BUS_ENABLE</span> <span class="o">|</span> <span class="n">F_TCAM_RESET</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">A_MC5_CONFIG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span> <span class="o">&amp;&amp;</span> <span class="n">t1_espi_init</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">,</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">chip_mac</span><span class="p">,</span>
					  <span class="n">bi</span><span class="o">-&gt;</span><span class="n">espi_nports</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t1_tp_reset</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">tp</span><span class="p">,</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">clock_core</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">t1_sge_configure</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">sge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out_err:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Determine a card&#39;s PCI mode.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">get_pci_mode</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="k">struct</span> <span class="n">chelsio_pci_params</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">speed_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">133</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">pci_mode</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">A_PCICFG_MODE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_mode</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">speed_map</span><span class="p">[</span><span class="n">G_PCI_MODE_CLK</span><span class="p">(</span><span class="n">pci_mode</span><span class="p">)];</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="p">(</span><span class="n">pci_mode</span> <span class="o">&amp;</span> <span class="n">F_PCI_MODE_64BIT</span><span class="p">)</span> <span class="o">?</span> <span class="mi">64</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">is_pcix</span> <span class="o">=</span> <span class="p">(</span><span class="n">pci_mode</span> <span class="o">&amp;</span> <span class="n">F_PCI_MODE_PCIX</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Release the structures holding the SW per-Terminator-HW-module state.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">t1_free_sw_modules</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">cphy</span> <span class="o">*</span><span class="n">phy</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="p">)</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">destroy</span><span class="p">(</span><span class="n">mac</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">phy</span><span class="p">)</span>
			<span class="n">phy</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">destroy</span><span class="p">(</span><span class="n">phy</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">)</span>
		<span class="n">t1_sge_destroy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">)</span>
		<span class="n">t1_tp_destroy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">)</span>
		<span class="n">t1_espi_destroy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">init_link_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">link_config</span> <span class="o">*</span><span class="n">lc</span><span class="p">,</span>
				       <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">caps</span><span class="p">;</span>
	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_speed</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">SPEED_INVALID</span><span class="p">;</span>
	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_duplex</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">DUPLEX_INVALID</span><span class="p">;</span>
	<span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_fc</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">fc</span> <span class="o">=</span> <span class="n">PAUSE_RX</span> <span class="o">|</span> <span class="n">PAUSE_TX</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lc</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">&amp;</span> <span class="n">SUPPORTED_Autoneg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="n">lc</span><span class="o">-&gt;</span><span class="n">supported</span><span class="p">;</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_ENABLE</span><span class="p">;</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">requested_fc</span> <span class="o">|=</span> <span class="n">PAUSE_AUTONEG</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">lc</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="n">AUTONEG_DISABLE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Allocate and initialize the data structures that hold the SW state of</span>
<span class="cm"> * the Terminator HW modules.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">t1_init_sw_modules</span><span class="p">(</span><span class="n">adapter_t</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
				 <span class="k">const</span> <span class="k">struct</span> <span class="n">board_info</span> <span class="o">*</span><span class="n">bi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">brd_info</span> <span class="o">=</span> <span class="n">bi</span><span class="p">;</span>
	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">nports</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">port_number</span><span class="p">;</span>
	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">stats_update_period</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">gmac</span><span class="o">-&gt;</span><span class="n">stats_update_period</span><span class="p">;</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span> <span class="o">=</span> <span class="n">t1_sge_create</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">sge</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">sge</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: SGE initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">espi_nports</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">espi</span> <span class="o">=</span> <span class="n">t1_espi_create</span><span class="p">(</span><span class="n">adapter</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: ESPI initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span> <span class="o">=</span> <span class="n">t1_tp_create</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">tp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">tp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: TP initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">board_init</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">bi</span><span class="p">);</span>
	<span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_ops</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">bi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">gphy</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">)</span>
		<span class="n">bi</span><span class="o">-&gt;</span><span class="n">gphy</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bi</span><span class="o">-&gt;</span><span class="n">gmac</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">)</span>
		<span class="n">bi</span><span class="o">-&gt;</span><span class="n">gmac</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="n">for_each_port</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">hw_addr</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">cmac</span> <span class="o">*</span><span class="n">mac</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">phy_addr</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_phybaseaddr</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">gphy</span><span class="o">-&gt;</span><span class="n">create</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev</span><span class="p">,</span>
							<span class="n">phy_addr</span><span class="p">,</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">mdio_ops</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">phy</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: PHY %d initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mac</span> <span class="o">=</span> <span class="n">mac</span> <span class="o">=</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">gmac</span><span class="o">-&gt;</span><span class="n">create</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: MAC %d initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Get the port&#39;s MAC addresses either from the EEPROM if one</span>
<span class="cm">		 * exists or the one hardcoded in the MAC.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">t1_is_asic</span><span class="p">(</span><span class="n">adapter</span><span class="p">)</span> <span class="o">||</span> <span class="n">bi</span><span class="o">-&gt;</span><span class="n">chip_mac</span> <span class="o">==</span> <span class="n">CHBT_MAC_DUMMY</span><span class="p">)</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">macaddress_get</span><span class="p">(</span><span class="n">mac</span><span class="p">,</span> <span class="n">hw_addr</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">vpd_macaddress_get</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">hw_addr</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: could not read MAC address from VPD ROM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="n">hw_addr</span><span class="p">,</span> <span class="n">ETH_ALEN</span><span class="p">);</span>
		<span class="n">init_link_config</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">link_config</span><span class="p">,</span> <span class="n">bi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">get_pci_mode</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">adapter</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">pci</span><span class="p">);</span>
	<span class="n">t1_interrupts_clear</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">t1_free_sw_modules</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
