
NEO-M9N_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c48  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08006de8  08006de8  00016de8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007180  08007180  00020250  2**0
                  CONTENTS
  4 .ARM          00000000  08007180  08007180  00020250  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007180  08007180  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007180  08007180  00017180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007184  08007184  00017184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08007188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000250  080073d8  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  080073d8  000204b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a81a  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b57  00000000  00000000  0002aa9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007e0  00000000  00000000  0002c5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006f8  00000000  00000000  0002cdd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ca9e  00000000  00000000  0002d4d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007ff0  00000000  00000000  00049f6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a7238  00000000  00000000  00051f5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f9196  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002850  00000000  00000000  000f9214  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000250 	.word	0x20000250
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006dd0 	.word	0x08006dd0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000254 	.word	0x20000254
 80001dc:	08006dd0 	.word	0x08006dd0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	683a      	ldr	r2, [r7, #0]
 8000bc6:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = 0;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	GNSS->day = 0;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	GNSS->hour = 0;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->min = 0;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->sec = 0;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	GNSS->fixType = 0;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	GNSS->lon = 0;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2200      	movs	r2, #0
 8000c04:	679a      	str	r2, [r3, #120]	; 0x78
	GNSS->lat = 0;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2200      	movs	r2, #0
 8000c0a:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->height = 0;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	GNSS->hMSL = 0;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2200      	movs	r2, #0
 8000c18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	GNSS->hAcc = 0;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	GNSS->vAcc = 0;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2200      	movs	r2, #0
 8000c28:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	GNSS->gSpeed = 0;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	GNSS->headMot = 0;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <GNSS_ParseBuffer>:

/*!
 * Searching for a header in data buffer and matching class and message ID to buffer data.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseBuffer(GNSS_StateHandle *GNSS) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]

	for (int var = 0; var <= 100; ++var) {
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	e057      	b.n	8000d06 <GNSS_ParseBuffer+0xbe>
		if (GNSS->uartWorkingBuffer[var] == 0xB5
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	3309      	adds	r3, #9
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2bb5      	cmp	r3, #181	; 0xb5
 8000c62:	d14d      	bne.n	8000d00 <GNSS_ParseBuffer+0xb8>
				&& GNSS->uartWorkingBuffer[var + 1] == 0x62) {
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	3301      	adds	r3, #1
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	7a5b      	ldrb	r3, [r3, #9]
 8000c6e:	2b62      	cmp	r3, #98	; 0x62
 8000c70:	d146      	bne.n	8000d00 <GNSS_ParseBuffer+0xb8>
			if (GNSS->uartWorkingBuffer[var + 2] == 0x27
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3302      	adds	r3, #2
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	7a5b      	ldrb	r3, [r3, #9]
 8000c7c:	2b27      	cmp	r3, #39	; 0x27
 8000c7e:	d10a      	bne.n	8000c96 <GNSS_ParseBuffer+0x4e>
					&& GNSS->uartWorkingBuffer[var + 3] == 0x03) { //Look at: 32.19.1.1 u-blox 8 Receiver description
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	3303      	adds	r3, #3
 8000c84:	687a      	ldr	r2, [r7, #4]
 8000c86:	4413      	add	r3, r2
 8000c88:	7a5b      	ldrb	r3, [r3, #9]
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	d103      	bne.n	8000c96 <GNSS_ParseBuffer+0x4e>
				GNSS_ParseUniqID(GNSS);
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f000 f874 	bl	8000d7c <GNSS_ParseUniqID>
 8000c94:	e034      	b.n	8000d00 <GNSS_ParseBuffer+0xb8>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	3302      	adds	r3, #2
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	7a5b      	ldrb	r3, [r3, #9]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d10a      	bne.n	8000cba <GNSS_ParseBuffer+0x72>
					&& GNSS->uartWorkingBuffer[var + 3] == 0x21) { //Look at: 32.17.14.1 u-blox 8 Receiver description
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	3303      	adds	r3, #3
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	4413      	add	r3, r2
 8000cac:	7a5b      	ldrb	r3, [r3, #9]
 8000cae:	2b21      	cmp	r3, #33	; 0x21
 8000cb0:	d103      	bne.n	8000cba <GNSS_ParseBuffer+0x72>
				GNSS_ParseNavigatorData(GNSS);
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f000 f9ae 	bl	8001014 <GNSS_ParseNavigatorData>
 8000cb8:	e022      	b.n	8000d00 <GNSS_ParseBuffer+0xb8>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	3302      	adds	r3, #2
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	7a5b      	ldrb	r3, [r3, #9]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d10a      	bne.n	8000cde <GNSS_ParseBuffer+0x96>
					&& GNSS->uartWorkingBuffer[var + 3] == 0x07) { //ook at: 32.17.30.1 u-blox 8 Receiver description
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	3303      	adds	r3, #3
 8000ccc:	687a      	ldr	r2, [r7, #4]
 8000cce:	4413      	add	r3, r2
 8000cd0:	7a5b      	ldrb	r3, [r3, #9]
 8000cd2:	2b07      	cmp	r3, #7
 8000cd4:	d103      	bne.n	8000cde <GNSS_ParseBuffer+0x96>
				GNSS_ParsePVTData(GNSS);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f000 f872 	bl	8000dc0 <GNSS_ParsePVTData>
 8000cdc:	e010      	b.n	8000d00 <GNSS_ParseBuffer+0xb8>
			} else if (GNSS->uartWorkingBuffer[var + 2] == 0x01
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3302      	adds	r3, #2
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	7a5b      	ldrb	r3, [r3, #9]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d109      	bne.n	8000d00 <GNSS_ParseBuffer+0xb8>
					&& GNSS->uartWorkingBuffer[var + 3] == 0x02) { // Look at: 32.17.15.1 u-blox 8 Receiver description
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	3303      	adds	r3, #3
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	7a5b      	ldrb	r3, [r3, #9]
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d102      	bne.n	8000d00 <GNSS_ParseBuffer+0xb8>
				GNSS_ParsePOSLLHData(GNSS);
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f000 f9c0 	bl	8001080 <GNSS_ParsePOSLLHData>
	for (int var = 0; var <= 100; ++var) {
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	3301      	adds	r3, #1
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2b64      	cmp	r3, #100	; 0x64
 8000d0a:	dda4      	ble.n	8000c56 <GNSS_ParseBuffer+0xe>
			}
		}
	}
}
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <GNSS_GetUniqID>:

/*!
 * Make request for unique chip ID data.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_GetUniqID(GNSS_StateHandle *GNSS) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, getDeviceID,
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2208      	movs	r2, #8
 8000d22:	4907      	ldr	r1, [pc, #28]	; (8000d40 <GNSS_GetUniqID+0x2c>)
 8000d24:	4618      	mov	r0, r3
 8000d26:	f003 f8f9 	bl	8003f1c <HAL_UART_Transmit_DMA>
			sizeof(getDeviceID) / sizeof(uint8_t));
	HAL_UART_Receive_IT(GNSS->huart, GNSS_Handle.uartWorkingBuffer, 17);
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2211      	movs	r2, #17
 8000d30:	4904      	ldr	r1, [pc, #16]	; (8000d44 <GNSS_GetUniqID+0x30>)
 8000d32:	4618      	mov	r0, r3
 8000d34:	f003 f850 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000064 	.word	0x20000064
 8000d44:	20000289 	.word	0x20000289

08000d48 <GNSS_GetPVTData>:

/*!
 * Make request for navigation position velocity time solution data.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_GetPVTData(GNSS_StateHandle *GNSS) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, getPVTData,
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2208      	movs	r2, #8
 8000d56:	4907      	ldr	r1, [pc, #28]	; (8000d74 <GNSS_GetPVTData+0x2c>)
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f003 f8df 	bl	8003f1c <HAL_UART_Transmit_DMA>
			sizeof(getPVTData) / sizeof(uint8_t));
	HAL_UART_Receive_IT(GNSS->huart, GNSS_Handle.uartWorkingBuffer, 100);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2264      	movs	r2, #100	; 0x64
 8000d64:	4904      	ldr	r1, [pc, #16]	; (8000d78 <GNSS_GetPVTData+0x30>)
 8000d66:	4618      	mov	r0, r3
 8000d68:	f003 f836 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 8000d6c:	bf00      	nop
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	2000006c 	.word	0x2000006c
 8000d78:	20000289 	.word	0x20000289

08000d7c <GNSS_ParseUniqID>:
/*!
 * Parse data to unique chip ID standard.
 * Look at: 32.19.1.1 u-blox 8 Receiver description
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseUniqID(GNSS_StateHandle *GNSS) {
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	for (int var = 0; var <= 5; ++var) {
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	e00d      	b.n	8000da6 <GNSS_ParseUniqID+0x2a>
		GNSS->uniqueID[var] = GNSS_Handle.uartWorkingBuffer[10 + var];
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	330a      	adds	r3, #10
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <GNSS_ParseUniqID+0x3c>)
 8000d90:	4413      	add	r3, r2
 8000d92:	7a59      	ldrb	r1, [r3, #9]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	4413      	add	r3, r2
 8000d9a:	3304      	adds	r3, #4
 8000d9c:	460a      	mov	r2, r1
 8000d9e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var <= 5; ++var) {
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3301      	adds	r3, #1
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	2b05      	cmp	r3, #5
 8000daa:	ddee      	ble.n	8000d8a <GNSS_ParseUniqID+0xe>
	}
}
 8000dac:	bf00      	nop
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	20000280 	.word	0x20000280
 8000dbc:	00000000 	.word	0x00000000

08000dc0 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b08b      	sub	sp, #44	; 0x2c
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS_Handle.uartWorkingBuffer[10];
 8000dc8:	4b8d      	ldr	r3, [pc, #564]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000dca:	7cda      	ldrb	r2, [r3, #19]
 8000dcc:	4b8d      	ldr	r3, [pc, #564]	; (8001004 <GNSS_ParsePVTData+0x244>)
 8000dce:	701a      	strb	r2, [r3, #0]
	uShort.bytes[1] = GNSS_Handle.uartWorkingBuffer[11];
 8000dd0:	4b8b      	ldr	r3, [pc, #556]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000dd2:	7d1a      	ldrb	r2, [r3, #20]
 8000dd4:	4b8b      	ldr	r3, [pc, #556]	; (8001004 <GNSS_ParsePVTData+0x244>)
 8000dd6:	705a      	strb	r2, [r3, #1]
	GNSS->year = uShort.uShort;
 8000dd8:	4b8a      	ldr	r3, [pc, #552]	; (8001004 <GNSS_ParsePVTData+0x244>)
 8000dda:	881a      	ldrh	r2, [r3, #0]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = GNSS_Handle.uartWorkingBuffer[12];
 8000de2:	4b87      	ldr	r3, [pc, #540]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000de4:	7d5a      	ldrb	r2, [r3, #21]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	GNSS->day = GNSS_Handle.uartWorkingBuffer[13];
 8000dec:	4b84      	ldr	r3, [pc, #528]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000dee:	7d9a      	ldrb	r2, [r3, #22]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	GNSS->hour = GNSS_Handle.uartWorkingBuffer[14];
 8000df6:	4b82      	ldr	r3, [pc, #520]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000df8:	7dda      	ldrb	r2, [r3, #23]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->min = GNSS_Handle.uartWorkingBuffer[15];
 8000e00:	4b7f      	ldr	r3, [pc, #508]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000e02:	7e1a      	ldrb	r2, [r3, #24]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->sec = GNSS_Handle.uartWorkingBuffer[16];
 8000e0a:	4b7d      	ldr	r3, [pc, #500]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000e0c:	7e5a      	ldrb	r2, [r3, #25]
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	GNSS->fixType = GNSS_Handle.uartWorkingBuffer[26];
 8000e14:	4b7a      	ldr	r3, [pc, #488]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000e16:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75

	for (int var = 0; var < 4; ++var) {
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
 8000e24:	e00c      	b.n	8000e40 <GNSS_ParsePVTData+0x80>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 30];
 8000e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e28:	331e      	adds	r3, #30
 8000e2a:	4a75      	ldr	r2, [pc, #468]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000e2c:	4413      	add	r3, r2
 8000e2e:	7a59      	ldrb	r1, [r3, #9]
 8000e30:	4a75      	ldr	r2, [pc, #468]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e34:	4413      	add	r3, r2
 8000e36:	460a      	mov	r2, r1
 8000e38:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e42:	2b03      	cmp	r3, #3
 8000e44:	ddef      	ble.n	8000e26 <GNSS_ParsePVTData+0x66>
	}
	GNSS->lon = iLong.iLong;
 8000e46:	4b70      	ldr	r3, [pc, #448]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	679a      	str	r2, [r3, #120]	; 0x78
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 8000e4e:	4b6e      	ldr	r3, [pc, #440]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e5a:	eddf 6a6c 	vldr	s13, [pc, #432]	; 800100c <GNSS_ParsePVTData+0x24c>
 8000e5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	for (int var = 0; var < 4; ++var) {
 8000e68:	2300      	movs	r3, #0
 8000e6a:	623b      	str	r3, [r7, #32]
 8000e6c:	e00c      	b.n	8000e88 <GNSS_ParsePVTData+0xc8>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 34];
 8000e6e:	6a3b      	ldr	r3, [r7, #32]
 8000e70:	3322      	adds	r3, #34	; 0x22
 8000e72:	4a63      	ldr	r2, [pc, #396]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000e74:	4413      	add	r3, r2
 8000e76:	7a59      	ldrb	r1, [r3, #9]
 8000e78:	4a63      	ldr	r2, [pc, #396]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e7a:	6a3b      	ldr	r3, [r7, #32]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	460a      	mov	r2, r1
 8000e80:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000e82:	6a3b      	ldr	r3, [r7, #32]
 8000e84:	3301      	adds	r3, #1
 8000e86:	623b      	str	r3, [r7, #32]
 8000e88:	6a3b      	ldr	r3, [r7, #32]
 8000e8a:	2b03      	cmp	r3, #3
 8000e8c:	ddef      	ble.n	8000e6e <GNSS_ParsePVTData+0xae>
	}
	GNSS->lat = iLong.iLong;
 8000e8e:	4b5e      	ldr	r3, [pc, #376]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8000e96:	4b5c      	ldr	r3, [pc, #368]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	ee07 3a90 	vmov	s15, r3
 8000e9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ea2:	eddf 6a5a 	vldr	s13, [pc, #360]	; 800100c <GNSS_ParsePVTData+0x24c>
 8000ea6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	for (int var = 0; var < 4; ++var) {
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
 8000eb4:	e00c      	b.n	8000ed0 <GNSS_ParsePVTData+0x110>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 38];
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3326      	adds	r3, #38	; 0x26
 8000eba:	4a51      	ldr	r2, [pc, #324]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000ebc:	4413      	add	r3, r2
 8000ebe:	7a59      	ldrb	r1, [r3, #9]
 8000ec0:	4a51      	ldr	r2, [pc, #324]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	460a      	mov	r2, r1
 8000ec8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	61fb      	str	r3, [r7, #28]
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	ddef      	ble.n	8000eb6 <GNSS_ParsePVTData+0xf6>
	}
	GNSS->height = iLong.iLong;
 8000ed6:	4b4c      	ldr	r3, [pc, #304]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	for (int var = 0; var < 4; ++var) {
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61bb      	str	r3, [r7, #24]
 8000ee4:	e00c      	b.n	8000f00 <GNSS_ParsePVTData+0x140>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 42];
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	332a      	adds	r3, #42	; 0x2a
 8000eea:	4a45      	ldr	r2, [pc, #276]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000eec:	4413      	add	r3, r2
 8000eee:	7a59      	ldrb	r1, [r3, #9]
 8000ef0:	4a45      	ldr	r2, [pc, #276]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	460a      	mov	r2, r1
 8000ef8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	3301      	adds	r3, #1
 8000efe:	61bb      	str	r3, [r7, #24]
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	2b03      	cmp	r3, #3
 8000f04:	ddef      	ble.n	8000ee6 <GNSS_ParsePVTData+0x126>
	}
	GNSS->hMSL = iLong.iLong;
 8000f06:	4b40      	ldr	r3, [pc, #256]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	for (int var = 0; var < 4; ++var) {
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	e00c      	b.n	8000f30 <GNSS_ParsePVTData+0x170>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 46];
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	332e      	adds	r3, #46	; 0x2e
 8000f1a:	4a39      	ldr	r2, [pc, #228]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000f1c:	4413      	add	r3, r2
 8000f1e:	7a59      	ldrb	r1, [r3, #9]
 8000f20:	4a3b      	ldr	r2, [pc, #236]	; (8001010 <GNSS_ParsePVTData+0x250>)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	4413      	add	r3, r2
 8000f26:	460a      	mov	r2, r1
 8000f28:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	2b03      	cmp	r3, #3
 8000f34:	ddef      	ble.n	8000f16 <GNSS_ParsePVTData+0x156>
	}
	GNSS->hAcc = uLong.uLong;
 8000f36:	4b36      	ldr	r3, [pc, #216]	; (8001010 <GNSS_ParsePVTData+0x250>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	for (int var = 0; var < 4; ++var) {
 8000f40:	2300      	movs	r3, #0
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	e00c      	b.n	8000f60 <GNSS_ParsePVTData+0x1a0>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 50];
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	3332      	adds	r3, #50	; 0x32
 8000f4a:	4a2d      	ldr	r2, [pc, #180]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000f4c:	4413      	add	r3, r2
 8000f4e:	7a59      	ldrb	r1, [r3, #9]
 8000f50:	4a2f      	ldr	r2, [pc, #188]	; (8001010 <GNSS_ParsePVTData+0x250>)
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	4413      	add	r3, r2
 8000f56:	460a      	mov	r2, r1
 8000f58:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	2b03      	cmp	r3, #3
 8000f64:	ddef      	ble.n	8000f46 <GNSS_ParsePVTData+0x186>
	}
	GNSS->vAcc = uLong.uLong;
 8000f66:	4b2a      	ldr	r3, [pc, #168]	; (8001010 <GNSS_ParsePVTData+0x250>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	for (int var = 0; var < 4; ++var) {
 8000f70:	2300      	movs	r3, #0
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	e00c      	b.n	8000f90 <GNSS_ParsePVTData+0x1d0>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 66];
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	3342      	adds	r3, #66	; 0x42
 8000f7a:	4a21      	ldr	r2, [pc, #132]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000f7c:	4413      	add	r3, r2
 8000f7e:	7a59      	ldrb	r1, [r3, #9]
 8000f80:	4a21      	ldr	r2, [pc, #132]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	4413      	add	r3, r2
 8000f86:	460a      	mov	r2, r1
 8000f88:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b03      	cmp	r3, #3
 8000f94:	ddef      	ble.n	8000f76 <GNSS_ParsePVTData+0x1b6>
	}
	GNSS->gSpeed = iLong.iLong;
 8000f96:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	for (int var = 0; var < 4; ++var) {
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	e00c      	b.n	8000fc0 <GNSS_ParsePVTData+0x200>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 70];
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	3346      	adds	r3, #70	; 0x46
 8000faa:	4a15      	ldr	r2, [pc, #84]	; (8001000 <GNSS_ParsePVTData+0x240>)
 8000fac:	4413      	add	r3, r2
 8000fae:	7a59      	ldrb	r1, [r3, #9]
 8000fb0:	4a15      	ldr	r2, [pc, #84]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	460a      	mov	r2, r1
 8000fb8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	ddef      	ble.n	8000fa6 <GNSS_ParsePVTData+0x1e6>
	}
	GNSS->headMot = iLong.iLong * 1e-5; // todo I'm not sure this good options.
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <GNSS_ParsePVTData+0x248>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff fab2 	bl	8000534 <__aeabi_i2d>
 8000fd0:	a309      	add	r3, pc, #36	; (adr r3, 8000ff8 <GNSS_ParsePVTData+0x238>)
 8000fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd6:	f7ff fb17 	bl	8000608 <__aeabi_dmul>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460c      	mov	r4, r1
 8000fde:	4618      	mov	r0, r3
 8000fe0:	4621      	mov	r1, r4
 8000fe2:	f7ff fdc1 	bl	8000b68 <__aeabi_d2iz>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
}
 8000fee:	bf00      	nop
 8000ff0:	372c      	adds	r7, #44	; 0x2c
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd90      	pop	{r4, r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	88e368f1 	.word	0x88e368f1
 8000ffc:	3ee4f8b5 	.word	0x3ee4f8b5
 8001000:	20000280 	.word	0x20000280
 8001004:	20000278 	.word	0x20000278
 8001008:	2000027c 	.word	0x2000027c
 800100c:	4b189680 	.word	0x4b189680
 8001010:	20000324 	.word	0x20000324

08001014 <GNSS_ParseNavigatorData>:
/*!
 * Parse data to UTC time solution standard.
 * Look at: 32.17.30.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParseNavigatorData(GNSS_StateHandle *GNSS) {
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS_Handle.uartWorkingBuffer[18];
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 800101e:	7eda      	ldrb	r2, [r3, #27]
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <GNSS_ParseNavigatorData+0x68>)
 8001022:	701a      	strb	r2, [r3, #0]
	uShort.bytes[1] = GNSS_Handle.uartWorkingBuffer[19];
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 8001026:	7f1a      	ldrb	r2, [r3, #28]
 8001028:	4b14      	ldr	r3, [pc, #80]	; (800107c <GNSS_ParseNavigatorData+0x68>)
 800102a:	705a      	strb	r2, [r3, #1]
	GNSS->year = uShort.uShort;
 800102c:	4b13      	ldr	r3, [pc, #76]	; (800107c <GNSS_ParseNavigatorData+0x68>)
 800102e:	881a      	ldrh	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	GNSS->month = GNSS_Handle.uartWorkingBuffer[20];
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 8001038:	7f5a      	ldrb	r2, [r3, #29]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	GNSS->day = GNSS_Handle.uartWorkingBuffer[21];
 8001040:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 8001042:	7f9a      	ldrb	r2, [r3, #30]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	GNSS->hour = GNSS_Handle.uartWorkingBuffer[22];
 800104a:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 800104c:	7fda      	ldrb	r2, [r3, #31]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	GNSS->min = GNSS_Handle.uartWorkingBuffer[23];
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 8001056:	f893 2020 	ldrb.w	r2, [r3, #32]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	GNSS->sec = GNSS_Handle.uartWorkingBuffer[24];
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <GNSS_ParseNavigatorData+0x64>)
 8001062:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	20000280 	.word	0x20000280
 800107c:	20000278 	.word	0x20000278

08001080 <GNSS_ParsePOSLLHData>:
/*!
 * Parse data to geodetic position solution standard.
 * Look at: 32.17.14.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePOSLLHData(GNSS_StateHandle *GNSS) {
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	for (int var = 0; var < 4; ++var) {
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	e00c      	b.n	80010a8 <GNSS_ParsePOSLLHData+0x28>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 10];
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	330a      	adds	r3, #10
 8001092:	4a54      	ldr	r2, [pc, #336]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 8001094:	4413      	add	r3, r2
 8001096:	7a59      	ldrb	r1, [r3, #9]
 8001098:	4a53      	ldr	r2, [pc, #332]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	4413      	add	r3, r2
 800109e:	460a      	mov	r2, r1
 80010a0:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3301      	adds	r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	2b03      	cmp	r3, #3
 80010ac:	ddef      	ble.n	800108e <GNSS_ParsePOSLLHData+0xe>
	}
	GNSS->lon = iLong.iLong;
 80010ae:	4b4e      	ldr	r3, [pc, #312]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	679a      	str	r2, [r3, #120]	; 0x78
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80010b6:	4b4c      	ldr	r3, [pc, #304]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	ee07 3a90 	vmov	s15, r3
 80010be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c2:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80011ec <GNSS_ParsePOSLLHData+0x16c>
 80010c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80

	for (int var = 0; var < 4; ++var) {
 80010d0:	2300      	movs	r3, #0
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	e00c      	b.n	80010f0 <GNSS_ParsePOSLLHData+0x70>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 14];
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	330e      	adds	r3, #14
 80010da:	4a42      	ldr	r2, [pc, #264]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 80010dc:	4413      	add	r3, r2
 80010de:	7a59      	ldrb	r1, [r3, #9]
 80010e0:	4a41      	ldr	r2, [pc, #260]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	4413      	add	r3, r2
 80010e6:	460a      	mov	r2, r1
 80010e8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	3301      	adds	r3, #1
 80010ee:	61bb      	str	r3, [r7, #24]
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	ddef      	ble.n	80010d6 <GNSS_ParsePOSLLHData+0x56>
	}
	GNSS->lat = iLong.iLong;
 80010f6:	4b3c      	ldr	r3, [pc, #240]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	67da      	str	r2, [r3, #124]	; 0x7c
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 80010fe:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800110a:	eddf 6a38 	vldr	s13, [pc, #224]	; 80011ec <GNSS_ParsePOSLLHData+0x16c>
 800110e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84

	for (int var = 0; var < 4; ++var) {
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
 800111c:	e00c      	b.n	8001138 <GNSS_ParsePOSLLHData+0xb8>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 18];
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3312      	adds	r3, #18
 8001122:	4a30      	ldr	r2, [pc, #192]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 8001124:	4413      	add	r3, r2
 8001126:	7a59      	ldrb	r1, [r3, #9]
 8001128:	4a2f      	ldr	r2, [pc, #188]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4413      	add	r3, r2
 800112e:	460a      	mov	r2, r1
 8001130:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	3301      	adds	r3, #1
 8001136:	617b      	str	r3, [r7, #20]
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	2b03      	cmp	r3, #3
 800113c:	ddef      	ble.n	800111e <GNSS_ParsePOSLLHData+0x9e>
	}
	GNSS->height = iLong.iLong;
 800113e:	4b2a      	ldr	r3, [pc, #168]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	for (int var = 0; var < 4; ++var) {
 8001148:	2300      	movs	r3, #0
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	e00c      	b.n	8001168 <GNSS_ParsePOSLLHData+0xe8>
		iLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 22];
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	3316      	adds	r3, #22
 8001152:	4a24      	ldr	r2, [pc, #144]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 8001154:	4413      	add	r3, r2
 8001156:	7a59      	ldrb	r1, [r3, #9]
 8001158:	4a23      	ldr	r2, [pc, #140]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4413      	add	r3, r2
 800115e:	460a      	mov	r2, r1
 8001160:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	3301      	adds	r3, #1
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	2b03      	cmp	r3, #3
 800116c:	ddef      	ble.n	800114e <GNSS_ParsePOSLLHData+0xce>
	}
	GNSS->hMSL = iLong.iLong;
 800116e:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <GNSS_ParsePOSLLHData+0x168>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	for (int var = 0; var < 4; ++var) {
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	e00c      	b.n	8001198 <GNSS_ParsePOSLLHData+0x118>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 26];
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	331a      	adds	r3, #26
 8001182:	4a18      	ldr	r2, [pc, #96]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 8001184:	4413      	add	r3, r2
 8001186:	7a59      	ldrb	r1, [r3, #9]
 8001188:	4a19      	ldr	r2, [pc, #100]	; (80011f0 <GNSS_ParsePOSLLHData+0x170>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	4413      	add	r3, r2
 800118e:	460a      	mov	r2, r1
 8001190:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3301      	adds	r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b03      	cmp	r3, #3
 800119c:	ddef      	ble.n	800117e <GNSS_ParsePOSLLHData+0xfe>
	}
	GNSS->hAcc = uLong.uLong;
 800119e:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <GNSS_ParsePOSLLHData+0x170>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	for (int var = 0; var < 4; ++var) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	e00c      	b.n	80011c8 <GNSS_ParsePOSLLHData+0x148>
		uLong.bytes[var] = GNSS_Handle.uartWorkingBuffer[var + 30];
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	331e      	adds	r3, #30
 80011b2:	4a0c      	ldr	r2, [pc, #48]	; (80011e4 <GNSS_ParsePOSLLHData+0x164>)
 80011b4:	4413      	add	r3, r2
 80011b6:	7a59      	ldrb	r1, [r3, #9]
 80011b8:	4a0d      	ldr	r2, [pc, #52]	; (80011f0 <GNSS_ParsePOSLLHData+0x170>)
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	4413      	add	r3, r2
 80011be:	460a      	mov	r2, r1
 80011c0:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3301      	adds	r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	ddef      	ble.n	80011ae <GNSS_ParsePOSLLHData+0x12e>
	}
	GNSS->vAcc = uLong.uLong;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <GNSS_ParsePOSLLHData+0x170>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
 80011d8:	bf00      	nop
 80011da:	3724      	adds	r7, #36	; 0x24
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	20000280 	.word	0x20000280
 80011e8:	2000027c 	.word	0x2000027c
 80011ec:	4b189680 	.word	0x4b189680
 80011f0:	20000324 	.word	0x20000324

080011f4 <GNSS_LoadConfig>:

/*!
 *  Sends the basic configuration: Activation of the UBX standard, change of NMEA version to 4.10 and turn on of the Galileo system.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_LoadConfig(GNSS_StateHandle *GNSS) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(GNSS->huart, configUBX,
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	221c      	movs	r2, #28
 8001202:	490f      	ldr	r1, [pc, #60]	; (8001240 <GNSS_LoadConfig+0x4c>)
 8001204:	4618      	mov	r0, r3
 8001206:	f002 fe89 	bl	8003f1c <HAL_UART_Transmit_DMA>
			sizeof(configUBX) / sizeof(uint8_t));
	HAL_Delay(250);
 800120a:	20fa      	movs	r0, #250	; 0xfa
 800120c:	f000 fcea 	bl	8001be4 <HAL_Delay>
	HAL_UART_Transmit_DMA(GNSS->huart, setNMEA410,
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	221c      	movs	r2, #28
 8001216:	490b      	ldr	r1, [pc, #44]	; (8001244 <GNSS_LoadConfig+0x50>)
 8001218:	4618      	mov	r0, r3
 800121a:	f002 fe7f 	bl	8003f1c <HAL_UART_Transmit_DMA>
			sizeof(setNMEA410) / sizeof(uint8_t));
	HAL_Delay(250);
 800121e:	20fa      	movs	r0, #250	; 0xfa
 8001220:	f000 fce0 	bl	8001be4 <HAL_Delay>
	HAL_UART_Transmit_DMA(GNSS->huart, setGNSS,
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	222c      	movs	r2, #44	; 0x2c
 800122a:	4907      	ldr	r1, [pc, #28]	; (8001248 <GNSS_LoadConfig+0x54>)
 800122c:	4618      	mov	r0, r3
 800122e:	f002 fe75 	bl	8003f1c <HAL_UART_Transmit_DMA>
			sizeof(setGNSS) / sizeof(uint8_t));
	HAL_Delay(250);
 8001232:	20fa      	movs	r0, #250	; 0xfa
 8001234:	f000 fcd6 	bl	8001be4 <HAL_Delay>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000000 	.word	0x20000000
 8001244:	2000001c 	.word	0x2000001c
 8001248:	20000038 	.word	0x20000038
 800124c:	00000000 	.word	0x00000000

08001250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 8001256:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001258:	f000 fc5e 	bl	8001b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800125c:	f000 f956 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001260:	f000 fa3a 	bl	80016d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001264:	f000 fa12 	bl	800168c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001268:	f000 f9b0 	bl	80015cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800126c:	f000 f9de 	bl	800162c <MX_USART2_UART_Init>

  // USART1 used for the GPS (baud rate = 9600)
  // USART2 used for communication w computer (baud rate = 38400)

  // Initialize GNSS_Handle (struct that contains GPS data information)
  GNSS_Init(&GNSS_Handle, &huart1);
 8001270:	4999      	ldr	r1, [pc, #612]	; (80014d8 <main+0x288>)
 8001272:	489a      	ldr	r0, [pc, #616]	; (80014dc <main+0x28c>)
 8001274:	f7ff fca0 	bl	8000bb8 <GNSS_Init>
  HAL_Delay(1000);
 8001278:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127c:	f000 fcb2 	bl	8001be4 <HAL_Delay>
  GNSS_LoadConfig(&GNSS_Handle);
 8001280:	4896      	ldr	r0, [pc, #600]	; (80014dc <main+0x28c>)
 8001282:	f7ff ffb7 	bl	80011f4 <GNSS_LoadConfig>
  uint32_t Timer = HAL_GetTick();
 8001286:	f000 fca1 	bl	8001bcc <HAL_GetTick>
 800128a:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ((HAL_GetTick() - Timer) > 1000) {
 800128e:	f000 fc9d 	bl	8001bcc <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	; 0x3ec
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800129e:	d9f6      	bls.n	800128e <main+0x3e>

		sprintf(msg, "--New Readings--\n");
 80012a0:	1d3b      	adds	r3, r7, #4
 80012a2:	4a8f      	ldr	r2, [pc, #572]	; (80014e0 <main+0x290>)
 80012a4:	461c      	mov	r4, r3
 80012a6:	4615      	mov	r5, r2
 80012a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ac:	682b      	ldr	r3, [r5, #0]
 80012ae:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7fe ff94 	bl	80001e0 <strlen>
 80012b8:	4603      	mov	r3, r0
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	1d39      	adds	r1, r7, #4
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	4888      	ldr	r0, [pc, #544]	; (80014e4 <main+0x294>)
 80012c4:	f002 fcf4 	bl	8003cb0 <HAL_UART_Transmit>

		GNSS_GetUniqID(&GNSS_Handle);
 80012c8:	4884      	ldr	r0, [pc, #528]	; (80014dc <main+0x28c>)
 80012ca:	f7ff fd23 	bl	8000d14 <GNSS_GetUniqID>
		GNSS_ParseBuffer(&GNSS_Handle);
 80012ce:	4883      	ldr	r0, [pc, #524]	; (80014dc <main+0x28c>)
 80012d0:	f7ff fcba 	bl	8000c48 <GNSS_ParseBuffer>
		HAL_Delay(250);
 80012d4:	20fa      	movs	r0, #250	; 0xfa
 80012d6:	f000 fc85 	bl	8001be4 <HAL_Delay>
		GNSS_GetPVTData(&GNSS_Handle);
 80012da:	4880      	ldr	r0, [pc, #512]	; (80014dc <main+0x28c>)
 80012dc:	f7ff fd34 	bl	8000d48 <GNSS_GetPVTData>
		GNSS_ParseBuffer(&GNSS_Handle);
 80012e0:	487e      	ldr	r0, [pc, #504]	; (80014dc <main+0x28c>)
 80012e2:	f7ff fcb1 	bl	8000c48 <GNSS_ParseBuffer>

		sprintf(msg, "Day: %d-%d-%d \r\n", GNSS_Handle.day, GNSS_Handle.month,GNSS_Handle.year);
 80012e6:	4b7d      	ldr	r3, [pc, #500]	; (80014dc <main+0x28c>)
 80012e8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b7b      	ldr	r3, [pc, #492]	; (80014dc <main+0x28c>)
 80012f0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80012f4:	4619      	mov	r1, r3
 80012f6:	4b79      	ldr	r3, [pc, #484]	; (80014dc <main+0x28c>)
 80012f8:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 80012fc:	1d38      	adds	r0, r7, #4
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	460b      	mov	r3, r1
 8001302:	4979      	ldr	r1, [pc, #484]	; (80014e8 <main+0x298>)
 8001304:	f004 f984 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	4618      	mov	r0, r3
 800130c:	f7fe ff68 	bl	80001e0 <strlen>
 8001310:	4603      	mov	r3, r0
 8001312:	b29a      	uxth	r2, r3
 8001314:	1d39      	adds	r1, r7, #4
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	4872      	ldr	r0, [pc, #456]	; (80014e4 <main+0x294>)
 800131c:	f002 fcc8 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Time: %d:%d:%d \r\n", GNSS_Handle.hour, GNSS_Handle.min,GNSS_Handle.sec);
 8001320:	4b6e      	ldr	r3, [pc, #440]	; (80014dc <main+0x28c>)
 8001322:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001326:	461a      	mov	r2, r3
 8001328:	4b6c      	ldr	r3, [pc, #432]	; (80014dc <main+0x28c>)
 800132a:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800132e:	4619      	mov	r1, r3
 8001330:	4b6a      	ldr	r3, [pc, #424]	; (80014dc <main+0x28c>)
 8001332:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001336:	1d38      	adds	r0, r7, #4
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	460b      	mov	r3, r1
 800133c:	496b      	ldr	r1, [pc, #428]	; (80014ec <main+0x29c>)
 800133e:	f004 f967 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	4618      	mov	r0, r3
 8001346:	f7fe ff4b 	bl	80001e0 <strlen>
 800134a:	4603      	mov	r3, r0
 800134c:	b29a      	uxth	r2, r3
 800134e:	1d39      	adds	r1, r7, #4
 8001350:	f04f 33ff 	mov.w	r3, #4294967295
 8001354:	4863      	ldr	r0, [pc, #396]	; (80014e4 <main+0x294>)
 8001356:	f002 fcab 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Status of fix: %d \r\n", GNSS_Handle.fixType);
 800135a:	4b60      	ldr	r3, [pc, #384]	; (80014dc <main+0x28c>)
 800135c:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001360:	461a      	mov	r2, r3
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	4962      	ldr	r1, [pc, #392]	; (80014f0 <main+0x2a0>)
 8001366:	4618      	mov	r0, r3
 8001368:	f004 f952 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	4618      	mov	r0, r3
 8001370:	f7fe ff36 	bl	80001e0 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	b29a      	uxth	r2, r3
 8001378:	1d39      	adds	r1, r7, #4
 800137a:	f04f 33ff 	mov.w	r3, #4294967295
 800137e:	4859      	ldr	r0, [pc, #356]	; (80014e4 <main+0x294>)
 8001380:	f002 fc96 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Latitude: %f \r\n", GNSS_Handle.fLat);
 8001384:	4b55      	ldr	r3, [pc, #340]	; (80014dc <main+0x28c>)
 8001386:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff f8e4 	bl	8000558 <__aeabi_f2d>
 8001390:	4603      	mov	r3, r0
 8001392:	460c      	mov	r4, r1
 8001394:	1d38      	adds	r0, r7, #4
 8001396:	461a      	mov	r2, r3
 8001398:	4623      	mov	r3, r4
 800139a:	4956      	ldr	r1, [pc, #344]	; (80014f4 <main+0x2a4>)
 800139c:	f004 f938 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7fe ff1c 	bl	80001e0 <strlen>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	1d39      	adds	r1, r7, #4
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	484c      	ldr	r0, [pc, #304]	; (80014e4 <main+0x294>)
 80013b4:	f002 fc7c 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Longitude: %f \r\n",(float) GNSS_Handle.lon / 10000000.0);
 80013b8:	4b48      	ldr	r3, [pc, #288]	; (80014dc <main+0x28c>)
 80013ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013c4:	ee17 0a90 	vmov	r0, s15
 80013c8:	f7ff f8c6 	bl	8000558 <__aeabi_f2d>
 80013cc:	a340      	add	r3, pc, #256	; (adr r3, 80014d0 <main+0x280>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	f7ff fa43 	bl	800085c <__aeabi_ddiv>
 80013d6:	4603      	mov	r3, r0
 80013d8:	460c      	mov	r4, r1
 80013da:	1d38      	adds	r0, r7, #4
 80013dc:	461a      	mov	r2, r3
 80013de:	4623      	mov	r3, r4
 80013e0:	4945      	ldr	r1, [pc, #276]	; (80014f8 <main+0x2a8>)
 80013e2:	f004 f915 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7fe fef9 	bl	80001e0 <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	1d39      	adds	r1, r7, #4
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	483a      	ldr	r0, [pc, #232]	; (80014e4 <main+0x294>)
 80013fa:	f002 fc59 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Height above ellipsoid: %d \r\n", GNSS_Handle.height);
 80013fe:	4b37      	ldr	r3, [pc, #220]	; (80014dc <main+0x28c>)
 8001400:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	493d      	ldr	r1, [pc, #244]	; (80014fc <main+0x2ac>)
 8001408:	4618      	mov	r0, r3
 800140a:	f004 f901 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	4618      	mov	r0, r3
 8001412:	f7fe fee5 	bl	80001e0 <strlen>
 8001416:	4603      	mov	r3, r0
 8001418:	b29a      	uxth	r2, r3
 800141a:	1d39      	adds	r1, r7, #4
 800141c:	f04f 33ff 	mov.w	r3, #4294967295
 8001420:	4830      	ldr	r0, [pc, #192]	; (80014e4 <main+0x294>)
 8001422:	f002 fc45 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Height above mean sea level: %d \r\n", GNSS_Handle.hMSL);
 8001426:	4b2d      	ldr	r3, [pc, #180]	; (80014dc <main+0x28c>)
 8001428:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	4934      	ldr	r1, [pc, #208]	; (8001500 <main+0x2b0>)
 8001430:	4618      	mov	r0, r3
 8001432:	f004 f8ed 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	4618      	mov	r0, r3
 800143a:	f7fe fed1 	bl	80001e0 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	1d39      	adds	r1, r7, #4
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
 8001448:	4826      	ldr	r0, [pc, #152]	; (80014e4 <main+0x294>)
 800144a:	f002 fc31 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Ground Speed (2-D): %d \r\n", GNSS_Handle.gSpeed);
 800144e:	4b23      	ldr	r3, [pc, #140]	; (80014dc <main+0x28c>)
 8001450:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	492b      	ldr	r1, [pc, #172]	; (8001504 <main+0x2b4>)
 8001458:	4618      	mov	r0, r3
 800145a:	f004 f8d9 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	4618      	mov	r0, r3
 8001462:	f7fe febd 	bl	80001e0 <strlen>
 8001466:	4603      	mov	r3, r0
 8001468:	b29a      	uxth	r2, r3
 800146a:	1d39      	adds	r1, r7, #4
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	481c      	ldr	r0, [pc, #112]	; (80014e4 <main+0x294>)
 8001472:	f002 fc1d 	bl	8003cb0 <HAL_UART_Transmit>
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
				GNSS_Handle.uniqueID[0], GNSS_Handle.uniqueID[1],
 8001476:	4b19      	ldr	r3, [pc, #100]	; (80014dc <main+0x28c>)
 8001478:	791b      	ldrb	r3, [r3, #4]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 800147a:	461d      	mov	r5, r3
				GNSS_Handle.uniqueID[0], GNSS_Handle.uniqueID[1],
 800147c:	4b17      	ldr	r3, [pc, #92]	; (80014dc <main+0x28c>)
 800147e:	795b      	ldrb	r3, [r3, #5]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 8001480:	461e      	mov	r6, r3
				GNSS_Handle.uniqueID[2], GNSS_Handle.uniqueID[3],
 8001482:	4b16      	ldr	r3, [pc, #88]	; (80014dc <main+0x28c>)
 8001484:	799b      	ldrb	r3, [r3, #6]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 8001486:	461a      	mov	r2, r3
				GNSS_Handle.uniqueID[2], GNSS_Handle.uniqueID[3],
 8001488:	4b14      	ldr	r3, [pc, #80]	; (80014dc <main+0x28c>)
 800148a:	79db      	ldrb	r3, [r3, #7]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 800148c:	4619      	mov	r1, r3
				GNSS_Handle.uniqueID[4], GNSS_Handle.uniqueID[5]);
 800148e:	4b13      	ldr	r3, [pc, #76]	; (80014dc <main+0x28c>)
 8001490:	7a1b      	ldrb	r3, [r3, #8]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 8001492:	461c      	mov	r4, r3
				GNSS_Handle.uniqueID[4], GNSS_Handle.uniqueID[5]);
 8001494:	4b11      	ldr	r3, [pc, #68]	; (80014dc <main+0x28c>)
 8001496:	7a5b      	ldrb	r3, [r3, #9]
		sprintf(msg, "Unique ID: %04X %04X %04X %04X %04X \n\r",
 8001498:	1d38      	adds	r0, r7, #4
 800149a:	9303      	str	r3, [sp, #12]
 800149c:	9402      	str	r4, [sp, #8]
 800149e:	9101      	str	r1, [sp, #4]
 80014a0:	9200      	str	r2, [sp, #0]
 80014a2:	4633      	mov	r3, r6
 80014a4:	462a      	mov	r2, r5
 80014a6:	4918      	ldr	r1, [pc, #96]	; (8001508 <main+0x2b8>)
 80014a8:	f004 f8b2 	bl	8005610 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe fe96 	bl	80001e0 <strlen>
 80014b4:	4603      	mov	r3, r0
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	1d39      	adds	r1, r7, #4
 80014ba:	f04f 33ff 	mov.w	r3, #4294967295
 80014be:	4809      	ldr	r0, [pc, #36]	; (80014e4 <main+0x294>)
 80014c0:	f002 fbf6 	bl	8003cb0 <HAL_UART_Transmit>
		Timer = HAL_GetTick();
 80014c4:	f000 fb82 	bl	8001bcc <HAL_GetTick>
 80014c8:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
	  if ((HAL_GetTick() - Timer) > 1000) {
 80014cc:	e6df      	b.n	800128e <main+0x3e>
 80014ce:	bf00      	nop
 80014d0:	00000000 	.word	0x00000000
 80014d4:	416312d0 	.word	0x416312d0
 80014d8:	200003b0 	.word	0x200003b0
 80014dc:	20000280 	.word	0x20000280
 80014e0:	08006de8 	.word	0x08006de8
 80014e4:	20000430 	.word	0x20000430
 80014e8:	08006dfc 	.word	0x08006dfc
 80014ec:	08006e10 	.word	0x08006e10
 80014f0:	08006e24 	.word	0x08006e24
 80014f4:	08006e3c 	.word	0x08006e3c
 80014f8:	08006e4c 	.word	0x08006e4c
 80014fc:	08006e60 	.word	0x08006e60
 8001500:	08006e80 	.word	0x08006e80
 8001504:	08006ea4 	.word	0x08006ea4
 8001508:	08006ec0 	.word	0x08006ec0

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b0a6      	sub	sp, #152	; 0x98
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001516:	2228      	movs	r2, #40	; 0x28
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f003 fc14 	bl	8004d48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001530:	1d3b      	adds	r3, r7, #4
 8001532:	2258      	movs	r2, #88	; 0x58
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f003 fc06 	bl	8004d48 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800153c:	2302      	movs	r3, #2
 800153e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001540:	2301      	movs	r3, #1
 8001542:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001544:	2310      	movs	r3, #16
 8001546:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154a:	2302      	movs	r3, #2
 800154c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001550:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001554:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001558:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800155c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001566:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800156a:	4618      	mov	r0, r3
 800156c:	f000 ffe8 	bl	8002540 <HAL_RCC_OscConfig>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001576:	f000 f8df 	bl	8001738 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157a:	230f      	movs	r3, #15
 800157c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800157e:	2302      	movs	r3, #2
 8001580:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800158a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158c:	2300      	movs	r3, #0
 800158e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001590:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001594:	2102      	movs	r1, #2
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fee8 	bl	800336c <HAL_RCC_ClockConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015a2:	f000 f8c9 	bl	8001738 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80015a6:	2303      	movs	r3, #3
 80015a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	4618      	mov	r0, r3
 80015b6:	f002 f90f 	bl	80037d8 <HAL_RCCEx_PeriphCLKConfig>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80015c0:	f000 f8ba 	bl	8001738 <Error_Handler>
  }
}
 80015c4:	bf00      	nop
 80015c6:	3798      	adds	r7, #152	; 0x98
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015d0:	4b14      	ldr	r3, [pc, #80]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015d2:	4a15      	ldr	r2, [pc, #84]	; (8001628 <MX_USART1_UART_Init+0x5c>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80015d6:	4b13      	ldr	r3, [pc, #76]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015d8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_USART1_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001602:	4b08      	ldr	r3, [pc, #32]	; (8001624 <MX_USART1_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001608:	4b06      	ldr	r3, [pc, #24]	; (8001624 <MX_USART1_UART_Init+0x58>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	; (8001624 <MX_USART1_UART_Init+0x58>)
 8001610:	f002 fb00 	bl	8003c14 <HAL_UART_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800161a:	f000 f88d 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200003b0 	.word	0x200003b0
 8001628:	40013800 	.word	0x40013800

0800162c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001630:	4b14      	ldr	r3, [pc, #80]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001632:	4a15      	ldr	r2, [pc, #84]	; (8001688 <MX_USART2_UART_Init+0x5c>)
 8001634:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001636:	4b13      	ldr	r3, [pc, #76]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001638:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800163c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800163e:	4b11      	ldr	r3, [pc, #68]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001646:	2200      	movs	r2, #0
 8001648:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <MX_USART2_UART_Init+0x58>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001652:	220c      	movs	r2, #12
 8001654:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001656:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800165c:	4b09      	ldr	r3, [pc, #36]	; (8001684 <MX_USART2_UART_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001662:	4b08      	ldr	r3, [pc, #32]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001668:	4b06      	ldr	r3, [pc, #24]	; (8001684 <MX_USART2_UART_Init+0x58>)
 800166a:	2200      	movs	r2, #0
 800166c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800166e:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_USART2_UART_Init+0x58>)
 8001670:	f002 fad0 	bl	8003c14 <HAL_UART_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800167a:	f000 f85d 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000430 	.word	0x20000430
 8001688:	40004400 	.word	0x40004400

0800168c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001692:	4b10      	ldr	r3, [pc, #64]	; (80016d4 <MX_DMA_Init+0x48>)
 8001694:	695b      	ldr	r3, [r3, #20]
 8001696:	4a0f      	ldr	r2, [pc, #60]	; (80016d4 <MX_DMA_Init+0x48>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6153      	str	r3, [r2, #20]
 800169e:	4b0d      	ldr	r3, [pc, #52]	; (80016d4 <MX_DMA_Init+0x48>)
 80016a0:	695b      	ldr	r3, [r3, #20]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	200e      	movs	r0, #14
 80016b0:	f000 fb95 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016b4:	200e      	movs	r0, #14
 80016b6:	f000 fbae 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	200f      	movs	r0, #15
 80016c0:	f000 fb8d 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016c4:	200f      	movs	r0, #15
 80016c6:	f000 fba6 	bl	8001e16 <HAL_NVIC_EnableIRQ>

}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000

080016d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	4b15      	ldr	r3, [pc, #84]	; (8001734 <MX_GPIO_Init+0x5c>)
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	4a14      	ldr	r2, [pc, #80]	; (8001734 <MX_GPIO_Init+0x5c>)
 80016e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e8:	6153      	str	r3, [r2, #20]
 80016ea:	4b12      	ldr	r3, [pc, #72]	; (8001734 <MX_GPIO_Init+0x5c>)
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_GPIO_Init+0x5c>)
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <MX_GPIO_Init+0x5c>)
 80016fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001700:	6153      	str	r3, [r2, #20]
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_GPIO_Init+0x5c>)
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_GPIO_Init+0x5c>)
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	4a08      	ldr	r2, [pc, #32]	; (8001734 <MX_GPIO_Init+0x5c>)
 8001714:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001718:	6153      	str	r3, [r2, #20]
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <MX_GPIO_Init+0x5c>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

}
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	4b0f      	ldr	r3, [pc, #60]	; (800178c <HAL_MspInit+0x44>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <HAL_MspInit+0x44>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <HAL_MspInit+0x44>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	607b      	str	r3, [r7, #4]
 8001764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	4b09      	ldr	r3, [pc, #36]	; (800178c <HAL_MspInit+0x44>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a08      	ldr	r2, [pc, #32]	; (800178c <HAL_MspInit+0x44>)
 800176c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b06      	ldr	r3, [pc, #24]	; (800178c <HAL_MspInit+0x44>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177a:	603b      	str	r3, [r7, #0]
 800177c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800177e:	2007      	movs	r0, #7
 8001780:	f000 fb22 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021000 	.word	0x40021000

08001790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	; 0x30
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 031c 	add.w	r3, r7, #28
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6c      	ldr	r2, [pc, #432]	; (8001960 <HAL_UART_MspInit+0x1d0>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	f040 809b 	bne.w	80018ea <HAL_UART_MspInit+0x15a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017b4:	4b6b      	ldr	r3, [pc, #428]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a6a      	ldr	r2, [pc, #424]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b68      	ldr	r3, [pc, #416]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017c8:	61bb      	str	r3, [r7, #24]
 80017ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017cc:	4b65      	ldr	r3, [pc, #404]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	4a64      	ldr	r2, [pc, #400]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017d6:	6153      	str	r3, [r2, #20]
 80017d8:	4b62      	ldr	r3, [pc, #392]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e4:	4b5f      	ldr	r3, [pc, #380]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	4a5e      	ldr	r2, [pc, #376]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ee:	6153      	str	r3, [r2, #20]
 80017f0:	4b5c      	ldr	r3, [pc, #368]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017fc:	2310      	movs	r3, #16
 80017fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800180c:	2307      	movs	r3, #7
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001810:	f107 031c 	add.w	r3, r7, #28
 8001814:	4619      	mov	r1, r3
 8001816:	4854      	ldr	r0, [pc, #336]	; (8001968 <HAL_UART_MspInit+0x1d8>)
 8001818:	f000 fd08 	bl	800222c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800181c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800182e:	2307      	movs	r3, #7
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183c:	f000 fcf6 	bl	800222c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001840:	4b4a      	ldr	r3, [pc, #296]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001842:	4a4b      	ldr	r2, [pc, #300]	; (8001970 <HAL_UART_MspInit+0x1e0>)
 8001844:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001846:	4b49      	ldr	r3, [pc, #292]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001848:	2200      	movs	r2, #0
 800184a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800184c:	4b47      	ldr	r3, [pc, #284]	; (800196c <HAL_UART_MspInit+0x1dc>)
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001852:	4b46      	ldr	r3, [pc, #280]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001854:	2280      	movs	r2, #128	; 0x80
 8001856:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001858:	4b44      	ldr	r3, [pc, #272]	; (800196c <HAL_UART_MspInit+0x1dc>)
 800185a:	2200      	movs	r2, #0
 800185c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800185e:	4b43      	ldr	r3, [pc, #268]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001860:	2200      	movs	r2, #0
 8001862:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001864:	4b41      	ldr	r3, [pc, #260]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001866:	2200      	movs	r2, #0
 8001868:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800186a:	4b40      	ldr	r3, [pc, #256]	; (800196c <HAL_UART_MspInit+0x1dc>)
 800186c:	2200      	movs	r2, #0
 800186e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001870:	483e      	ldr	r0, [pc, #248]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001872:	f000 faea 	bl	8001e4a <HAL_DMA_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 800187c:	f7ff ff5c 	bl	8001738 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a3a      	ldr	r2, [pc, #232]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001884:	66da      	str	r2, [r3, #108]	; 0x6c
 8001886:	4a39      	ldr	r2, [pc, #228]	; (800196c <HAL_UART_MspInit+0x1dc>)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800188c:	4b39      	ldr	r3, [pc, #228]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 800188e:	4a3a      	ldr	r2, [pc, #232]	; (8001978 <HAL_UART_MspInit+0x1e8>)
 8001890:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001892:	4b38      	ldr	r3, [pc, #224]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 8001894:	2210      	movs	r2, #16
 8001896:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001898:	4b36      	ldr	r3, [pc, #216]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 800189a:	2200      	movs	r2, #0
 800189c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800189e:	4b35      	ldr	r3, [pc, #212]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018a0:	2280      	movs	r2, #128	; 0x80
 80018a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018a4:	4b33      	ldr	r3, [pc, #204]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018aa:	4b32      	ldr	r3, [pc, #200]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80018b0:	4b30      	ldr	r3, [pc, #192]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018b6:	4b2f      	ldr	r3, [pc, #188]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80018bc:	482d      	ldr	r0, [pc, #180]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018be:	f000 fac4 	bl	8001e4a <HAL_DMA_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80018c8:	f7ff ff36 	bl	8001738 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a29      	ldr	r2, [pc, #164]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018d0:	669a      	str	r2, [r3, #104]	; 0x68
 80018d2:	4a28      	ldr	r2, [pc, #160]	; (8001974 <HAL_UART_MspInit+0x1e4>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018d8:	2200      	movs	r2, #0
 80018da:	2100      	movs	r1, #0
 80018dc:	2025      	movs	r0, #37	; 0x25
 80018de:	f000 fa7e 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018e2:	2025      	movs	r0, #37	; 0x25
 80018e4:	f000 fa97 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018e8:	e035      	b.n	8001956 <HAL_UART_MspInit+0x1c6>
  else if(huart->Instance==USART2)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a23      	ldr	r2, [pc, #140]	; (800197c <HAL_UART_MspInit+0x1ec>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d130      	bne.n	8001956 <HAL_UART_MspInit+0x1c6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018f4:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80018f6:	69db      	ldr	r3, [r3, #28]
 80018f8:	4a1a      	ldr	r2, [pc, #104]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 80018fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018fe:	61d3      	str	r3, [r2, #28]
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800190c:	4b15      	ldr	r3, [pc, #84]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 800190e:	695b      	ldr	r3, [r3, #20]
 8001910:	4a14      	ldr	r2, [pc, #80]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 8001912:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001916:	6153      	str	r3, [r2, #20]
 8001918:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_UART_MspInit+0x1d4>)
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001924:	230c      	movs	r3, #12
 8001926:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001934:	2307      	movs	r3, #7
 8001936:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	4619      	mov	r1, r3
 800193e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001942:	f000 fc73 	bl	800222c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	2026      	movs	r0, #38	; 0x26
 800194c:	f000 fa47 	bl	8001dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001950:	2026      	movs	r0, #38	; 0x26
 8001952:	f000 fa60 	bl	8001e16 <HAL_NVIC_EnableIRQ>
}
 8001956:	bf00      	nop
 8001958:	3730      	adds	r7, #48	; 0x30
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40013800 	.word	0x40013800
 8001964:	40021000 	.word	0x40021000
 8001968:	48000800 	.word	0x48000800
 800196c:	2000036c 	.word	0x2000036c
 8001970:	40020058 	.word	0x40020058
 8001974:	20000328 	.word	0x20000328
 8001978:	40020044 	.word	0x40020044
 800197c:	40004400 	.word	0x40004400

08001980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001992:	e7fe      	b.n	8001992 <HardFault_Handler+0x4>

08001994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <MemManage_Handler+0x4>

0800199a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <BusFault_Handler+0x4>

080019a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a4:	e7fe      	b.n	80019a4 <UsageFault_Handler+0x4>

080019a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c2:	b480      	push	{r7}
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019d4:	f000 f8e6 	bl	8001ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}

080019dc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <DMA1_Channel4_IRQHandler+0x10>)
 80019e2:	f000 fb16 	bl	8002012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000328 	.word	0x20000328

080019f0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <DMA1_Channel5_IRQHandler+0x10>)
 80019f6:	f000 fb0c 	bl	8002012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000036c 	.word	0x2000036c

08001a04 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a08:	4802      	ldr	r0, [pc, #8]	; (8001a14 <USART1_IRQHandler+0x10>)
 8001a0a:	f002 fb03 	bl	8004014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200003b0 	.word	0x200003b0

08001a18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a1c:	4802      	ldr	r0, [pc, #8]	; (8001a28 <USART2_IRQHandler+0x10>)
 8001a1e:	f002 faf9 	bl	8004014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20000430 	.word	0x20000430

08001a2c <_sbrk>:
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <_sbrk+0x5c>)
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <_sbrk+0x60>)
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	617b      	str	r3, [r7, #20]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d102      	bne.n	8001a4e <_sbrk+0x22>
 8001a48:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <_sbrk+0x64>)
 8001a4a:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <_sbrk+0x68>)
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	4b10      	ldr	r3, [pc, #64]	; (8001a90 <_sbrk+0x64>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d207      	bcs.n	8001a6c <_sbrk+0x40>
 8001a5c:	f003 f94a 	bl	8004cf4 <__errno>
 8001a60:	4602      	mov	r2, r0
 8001a62:	230c      	movs	r3, #12
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6a:	e009      	b.n	8001a80 <_sbrk+0x54>
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <_sbrk+0x64>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <_sbrk+0x64>)
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20010000 	.word	0x20010000
 8001a8c:	00000400 	.word	0x00000400
 8001a90:	2000026c 	.word	0x2000026c
 8001a94:	200004b8 	.word	0x200004b8

08001a98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <SystemInit+0x28>)
 8001a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aa2:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <SystemInit+0x28>)
 8001aa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001aac:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <SystemInit+0x28>)
 8001aae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ab2:	609a      	str	r2, [r3, #8]
#endif
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <Reset_Handler>:
 8001ac4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001afc <LoopForever+0x2>
 8001ac8:	2100      	movs	r1, #0
 8001aca:	e003      	b.n	8001ad4 <LoopCopyDataInit>

08001acc <CopyDataInit>:
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <LoopForever+0x6>)
 8001ace:	585b      	ldr	r3, [r3, r1]
 8001ad0:	5043      	str	r3, [r0, r1]
 8001ad2:	3104      	adds	r1, #4

08001ad4 <LoopCopyDataInit>:
 8001ad4:	480b      	ldr	r0, [pc, #44]	; (8001b04 <LoopForever+0xa>)
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <LoopForever+0xe>)
 8001ad8:	1842      	adds	r2, r0, r1
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d3f6      	bcc.n	8001acc <CopyDataInit>
 8001ade:	4a0b      	ldr	r2, [pc, #44]	; (8001b0c <LoopForever+0x12>)
 8001ae0:	e002      	b.n	8001ae8 <LoopFillZerobss>

08001ae2 <FillZerobss>:
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f842 3b04 	str.w	r3, [r2], #4

08001ae8 <LoopFillZerobss>:
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <LoopForever+0x16>)
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d3f9      	bcc.n	8001ae2 <FillZerobss>
 8001aee:	f7ff ffd3 	bl	8001a98 <SystemInit>
 8001af2:	f003 f905 	bl	8004d00 <__libc_init_array>
 8001af6:	f7ff fbab 	bl	8001250 <main>

08001afa <LoopForever>:
 8001afa:	e7fe      	b.n	8001afa <LoopForever>
 8001afc:	20010000 	.word	0x20010000
 8001b00:	08007188 	.word	0x08007188
 8001b04:	20000000 	.word	0x20000000
 8001b08:	20000250 	.word	0x20000250
 8001b0c:	20000250 	.word	0x20000250
 8001b10:	200004b8 	.word	0x200004b8

08001b14 <ADC1_2_IRQHandler>:
 8001b14:	e7fe      	b.n	8001b14 <ADC1_2_IRQHandler>
	...

08001b18 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_Init+0x28>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a07      	ldr	r2, [pc, #28]	; (8001b40 <HAL_Init+0x28>)
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b28:	2003      	movs	r0, #3
 8001b2a:	f000 f94d 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f000 f808 	bl	8001b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b34:	f7ff fe08 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000

08001b44 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_InitTick+0x54>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <HAL_InitTick+0x58>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 f965 	bl	8001e32 <HAL_SYSTICK_Config>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00e      	b.n	8001b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b0f      	cmp	r3, #15
 8001b76:	d80a      	bhi.n	8001b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f000 f92d 	bl	8001dde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b84:	4a06      	ldr	r2, [pc, #24]	; (8001ba0 <HAL_InitTick+0x5c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000074 	.word	0x20000074
 8001b9c:	2000007c 	.word	0x2000007c
 8001ba0:	20000078 	.word	0x20000078

08001ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <HAL_IncTick+0x20>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <HAL_IncTick+0x24>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <HAL_IncTick+0x24>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	2000007c 	.word	0x2000007c
 8001bc8:	200004b0 	.word	0x200004b0

08001bcc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;  
 8001bd0:	4b03      	ldr	r3, [pc, #12]	; (8001be0 <HAL_GetTick+0x14>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	200004b0 	.word	0x200004b0

08001be4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bec:	f7ff ffee 	bl	8001bcc <HAL_GetTick>
 8001bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bfc:	d005      	beq.n	8001c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfe:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <HAL_Delay+0x40>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001c0a:	bf00      	nop
 8001c0c:	f7ff ffde 	bl	8001bcc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d8f7      	bhi.n	8001c0c <HAL_Delay+0x28>
  {
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	2000007c 	.word	0x2000007c

08001c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c38:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	; (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	60d3      	str	r3, [r2, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c74:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <__NVIC_GetPriorityGrouping+0x18>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	f003 0307 	and.w	r3, r3, #7
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	db0b      	blt.n	8001cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	f003 021f 	and.w	r2, r3, #31
 8001ca4:	4907      	ldr	r1, [pc, #28]	; (8001cc4 <__NVIC_EnableIRQ+0x38>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	095b      	lsrs	r3, r3, #5
 8001cac:	2001      	movs	r0, #1
 8001cae:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	e000e100 	.word	0xe000e100

08001cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	6039      	str	r1, [r7, #0]
 8001cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	db0a      	blt.n	8001cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	490c      	ldr	r1, [pc, #48]	; (8001d14 <__NVIC_SetPriority+0x4c>)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	0112      	lsls	r2, r2, #4
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	440b      	add	r3, r1
 8001cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cf0:	e00a      	b.n	8001d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	4908      	ldr	r1, [pc, #32]	; (8001d18 <__NVIC_SetPriority+0x50>)
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	f003 030f 	and.w	r3, r3, #15
 8001cfe:	3b04      	subs	r3, #4
 8001d00:	0112      	lsls	r2, r2, #4
 8001d02:	b2d2      	uxtb	r2, r2
 8001d04:	440b      	add	r3, r1
 8001d06:	761a      	strb	r2, [r3, #24]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000e100 	.word	0xe000e100
 8001d18:	e000ed00 	.word	0xe000ed00

08001d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f1c3 0307 	rsb	r3, r3, #7
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	bf28      	it	cs
 8001d3a:	2304      	movcs	r3, #4
 8001d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3304      	adds	r3, #4
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d902      	bls.n	8001d4c <NVIC_EncodePriority+0x30>
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3b03      	subs	r3, #3
 8001d4a:	e000      	b.n	8001d4e <NVIC_EncodePriority+0x32>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	f04f 32ff 	mov.w	r2, #4294967295
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43da      	mvns	r2, r3
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	401a      	ands	r2, r3
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d64:	f04f 31ff 	mov.w	r1, #4294967295
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6e:	43d9      	mvns	r1, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	4313      	orrs	r3, r2
         );
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3724      	adds	r7, #36	; 0x24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d94:	d301      	bcc.n	8001d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d96:	2301      	movs	r3, #1
 8001d98:	e00f      	b.n	8001dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d9a:	4a0a      	ldr	r2, [pc, #40]	; (8001dc4 <SysTick_Config+0x40>)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001da2:	210f      	movs	r1, #15
 8001da4:	f04f 30ff 	mov.w	r0, #4294967295
 8001da8:	f7ff ff8e 	bl	8001cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dac:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <SysTick_Config+0x40>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001db2:	4b04      	ldr	r3, [pc, #16]	; (8001dc4 <SysTick_Config+0x40>)
 8001db4:	2207      	movs	r2, #7
 8001db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	e000e010 	.word	0xe000e010

08001dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ff29 	bl	8001c28 <__NVIC_SetPriorityGrouping>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001df0:	f7ff ff3e 	bl	8001c70 <__NVIC_GetPriorityGrouping>
 8001df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff ff8e 	bl	8001d1c <NVIC_EncodePriority>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff5d 	bl	8001cc8 <__NVIC_SetPriority>
}
 8001e0e:	bf00      	nop
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff31 	bl	8001c8c <__NVIC_EnableIRQ>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ffa2 	bl	8001d84 <SysTick_Config>
 8001e40:	4603      	mov	r3, r0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b084      	sub	sp, #16
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e037      	b.n	8001ed0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2202      	movs	r2, #2
 8001e64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001e76:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69db      	ldr	r3, [r3, #28]
 8001ea2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f97e 	bl	80021b4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001ece:	2300      	movs	r3, #0
}  
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
 8001ee4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d101      	bne.n	8001ef8 <HAL_DMA_Start_IT+0x20>
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	e04a      	b.n	8001f8e <HAL_DMA_Start_IT+0xb6>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d13a      	bne.n	8001f80 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	68b9      	ldr	r1, [r7, #8]
 8001f2e:	68f8      	ldr	r0, [r7, #12]
 8001f30:	f000 f912 	bl	8002158 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d008      	beq.n	8001f4e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 020e 	orr.w	r2, r2, #14
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	e00f      	b.n	8001f6e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 020a 	orr.w	r2, r2, #10
 8001f5c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0204 	bic.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f042 0201 	orr.w	r2, r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	e005      	b.n	8001f8c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001f8c:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b084      	sub	sp, #16
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d005      	beq.n	8001fb8 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2204      	movs	r2, #4
 8001fb0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	73fb      	strb	r3, [r7, #15]
 8001fb6:	e027      	b.n	8002008 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 020e 	bic.w	r2, r2, #14
 8001fc6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f022 0201 	bic.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe6:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
    } 
  }
  return status;
 8002008:	7bfb      	ldrb	r3, [r7, #15]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b084      	sub	sp, #16
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	2204      	movs	r2, #4
 8002030:	409a      	lsls	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	4013      	ands	r3, r2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d024      	beq.n	8002084 <HAL_DMA_IRQHandler+0x72>
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d01f      	beq.n	8002084 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	2b00      	cmp	r3, #0
 8002050:	d107      	bne.n	8002062 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0204 	bic.w	r2, r2, #4
 8002060:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206a:	2104      	movs	r1, #4
 800206c:	fa01 f202 	lsl.w	r2, r1, r2
 8002070:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002076:	2b00      	cmp	r3, #0
 8002078:	d06a      	beq.n	8002150 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002082:	e065      	b.n	8002150 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002088:	2202      	movs	r2, #2
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d02c      	beq.n	80020ee <HAL_DMA_IRQHandler+0xdc>
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d027      	beq.n	80020ee <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d10b      	bne.n	80020c4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 020a 	bic.w	r2, r2, #10
 80020ba:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020cc:	2102      	movs	r1, #2
 80020ce:	fa01 f202 	lsl.w	r2, r1, r2
 80020d2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d035      	beq.n	8002150 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80020ec:	e030      	b.n	8002150 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	2208      	movs	r2, #8
 80020f4:	409a      	lsls	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4013      	ands	r3, r2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d028      	beq.n	8002150 <HAL_DMA_IRQHandler+0x13e>
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	2b00      	cmp	r3, #0
 8002106:	d023      	beq.n	8002150 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 020e 	bic.w	r2, r2, #14
 8002116:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002120:	2101      	movs	r1, #1
 8002122:	fa01 f202 	lsl.w	r2, r1, r2
 8002126:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	2b00      	cmp	r3, #0
 8002144:	d004      	beq.n	8002150 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	4798      	blx	r3
    }
  }
}  
 800214e:	e7ff      	b.n	8002150 <HAL_DMA_IRQHandler+0x13e>
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800216e:	2101      	movs	r1, #1
 8002170:	fa01 f202 	lsl.w	r2, r1, r2
 8002174:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b10      	cmp	r3, #16
 8002184:	d108      	bne.n	8002198 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002196:	e007      	b.n	80021a8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68ba      	ldr	r2, [r7, #8]
 800219e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	60da      	str	r2, [r3, #12]
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b14      	ldr	r3, [pc, #80]	; (8002214 <DMA_CalcBaseAndBitshift+0x60>)
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d80f      	bhi.n	80021e8 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b12      	ldr	r3, [pc, #72]	; (8002218 <DMA_CalcBaseAndBitshift+0x64>)
 80021d0:	4413      	add	r3, r2
 80021d2:	4a12      	ldr	r2, [pc, #72]	; (800221c <DMA_CalcBaseAndBitshift+0x68>)
 80021d4:	fba2 2303 	umull	r2, r3, r2, r3
 80021d8:	091b      	lsrs	r3, r3, #4
 80021da:	009a      	lsls	r2, r3, #2
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a0f      	ldr	r2, [pc, #60]	; (8002220 <DMA_CalcBaseAndBitshift+0x6c>)
 80021e4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80021e6:	e00e      	b.n	8002206 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	461a      	mov	r2, r3
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <DMA_CalcBaseAndBitshift+0x70>)
 80021f0:	4413      	add	r3, r2
 80021f2:	4a0a      	ldr	r2, [pc, #40]	; (800221c <DMA_CalcBaseAndBitshift+0x68>)
 80021f4:	fba2 2303 	umull	r2, r3, r2, r3
 80021f8:	091b      	lsrs	r3, r3, #4
 80021fa:	009a      	lsls	r2, r3, #2
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <DMA_CalcBaseAndBitshift+0x74>)
 8002204:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40020407 	.word	0x40020407
 8002218:	bffdfff8 	.word	0xbffdfff8
 800221c:	cccccccd 	.word	0xcccccccd
 8002220:	40020000 	.word	0x40020000
 8002224:	bffdfbf8 	.word	0xbffdfbf8
 8002228:	40020400 	.word	0x40020400

0800222c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800222c:	b480      	push	{r7}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800223a:	e160      	b.n	80024fe <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2101      	movs	r1, #1
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	fa01 f303 	lsl.w	r3, r1, r3
 8002248:	4013      	ands	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 8152 	beq.w	80024f8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d00b      	beq.n	8002274 <HAL_GPIO_Init+0x48>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d007      	beq.n	8002274 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002268:	2b11      	cmp	r3, #17
 800226a:	d003      	beq.n	8002274 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b12      	cmp	r3, #18
 8002272:	d130      	bne.n	80022d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	2203      	movs	r2, #3
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	43db      	mvns	r3, r3
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4013      	ands	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	68da      	ldr	r2, [r3, #12]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022aa:	2201      	movs	r2, #1
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4013      	ands	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	091b      	lsrs	r3, r3, #4
 80022c0:	f003 0201 	and.w	r2, r3, #1
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	2203      	movs	r2, #3
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	43db      	mvns	r3, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4013      	ands	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0xea>
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b12      	cmp	r3, #18
 8002314:	d123      	bne.n	800235e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	08da      	lsrs	r2, r3, #3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	3208      	adds	r2, #8
 800231e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002322:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	220f      	movs	r2, #15
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	43db      	mvns	r3, r3
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4013      	ands	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	691a      	ldr	r2, [r3, #16]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	fa02 f303 	lsl.w	r3, r2, r3
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	08da      	lsrs	r2, r3, #3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3208      	adds	r2, #8
 8002358:	6939      	ldr	r1, [r7, #16]
 800235a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	2203      	movs	r2, #3
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f003 0203 	and.w	r2, r3, #3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	4313      	orrs	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239a:	2b00      	cmp	r3, #0
 800239c:	f000 80ac 	beq.w	80024f8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a0:	4b5e      	ldr	r3, [pc, #376]	; (800251c <HAL_GPIO_Init+0x2f0>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4a5d      	ldr	r2, [pc, #372]	; (800251c <HAL_GPIO_Init+0x2f0>)
 80023a6:	f043 0301 	orr.w	r3, r3, #1
 80023aa:	6193      	str	r3, [r2, #24]
 80023ac:	4b5b      	ldr	r3, [pc, #364]	; (800251c <HAL_GPIO_Init+0x2f0>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023b8:	4a59      	ldr	r2, [pc, #356]	; (8002520 <HAL_GPIO_Init+0x2f4>)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	089b      	lsrs	r3, r3, #2
 80023be:	3302      	adds	r3, #2
 80023c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	220f      	movs	r2, #15
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	4013      	ands	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023e2:	d025      	beq.n	8002430 <HAL_GPIO_Init+0x204>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a4f      	ldr	r2, [pc, #316]	; (8002524 <HAL_GPIO_Init+0x2f8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d01f      	beq.n	800242c <HAL_GPIO_Init+0x200>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a4e      	ldr	r2, [pc, #312]	; (8002528 <HAL_GPIO_Init+0x2fc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d019      	beq.n	8002428 <HAL_GPIO_Init+0x1fc>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a4d      	ldr	r2, [pc, #308]	; (800252c <HAL_GPIO_Init+0x300>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d013      	beq.n	8002424 <HAL_GPIO_Init+0x1f8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a4c      	ldr	r2, [pc, #304]	; (8002530 <HAL_GPIO_Init+0x304>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d00d      	beq.n	8002420 <HAL_GPIO_Init+0x1f4>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a4b      	ldr	r2, [pc, #300]	; (8002534 <HAL_GPIO_Init+0x308>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d007      	beq.n	800241c <HAL_GPIO_Init+0x1f0>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a4a      	ldr	r2, [pc, #296]	; (8002538 <HAL_GPIO_Init+0x30c>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d101      	bne.n	8002418 <HAL_GPIO_Init+0x1ec>
 8002414:	2306      	movs	r3, #6
 8002416:	e00c      	b.n	8002432 <HAL_GPIO_Init+0x206>
 8002418:	2307      	movs	r3, #7
 800241a:	e00a      	b.n	8002432 <HAL_GPIO_Init+0x206>
 800241c:	2305      	movs	r3, #5
 800241e:	e008      	b.n	8002432 <HAL_GPIO_Init+0x206>
 8002420:	2304      	movs	r3, #4
 8002422:	e006      	b.n	8002432 <HAL_GPIO_Init+0x206>
 8002424:	2303      	movs	r3, #3
 8002426:	e004      	b.n	8002432 <HAL_GPIO_Init+0x206>
 8002428:	2302      	movs	r3, #2
 800242a:	e002      	b.n	8002432 <HAL_GPIO_Init+0x206>
 800242c:	2301      	movs	r3, #1
 800242e:	e000      	b.n	8002432 <HAL_GPIO_Init+0x206>
 8002430:	2300      	movs	r3, #0
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	f002 0203 	and.w	r2, r2, #3
 8002438:	0092      	lsls	r2, r2, #2
 800243a:	4093      	lsls	r3, r2
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4313      	orrs	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002442:	4937      	ldr	r1, [pc, #220]	; (8002520 <HAL_GPIO_Init+0x2f4>)
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	089b      	lsrs	r3, r3, #2
 8002448:	3302      	adds	r3, #2
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002450:	4b3a      	ldr	r3, [pc, #232]	; (800253c <HAL_GPIO_Init+0x310>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	43db      	mvns	r3, r3
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002474:	4a31      	ldr	r2, [pc, #196]	; (800253c <HAL_GPIO_Init+0x310>)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800247a:	4b30      	ldr	r3, [pc, #192]	; (800253c <HAL_GPIO_Init+0x310>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	43db      	mvns	r3, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4013      	ands	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800249e:	4a27      	ldr	r2, [pc, #156]	; (800253c <HAL_GPIO_Init+0x310>)
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a4:	4b25      	ldr	r3, [pc, #148]	; (800253c <HAL_GPIO_Init+0x310>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024c8:	4a1c      	ldr	r2, [pc, #112]	; (800253c <HAL_GPIO_Init+0x310>)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024ce:	4b1b      	ldr	r3, [pc, #108]	; (800253c <HAL_GPIO_Init+0x310>)
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	43db      	mvns	r3, r3
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4013      	ands	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024f2:	4a12      	ldr	r2, [pc, #72]	; (800253c <HAL_GPIO_Init+0x310>)
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	3301      	adds	r3, #1
 80024fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	fa22 f303 	lsr.w	r3, r2, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	f47f ae97 	bne.w	800223c <HAL_GPIO_Init+0x10>
  }
}
 800250e:	bf00      	nop
 8002510:	371c      	adds	r7, #28
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	40010000 	.word	0x40010000
 8002524:	48000400 	.word	0x48000400
 8002528:	48000800 	.word	0x48000800
 800252c:	48000c00 	.word	0x48000c00
 8002530:	48001000 	.word	0x48001000
 8002534:	48001400 	.word	0x48001400
 8002538:	48001800 	.word	0x48001800
 800253c:	40010400 	.word	0x40010400

08002540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002546:	af00      	add	r7, sp, #0
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800254c:	1d3b      	adds	r3, r7, #4
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d102      	bne.n	800255a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	f000 bf01 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 8160 	beq.w	800282a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800256a:	4bae      	ldr	r3, [pc, #696]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	2b04      	cmp	r3, #4
 8002574:	d00c      	beq.n	8002590 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002576:	4bab      	ldr	r3, [pc, #684]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b08      	cmp	r3, #8
 8002580:	d159      	bne.n	8002636 <HAL_RCC_OscConfig+0xf6>
 8002582:	4ba8      	ldr	r3, [pc, #672]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800258a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258e:	d152      	bne.n	8002636 <HAL_RCC_OscConfig+0xf6>
 8002590:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002594:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800259c:	fa93 f3a3 	rbit	r3, r3
 80025a0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025a4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a8:	fab3 f383 	clz	r3, r3
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	095b      	lsrs	r3, r3, #5
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d102      	bne.n	80025c2 <HAL_RCC_OscConfig+0x82>
 80025bc:	4b99      	ldr	r3, [pc, #612]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	e015      	b.n	80025ee <HAL_RCC_OscConfig+0xae>
 80025c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025c6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80025d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025da:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80025de:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80025ea:	4b8e      	ldr	r3, [pc, #568]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025f2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80025f6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80025fa:	fa92 f2a2 	rbit	r2, r2
 80025fe:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002602:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002606:	fab2 f282 	clz	r2, r2
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	f042 0220 	orr.w	r2, r2, #32
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	f002 021f 	and.w	r2, r2, #31
 8002616:	2101      	movs	r1, #1
 8002618:	fa01 f202 	lsl.w	r2, r1, r2
 800261c:	4013      	ands	r3, r2
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 8102 	beq.w	8002828 <HAL_RCC_OscConfig+0x2e8>
 8002624:	1d3b      	adds	r3, r7, #4
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	f040 80fc 	bne.w	8002828 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	f000 be93 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002636:	1d3b      	adds	r3, r7, #4
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002640:	d106      	bne.n	8002650 <HAL_RCC_OscConfig+0x110>
 8002642:	4b78      	ldr	r3, [pc, #480]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a77      	ldr	r2, [pc, #476]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e030      	b.n	80026b2 <HAL_RCC_OscConfig+0x172>
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10c      	bne.n	8002674 <HAL_RCC_OscConfig+0x134>
 800265a:	4b72      	ldr	r3, [pc, #456]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a71      	ldr	r2, [pc, #452]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002660:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	4b6f      	ldr	r3, [pc, #444]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6e      	ldr	r2, [pc, #440]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800266c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	e01e      	b.n	80026b2 <HAL_RCC_OscConfig+0x172>
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800267e:	d10c      	bne.n	800269a <HAL_RCC_OscConfig+0x15a>
 8002680:	4b68      	ldr	r3, [pc, #416]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a67      	ldr	r2, [pc, #412]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b65      	ldr	r3, [pc, #404]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a64      	ldr	r2, [pc, #400]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002696:	6013      	str	r3, [r2, #0]
 8002698:	e00b      	b.n	80026b2 <HAL_RCC_OscConfig+0x172>
 800269a:	4b62      	ldr	r3, [pc, #392]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a61      	ldr	r2, [pc, #388]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80026a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	4b5f      	ldr	r3, [pc, #380]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5e      	ldr	r2, [pc, #376]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80026ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026b2:	1d3b      	adds	r3, r7, #4
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d059      	beq.n	8002770 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7ff fa86 	bl	8001bcc <HAL_GetTick>
 80026c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c4:	e00a      	b.n	80026dc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c6:	f7ff fa81 	bl	8001bcc <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d902      	bls.n	80026dc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	f000 be40 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
 80026dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026e0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80026e8:	fa93 f3a3 	rbit	r3, r3
 80026ec:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80026f0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f4:	fab3 f383 	clz	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d102      	bne.n	800270e <HAL_RCC_OscConfig+0x1ce>
 8002708:	4b46      	ldr	r3, [pc, #280]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	e015      	b.n	800273a <HAL_RCC_OscConfig+0x1fa>
 800270e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002712:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002716:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800271a:	fa93 f3a3 	rbit	r3, r3
 800271e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002722:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002726:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800272a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002736:	4b3b      	ldr	r3, [pc, #236]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 8002738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800273e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002742:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002746:	fa92 f2a2 	rbit	r2, r2
 800274a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800274e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002752:	fab2 f282 	clz	r2, r2
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	f042 0220 	orr.w	r2, r2, #32
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	f002 021f 	and.w	r2, r2, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f202 	lsl.w	r2, r1, r2
 8002768:	4013      	ands	r3, r2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d0ab      	beq.n	80026c6 <HAL_RCC_OscConfig+0x186>
 800276e:	e05c      	b.n	800282a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7ff fa2c 	bl	8001bcc <HAL_GetTick>
 8002774:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002778:	e00a      	b.n	8002790 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800277a:	f7ff fa27 	bl	8001bcc <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b64      	cmp	r3, #100	; 0x64
 8002788:	d902      	bls.n	8002790 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	f000 bde6 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
 8002790:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002794:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002798:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800279c:	fa93 f3a3 	rbit	r3, r3
 80027a0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80027a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a8:	fab3 f383 	clz	r3, r3
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d102      	bne.n	80027c2 <HAL_RCC_OscConfig+0x282>
 80027bc:	4b19      	ldr	r3, [pc, #100]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	e015      	b.n	80027ee <HAL_RCC_OscConfig+0x2ae>
 80027c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027c6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80027d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027da:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80027de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80027e2:	fa93 f3a3 	rbit	r3, r3
 80027e6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <HAL_RCC_OscConfig+0x2e4>)
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027f2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80027f6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80027fa:	fa92 f2a2 	rbit	r2, r2
 80027fe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002802:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002806:	fab2 f282 	clz	r2, r2
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	f042 0220 	orr.w	r2, r2, #32
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	f002 021f 	and.w	r2, r2, #31
 8002816:	2101      	movs	r1, #1
 8002818:	fa01 f202 	lsl.w	r2, r1, r2
 800281c:	4013      	ands	r3, r2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1ab      	bne.n	800277a <HAL_RCC_OscConfig+0x23a>
 8002822:	e002      	b.n	800282a <HAL_RCC_OscConfig+0x2ea>
 8002824:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8170 	beq.w	8002b1a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800283a:	4bd0      	ldr	r3, [pc, #832]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f003 030c 	and.w	r3, r3, #12
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00c      	beq.n	8002860 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002846:	4bcd      	ldr	r3, [pc, #820]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	2b08      	cmp	r3, #8
 8002850:	d16d      	bne.n	800292e <HAL_RCC_OscConfig+0x3ee>
 8002852:	4bca      	ldr	r3, [pc, #808]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800285a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800285e:	d166      	bne.n	800292e <HAL_RCC_OscConfig+0x3ee>
 8002860:	2302      	movs	r3, #2
 8002862:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800286a:	fa93 f3a3 	rbit	r3, r3
 800286e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002872:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002876:	fab3 f383 	clz	r3, r3
 800287a:	b2db      	uxtb	r3, r3
 800287c:	095b      	lsrs	r3, r3, #5
 800287e:	b2db      	uxtb	r3, r3
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b01      	cmp	r3, #1
 8002888:	d102      	bne.n	8002890 <HAL_RCC_OscConfig+0x350>
 800288a:	4bbc      	ldr	r3, [pc, #752]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	e013      	b.n	80028b8 <HAL_RCC_OscConfig+0x378>
 8002890:	2302      	movs	r3, #2
 8002892:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80028a2:	2302      	movs	r3, #2
 80028a4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80028a8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80028ac:	fa93 f3a3 	rbit	r3, r3
 80028b0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80028b4:	4bb1      	ldr	r3, [pc, #708]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	2202      	movs	r2, #2
 80028ba:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80028be:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80028c2:	fa92 f2a2 	rbit	r2, r2
 80028c6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80028ca:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80028ce:	fab2 f282 	clz	r2, r2
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	f042 0220 	orr.w	r2, r2, #32
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	f002 021f 	and.w	r2, r2, #31
 80028de:	2101      	movs	r1, #1
 80028e0:	fa01 f202 	lsl.w	r2, r1, r2
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_RCC_OscConfig+0x3ba>
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d002      	beq.n	80028fa <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	f000 bd31 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028fa:	4ba0      	ldr	r3, [pc, #640]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	21f8      	movs	r1, #248	; 0xf8
 800290a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002912:	fa91 f1a1 	rbit	r1, r1
 8002916:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800291a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800291e:	fab1 f181 	clz	r1, r1
 8002922:	b2c9      	uxtb	r1, r1
 8002924:	408b      	lsls	r3, r1
 8002926:	4995      	ldr	r1, [pc, #596]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002928:	4313      	orrs	r3, r2
 800292a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292c:	e0f5      	b.n	8002b1a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	f000 8085 	beq.w	8002a44 <HAL_RCC_OscConfig+0x504>
 800293a:	2301      	movs	r3, #1
 800293c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002940:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800294c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002950:	fab3 f383 	clz	r3, r3
 8002954:	b2db      	uxtb	r3, r3
 8002956:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800295a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	461a      	mov	r2, r3
 8002962:	2301      	movs	r3, #1
 8002964:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002966:	f7ff f931 	bl	8001bcc <HAL_GetTick>
 800296a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296e:	e00a      	b.n	8002986 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002970:	f7ff f92c 	bl	8001bcc <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	2b02      	cmp	r3, #2
 800297e:	d902      	bls.n	8002986 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	f000 bceb 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
 8002986:	2302      	movs	r3, #2
 8002988:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002998:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299c:	fab3 f383 	clz	r3, r3
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	095b      	lsrs	r3, r3, #5
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d102      	bne.n	80029b6 <HAL_RCC_OscConfig+0x476>
 80029b0:	4b72      	ldr	r3, [pc, #456]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	e013      	b.n	80029de <HAL_RCC_OscConfig+0x49e>
 80029b6:	2302      	movs	r3, #2
 80029b8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80029c8:	2302      	movs	r3, #2
 80029ca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80029ce:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80029da:	4b68      	ldr	r3, [pc, #416]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 80029dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029de:	2202      	movs	r2, #2
 80029e0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80029e4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80029e8:	fa92 f2a2 	rbit	r2, r2
 80029ec:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80029f0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80029f4:	fab2 f282 	clz	r2, r2
 80029f8:	b2d2      	uxtb	r2, r2
 80029fa:	f042 0220 	orr.w	r2, r2, #32
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	f002 021f 	and.w	r2, r2, #31
 8002a04:	2101      	movs	r1, #1
 8002a06:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d0af      	beq.n	8002970 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a10:	4b5a      	ldr	r3, [pc, #360]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a18:	1d3b      	adds	r3, r7, #4
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	21f8      	movs	r1, #248	; 0xf8
 8002a20:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002a28:	fa91 f1a1 	rbit	r1, r1
 8002a2c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002a30:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002a34:	fab1 f181 	clz	r1, r1
 8002a38:	b2c9      	uxtb	r1, r1
 8002a3a:	408b      	lsls	r3, r1
 8002a3c:	494f      	ldr	r1, [pc, #316]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]
 8002a42:	e06a      	b.n	8002b1a <HAL_RCC_OscConfig+0x5da>
 8002a44:	2301      	movs	r3, #1
 8002a46:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a4e:	fa93 f3a3 	rbit	r3, r3
 8002a52:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002a56:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a64:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7ff f8ac 	bl	8001bcc <HAL_GetTick>
 8002a74:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a78:	e00a      	b.n	8002a90 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a7a:	f7ff f8a7 	bl	8001bcc <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d902      	bls.n	8002a90 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	f000 bc66 	b.w	800335c <HAL_RCC_OscConfig+0xe1c>
 8002a90:	2302      	movs	r3, #2
 8002a92:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002aa2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d102      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x580>
 8002aba:	4b30      	ldr	r3, [pc, #192]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	e013      	b.n	8002ae8 <HAL_RCC_OscConfig+0x5a8>
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002aca:	fa93 f3a3 	rbit	r3, r3
 8002ace:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002ad8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002adc:	fa93 f3a3 	rbit	r3, r3
 8002ae0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002ae4:	4b25      	ldr	r3, [pc, #148]	; (8002b7c <HAL_RCC_OscConfig+0x63c>)
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae8:	2202      	movs	r2, #2
 8002aea:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002aee:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002af2:	fa92 f2a2 	rbit	r2, r2
 8002af6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002afa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002afe:	fab2 f282 	clz	r2, r2
 8002b02:	b2d2      	uxtb	r2, r2
 8002b04:	f042 0220 	orr.w	r2, r2, #32
 8002b08:	b2d2      	uxtb	r2, r2
 8002b0a:	f002 021f 	and.w	r2, r2, #31
 8002b0e:	2101      	movs	r1, #1
 8002b10:	fa01 f202 	lsl.w	r2, r1, r2
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1af      	bne.n	8002a7a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 80da 	beq.w	8002cde <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d069      	beq.n	8002c08 <HAL_RCC_OscConfig+0x6c8>
 8002b34:	2301      	movs	r3, #1
 8002b36:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b3e:	fa93 f3a3 	rbit	r3, r3
 8002b42:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002b46:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b4a:	fab3 f383 	clz	r3, r3
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	461a      	mov	r2, r3
 8002b52:	4b0b      	ldr	r3, [pc, #44]	; (8002b80 <HAL_RCC_OscConfig+0x640>)
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	461a      	mov	r2, r3
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5e:	f7ff f835 	bl	8001bcc <HAL_GetTick>
 8002b62:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b66:	e00d      	b.n	8002b84 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b68:	f7ff f830 	bl	8001bcc <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d905      	bls.n	8002b84 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e3ef      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	10908120 	.word	0x10908120
 8002b84:	2302      	movs	r3, #2
 8002b86:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b8e:	fa93 f2a3 	rbit	r2, r3
 8002b92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	fa93 f2a3 	rbit	r2, r3
 8002baa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002bae:	601a      	str	r2, [r3, #0]
 8002bb0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	fa93 f2a3 	rbit	r2, r3
 8002bc2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002bc6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc8:	4ba4      	ldr	r3, [pc, #656]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002bca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bcc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	6019      	str	r1, [r3, #0]
 8002bd4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	fa93 f1a3 	rbit	r1, r3
 8002bde:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002be2:	6019      	str	r1, [r3, #0]
  return result;
 8002be4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	f003 031f 	and.w	r3, r3, #31
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d0b0      	beq.n	8002b68 <HAL_RCC_OscConfig+0x628>
 8002c06:	e06a      	b.n	8002cde <HAL_RCC_OscConfig+0x79e>
 8002c08:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	fa93 f2a3 	rbit	r2, r3
 8002c1a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002c1e:	601a      	str	r2, [r3, #0]
  return result;
 8002c20:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002c24:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4b8c      	ldr	r3, [pc, #560]	; (8002e60 <HAL_RCC_OscConfig+0x920>)
 8002c30:	4413      	add	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	461a      	mov	r2, r3
 8002c36:	2300      	movs	r3, #0
 8002c38:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c3a:	f7fe ffc7 	bl	8001bcc <HAL_GetTick>
 8002c3e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c42:	e009      	b.n	8002c58 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c44:	f7fe ffc2 	bl	8001bcc <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e381      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8002c58:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	fa93 f2a3 	rbit	r2, r3
 8002c6a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c74:	2202      	movs	r2, #2
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	fa93 f2a3 	rbit	r2, r3
 8002c82:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	fa93 f2a3 	rbit	r2, r3
 8002c9a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c9e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca0:	4b6e      	ldr	r3, [pc, #440]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002ca2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ca4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ca8:	2102      	movs	r1, #2
 8002caa:	6019      	str	r1, [r3, #0]
 8002cac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	fa93 f1a3 	rbit	r1, r3
 8002cb6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002cba:	6019      	str	r1, [r3, #0]
  return result;
 8002cbc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f003 031f 	and.w	r3, r3, #31
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1b2      	bne.n	8002c44 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cde:	1d3b      	adds	r3, r7, #4
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8157 	beq.w	8002f9c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cf4:	4b59      	ldr	r3, [pc, #356]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d112      	bne.n	8002d26 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	4b56      	ldr	r3, [pc, #344]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	4a55      	ldr	r2, [pc, #340]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d0a:	61d3      	str	r3, [r2, #28]
 8002d0c:	4b53      	ldr	r3, [pc, #332]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002d14:	f107 030c 	add.w	r3, r7, #12
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	f107 030c 	add.w	r3, r7, #12
 8002d1e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d26:	4b4f      	ldr	r3, [pc, #316]	; (8002e64 <HAL_RCC_OscConfig+0x924>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d11a      	bne.n	8002d68 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d32:	4b4c      	ldr	r3, [pc, #304]	; (8002e64 <HAL_RCC_OscConfig+0x924>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a4b      	ldr	r2, [pc, #300]	; (8002e64 <HAL_RCC_OscConfig+0x924>)
 8002d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d3c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3e:	f7fe ff45 	bl	8001bcc <HAL_GetTick>
 8002d42:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d46:	e009      	b.n	8002d5c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d48:	f7fe ff40 	bl	8001bcc <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b64      	cmp	r3, #100	; 0x64
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e2ff      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5c:	4b41      	ldr	r3, [pc, #260]	; (8002e64 <HAL_RCC_OscConfig+0x924>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0ef      	beq.n	8002d48 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d68:	1d3b      	adds	r3, r7, #4
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d106      	bne.n	8002d80 <HAL_RCC_OscConfig+0x840>
 8002d72:	4b3a      	ldr	r3, [pc, #232]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	4a39      	ldr	r2, [pc, #228]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6213      	str	r3, [r2, #32]
 8002d7e:	e02f      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a0>
 8002d80:	1d3b      	adds	r3, r7, #4
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10c      	bne.n	8002da4 <HAL_RCC_OscConfig+0x864>
 8002d8a:	4b34      	ldr	r3, [pc, #208]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	4a33      	ldr	r2, [pc, #204]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d90:	f023 0301 	bic.w	r3, r3, #1
 8002d94:	6213      	str	r3, [r2, #32]
 8002d96:	4b31      	ldr	r3, [pc, #196]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	4a30      	ldr	r2, [pc, #192]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002d9c:	f023 0304 	bic.w	r3, r3, #4
 8002da0:	6213      	str	r3, [r2, #32]
 8002da2:	e01d      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a0>
 8002da4:	1d3b      	adds	r3, r7, #4
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b05      	cmp	r3, #5
 8002dac:	d10c      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x888>
 8002dae:	4b2b      	ldr	r3, [pc, #172]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	4a2a      	ldr	r2, [pc, #168]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002db4:	f043 0304 	orr.w	r3, r3, #4
 8002db8:	6213      	str	r3, [r2, #32]
 8002dba:	4b28      	ldr	r3, [pc, #160]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	4a27      	ldr	r2, [pc, #156]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6213      	str	r3, [r2, #32]
 8002dc6:	e00b      	b.n	8002de0 <HAL_RCC_OscConfig+0x8a0>
 8002dc8:	4b24      	ldr	r3, [pc, #144]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4a23      	ldr	r2, [pc, #140]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dce:	f023 0301 	bic.w	r3, r3, #1
 8002dd2:	6213      	str	r3, [r2, #32]
 8002dd4:	4b21      	ldr	r3, [pc, #132]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dd6:	6a1b      	ldr	r3, [r3, #32]
 8002dd8:	4a20      	ldr	r2, [pc, #128]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002dda:	f023 0304 	bic.w	r3, r3, #4
 8002dde:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002de0:	1d3b      	adds	r3, r7, #4
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d06a      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dea:	f7fe feef 	bl	8001bcc <HAL_GetTick>
 8002dee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df2:	e00b      	b.n	8002e0c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002df4:	f7fe feea 	bl	8001bcc <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e2a7      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8002e0c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e10:	2202      	movs	r2, #2
 8002e12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e14:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002e28:	2202      	movs	r2, #2
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	fa93 f2a3 	rbit	r2, r3
 8002e36:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002e3a:	601a      	str	r2, [r3, #0]
  return result;
 8002e3c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002e40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	f043 0302 	orr.w	r3, r3, #2
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d108      	bne.n	8002e68 <HAL_RCC_OscConfig+0x928>
 8002e56:	4b01      	ldr	r3, [pc, #4]	; (8002e5c <HAL_RCC_OscConfig+0x91c>)
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	e013      	b.n	8002e84 <HAL_RCC_OscConfig+0x944>
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	10908120 	.word	0x10908120
 8002e64:	40007000 	.word	0x40007000
 8002e68:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	fa93 f2a3 	rbit	r2, r3
 8002e7a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	4bc0      	ldr	r3, [pc, #768]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002e88:	2102      	movs	r1, #2
 8002e8a:	6011      	str	r1, [r2, #0]
 8002e8c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	fa92 f1a2 	rbit	r1, r2
 8002e96:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e9a:	6011      	str	r1, [r2, #0]
  return result;
 8002e9c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	fab2 f282 	clz	r2, r2
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	f002 021f 	and.w	r2, r2, #31
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d09a      	beq.n	8002df4 <HAL_RCC_OscConfig+0x8b4>
 8002ebe:	e063      	b.n	8002f88 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec0:	f7fe fe84 	bl	8001bcc <HAL_GetTick>
 8002ec4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec8:	e00b      	b.n	8002ee2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eca:	f7fe fe7f 	bl	8001bcc <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e23c      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8002ee2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	fa93 f2a3 	rbit	r2, r3
 8002ef4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002efe:	2202      	movs	r2, #2
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	fa93 f2a3 	rbit	r2, r3
 8002f0c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f10:	601a      	str	r2, [r3, #0]
  return result;
 8002f12:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f16:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	095b      	lsrs	r3, r3, #5
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	f043 0302 	orr.w	r3, r3, #2
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d102      	bne.n	8002f32 <HAL_RCC_OscConfig+0x9f2>
 8002f2c:	4b95      	ldr	r3, [pc, #596]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	e00d      	b.n	8002f4e <HAL_RCC_OscConfig+0xa0e>
 8002f32:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002f36:	2202      	movs	r2, #2
 8002f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	fa93 f2a3 	rbit	r2, r3
 8002f44:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002f48:	601a      	str	r2, [r3, #0]
 8002f4a:	4b8e      	ldr	r3, [pc, #568]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002f52:	2102      	movs	r1, #2
 8002f54:	6011      	str	r1, [r2, #0]
 8002f56:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	fa92 f1a2 	rbit	r1, r2
 8002f60:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f64:	6011      	str	r1, [r2, #0]
  return result;
 8002f66:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	fab2 f282 	clz	r2, r2
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f76:	b2d2      	uxtb	r2, r2
 8002f78:	f002 021f 	and.w	r2, r2, #31
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1a0      	bne.n	8002eca <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f88:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d105      	bne.n	8002f9c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f90:	4b7c      	ldr	r3, [pc, #496]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	4a7b      	ldr	r2, [pc, #492]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f9c:	1d3b      	adds	r3, r7, #4
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 81d9 	beq.w	800335a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fa8:	4b76      	ldr	r3, [pc, #472]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 030c 	and.w	r3, r3, #12
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	f000 81a6 	beq.w	8003302 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fb6:	1d3b      	adds	r3, r7, #4
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	f040 811e 	bne.w	80031fe <HAL_RCC_OscConfig+0xcbe>
 8002fc2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002fc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	fa93 f2a3 	rbit	r2, r3
 8002fd6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002fda:	601a      	str	r2, [r3, #0]
  return result;
 8002fdc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002fe0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002fec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fde8 	bl	8001bcc <HAL_GetTick>
 8002ffc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003000:	e009      	b.n	8003016 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003002:	f7fe fde3 	bl	8001bcc <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e1a2      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8003016:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800301a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800301e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	fa93 f2a3 	rbit	r2, r3
 800302a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800302e:	601a      	str	r2, [r3, #0]
  return result;
 8003030:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003034:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	095b      	lsrs	r3, r3, #5
 800303e:	b2db      	uxtb	r3, r3
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b01      	cmp	r3, #1
 8003048:	d102      	bne.n	8003050 <HAL_RCC_OscConfig+0xb10>
 800304a:	4b4e      	ldr	r3, [pc, #312]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	e01b      	b.n	8003088 <HAL_RCC_OscConfig+0xb48>
 8003050:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003054:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800305a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	fa93 f2a3 	rbit	r2, r3
 8003064:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800306e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	fa93 f2a3 	rbit	r2, r3
 800307e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	4b3f      	ldr	r3, [pc, #252]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800308c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003090:	6011      	str	r1, [r2, #0]
 8003092:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	fa92 f1a2 	rbit	r1, r2
 800309c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80030a0:	6011      	str	r1, [r2, #0]
  return result;
 80030a2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	fab2 f282 	clz	r2, r2
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	f042 0220 	orr.w	r2, r2, #32
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	f002 021f 	and.w	r2, r2, #31
 80030b8:	2101      	movs	r1, #1
 80030ba:	fa01 f202 	lsl.w	r2, r1, r2
 80030be:	4013      	ands	r3, r2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d19e      	bne.n	8003002 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c4:	4b2f      	ldr	r3, [pc, #188]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	f023 020f 	bic.w	r2, r3, #15
 80030cc:	1d3b      	adds	r3, r7, #4
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	492c      	ldr	r1, [pc, #176]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80030d8:	4b2a      	ldr	r3, [pc, #168]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80030e0:	1d3b      	adds	r3, r7, #4
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6a19      	ldr	r1, [r3, #32]
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	430b      	orrs	r3, r1
 80030ee:	4925      	ldr	r1, [pc, #148]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
 80030f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80030f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80030fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	fa93 f2a3 	rbit	r2, r3
 8003108:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800310c:	601a      	str	r2, [r3, #0]
  return result;
 800310e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003112:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003114:	fab3 f383 	clz	r3, r3
 8003118:	b2db      	uxtb	r3, r3
 800311a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800311e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	461a      	mov	r2, r3
 8003126:	2301      	movs	r3, #1
 8003128:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312a:	f7fe fd4f 	bl	8001bcc <HAL_GetTick>
 800312e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003132:	e009      	b.n	8003148 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003134:	f7fe fd4a 	bl	8001bcc <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d901      	bls.n	8003148 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e109      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8003148:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800314c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003150:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003152:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	fa93 f2a3 	rbit	r2, r3
 800315c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003160:	601a      	str	r2, [r3, #0]
  return result;
 8003162:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003166:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b01      	cmp	r3, #1
 800317a:	d105      	bne.n	8003188 <HAL_RCC_OscConfig+0xc48>
 800317c:	4b01      	ldr	r3, [pc, #4]	; (8003184 <HAL_RCC_OscConfig+0xc44>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	e01e      	b.n	80031c0 <HAL_RCC_OscConfig+0xc80>
 8003182:	bf00      	nop
 8003184:	40021000 	.word	0x40021000
 8003188:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800318c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003190:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	fa93 f2a3 	rbit	r2, r3
 800319c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80031a0:	601a      	str	r2, [r3, #0]
 80031a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	fa93 f2a3 	rbit	r2, r3
 80031b6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	4b6a      	ldr	r3, [pc, #424]	; (8003368 <HAL_RCC_OscConfig+0xe28>)
 80031be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031c4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80031c8:	6011      	str	r1, [r2, #0]
 80031ca:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	fa92 f1a2 	rbit	r1, r2
 80031d4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80031d8:	6011      	str	r1, [r2, #0]
  return result;
 80031da:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80031de:	6812      	ldr	r2, [r2, #0]
 80031e0:	fab2 f282 	clz	r2, r2
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	f042 0220 	orr.w	r2, r2, #32
 80031ea:	b2d2      	uxtb	r2, r2
 80031ec:	f002 021f 	and.w	r2, r2, #31
 80031f0:	2101      	movs	r1, #1
 80031f2:	fa01 f202 	lsl.w	r2, r1, r2
 80031f6:	4013      	ands	r3, r2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d09b      	beq.n	8003134 <HAL_RCC_OscConfig+0xbf4>
 80031fc:	e0ad      	b.n	800335a <HAL_RCC_OscConfig+0xe1a>
 80031fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003202:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003206:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003208:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	fa93 f2a3 	rbit	r2, r3
 8003212:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003216:	601a      	str	r2, [r3, #0]
  return result;
 8003218:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800321c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321e:	fab3 f383 	clz	r3, r3
 8003222:	b2db      	uxtb	r3, r3
 8003224:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003228:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	461a      	mov	r2, r3
 8003230:	2300      	movs	r3, #0
 8003232:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003234:	f7fe fcca 	bl	8001bcc <HAL_GetTick>
 8003238:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800323c:	e009      	b.n	8003252 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800323e:	f7fe fcc5 	bl	8001bcc <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e084      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
 8003252:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003256:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800325a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	fa93 f2a3 	rbit	r2, r3
 8003266:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800326a:	601a      	str	r2, [r3, #0]
  return result;
 800326c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003270:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	095b      	lsrs	r3, r3, #5
 800327a:	b2db      	uxtb	r3, r3
 800327c:	f043 0301 	orr.w	r3, r3, #1
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b01      	cmp	r3, #1
 8003284:	d102      	bne.n	800328c <HAL_RCC_OscConfig+0xd4c>
 8003286:	4b38      	ldr	r3, [pc, #224]	; (8003368 <HAL_RCC_OscConfig+0xe28>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	e01b      	b.n	80032c4 <HAL_RCC_OscConfig+0xd84>
 800328c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003290:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003294:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fa93 f2a3 	rbit	r2, r3
 80032a0:	f107 0320 	add.w	r3, r7, #32
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	f107 031c 	add.w	r3, r7, #28
 80032aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	f107 031c 	add.w	r3, r7, #28
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	fa93 f2a3 	rbit	r2, r3
 80032ba:	f107 0318 	add.w	r3, r7, #24
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	4b29      	ldr	r3, [pc, #164]	; (8003368 <HAL_RCC_OscConfig+0xe28>)
 80032c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c4:	f107 0214 	add.w	r2, r7, #20
 80032c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032cc:	6011      	str	r1, [r2, #0]
 80032ce:	f107 0214 	add.w	r2, r7, #20
 80032d2:	6812      	ldr	r2, [r2, #0]
 80032d4:	fa92 f1a2 	rbit	r1, r2
 80032d8:	f107 0210 	add.w	r2, r7, #16
 80032dc:	6011      	str	r1, [r2, #0]
  return result;
 80032de:	f107 0210 	add.w	r2, r7, #16
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	fab2 f282 	clz	r2, r2
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	f042 0220 	orr.w	r2, r2, #32
 80032ee:	b2d2      	uxtb	r2, r2
 80032f0:	f002 021f 	and.w	r2, r2, #31
 80032f4:	2101      	movs	r1, #1
 80032f6:	fa01 f202 	lsl.w	r2, r1, r2
 80032fa:	4013      	ands	r3, r2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d19e      	bne.n	800323e <HAL_RCC_OscConfig+0xcfe>
 8003300:	e02b      	b.n	800335a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003302:	1d3b      	adds	r3, r7, #4
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e025      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003310:	4b15      	ldr	r3, [pc, #84]	; (8003368 <HAL_RCC_OscConfig+0xe28>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003318:	4b13      	ldr	r3, [pc, #76]	; (8003368 <HAL_RCC_OscConfig+0xe28>)
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003320:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003324:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003328:	1d3b      	adds	r3, r7, #4
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	429a      	cmp	r2, r3
 8003330:	d111      	bne.n	8003356 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003332:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003336:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800333a:	1d3b      	adds	r3, r7, #4
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003340:	429a      	cmp	r2, r3
 8003342:	d108      	bne.n	8003356 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003344:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003348:	f003 020f 	and.w	r2, r3, #15
 800334c:	1d3b      	adds	r3, r7, #4
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003352:	429a      	cmp	r2, r3
 8003354:	d001      	beq.n	800335a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e000      	b.n	800335c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000

0800336c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b09e      	sub	sp, #120	; 0x78
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003376:	2300      	movs	r3, #0
 8003378:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e162      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003384:	4b90      	ldr	r3, [pc, #576]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d910      	bls.n	80033b4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003392:	4b8d      	ldr	r3, [pc, #564]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f023 0207 	bic.w	r2, r3, #7
 800339a:	498b      	ldr	r1, [pc, #556]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	4313      	orrs	r3, r2
 80033a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033a2:	4b89      	ldr	r3, [pc, #548]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e14a      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d008      	beq.n	80033d2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c0:	4b82      	ldr	r3, [pc, #520]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	497f      	ldr	r1, [pc, #508]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f000 80dc 	beq.w	8003598 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d13c      	bne.n	8003462 <HAL_RCC_ClockConfig+0xf6>
 80033e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033ec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033f0:	fa93 f3a3 	rbit	r3, r3
 80033f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80033f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f8:	fab3 f383 	clz	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	b2db      	uxtb	r3, r3
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	d102      	bne.n	8003412 <HAL_RCC_ClockConfig+0xa6>
 800340c:	4b6f      	ldr	r3, [pc, #444]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	e00f      	b.n	8003432 <HAL_RCC_ClockConfig+0xc6>
 8003412:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003416:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	667b      	str	r3, [r7, #100]	; 0x64
 8003420:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003424:	663b      	str	r3, [r7, #96]	; 0x60
 8003426:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003428:	fa93 f3a3 	rbit	r3, r3
 800342c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800342e:	4b67      	ldr	r3, [pc, #412]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003432:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003436:	65ba      	str	r2, [r7, #88]	; 0x58
 8003438:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800343a:	fa92 f2a2 	rbit	r2, r2
 800343e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003440:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003442:	fab2 f282 	clz	r2, r2
 8003446:	b2d2      	uxtb	r2, r2
 8003448:	f042 0220 	orr.w	r2, r2, #32
 800344c:	b2d2      	uxtb	r2, r2
 800344e:	f002 021f 	and.w	r2, r2, #31
 8003452:	2101      	movs	r1, #1
 8003454:	fa01 f202 	lsl.w	r2, r1, r2
 8003458:	4013      	ands	r3, r2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d17b      	bne.n	8003556 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e0f3      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d13c      	bne.n	80034e4 <HAL_RCC_ClockConfig+0x178>
 800346a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800346e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003472:	fa93 f3a3 	rbit	r3, r3
 8003476:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	095b      	lsrs	r3, r3, #5
 8003482:	b2db      	uxtb	r3, r3
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d102      	bne.n	8003494 <HAL_RCC_ClockConfig+0x128>
 800348e:	4b4f      	ldr	r3, [pc, #316]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	e00f      	b.n	80034b4 <HAL_RCC_ClockConfig+0x148>
 8003494:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003498:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800349c:	fa93 f3a3 	rbit	r3, r3
 80034a0:	647b      	str	r3, [r7, #68]	; 0x44
 80034a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034a6:	643b      	str	r3, [r7, #64]	; 0x40
 80034a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034aa:	fa93 f3a3 	rbit	r3, r3
 80034ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034b0:	4b46      	ldr	r3, [pc, #280]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034b8:	63ba      	str	r2, [r7, #56]	; 0x38
 80034ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034bc:	fa92 f2a2 	rbit	r2, r2
 80034c0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80034c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034c4:	fab2 f282 	clz	r2, r2
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	f042 0220 	orr.w	r2, r2, #32
 80034ce:	b2d2      	uxtb	r2, r2
 80034d0:	f002 021f 	and.w	r2, r2, #31
 80034d4:	2101      	movs	r1, #1
 80034d6:	fa01 f202 	lsl.w	r2, r1, r2
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d13a      	bne.n	8003556 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0b2      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
 80034e4:	2302      	movs	r3, #2
 80034e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ea:	fa93 f3a3 	rbit	r3, r3
 80034ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80034f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	095b      	lsrs	r3, r3, #5
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b01      	cmp	r3, #1
 8003504:	d102      	bne.n	800350c <HAL_RCC_ClockConfig+0x1a0>
 8003506:	4b31      	ldr	r3, [pc, #196]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	e00d      	b.n	8003528 <HAL_RCC_ClockConfig+0x1bc>
 800350c:	2302      	movs	r3, #2
 800350e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003512:	fa93 f3a3 	rbit	r3, r3
 8003516:	627b      	str	r3, [r7, #36]	; 0x24
 8003518:	2302      	movs	r3, #2
 800351a:	623b      	str	r3, [r7, #32]
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	61fb      	str	r3, [r7, #28]
 8003524:	4b29      	ldr	r3, [pc, #164]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	2202      	movs	r2, #2
 800352a:	61ba      	str	r2, [r7, #24]
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	fa92 f2a2 	rbit	r2, r2
 8003532:	617a      	str	r2, [r7, #20]
  return result;
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	fab2 f282 	clz	r2, r2
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	f042 0220 	orr.w	r2, r2, #32
 8003540:	b2d2      	uxtb	r2, r2
 8003542:	f002 021f 	and.w	r2, r2, #31
 8003546:	2101      	movs	r1, #1
 8003548:	fa01 f202 	lsl.w	r2, r1, r2
 800354c:	4013      	ands	r3, r2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e079      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003556:	4b1d      	ldr	r3, [pc, #116]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f023 0203 	bic.w	r2, r3, #3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	491a      	ldr	r1, [pc, #104]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003564:	4313      	orrs	r3, r2
 8003566:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003568:	f7fe fb30 	bl	8001bcc <HAL_GetTick>
 800356c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356e:	e00a      	b.n	8003586 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003570:	f7fe fb2c 	bl	8001bcc <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	f241 3288 	movw	r2, #5000	; 0x1388
 800357e:	4293      	cmp	r3, r2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e061      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003586:	4b11      	ldr	r3, [pc, #68]	; (80035cc <HAL_RCC_ClockConfig+0x260>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 020c 	and.w	r2, r3, #12
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	429a      	cmp	r2, r3
 8003596:	d1eb      	bne.n	8003570 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003598:	4b0b      	ldr	r3, [pc, #44]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d214      	bcs.n	80035d0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a6:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 0207 	bic.w	r2, r3, #7
 80035ae:	4906      	ldr	r1, [pc, #24]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b6:	4b04      	ldr	r3, [pc, #16]	; (80035c8 <HAL_RCC_ClockConfig+0x25c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d005      	beq.n	80035d0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e040      	b.n	800364a <HAL_RCC_ClockConfig+0x2de>
 80035c8:	40022000 	.word	0x40022000
 80035cc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d008      	beq.n	80035ee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035dc:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <HAL_RCC_ClockConfig+0x2e8>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	491a      	ldr	r1, [pc, #104]	; (8003654 <HAL_RCC_ClockConfig+0x2e8>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d009      	beq.n	800360e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035fa:	4b16      	ldr	r3, [pc, #88]	; (8003654 <HAL_RCC_ClockConfig+0x2e8>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4912      	ldr	r1, [pc, #72]	; (8003654 <HAL_RCC_ClockConfig+0x2e8>)
 800360a:	4313      	orrs	r3, r2
 800360c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800360e:	f000 f829 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 8003612:	4601      	mov	r1, r0
 8003614:	4b0f      	ldr	r3, [pc, #60]	; (8003654 <HAL_RCC_ClockConfig+0x2e8>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800361c:	22f0      	movs	r2, #240	; 0xf0
 800361e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	fa92 f2a2 	rbit	r2, r2
 8003626:	60fa      	str	r2, [r7, #12]
  return result;
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	fab2 f282 	clz	r2, r2
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	40d3      	lsrs	r3, r2
 8003632:	4a09      	ldr	r2, [pc, #36]	; (8003658 <HAL_RCC_ClockConfig+0x2ec>)
 8003634:	5cd3      	ldrb	r3, [r2, r3]
 8003636:	fa21 f303 	lsr.w	r3, r1, r3
 800363a:	4a08      	ldr	r2, [pc, #32]	; (800365c <HAL_RCC_ClockConfig+0x2f0>)
 800363c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800363e:	4b08      	ldr	r3, [pc, #32]	; (8003660 <HAL_RCC_ClockConfig+0x2f4>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe fa7e 	bl	8001b44 <HAL_InitTick>
  
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3778      	adds	r7, #120	; 0x78
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000
 8003658:	08006ee8 	.word	0x08006ee8
 800365c:	20000074 	.word	0x20000074
 8003660:	20000078 	.word	0x20000078

08003664 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003664:	b480      	push	{r7}
 8003666:	b08b      	sub	sp, #44	; 0x2c
 8003668:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	61fb      	str	r3, [r7, #28]
 800366e:	2300      	movs	r3, #0
 8003670:	61bb      	str	r3, [r7, #24]
 8003672:	2300      	movs	r3, #0
 8003674:	627b      	str	r3, [r7, #36]	; 0x24
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800367e:	4b2a      	ldr	r3, [pc, #168]	; (8003728 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f003 030c 	and.w	r3, r3, #12
 800368a:	2b04      	cmp	r3, #4
 800368c:	d002      	beq.n	8003694 <HAL_RCC_GetSysClockFreq+0x30>
 800368e:	2b08      	cmp	r3, #8
 8003690:	d003      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x36>
 8003692:	e03f      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003694:	4b25      	ldr	r3, [pc, #148]	; (800372c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003696:	623b      	str	r3, [r7, #32]
      break;
 8003698:	e03f      	b.n	800371a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80036a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80036a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a6:	68ba      	ldr	r2, [r7, #8]
 80036a8:	fa92 f2a2 	rbit	r2, r2
 80036ac:	607a      	str	r2, [r7, #4]
  return result;
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	fab2 f282 	clz	r2, r2
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	40d3      	lsrs	r3, r2
 80036b8:	4a1d      	ldr	r2, [pc, #116]	; (8003730 <HAL_RCC_GetSysClockFreq+0xcc>)
 80036ba:	5cd3      	ldrb	r3, [r2, r3]
 80036bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036be:	4b1a      	ldr	r3, [pc, #104]	; (8003728 <HAL_RCC_GetSysClockFreq+0xc4>)
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	220f      	movs	r2, #15
 80036c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	fa92 f2a2 	rbit	r2, r2
 80036d0:	60fa      	str	r2, [r7, #12]
  return result;
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	fab2 f282 	clz	r2, r2
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	40d3      	lsrs	r3, r2
 80036dc:	4a15      	ldr	r2, [pc, #84]	; (8003734 <HAL_RCC_GetSysClockFreq+0xd0>)
 80036de:	5cd3      	ldrb	r3, [r2, r3]
 80036e0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d008      	beq.n	80036fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036ec:	4a0f      	ldr	r2, [pc, #60]	; (800372c <HAL_RCC_GetSysClockFreq+0xc8>)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	fb02 f303 	mul.w	r3, r2, r3
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24
 80036fc:	e007      	b.n	800370e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036fe:	4a0b      	ldr	r2, [pc, #44]	; (800372c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	fbb2 f2f3 	udiv	r2, r2, r3
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	fb02 f303 	mul.w	r3, r2, r3
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	623b      	str	r3, [r7, #32]
      break;
 8003712:	e002      	b.n	800371a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003714:	4b05      	ldr	r3, [pc, #20]	; (800372c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003716:	623b      	str	r3, [r7, #32]
      break;
 8003718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371a:	6a3b      	ldr	r3, [r7, #32]
}
 800371c:	4618      	mov	r0, r3
 800371e:	372c      	adds	r7, #44	; 0x2c
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	40021000 	.word	0x40021000
 800372c:	007a1200 	.word	0x007a1200
 8003730:	08006f00 	.word	0x08006f00
 8003734:	08006f10 	.word	0x08006f10

08003738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <HAL_RCC_GetHCLKFreq+0x14>)
 800373e:	681b      	ldr	r3, [r3, #0]
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	20000074 	.word	0x20000074

08003750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003756:	f7ff ffef 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 800375a:	4601      	mov	r1, r0
 800375c:	4b0b      	ldr	r3, [pc, #44]	; (800378c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003764:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003768:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	fa92 f2a2 	rbit	r2, r2
 8003770:	603a      	str	r2, [r7, #0]
  return result;
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	fab2 f282 	clz	r2, r2
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	40d3      	lsrs	r3, r2
 800377c:	4a04      	ldr	r2, [pc, #16]	; (8003790 <HAL_RCC_GetPCLK1Freq+0x40>)
 800377e:	5cd3      	ldrb	r3, [r2, r3]
 8003780:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40021000 	.word	0x40021000
 8003790:	08006ef8 	.word	0x08006ef8

08003794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800379a:	f7ff ffcd 	bl	8003738 <HAL_RCC_GetHCLKFreq>
 800379e:	4601      	mov	r1, r0
 80037a0:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80037a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80037ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	fa92 f2a2 	rbit	r2, r2
 80037b4:	603a      	str	r2, [r7, #0]
  return result;
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	fab2 f282 	clz	r2, r2
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	40d3      	lsrs	r3, r2
 80037c0:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80037c2:	5cd3      	ldrb	r3, [r2, r3]
 80037c4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037c8:	4618      	mov	r0, r3
 80037ca:	3708      	adds	r7, #8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40021000 	.word	0x40021000
 80037d4:	08006ef8 	.word	0x08006ef8

080037d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b092      	sub	sp, #72	; 0x48
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 80d7 	beq.w	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80037f6:	2300      	movs	r3, #0
 80037f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fc:	4b4e      	ldr	r3, [pc, #312]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037fe:	69db      	ldr	r3, [r3, #28]
 8003800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10e      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003808:	4b4b      	ldr	r3, [pc, #300]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380a:	69db      	ldr	r3, [r3, #28]
 800380c:	4a4a      	ldr	r2, [pc, #296]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003812:	61d3      	str	r3, [r2, #28]
 8003814:	4b48      	ldr	r3, [pc, #288]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003816:	69db      	ldr	r3, [r3, #28]
 8003818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003820:	2301      	movs	r3, #1
 8003822:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003826:	4b45      	ldr	r3, [pc, #276]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382e:	2b00      	cmp	r3, #0
 8003830:	d118      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003832:	4b42      	ldr	r3, [pc, #264]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a41      	ldr	r2, [pc, #260]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800383c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800383e:	f7fe f9c5 	bl	8001bcc <HAL_GetTick>
 8003842:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	e008      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003846:	f7fe f9c1 	bl	8001bcc <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b64      	cmp	r3, #100	; 0x64
 8003852:	d901      	bls.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1d6      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003858:	4b38      	ldr	r3, [pc, #224]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003864:	4b34      	ldr	r3, [pc, #208]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800386e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 8084 	beq.w	800397e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800387e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003880:	429a      	cmp	r2, r3
 8003882:	d07c      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003884:	4b2c      	ldr	r3, [pc, #176]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800388e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003892:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003896:	fa93 f3a3 	rbit	r3, r3
 800389a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800389c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800389e:	fab3 f383 	clz	r3, r3
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	461a      	mov	r2, r3
 80038a6:	4b26      	ldr	r3, [pc, #152]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038a8:	4413      	add	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	461a      	mov	r2, r3
 80038ae:	2301      	movs	r3, #1
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80038c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	461a      	mov	r2, r3
 80038ca:	4b1d      	ldr	r3, [pc, #116]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	461a      	mov	r2, r3
 80038d2:	2300      	movs	r3, #0
 80038d4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038d6:	4a18      	ldr	r2, [pc, #96]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038da:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d04b      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e6:	f7fe f971 	bl	8001bcc <HAL_GetTick>
 80038ea:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ec:	e00a      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ee:	f7fe f96d 	bl	8001bcc <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d901      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e180      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003904:	2302      	movs	r3, #2
 8003906:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390a:	fa93 f3a3 	rbit	r3, r3
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
 8003910:	2302      	movs	r3, #2
 8003912:	623b      	str	r3, [r7, #32]
 8003914:	6a3b      	ldr	r3, [r7, #32]
 8003916:	fa93 f3a3 	rbit	r3, r3
 800391a:	61fb      	str	r3, [r7, #28]
  return result;
 800391c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	095b      	lsrs	r3, r3, #5
 8003926:	b2db      	uxtb	r3, r3
 8003928:	f043 0302 	orr.w	r3, r3, #2
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d108      	bne.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003932:	4b01      	ldr	r3, [pc, #4]	; (8003938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	e00d      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003938:	40021000 	.word	0x40021000
 800393c:	40007000 	.word	0x40007000
 8003940:	10908100 	.word	0x10908100
 8003944:	2302      	movs	r3, #2
 8003946:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	fa93 f3a3 	rbit	r3, r3
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	4ba0      	ldr	r3, [pc, #640]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	2202      	movs	r2, #2
 8003956:	613a      	str	r2, [r7, #16]
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	fa92 f2a2 	rbit	r2, r2
 800395e:	60fa      	str	r2, [r7, #12]
  return result;
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	fab2 f282 	clz	r2, r2
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800396c:	b2d2      	uxtb	r2, r2
 800396e:	f002 021f 	and.w	r2, r2, #31
 8003972:	2101      	movs	r1, #1
 8003974:	fa01 f202 	lsl.w	r2, r1, r2
 8003978:	4013      	ands	r3, r2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0b7      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800397e:	4b95      	ldr	r3, [pc, #596]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	4992      	ldr	r1, [pc, #584]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800398c:	4313      	orrs	r3, r2
 800398e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003990:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003994:	2b01      	cmp	r3, #1
 8003996:	d105      	bne.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003998:	4b8e      	ldr	r3, [pc, #568]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	4a8d      	ldr	r2, [pc, #564]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800399e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d008      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039b0:	4b88      	ldr	r3, [pc, #544]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b4:	f023 0203 	bic.w	r2, r3, #3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	4985      	ldr	r1, [pc, #532]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d008      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039ce:	4b81      	ldr	r3, [pc, #516]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	497e      	ldr	r1, [pc, #504]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d008      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039ec:	4b79      	ldr	r3, [pc, #484]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	4976      	ldr	r1, [pc, #472]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0320 	and.w	r3, r3, #32
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a0a:	4b72      	ldr	r3, [pc, #456]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0e:	f023 0210 	bic.w	r2, r3, #16
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	496f      	ldr	r1, [pc, #444]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d008      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003a28:	4b6a      	ldr	r3, [pc, #424]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a34:	4967      	ldr	r1, [pc, #412]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d008      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a46:	4b63      	ldr	r3, [pc, #396]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	f023 0220 	bic.w	r2, r3, #32
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a1b      	ldr	r3, [r3, #32]
 8003a52:	4960      	ldr	r1, [pc, #384]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d008      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a64:	4b5b      	ldr	r3, [pc, #364]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a68:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	4958      	ldr	r1, [pc, #352]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a82:	4b54      	ldr	r3, [pc, #336]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	4951      	ldr	r1, [pc, #324]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0310 	and.w	r3, r3, #16
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003aa0:	4b4c      	ldr	r3, [pc, #304]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	4949      	ldr	r1, [pc, #292]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d008      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003abe:	4b45      	ldr	r3, [pc, #276]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	4942      	ldr	r1, [pc, #264]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003adc:	4b3d      	ldr	r3, [pc, #244]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae8:	493a      	ldr	r1, [pc, #232]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d008      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003afa:	4b36      	ldr	r3, [pc, #216]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b06:	4933      	ldr	r1, [pc, #204]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b18:	4b2e      	ldr	r3, [pc, #184]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b24:	492b      	ldr	r1, [pc, #172]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003b36:	4b27      	ldr	r3, [pc, #156]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	4924      	ldr	r1, [pc, #144]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003b54:	4b1f      	ldr	r3, [pc, #124]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b60:	491c      	ldr	r1, [pc, #112]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d008      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003b72:	4b18      	ldr	r3, [pc, #96]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b7e:	4915      	ldr	r1, [pc, #84]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003b90:	4b10      	ldr	r3, [pc, #64]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b94:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9c:	490d      	ldr	r1, [pc, #52]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d008      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bba:	4906      	ldr	r1, [pc, #24]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00c      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003bcc:	4b01      	ldr	r3, [pc, #4]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	e002      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003be0:	490b      	ldr	r1, [pc, #44]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d008      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003bf2:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bfe:	4904      	ldr	r1, [pc, #16]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3748      	adds	r7, #72	; 0x48
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40021000 	.word	0x40021000

08003c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e040      	b.n	8003ca8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fd fdaa 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0201 	bic.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fb4c 	bl	80042f0 <UART_SetConfig>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e022      	b.n	8003ca8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fd5a 	bl	8004724 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fde1 	bl	8004868 <UART_CheckIdleState>
 8003ca6:	4603      	mov	r3, r0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cc4:	2b20      	cmp	r3, #32
 8003cc6:	f040 8081 	bne.w	8003dcc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_UART_Transmit+0x26>
 8003cd0:	88fb      	ldrh	r3, [r7, #6]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e079      	b.n	8003dce <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_UART_Transmit+0x38>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e072      	b.n	8003dce <HAL_UART_Transmit+0x11e>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2221      	movs	r2, #33	; 0x21
 8003cfa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003cfc:	f7fd ff66 	bl	8001bcc <HAL_GetTick>
 8003d00:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	88fa      	ldrh	r2, [r7, #6]
 8003d06:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	88fa      	ldrh	r2, [r7, #6]
 8003d0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d1a:	d108      	bne.n	8003d2e <HAL_UART_Transmit+0x7e>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d104      	bne.n	8003d2e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003d24:	2300      	movs	r3, #0
 8003d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	61bb      	str	r3, [r7, #24]
 8003d2c:	e003      	b.n	8003d36 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d36:	e02d      	b.n	8003d94 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	2180      	movs	r1, #128	; 0x80
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 fdd5 	bl	80048f2 <UART_WaitOnFlagUntilTimeout>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e03d      	b.n	8003dce <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10b      	bne.n	8003d70 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	881a      	ldrh	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d64:	b292      	uxth	r2, r2
 8003d66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	3302      	adds	r3, #2
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	e008      	b.n	8003d82 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	781a      	ldrb	r2, [r3, #0]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	b292      	uxth	r2, r2
 8003d7a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1cb      	bne.n	8003d38 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	2200      	movs	r2, #0
 8003da8:	2140      	movs	r1, #64	; 0x40
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f000 fda1 	bl	80048f2 <UART_WaitOnFlagUntilTimeout>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d001      	beq.n	8003dba <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e009      	b.n	8003dce <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	e000      	b.n	8003dce <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
  }
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3720      	adds	r7, #32
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
	...

08003dd8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	4613      	mov	r3, r2
 8003de4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dea:	2b20      	cmp	r3, #32
 8003dec:	f040 808a 	bne.w	8003f04 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d002      	beq.n	8003dfc <HAL_UART_Receive_IT+0x24>
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e082      	b.n	8003f06 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <HAL_UART_Receive_IT+0x36>
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	e07b      	b.n	8003f06 <HAL_UART_Receive_IT+0x12e>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2201      	movs	r2, #1
 8003e12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	88fa      	ldrh	r2, [r7, #6]
 8003e20:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	88fa      	ldrh	r2, [r7, #6]
 8003e28:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e3a:	d10e      	bne.n	8003e5a <HAL_UART_Receive_IT+0x82>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d105      	bne.n	8003e50 <HAL_UART_Receive_IT+0x78>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003e4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e4e:	e02d      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	22ff      	movs	r2, #255	; 0xff
 8003e54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e58:	e028      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10d      	bne.n	8003e7e <HAL_UART_Receive_IT+0xa6>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d104      	bne.n	8003e74 <HAL_UART_Receive_IT+0x9c>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	22ff      	movs	r2, #255	; 0xff
 8003e6e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e72:	e01b      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	227f      	movs	r2, #127	; 0x7f
 8003e78:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e7c:	e016      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e86:	d10d      	bne.n	8003ea4 <HAL_UART_Receive_IT+0xcc>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d104      	bne.n	8003e9a <HAL_UART_Receive_IT+0xc2>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	227f      	movs	r2, #127	; 0x7f
 8003e94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003e98:	e008      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	223f      	movs	r2, #63	; 0x3f
 8003e9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ea2:	e003      	b.n	8003eac <HAL_UART_Receive_IT+0xd4>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2222      	movs	r2, #34	; 0x22
 8003eb6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0201 	orr.w	r2, r2, #1
 8003ec6:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed0:	d107      	bne.n	8003ee2 <HAL_UART_Receive_IT+0x10a>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d103      	bne.n	8003ee2 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4a0d      	ldr	r2, [pc, #52]	; (8003f14 <HAL_UART_Receive_IT+0x13c>)
 8003ede:	661a      	str	r2, [r3, #96]	; 0x60
 8003ee0:	e002      	b.n	8003ee8 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4a0c      	ldr	r2, [pc, #48]	; (8003f18 <HAL_UART_Receive_IT+0x140>)
 8003ee6:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003efe:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	e000      	b.n	8003f06 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8003f04:	2302      	movs	r3, #2
  }
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3714      	adds	r7, #20
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	08004c39 	.word	0x08004c39
 8003f18:	08004b93 	.word	0x08004b93

08003f1c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	4613      	mov	r3, r2
 8003f28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d164      	bne.n	8003ffc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <HAL_UART_Transmit_DMA+0x22>
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e05d      	b.n	8003ffe <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_UART_Transmit_DMA+0x34>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e056      	b.n	8003ffe <HAL_UART_Transmit_DMA+0xe2>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	68ba      	ldr	r2, [r7, #8]
 8003f5c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	88fa      	ldrh	r2, [r7, #6]
 8003f62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	88fa      	ldrh	r2, [r7, #6]
 8003f6a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2221      	movs	r2, #33	; 0x21
 8003f78:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d02a      	beq.n	8003fd8 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f86:	4a20      	ldr	r2, [pc, #128]	; (8004008 <HAL_UART_Transmit_DMA+0xec>)
 8003f88:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f8e:	4a1f      	ldr	r2, [pc, #124]	; (800400c <HAL_UART_Transmit_DMA+0xf0>)
 8003f90:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f96:	4a1e      	ldr	r2, [pc, #120]	; (8004010 <HAL_UART_Transmit_DMA+0xf4>)
 8003f98:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003faa:	4619      	mov	r1, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	3328      	adds	r3, #40	; 0x28
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	88fb      	ldrh	r3, [r7, #6]
 8003fb6:	f7fd ff8f 	bl	8001ed8 <HAL_DMA_Start_IT>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00b      	beq.n	8003fd8 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2210      	movs	r2, #16
 8003fc4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e012      	b.n	8003ffe <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2240      	movs	r2, #64	; 0x40
 8003fde:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689a      	ldr	r2, [r3, #8]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ff6:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	e000      	b.n	8003ffe <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003ffc:	2302      	movs	r3, #2
  }
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	08004a53 	.word	0x08004a53
 800400c:	08004aa1 	.word	0x08004aa1
 8004010:	08004abd 	.word	0x08004abd

08004014 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004034:	69fa      	ldr	r2, [r7, #28]
 8004036:	f640 030f 	movw	r3, #2063	; 0x80f
 800403a:	4013      	ands	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d113      	bne.n	800406c <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f003 0320 	and.w	r3, r3, #32
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00e      	beq.n	800406c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	f003 0320 	and.w	r3, r3, #32
 8004054:	2b00      	cmp	r3, #0
 8004056:	d009      	beq.n	800406c <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 8114 	beq.w	800428a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
      }
      return;
 800406a:	e10e      	b.n	800428a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 80d6 	beq.w	8004220 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d105      	bne.n	800408a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80cb 	beq.w	8004220 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00e      	beq.n	80040b2 <HAL_UART_IRQHandler+0x9e>
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409a:	2b00      	cmp	r3, #0
 800409c:	d009      	beq.n	80040b2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2201      	movs	r2, #1
 80040a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040aa:	f043 0201 	orr.w	r2, r3, #1
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00e      	beq.n	80040da <HAL_UART_IRQHandler+0xc6>
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d009      	beq.n	80040da <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2202      	movs	r2, #2
 80040cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040d2:	f043 0204 	orr.w	r2, r3, #4
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00e      	beq.n	8004102 <HAL_UART_IRQHandler+0xee>
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d009      	beq.n	8004102 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2204      	movs	r2, #4
 80040f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040fa:	f043 0202 	orr.w	r2, r3, #2
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b00      	cmp	r3, #0
 800410a:	d013      	beq.n	8004134 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d104      	bne.n	8004120 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2208      	movs	r2, #8
 8004126:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800412c:	f043 0208 	orr.w	r2, r3, #8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00f      	beq.n	800415e <HAL_UART_IRQHandler+0x14a>
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00a      	beq.n	800415e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004150:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004156:	f043 0220 	orr.w	r2, r3, #32
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 8093 	beq.w	800428e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f003 0320 	and.w	r3, r3, #32
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00c      	beq.n	800418c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	f003 0320 	and.w	r3, r3, #32
 8004178:	2b00      	cmp	r3, #0
 800417a:	d007      	beq.n	800418c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004190:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800419c:	2b40      	cmp	r3, #64	; 0x40
 800419e:	d004      	beq.n	80041aa <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d031      	beq.n	800420e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 fc31 	bl	8004a12 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ba:	2b40      	cmp	r3, #64	; 0x40
 80041bc:	d123      	bne.n	8004206 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041cc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d013      	beq.n	80041fe <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041da:	4a30      	ldr	r2, [pc, #192]	; (800429c <HAL_UART_IRQHandler+0x288>)
 80041dc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7fd fed7 	bl	8001f96 <HAL_DMA_Abort_IT>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d016      	beq.n	800421c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80041f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80041f8:	4610      	mov	r0, r2
 80041fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041fc:	e00e      	b.n	800421c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f86c 	bl	80042dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004204:	e00a      	b.n	800421c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f868 	bl	80042dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800420c:	e006      	b.n	800421c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f864 	bl	80042dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800421a:	e038      	b.n	800428e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800421c:	bf00      	nop
    return;
 800421e:	e036      	b.n	800428e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00d      	beq.n	8004246 <HAL_UART_IRQHandler+0x232>
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d008      	beq.n	8004246 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800423c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 fd4d 	bl	8004cde <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004244:	e026      	b.n	8004294 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004256:	2b00      	cmp	r3, #0
 8004258:	d008      	beq.n	800426c <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800425e:	2b00      	cmp	r3, #0
 8004260:	d017      	beq.n	8004292 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	4798      	blx	r3
    }
    return;
 800426a:	e012      	b.n	8004292 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00e      	beq.n	8004294 <HAL_UART_IRQHandler+0x280>
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427c:	2b00      	cmp	r3, #0
 800427e:	d009      	beq.n	8004294 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 fc6d 	bl	8004b60 <UART_EndTransmit_IT>
    return;
 8004286:	bf00      	nop
 8004288:	e004      	b.n	8004294 <HAL_UART_IRQHandler+0x280>
      return;
 800428a:	bf00      	nop
 800428c:	e002      	b.n	8004294 <HAL_UART_IRQHandler+0x280>
    return;
 800428e:	bf00      	nop
 8004290:	e000      	b.n	8004294 <HAL_UART_IRQHandler+0x280>
    return;
 8004292:	bf00      	nop
  }

}
 8004294:	3720      	adds	r7, #32
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	08004b35 	.word	0x08004b35

080042a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	69db      	ldr	r3, [r3, #28]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	4bac      	ldr	r3, [pc, #688]	; (80045d0 <UART_SetConfig+0x2e0>)
 8004320:	4013      	ands	r3, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6812      	ldr	r2, [r2, #0]
 8004326:	6939      	ldr	r1, [r7, #16]
 8004328:	430b      	orrs	r3, r1
 800432a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	430a      	orrs	r2, r1
 8004364:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a9a      	ldr	r2, [pc, #616]	; (80045d4 <UART_SetConfig+0x2e4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d121      	bne.n	80043b4 <UART_SetConfig+0xc4>
 8004370:	4b99      	ldr	r3, [pc, #612]	; (80045d8 <UART_SetConfig+0x2e8>)
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	f003 0303 	and.w	r3, r3, #3
 8004378:	2b03      	cmp	r3, #3
 800437a:	d817      	bhi.n	80043ac <UART_SetConfig+0xbc>
 800437c:	a201      	add	r2, pc, #4	; (adr r2, 8004384 <UART_SetConfig+0x94>)
 800437e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004382:	bf00      	nop
 8004384:	08004395 	.word	0x08004395
 8004388:	080043a1 	.word	0x080043a1
 800438c:	080043a7 	.word	0x080043a7
 8004390:	0800439b 	.word	0x0800439b
 8004394:	2301      	movs	r3, #1
 8004396:	77fb      	strb	r3, [r7, #31]
 8004398:	e0b2      	b.n	8004500 <UART_SetConfig+0x210>
 800439a:	2302      	movs	r3, #2
 800439c:	77fb      	strb	r3, [r7, #31]
 800439e:	e0af      	b.n	8004500 <UART_SetConfig+0x210>
 80043a0:	2304      	movs	r3, #4
 80043a2:	77fb      	strb	r3, [r7, #31]
 80043a4:	e0ac      	b.n	8004500 <UART_SetConfig+0x210>
 80043a6:	2308      	movs	r3, #8
 80043a8:	77fb      	strb	r3, [r7, #31]
 80043aa:	e0a9      	b.n	8004500 <UART_SetConfig+0x210>
 80043ac:	2310      	movs	r3, #16
 80043ae:	77fb      	strb	r3, [r7, #31]
 80043b0:	bf00      	nop
 80043b2:	e0a5      	b.n	8004500 <UART_SetConfig+0x210>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a88      	ldr	r2, [pc, #544]	; (80045dc <UART_SetConfig+0x2ec>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d123      	bne.n	8004406 <UART_SetConfig+0x116>
 80043be:	4b86      	ldr	r3, [pc, #536]	; (80045d8 <UART_SetConfig+0x2e8>)
 80043c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ca:	d012      	beq.n	80043f2 <UART_SetConfig+0x102>
 80043cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d0:	d802      	bhi.n	80043d8 <UART_SetConfig+0xe8>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <UART_SetConfig+0xf6>
 80043d6:	e012      	b.n	80043fe <UART_SetConfig+0x10e>
 80043d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043dc:	d00c      	beq.n	80043f8 <UART_SetConfig+0x108>
 80043de:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80043e2:	d003      	beq.n	80043ec <UART_SetConfig+0xfc>
 80043e4:	e00b      	b.n	80043fe <UART_SetConfig+0x10e>
 80043e6:	2300      	movs	r3, #0
 80043e8:	77fb      	strb	r3, [r7, #31]
 80043ea:	e089      	b.n	8004500 <UART_SetConfig+0x210>
 80043ec:	2302      	movs	r3, #2
 80043ee:	77fb      	strb	r3, [r7, #31]
 80043f0:	e086      	b.n	8004500 <UART_SetConfig+0x210>
 80043f2:	2304      	movs	r3, #4
 80043f4:	77fb      	strb	r3, [r7, #31]
 80043f6:	e083      	b.n	8004500 <UART_SetConfig+0x210>
 80043f8:	2308      	movs	r3, #8
 80043fa:	77fb      	strb	r3, [r7, #31]
 80043fc:	e080      	b.n	8004500 <UART_SetConfig+0x210>
 80043fe:	2310      	movs	r3, #16
 8004400:	77fb      	strb	r3, [r7, #31]
 8004402:	bf00      	nop
 8004404:	e07c      	b.n	8004500 <UART_SetConfig+0x210>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a75      	ldr	r2, [pc, #468]	; (80045e0 <UART_SetConfig+0x2f0>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d123      	bne.n	8004458 <UART_SetConfig+0x168>
 8004410:	4b71      	ldr	r3, [pc, #452]	; (80045d8 <UART_SetConfig+0x2e8>)
 8004412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004414:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004418:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800441c:	d012      	beq.n	8004444 <UART_SetConfig+0x154>
 800441e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004422:	d802      	bhi.n	800442a <UART_SetConfig+0x13a>
 8004424:	2b00      	cmp	r3, #0
 8004426:	d007      	beq.n	8004438 <UART_SetConfig+0x148>
 8004428:	e012      	b.n	8004450 <UART_SetConfig+0x160>
 800442a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800442e:	d00c      	beq.n	800444a <UART_SetConfig+0x15a>
 8004430:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004434:	d003      	beq.n	800443e <UART_SetConfig+0x14e>
 8004436:	e00b      	b.n	8004450 <UART_SetConfig+0x160>
 8004438:	2300      	movs	r3, #0
 800443a:	77fb      	strb	r3, [r7, #31]
 800443c:	e060      	b.n	8004500 <UART_SetConfig+0x210>
 800443e:	2302      	movs	r3, #2
 8004440:	77fb      	strb	r3, [r7, #31]
 8004442:	e05d      	b.n	8004500 <UART_SetConfig+0x210>
 8004444:	2304      	movs	r3, #4
 8004446:	77fb      	strb	r3, [r7, #31]
 8004448:	e05a      	b.n	8004500 <UART_SetConfig+0x210>
 800444a:	2308      	movs	r3, #8
 800444c:	77fb      	strb	r3, [r7, #31]
 800444e:	e057      	b.n	8004500 <UART_SetConfig+0x210>
 8004450:	2310      	movs	r3, #16
 8004452:	77fb      	strb	r3, [r7, #31]
 8004454:	bf00      	nop
 8004456:	e053      	b.n	8004500 <UART_SetConfig+0x210>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a61      	ldr	r2, [pc, #388]	; (80045e4 <UART_SetConfig+0x2f4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d123      	bne.n	80044aa <UART_SetConfig+0x1ba>
 8004462:	4b5d      	ldr	r3, [pc, #372]	; (80045d8 <UART_SetConfig+0x2e8>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004466:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800446a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800446e:	d012      	beq.n	8004496 <UART_SetConfig+0x1a6>
 8004470:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004474:	d802      	bhi.n	800447c <UART_SetConfig+0x18c>
 8004476:	2b00      	cmp	r3, #0
 8004478:	d007      	beq.n	800448a <UART_SetConfig+0x19a>
 800447a:	e012      	b.n	80044a2 <UART_SetConfig+0x1b2>
 800447c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004480:	d00c      	beq.n	800449c <UART_SetConfig+0x1ac>
 8004482:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004486:	d003      	beq.n	8004490 <UART_SetConfig+0x1a0>
 8004488:	e00b      	b.n	80044a2 <UART_SetConfig+0x1b2>
 800448a:	2300      	movs	r3, #0
 800448c:	77fb      	strb	r3, [r7, #31]
 800448e:	e037      	b.n	8004500 <UART_SetConfig+0x210>
 8004490:	2302      	movs	r3, #2
 8004492:	77fb      	strb	r3, [r7, #31]
 8004494:	e034      	b.n	8004500 <UART_SetConfig+0x210>
 8004496:	2304      	movs	r3, #4
 8004498:	77fb      	strb	r3, [r7, #31]
 800449a:	e031      	b.n	8004500 <UART_SetConfig+0x210>
 800449c:	2308      	movs	r3, #8
 800449e:	77fb      	strb	r3, [r7, #31]
 80044a0:	e02e      	b.n	8004500 <UART_SetConfig+0x210>
 80044a2:	2310      	movs	r3, #16
 80044a4:	77fb      	strb	r3, [r7, #31]
 80044a6:	bf00      	nop
 80044a8:	e02a      	b.n	8004500 <UART_SetConfig+0x210>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a4e      	ldr	r2, [pc, #312]	; (80045e8 <UART_SetConfig+0x2f8>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d123      	bne.n	80044fc <UART_SetConfig+0x20c>
 80044b4:	4b48      	ldr	r3, [pc, #288]	; (80045d8 <UART_SetConfig+0x2e8>)
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80044bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044c0:	d012      	beq.n	80044e8 <UART_SetConfig+0x1f8>
 80044c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044c6:	d802      	bhi.n	80044ce <UART_SetConfig+0x1de>
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <UART_SetConfig+0x1ec>
 80044cc:	e012      	b.n	80044f4 <UART_SetConfig+0x204>
 80044ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044d2:	d00c      	beq.n	80044ee <UART_SetConfig+0x1fe>
 80044d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80044d8:	d003      	beq.n	80044e2 <UART_SetConfig+0x1f2>
 80044da:	e00b      	b.n	80044f4 <UART_SetConfig+0x204>
 80044dc:	2300      	movs	r3, #0
 80044de:	77fb      	strb	r3, [r7, #31]
 80044e0:	e00e      	b.n	8004500 <UART_SetConfig+0x210>
 80044e2:	2302      	movs	r3, #2
 80044e4:	77fb      	strb	r3, [r7, #31]
 80044e6:	e00b      	b.n	8004500 <UART_SetConfig+0x210>
 80044e8:	2304      	movs	r3, #4
 80044ea:	77fb      	strb	r3, [r7, #31]
 80044ec:	e008      	b.n	8004500 <UART_SetConfig+0x210>
 80044ee:	2308      	movs	r3, #8
 80044f0:	77fb      	strb	r3, [r7, #31]
 80044f2:	e005      	b.n	8004500 <UART_SetConfig+0x210>
 80044f4:	2310      	movs	r3, #16
 80044f6:	77fb      	strb	r3, [r7, #31]
 80044f8:	bf00      	nop
 80044fa:	e001      	b.n	8004500 <UART_SetConfig+0x210>
 80044fc:	2310      	movs	r3, #16
 80044fe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004508:	f040 8090 	bne.w	800462c <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 800450c:	7ffb      	ldrb	r3, [r7, #31]
 800450e:	2b08      	cmp	r3, #8
 8004510:	d86c      	bhi.n	80045ec <UART_SetConfig+0x2fc>
 8004512:	a201      	add	r2, pc, #4	; (adr r2, 8004518 <UART_SetConfig+0x228>)
 8004514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004518:	0800453d 	.word	0x0800453d
 800451c:	0800455d 	.word	0x0800455d
 8004520:	0800457d 	.word	0x0800457d
 8004524:	080045ed 	.word	0x080045ed
 8004528:	08004599 	.word	0x08004599
 800452c:	080045ed 	.word	0x080045ed
 8004530:	080045ed 	.word	0x080045ed
 8004534:	080045ed 	.word	0x080045ed
 8004538:	080045b9 	.word	0x080045b9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800453c:	f7ff f908 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8004540:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	005a      	lsls	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	085b      	lsrs	r3, r3, #1
 800454c:	441a      	add	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	fbb2 f3f3 	udiv	r3, r2, r3
 8004556:	b29b      	uxth	r3, r3
 8004558:	61bb      	str	r3, [r7, #24]
        break;
 800455a:	e04a      	b.n	80045f2 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800455c:	f7ff f91a 	bl	8003794 <HAL_RCC_GetPCLK2Freq>
 8004560:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	005a      	lsls	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	085b      	lsrs	r3, r3, #1
 800456c:	441a      	add	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	fbb2 f3f3 	udiv	r3, r2, r3
 8004576:	b29b      	uxth	r3, r3
 8004578:	61bb      	str	r3, [r7, #24]
        break;
 800457a:	e03a      	b.n	80045f2 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	085b      	lsrs	r3, r3, #1
 8004582:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004586:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	6852      	ldr	r2, [r2, #4]
 800458e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004592:	b29b      	uxth	r3, r3
 8004594:	61bb      	str	r3, [r7, #24]
        break;
 8004596:	e02c      	b.n	80045f2 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004598:	f7ff f864 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 800459c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	005a      	lsls	r2, r3, #1
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	085b      	lsrs	r3, r3, #1
 80045a8:	441a      	add	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	61bb      	str	r3, [r7, #24]
        break;
 80045b6:	e01c      	b.n	80045f2 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	085b      	lsrs	r3, r3, #1
 80045be:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	61bb      	str	r3, [r7, #24]
        break;
 80045ce:	e010      	b.n	80045f2 <UART_SetConfig+0x302>
 80045d0:	efff69f3 	.word	0xefff69f3
 80045d4:	40013800 	.word	0x40013800
 80045d8:	40021000 	.word	0x40021000
 80045dc:	40004400 	.word	0x40004400
 80045e0:	40004800 	.word	0x40004800
 80045e4:	40004c00 	.word	0x40004c00
 80045e8:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	75fb      	strb	r3, [r7, #23]
        break;
 80045f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	2b0f      	cmp	r3, #15
 80045f6:	d916      	bls.n	8004626 <UART_SetConfig+0x336>
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045fe:	d212      	bcs.n	8004626 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	b29b      	uxth	r3, r3
 8004604:	f023 030f 	bic.w	r3, r3, #15
 8004608:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	085b      	lsrs	r3, r3, #1
 800460e:	b29b      	uxth	r3, r3
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	b29a      	uxth	r2, r3
 8004616:	897b      	ldrh	r3, [r7, #10]
 8004618:	4313      	orrs	r3, r2
 800461a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	897a      	ldrh	r2, [r7, #10]
 8004622:	60da      	str	r2, [r3, #12]
 8004624:	e072      	b.n	800470c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	75fb      	strb	r3, [r7, #23]
 800462a:	e06f      	b.n	800470c <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 800462c:	7ffb      	ldrb	r3, [r7, #31]
 800462e:	2b08      	cmp	r3, #8
 8004630:	d85b      	bhi.n	80046ea <UART_SetConfig+0x3fa>
 8004632:	a201      	add	r2, pc, #4	; (adr r2, 8004638 <UART_SetConfig+0x348>)
 8004634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004638:	0800465d 	.word	0x0800465d
 800463c:	0800467b 	.word	0x0800467b
 8004640:	08004699 	.word	0x08004699
 8004644:	080046eb 	.word	0x080046eb
 8004648:	080046b5 	.word	0x080046b5
 800464c:	080046eb 	.word	0x080046eb
 8004650:	080046eb 	.word	0x080046eb
 8004654:	080046eb 	.word	0x080046eb
 8004658:	080046d3 	.word	0x080046d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800465c:	f7ff f878 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8004660:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	085a      	lsrs	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	441a      	add	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	fbb2 f3f3 	udiv	r3, r2, r3
 8004674:	b29b      	uxth	r3, r3
 8004676:	61bb      	str	r3, [r7, #24]
        break;
 8004678:	e03a      	b.n	80046f0 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800467a:	f7ff f88b 	bl	8003794 <HAL_RCC_GetPCLK2Freq>
 800467e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	085a      	lsrs	r2, r3, #1
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	441a      	add	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004692:	b29b      	uxth	r3, r3
 8004694:	61bb      	str	r3, [r7, #24]
        break;
 8004696:	e02b      	b.n	80046f0 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	085b      	lsrs	r3, r3, #1
 800469e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80046a2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6852      	ldr	r2, [r2, #4]
 80046aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	61bb      	str	r3, [r7, #24]
        break;
 80046b2:	e01d      	b.n	80046f0 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046b4:	f7fe ffd6 	bl	8003664 <HAL_RCC_GetSysClockFreq>
 80046b8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	085a      	lsrs	r2, r3, #1
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	441a      	add	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	61bb      	str	r3, [r7, #24]
        break;
 80046d0:	e00e      	b.n	80046f0 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	085b      	lsrs	r3, r3, #1
 80046d8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	61bb      	str	r3, [r7, #24]
        break;
 80046e8:	e002      	b.n	80046f0 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	75fb      	strb	r3, [r7, #23]
        break;
 80046ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	2b0f      	cmp	r3, #15
 80046f4:	d908      	bls.n	8004708 <UART_SetConfig+0x418>
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fc:	d204      	bcs.n	8004708 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69ba      	ldr	r2, [r7, #24]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	e001      	b.n	800470c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004718:	7dfb      	ldrb	r3, [r7, #23]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3720      	adds	r7, #32
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop

08004724 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00a      	beq.n	800474e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00a      	beq.n	8004770 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00a      	beq.n	8004792 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	f003 0308 	and.w	r3, r3, #8
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00a      	beq.n	80047d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	f003 0320 	and.w	r3, r3, #32
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004800:	2b00      	cmp	r3, #0
 8004802:	d01a      	beq.n	800483a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004822:	d10a      	bne.n	800483a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	430a      	orrs	r2, r1
 8004838:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00a      	beq.n	800485c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	430a      	orrs	r2, r1
 800485a:	605a      	str	r2, [r3, #4]
  }
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af02      	add	r7, sp, #8
 800486e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004876:	f7fd f9a9 	bl	8001bcc <HAL_GetTick>
 800487a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0308 	and.w	r3, r3, #8
 8004886:	2b08      	cmp	r3, #8
 8004888:	d10e      	bne.n	80048a8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800488a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f82a 	bl	80048f2 <UART_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e020      	b.n	80048ea <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0304 	and.w	r3, r3, #4
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d10e      	bne.n	80048d4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 f814 	bl	80048f2 <UART_WaitOnFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e00a      	b.n	80048ea <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b084      	sub	sp, #16
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	60f8      	str	r0, [r7, #12]
 80048fa:	60b9      	str	r1, [r7, #8]
 80048fc:	603b      	str	r3, [r7, #0]
 80048fe:	4613      	mov	r3, r2
 8004900:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004902:	e05d      	b.n	80049c0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490a:	d059      	beq.n	80049c0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490c:	f7fd f95e 	bl	8001bcc <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	69ba      	ldr	r2, [r7, #24]
 8004918:	429a      	cmp	r2, r3
 800491a:	d302      	bcc.n	8004922 <UART_WaitOnFlagUntilTimeout+0x30>
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d11b      	bne.n	800495a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004930:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689a      	ldr	r2, [r3, #8]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0201 	bic.w	r2, r2, #1
 8004940:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2220      	movs	r2, #32
 800494c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e042      	b.n	80049e0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0304 	and.w	r3, r3, #4
 8004964:	2b00      	cmp	r3, #0
 8004966:	d02b      	beq.n	80049c0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004972:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004976:	d123      	bne.n	80049c0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004980:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004990:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 0201 	bic.w	r2, r2, #1
 80049a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2220      	movs	r2, #32
 80049a6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2220      	movs	r2, #32
 80049ac:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e00f      	b.n	80049e0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	69da      	ldr	r2, [r3, #28]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	4013      	ands	r3, r2
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	461a      	mov	r2, r3
 80049d8:	79fb      	ldrb	r3, [r7, #7]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d092      	beq.n	8004904 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80049fe:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2220      	movs	r2, #32
 8004a04:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a28:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0201 	bic.w	r2, r2, #1
 8004a38:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004a46:	bf00      	nop
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	2b20      	cmp	r3, #32
 8004a66:	d014      	beq.n	8004a92 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a7e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a8e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a90:	e002      	b.n	8004a98 <UART_DMATransmitCplt+0x46>
    HAL_UART_TxCpltCallback(huart);
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f7ff fc04 	bl	80042a0 <HAL_UART_TxCpltCallback>
}
 8004a98:	bf00      	nop
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f7ff fc00 	bl	80042b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ab4:	bf00      	nop
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ace:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae0:	2b80      	cmp	r3, #128	; 0x80
 8004ae2:	d109      	bne.n	8004af8 <UART_DMAError+0x3c>
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	2b21      	cmp	r3, #33	; 0x21
 8004ae8:	d106      	bne.n	8004af8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004af2:	6978      	ldr	r0, [r7, #20]
 8004af4:	f7ff ff78 	bl	80049e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d109      	bne.n	8004b1a <UART_DMAError+0x5e>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b22      	cmp	r3, #34	; 0x22
 8004b0a:	d106      	bne.n	8004b1a <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004b14:	6978      	ldr	r0, [r7, #20]
 8004b16:	f7ff ff7c 	bl	8004a12 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b1e:	f043 0210 	orr.w	r2, r3, #16
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b26:	6978      	ldr	r0, [r7, #20]
 8004b28:	f7ff fbd8 	bl	80042dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b2c:	bf00      	nop
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f7ff fbc2 	bl	80042dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b58:	bf00      	nop
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b76:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fb8b 	bl	80042a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b8a:	bf00      	nop
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b084      	sub	sp, #16
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ba0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ba6:	2b22      	cmp	r3, #34	; 0x22
 8004ba8:	d13a      	bne.n	8004c20 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004bb0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bb2:	89bb      	ldrh	r3, [r7, #12]
 8004bb4:	b2d9      	uxtb	r1, r3
 8004bb6:	89fb      	ldrh	r3, [r7, #14]
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	400a      	ands	r2, r1
 8004bc0:	b2d2      	uxtb	r2, r2
 8004bc2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc8:	1c5a      	adds	r2, r3, #1
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d121      	bne.n	8004c30 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004bfa:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689a      	ldr	r2, [r3, #8]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff fb55 	bl	80042c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c1e:	e007      	b.n	8004c30 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0208 	orr.w	r2, r2, #8
 8004c2e:	619a      	str	r2, [r3, #24]
}
 8004c30:	bf00      	nop
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c46:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004c4c:	2b22      	cmp	r3, #34	; 0x22
 8004c4e:	d13a      	bne.n	8004cc6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c56:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004c5e:	89ba      	ldrh	r2, [r7, #12]
 8004c60:	89fb      	ldrh	r3, [r7, #14]
 8004c62:	4013      	ands	r3, r2
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c6e:	1c9a      	adds	r2, r3, #2
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d121      	bne.n	8004cd6 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ca0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0201 	bic.w	r2, r2, #1
 8004cb0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f7ff fb02 	bl	80042c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004cc4:	e007      	b.n	8004cd6 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f042 0208 	orr.w	r2, r2, #8
 8004cd4:	619a      	str	r2, [r3, #24]
}
 8004cd6:	bf00      	nop
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <__errno>:
 8004cf4:	4b01      	ldr	r3, [pc, #4]	; (8004cfc <__errno+0x8>)
 8004cf6:	6818      	ldr	r0, [r3, #0]
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	20000080 	.word	0x20000080

08004d00 <__libc_init_array>:
 8004d00:	b570      	push	{r4, r5, r6, lr}
 8004d02:	4e0d      	ldr	r6, [pc, #52]	; (8004d38 <__libc_init_array+0x38>)
 8004d04:	4c0d      	ldr	r4, [pc, #52]	; (8004d3c <__libc_init_array+0x3c>)
 8004d06:	1ba4      	subs	r4, r4, r6
 8004d08:	10a4      	asrs	r4, r4, #2
 8004d0a:	2500      	movs	r5, #0
 8004d0c:	42a5      	cmp	r5, r4
 8004d0e:	d109      	bne.n	8004d24 <__libc_init_array+0x24>
 8004d10:	4e0b      	ldr	r6, [pc, #44]	; (8004d40 <__libc_init_array+0x40>)
 8004d12:	4c0c      	ldr	r4, [pc, #48]	; (8004d44 <__libc_init_array+0x44>)
 8004d14:	f002 f85c 	bl	8006dd0 <_init>
 8004d18:	1ba4      	subs	r4, r4, r6
 8004d1a:	10a4      	asrs	r4, r4, #2
 8004d1c:	2500      	movs	r5, #0
 8004d1e:	42a5      	cmp	r5, r4
 8004d20:	d105      	bne.n	8004d2e <__libc_init_array+0x2e>
 8004d22:	bd70      	pop	{r4, r5, r6, pc}
 8004d24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d28:	4798      	blx	r3
 8004d2a:	3501      	adds	r5, #1
 8004d2c:	e7ee      	b.n	8004d0c <__libc_init_array+0xc>
 8004d2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d32:	4798      	blx	r3
 8004d34:	3501      	adds	r5, #1
 8004d36:	e7f2      	b.n	8004d1e <__libc_init_array+0x1e>
 8004d38:	08007180 	.word	0x08007180
 8004d3c:	08007180 	.word	0x08007180
 8004d40:	08007180 	.word	0x08007180
 8004d44:	08007184 	.word	0x08007184

08004d48 <memset>:
 8004d48:	4402      	add	r2, r0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d100      	bne.n	8004d52 <memset+0xa>
 8004d50:	4770      	bx	lr
 8004d52:	f803 1b01 	strb.w	r1, [r3], #1
 8004d56:	e7f9      	b.n	8004d4c <memset+0x4>

08004d58 <__cvt>:
 8004d58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d5c:	ec55 4b10 	vmov	r4, r5, d0
 8004d60:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004d62:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d66:	2d00      	cmp	r5, #0
 8004d68:	460e      	mov	r6, r1
 8004d6a:	4691      	mov	r9, r2
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	bfb8      	it	lt
 8004d70:	4622      	movlt	r2, r4
 8004d72:	462b      	mov	r3, r5
 8004d74:	f027 0720 	bic.w	r7, r7, #32
 8004d78:	bfbb      	ittet	lt
 8004d7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d7e:	461d      	movlt	r5, r3
 8004d80:	2300      	movge	r3, #0
 8004d82:	232d      	movlt	r3, #45	; 0x2d
 8004d84:	bfb8      	it	lt
 8004d86:	4614      	movlt	r4, r2
 8004d88:	2f46      	cmp	r7, #70	; 0x46
 8004d8a:	700b      	strb	r3, [r1, #0]
 8004d8c:	d004      	beq.n	8004d98 <__cvt+0x40>
 8004d8e:	2f45      	cmp	r7, #69	; 0x45
 8004d90:	d100      	bne.n	8004d94 <__cvt+0x3c>
 8004d92:	3601      	adds	r6, #1
 8004d94:	2102      	movs	r1, #2
 8004d96:	e000      	b.n	8004d9a <__cvt+0x42>
 8004d98:	2103      	movs	r1, #3
 8004d9a:	ab03      	add	r3, sp, #12
 8004d9c:	9301      	str	r3, [sp, #4]
 8004d9e:	ab02      	add	r3, sp, #8
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	4632      	mov	r2, r6
 8004da4:	4653      	mov	r3, sl
 8004da6:	ec45 4b10 	vmov	d0, r4, r5
 8004daa:	f000 fcdd 	bl	8005768 <_dtoa_r>
 8004dae:	2f47      	cmp	r7, #71	; 0x47
 8004db0:	4680      	mov	r8, r0
 8004db2:	d102      	bne.n	8004dba <__cvt+0x62>
 8004db4:	f019 0f01 	tst.w	r9, #1
 8004db8:	d026      	beq.n	8004e08 <__cvt+0xb0>
 8004dba:	2f46      	cmp	r7, #70	; 0x46
 8004dbc:	eb08 0906 	add.w	r9, r8, r6
 8004dc0:	d111      	bne.n	8004de6 <__cvt+0x8e>
 8004dc2:	f898 3000 	ldrb.w	r3, [r8]
 8004dc6:	2b30      	cmp	r3, #48	; 0x30
 8004dc8:	d10a      	bne.n	8004de0 <__cvt+0x88>
 8004dca:	2200      	movs	r2, #0
 8004dcc:	2300      	movs	r3, #0
 8004dce:	4620      	mov	r0, r4
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	f7fb fe81 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dd6:	b918      	cbnz	r0, 8004de0 <__cvt+0x88>
 8004dd8:	f1c6 0601 	rsb	r6, r6, #1
 8004ddc:	f8ca 6000 	str.w	r6, [sl]
 8004de0:	f8da 3000 	ldr.w	r3, [sl]
 8004de4:	4499      	add	r9, r3
 8004de6:	2200      	movs	r2, #0
 8004de8:	2300      	movs	r3, #0
 8004dea:	4620      	mov	r0, r4
 8004dec:	4629      	mov	r1, r5
 8004dee:	f7fb fe73 	bl	8000ad8 <__aeabi_dcmpeq>
 8004df2:	b938      	cbnz	r0, 8004e04 <__cvt+0xac>
 8004df4:	2230      	movs	r2, #48	; 0x30
 8004df6:	9b03      	ldr	r3, [sp, #12]
 8004df8:	454b      	cmp	r3, r9
 8004dfa:	d205      	bcs.n	8004e08 <__cvt+0xb0>
 8004dfc:	1c59      	adds	r1, r3, #1
 8004dfe:	9103      	str	r1, [sp, #12]
 8004e00:	701a      	strb	r2, [r3, #0]
 8004e02:	e7f8      	b.n	8004df6 <__cvt+0x9e>
 8004e04:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e08:	9b03      	ldr	r3, [sp, #12]
 8004e0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e0c:	eba3 0308 	sub.w	r3, r3, r8
 8004e10:	4640      	mov	r0, r8
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	b004      	add	sp, #16
 8004e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004e1a <__exponent>:
 8004e1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e1c:	2900      	cmp	r1, #0
 8004e1e:	4604      	mov	r4, r0
 8004e20:	bfba      	itte	lt
 8004e22:	4249      	neglt	r1, r1
 8004e24:	232d      	movlt	r3, #45	; 0x2d
 8004e26:	232b      	movge	r3, #43	; 0x2b
 8004e28:	2909      	cmp	r1, #9
 8004e2a:	f804 2b02 	strb.w	r2, [r4], #2
 8004e2e:	7043      	strb	r3, [r0, #1]
 8004e30:	dd20      	ble.n	8004e74 <__exponent+0x5a>
 8004e32:	f10d 0307 	add.w	r3, sp, #7
 8004e36:	461f      	mov	r7, r3
 8004e38:	260a      	movs	r6, #10
 8004e3a:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e3e:	fb06 1115 	mls	r1, r6, r5, r1
 8004e42:	3130      	adds	r1, #48	; 0x30
 8004e44:	2d09      	cmp	r5, #9
 8004e46:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004e4a:	f103 32ff 	add.w	r2, r3, #4294967295
 8004e4e:	4629      	mov	r1, r5
 8004e50:	dc09      	bgt.n	8004e66 <__exponent+0x4c>
 8004e52:	3130      	adds	r1, #48	; 0x30
 8004e54:	3b02      	subs	r3, #2
 8004e56:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004e5a:	42bb      	cmp	r3, r7
 8004e5c:	4622      	mov	r2, r4
 8004e5e:	d304      	bcc.n	8004e6a <__exponent+0x50>
 8004e60:	1a10      	subs	r0, r2, r0
 8004e62:	b003      	add	sp, #12
 8004e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e66:	4613      	mov	r3, r2
 8004e68:	e7e7      	b.n	8004e3a <__exponent+0x20>
 8004e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e6e:	f804 2b01 	strb.w	r2, [r4], #1
 8004e72:	e7f2      	b.n	8004e5a <__exponent+0x40>
 8004e74:	2330      	movs	r3, #48	; 0x30
 8004e76:	4419      	add	r1, r3
 8004e78:	7083      	strb	r3, [r0, #2]
 8004e7a:	1d02      	adds	r2, r0, #4
 8004e7c:	70c1      	strb	r1, [r0, #3]
 8004e7e:	e7ef      	b.n	8004e60 <__exponent+0x46>

08004e80 <_printf_float>:
 8004e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e84:	b08d      	sub	sp, #52	; 0x34
 8004e86:	460c      	mov	r4, r1
 8004e88:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	461f      	mov	r7, r3
 8004e90:	4605      	mov	r5, r0
 8004e92:	f001 fa21 	bl	80062d8 <_localeconv_r>
 8004e96:	6803      	ldr	r3, [r0, #0]
 8004e98:	9304      	str	r3, [sp, #16]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fb f9a0 	bl	80001e0 <strlen>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea8:	9005      	str	r0, [sp, #20]
 8004eaa:	3307      	adds	r3, #7
 8004eac:	f023 0307 	bic.w	r3, r3, #7
 8004eb0:	f103 0208 	add.w	r2, r3, #8
 8004eb4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004eb8:	f8d4 b000 	ldr.w	fp, [r4]
 8004ebc:	f8c8 2000 	str.w	r2, [r8]
 8004ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004ec8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004ecc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ed0:	9307      	str	r3, [sp, #28]
 8004ed2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eda:	4ba7      	ldr	r3, [pc, #668]	; (8005178 <_printf_float+0x2f8>)
 8004edc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ee0:	f7fb fe2c 	bl	8000b3c <__aeabi_dcmpun>
 8004ee4:	bb70      	cbnz	r0, 8004f44 <_printf_float+0xc4>
 8004ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eea:	4ba3      	ldr	r3, [pc, #652]	; (8005178 <_printf_float+0x2f8>)
 8004eec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ef0:	f7fb fe06 	bl	8000b00 <__aeabi_dcmple>
 8004ef4:	bb30      	cbnz	r0, 8004f44 <_printf_float+0xc4>
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	2300      	movs	r3, #0
 8004efa:	4640      	mov	r0, r8
 8004efc:	4649      	mov	r1, r9
 8004efe:	f7fb fdf5 	bl	8000aec <__aeabi_dcmplt>
 8004f02:	b110      	cbz	r0, 8004f0a <_printf_float+0x8a>
 8004f04:	232d      	movs	r3, #45	; 0x2d
 8004f06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f0a:	4a9c      	ldr	r2, [pc, #624]	; (800517c <_printf_float+0x2fc>)
 8004f0c:	4b9c      	ldr	r3, [pc, #624]	; (8005180 <_printf_float+0x300>)
 8004f0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004f12:	bf8c      	ite	hi
 8004f14:	4690      	movhi	r8, r2
 8004f16:	4698      	movls	r8, r3
 8004f18:	2303      	movs	r3, #3
 8004f1a:	f02b 0204 	bic.w	r2, fp, #4
 8004f1e:	6123      	str	r3, [r4, #16]
 8004f20:	6022      	str	r2, [r4, #0]
 8004f22:	f04f 0900 	mov.w	r9, #0
 8004f26:	9700      	str	r7, [sp, #0]
 8004f28:	4633      	mov	r3, r6
 8004f2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f2c:	4621      	mov	r1, r4
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f000 f9e6 	bl	8005300 <_printf_common>
 8004f34:	3001      	adds	r0, #1
 8004f36:	f040 808d 	bne.w	8005054 <_printf_float+0x1d4>
 8004f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3e:	b00d      	add	sp, #52	; 0x34
 8004f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f44:	4642      	mov	r2, r8
 8004f46:	464b      	mov	r3, r9
 8004f48:	4640      	mov	r0, r8
 8004f4a:	4649      	mov	r1, r9
 8004f4c:	f7fb fdf6 	bl	8000b3c <__aeabi_dcmpun>
 8004f50:	b110      	cbz	r0, 8004f58 <_printf_float+0xd8>
 8004f52:	4a8c      	ldr	r2, [pc, #560]	; (8005184 <_printf_float+0x304>)
 8004f54:	4b8c      	ldr	r3, [pc, #560]	; (8005188 <_printf_float+0x308>)
 8004f56:	e7da      	b.n	8004f0e <_printf_float+0x8e>
 8004f58:	6861      	ldr	r1, [r4, #4]
 8004f5a:	1c4b      	adds	r3, r1, #1
 8004f5c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004f60:	a80a      	add	r0, sp, #40	; 0x28
 8004f62:	d13e      	bne.n	8004fe2 <_printf_float+0x162>
 8004f64:	2306      	movs	r3, #6
 8004f66:	6063      	str	r3, [r4, #4]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004f6e:	ab09      	add	r3, sp, #36	; 0x24
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	ec49 8b10 	vmov	d0, r8, r9
 8004f76:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f7a:	6022      	str	r2, [r4, #0]
 8004f7c:	f8cd a004 	str.w	sl, [sp, #4]
 8004f80:	6861      	ldr	r1, [r4, #4]
 8004f82:	4628      	mov	r0, r5
 8004f84:	f7ff fee8 	bl	8004d58 <__cvt>
 8004f88:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004f8c:	2b47      	cmp	r3, #71	; 0x47
 8004f8e:	4680      	mov	r8, r0
 8004f90:	d109      	bne.n	8004fa6 <_printf_float+0x126>
 8004f92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f94:	1cd8      	adds	r0, r3, #3
 8004f96:	db02      	blt.n	8004f9e <_printf_float+0x11e>
 8004f98:	6862      	ldr	r2, [r4, #4]
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	dd47      	ble.n	800502e <_printf_float+0x1ae>
 8004f9e:	f1aa 0a02 	sub.w	sl, sl, #2
 8004fa2:	fa5f fa8a 	uxtb.w	sl, sl
 8004fa6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004faa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fac:	d824      	bhi.n	8004ff8 <_printf_float+0x178>
 8004fae:	3901      	subs	r1, #1
 8004fb0:	4652      	mov	r2, sl
 8004fb2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fb6:	9109      	str	r1, [sp, #36]	; 0x24
 8004fb8:	f7ff ff2f 	bl	8004e1a <__exponent>
 8004fbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fbe:	1813      	adds	r3, r2, r0
 8004fc0:	2a01      	cmp	r2, #1
 8004fc2:	4681      	mov	r9, r0
 8004fc4:	6123      	str	r3, [r4, #16]
 8004fc6:	dc02      	bgt.n	8004fce <_printf_float+0x14e>
 8004fc8:	6822      	ldr	r2, [r4, #0]
 8004fca:	07d1      	lsls	r1, r2, #31
 8004fcc:	d501      	bpl.n	8004fd2 <_printf_float+0x152>
 8004fce:	3301      	adds	r3, #1
 8004fd0:	6123      	str	r3, [r4, #16]
 8004fd2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d0a5      	beq.n	8004f26 <_printf_float+0xa6>
 8004fda:	232d      	movs	r3, #45	; 0x2d
 8004fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fe0:	e7a1      	b.n	8004f26 <_printf_float+0xa6>
 8004fe2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004fe6:	f000 8177 	beq.w	80052d8 <_printf_float+0x458>
 8004fea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004fee:	d1bb      	bne.n	8004f68 <_printf_float+0xe8>
 8004ff0:	2900      	cmp	r1, #0
 8004ff2:	d1b9      	bne.n	8004f68 <_printf_float+0xe8>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e7b6      	b.n	8004f66 <_printf_float+0xe6>
 8004ff8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004ffc:	d119      	bne.n	8005032 <_printf_float+0x1b2>
 8004ffe:	2900      	cmp	r1, #0
 8005000:	6863      	ldr	r3, [r4, #4]
 8005002:	dd0c      	ble.n	800501e <_printf_float+0x19e>
 8005004:	6121      	str	r1, [r4, #16]
 8005006:	b913      	cbnz	r3, 800500e <_printf_float+0x18e>
 8005008:	6822      	ldr	r2, [r4, #0]
 800500a:	07d2      	lsls	r2, r2, #31
 800500c:	d502      	bpl.n	8005014 <_printf_float+0x194>
 800500e:	3301      	adds	r3, #1
 8005010:	440b      	add	r3, r1
 8005012:	6123      	str	r3, [r4, #16]
 8005014:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005016:	65a3      	str	r3, [r4, #88]	; 0x58
 8005018:	f04f 0900 	mov.w	r9, #0
 800501c:	e7d9      	b.n	8004fd2 <_printf_float+0x152>
 800501e:	b913      	cbnz	r3, 8005026 <_printf_float+0x1a6>
 8005020:	6822      	ldr	r2, [r4, #0]
 8005022:	07d0      	lsls	r0, r2, #31
 8005024:	d501      	bpl.n	800502a <_printf_float+0x1aa>
 8005026:	3302      	adds	r3, #2
 8005028:	e7f3      	b.n	8005012 <_printf_float+0x192>
 800502a:	2301      	movs	r3, #1
 800502c:	e7f1      	b.n	8005012 <_printf_float+0x192>
 800502e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8005032:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005036:	4293      	cmp	r3, r2
 8005038:	db05      	blt.n	8005046 <_printf_float+0x1c6>
 800503a:	6822      	ldr	r2, [r4, #0]
 800503c:	6123      	str	r3, [r4, #16]
 800503e:	07d1      	lsls	r1, r2, #31
 8005040:	d5e8      	bpl.n	8005014 <_printf_float+0x194>
 8005042:	3301      	adds	r3, #1
 8005044:	e7e5      	b.n	8005012 <_printf_float+0x192>
 8005046:	2b00      	cmp	r3, #0
 8005048:	bfd4      	ite	le
 800504a:	f1c3 0302 	rsble	r3, r3, #2
 800504e:	2301      	movgt	r3, #1
 8005050:	4413      	add	r3, r2
 8005052:	e7de      	b.n	8005012 <_printf_float+0x192>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	055a      	lsls	r2, r3, #21
 8005058:	d407      	bmi.n	800506a <_printf_float+0x1ea>
 800505a:	6923      	ldr	r3, [r4, #16]
 800505c:	4642      	mov	r2, r8
 800505e:	4631      	mov	r1, r6
 8005060:	4628      	mov	r0, r5
 8005062:	47b8      	blx	r7
 8005064:	3001      	adds	r0, #1
 8005066:	d12b      	bne.n	80050c0 <_printf_float+0x240>
 8005068:	e767      	b.n	8004f3a <_printf_float+0xba>
 800506a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800506e:	f240 80dc 	bls.w	800522a <_printf_float+0x3aa>
 8005072:	2200      	movs	r2, #0
 8005074:	2300      	movs	r3, #0
 8005076:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800507a:	f7fb fd2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800507e:	2800      	cmp	r0, #0
 8005080:	d033      	beq.n	80050ea <_printf_float+0x26a>
 8005082:	2301      	movs	r3, #1
 8005084:	4a41      	ldr	r2, [pc, #260]	; (800518c <_printf_float+0x30c>)
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	f43f af54 	beq.w	8004f3a <_printf_float+0xba>
 8005092:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005096:	429a      	cmp	r2, r3
 8005098:	db02      	blt.n	80050a0 <_printf_float+0x220>
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	07d8      	lsls	r0, r3, #31
 800509e:	d50f      	bpl.n	80050c0 <_printf_float+0x240>
 80050a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050a4:	4631      	mov	r1, r6
 80050a6:	4628      	mov	r0, r5
 80050a8:	47b8      	blx	r7
 80050aa:	3001      	adds	r0, #1
 80050ac:	f43f af45 	beq.w	8004f3a <_printf_float+0xba>
 80050b0:	f04f 0800 	mov.w	r8, #0
 80050b4:	f104 091a 	add.w	r9, r4, #26
 80050b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050ba:	3b01      	subs	r3, #1
 80050bc:	4543      	cmp	r3, r8
 80050be:	dc09      	bgt.n	80050d4 <_printf_float+0x254>
 80050c0:	6823      	ldr	r3, [r4, #0]
 80050c2:	079b      	lsls	r3, r3, #30
 80050c4:	f100 8103 	bmi.w	80052ce <_printf_float+0x44e>
 80050c8:	68e0      	ldr	r0, [r4, #12]
 80050ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050cc:	4298      	cmp	r0, r3
 80050ce:	bfb8      	it	lt
 80050d0:	4618      	movlt	r0, r3
 80050d2:	e734      	b.n	8004f3e <_printf_float+0xbe>
 80050d4:	2301      	movs	r3, #1
 80050d6:	464a      	mov	r2, r9
 80050d8:	4631      	mov	r1, r6
 80050da:	4628      	mov	r0, r5
 80050dc:	47b8      	blx	r7
 80050de:	3001      	adds	r0, #1
 80050e0:	f43f af2b 	beq.w	8004f3a <_printf_float+0xba>
 80050e4:	f108 0801 	add.w	r8, r8, #1
 80050e8:	e7e6      	b.n	80050b8 <_printf_float+0x238>
 80050ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	dc2b      	bgt.n	8005148 <_printf_float+0x2c8>
 80050f0:	2301      	movs	r3, #1
 80050f2:	4a26      	ldr	r2, [pc, #152]	; (800518c <_printf_float+0x30c>)
 80050f4:	4631      	mov	r1, r6
 80050f6:	4628      	mov	r0, r5
 80050f8:	47b8      	blx	r7
 80050fa:	3001      	adds	r0, #1
 80050fc:	f43f af1d 	beq.w	8004f3a <_printf_float+0xba>
 8005100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005102:	b923      	cbnz	r3, 800510e <_printf_float+0x28e>
 8005104:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005106:	b913      	cbnz	r3, 800510e <_printf_float+0x28e>
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	07d9      	lsls	r1, r3, #31
 800510c:	d5d8      	bpl.n	80050c0 <_printf_float+0x240>
 800510e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005112:	4631      	mov	r1, r6
 8005114:	4628      	mov	r0, r5
 8005116:	47b8      	blx	r7
 8005118:	3001      	adds	r0, #1
 800511a:	f43f af0e 	beq.w	8004f3a <_printf_float+0xba>
 800511e:	f04f 0900 	mov.w	r9, #0
 8005122:	f104 0a1a 	add.w	sl, r4, #26
 8005126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005128:	425b      	negs	r3, r3
 800512a:	454b      	cmp	r3, r9
 800512c:	dc01      	bgt.n	8005132 <_printf_float+0x2b2>
 800512e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005130:	e794      	b.n	800505c <_printf_float+0x1dc>
 8005132:	2301      	movs	r3, #1
 8005134:	4652      	mov	r2, sl
 8005136:	4631      	mov	r1, r6
 8005138:	4628      	mov	r0, r5
 800513a:	47b8      	blx	r7
 800513c:	3001      	adds	r0, #1
 800513e:	f43f aefc 	beq.w	8004f3a <_printf_float+0xba>
 8005142:	f109 0901 	add.w	r9, r9, #1
 8005146:	e7ee      	b.n	8005126 <_printf_float+0x2a6>
 8005148:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800514a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800514c:	429a      	cmp	r2, r3
 800514e:	bfa8      	it	ge
 8005150:	461a      	movge	r2, r3
 8005152:	2a00      	cmp	r2, #0
 8005154:	4691      	mov	r9, r2
 8005156:	dd07      	ble.n	8005168 <_printf_float+0x2e8>
 8005158:	4613      	mov	r3, r2
 800515a:	4631      	mov	r1, r6
 800515c:	4642      	mov	r2, r8
 800515e:	4628      	mov	r0, r5
 8005160:	47b8      	blx	r7
 8005162:	3001      	adds	r0, #1
 8005164:	f43f aee9 	beq.w	8004f3a <_printf_float+0xba>
 8005168:	f104 031a 	add.w	r3, r4, #26
 800516c:	f04f 0b00 	mov.w	fp, #0
 8005170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005174:	9306      	str	r3, [sp, #24]
 8005176:	e015      	b.n	80051a4 <_printf_float+0x324>
 8005178:	7fefffff 	.word	0x7fefffff
 800517c:	08006f24 	.word	0x08006f24
 8005180:	08006f20 	.word	0x08006f20
 8005184:	08006f2c 	.word	0x08006f2c
 8005188:	08006f28 	.word	0x08006f28
 800518c:	08006f30 	.word	0x08006f30
 8005190:	2301      	movs	r3, #1
 8005192:	9a06      	ldr	r2, [sp, #24]
 8005194:	4631      	mov	r1, r6
 8005196:	4628      	mov	r0, r5
 8005198:	47b8      	blx	r7
 800519a:	3001      	adds	r0, #1
 800519c:	f43f aecd 	beq.w	8004f3a <_printf_float+0xba>
 80051a0:	f10b 0b01 	add.w	fp, fp, #1
 80051a4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80051a8:	ebaa 0309 	sub.w	r3, sl, r9
 80051ac:	455b      	cmp	r3, fp
 80051ae:	dcef      	bgt.n	8005190 <_printf_float+0x310>
 80051b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051b4:	429a      	cmp	r2, r3
 80051b6:	44d0      	add	r8, sl
 80051b8:	db15      	blt.n	80051e6 <_printf_float+0x366>
 80051ba:	6823      	ldr	r3, [r4, #0]
 80051bc:	07da      	lsls	r2, r3, #31
 80051be:	d412      	bmi.n	80051e6 <_printf_float+0x366>
 80051c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051c4:	eba3 020a 	sub.w	r2, r3, sl
 80051c8:	eba3 0a01 	sub.w	sl, r3, r1
 80051cc:	4592      	cmp	sl, r2
 80051ce:	bfa8      	it	ge
 80051d0:	4692      	movge	sl, r2
 80051d2:	f1ba 0f00 	cmp.w	sl, #0
 80051d6:	dc0e      	bgt.n	80051f6 <_printf_float+0x376>
 80051d8:	f04f 0800 	mov.w	r8, #0
 80051dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051e0:	f104 091a 	add.w	r9, r4, #26
 80051e4:	e019      	b.n	800521a <_printf_float+0x39a>
 80051e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051ea:	4631      	mov	r1, r6
 80051ec:	4628      	mov	r0, r5
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	d1e5      	bne.n	80051c0 <_printf_float+0x340>
 80051f4:	e6a1      	b.n	8004f3a <_printf_float+0xba>
 80051f6:	4653      	mov	r3, sl
 80051f8:	4642      	mov	r2, r8
 80051fa:	4631      	mov	r1, r6
 80051fc:	4628      	mov	r0, r5
 80051fe:	47b8      	blx	r7
 8005200:	3001      	adds	r0, #1
 8005202:	d1e9      	bne.n	80051d8 <_printf_float+0x358>
 8005204:	e699      	b.n	8004f3a <_printf_float+0xba>
 8005206:	2301      	movs	r3, #1
 8005208:	464a      	mov	r2, r9
 800520a:	4631      	mov	r1, r6
 800520c:	4628      	mov	r0, r5
 800520e:	47b8      	blx	r7
 8005210:	3001      	adds	r0, #1
 8005212:	f43f ae92 	beq.w	8004f3a <_printf_float+0xba>
 8005216:	f108 0801 	add.w	r8, r8, #1
 800521a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800521e:	1a9b      	subs	r3, r3, r2
 8005220:	eba3 030a 	sub.w	r3, r3, sl
 8005224:	4543      	cmp	r3, r8
 8005226:	dcee      	bgt.n	8005206 <_printf_float+0x386>
 8005228:	e74a      	b.n	80050c0 <_printf_float+0x240>
 800522a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800522c:	2a01      	cmp	r2, #1
 800522e:	dc01      	bgt.n	8005234 <_printf_float+0x3b4>
 8005230:	07db      	lsls	r3, r3, #31
 8005232:	d53a      	bpl.n	80052aa <_printf_float+0x42a>
 8005234:	2301      	movs	r3, #1
 8005236:	4642      	mov	r2, r8
 8005238:	4631      	mov	r1, r6
 800523a:	4628      	mov	r0, r5
 800523c:	47b8      	blx	r7
 800523e:	3001      	adds	r0, #1
 8005240:	f43f ae7b 	beq.w	8004f3a <_printf_float+0xba>
 8005244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005248:	4631      	mov	r1, r6
 800524a:	4628      	mov	r0, r5
 800524c:	47b8      	blx	r7
 800524e:	3001      	adds	r0, #1
 8005250:	f108 0801 	add.w	r8, r8, #1
 8005254:	f43f ae71 	beq.w	8004f3a <_printf_float+0xba>
 8005258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800525a:	2200      	movs	r2, #0
 800525c:	f103 3aff 	add.w	sl, r3, #4294967295
 8005260:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005264:	2300      	movs	r3, #0
 8005266:	f7fb fc37 	bl	8000ad8 <__aeabi_dcmpeq>
 800526a:	b9c8      	cbnz	r0, 80052a0 <_printf_float+0x420>
 800526c:	4653      	mov	r3, sl
 800526e:	4642      	mov	r2, r8
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	47b8      	blx	r7
 8005276:	3001      	adds	r0, #1
 8005278:	d10e      	bne.n	8005298 <_printf_float+0x418>
 800527a:	e65e      	b.n	8004f3a <_printf_float+0xba>
 800527c:	2301      	movs	r3, #1
 800527e:	4652      	mov	r2, sl
 8005280:	4631      	mov	r1, r6
 8005282:	4628      	mov	r0, r5
 8005284:	47b8      	blx	r7
 8005286:	3001      	adds	r0, #1
 8005288:	f43f ae57 	beq.w	8004f3a <_printf_float+0xba>
 800528c:	f108 0801 	add.w	r8, r8, #1
 8005290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005292:	3b01      	subs	r3, #1
 8005294:	4543      	cmp	r3, r8
 8005296:	dcf1      	bgt.n	800527c <_printf_float+0x3fc>
 8005298:	464b      	mov	r3, r9
 800529a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800529e:	e6de      	b.n	800505e <_printf_float+0x1de>
 80052a0:	f04f 0800 	mov.w	r8, #0
 80052a4:	f104 0a1a 	add.w	sl, r4, #26
 80052a8:	e7f2      	b.n	8005290 <_printf_float+0x410>
 80052aa:	2301      	movs	r3, #1
 80052ac:	e7df      	b.n	800526e <_printf_float+0x3ee>
 80052ae:	2301      	movs	r3, #1
 80052b0:	464a      	mov	r2, r9
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	47b8      	blx	r7
 80052b8:	3001      	adds	r0, #1
 80052ba:	f43f ae3e 	beq.w	8004f3a <_printf_float+0xba>
 80052be:	f108 0801 	add.w	r8, r8, #1
 80052c2:	68e3      	ldr	r3, [r4, #12]
 80052c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	4543      	cmp	r3, r8
 80052ca:	dcf0      	bgt.n	80052ae <_printf_float+0x42e>
 80052cc:	e6fc      	b.n	80050c8 <_printf_float+0x248>
 80052ce:	f04f 0800 	mov.w	r8, #0
 80052d2:	f104 0919 	add.w	r9, r4, #25
 80052d6:	e7f4      	b.n	80052c2 <_printf_float+0x442>
 80052d8:	2900      	cmp	r1, #0
 80052da:	f43f ae8b 	beq.w	8004ff4 <_printf_float+0x174>
 80052de:	2300      	movs	r3, #0
 80052e0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80052e4:	ab09      	add	r3, sp, #36	; 0x24
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	ec49 8b10 	vmov	d0, r8, r9
 80052ec:	6022      	str	r2, [r4, #0]
 80052ee:	f8cd a004 	str.w	sl, [sp, #4]
 80052f2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80052f6:	4628      	mov	r0, r5
 80052f8:	f7ff fd2e 	bl	8004d58 <__cvt>
 80052fc:	4680      	mov	r8, r0
 80052fe:	e648      	b.n	8004f92 <_printf_float+0x112>

08005300 <_printf_common>:
 8005300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005304:	4691      	mov	r9, r2
 8005306:	461f      	mov	r7, r3
 8005308:	688a      	ldr	r2, [r1, #8]
 800530a:	690b      	ldr	r3, [r1, #16]
 800530c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005310:	4293      	cmp	r3, r2
 8005312:	bfb8      	it	lt
 8005314:	4613      	movlt	r3, r2
 8005316:	f8c9 3000 	str.w	r3, [r9]
 800531a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800531e:	4606      	mov	r6, r0
 8005320:	460c      	mov	r4, r1
 8005322:	b112      	cbz	r2, 800532a <_printf_common+0x2a>
 8005324:	3301      	adds	r3, #1
 8005326:	f8c9 3000 	str.w	r3, [r9]
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	0699      	lsls	r1, r3, #26
 800532e:	bf42      	ittt	mi
 8005330:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005334:	3302      	addmi	r3, #2
 8005336:	f8c9 3000 	strmi.w	r3, [r9]
 800533a:	6825      	ldr	r5, [r4, #0]
 800533c:	f015 0506 	ands.w	r5, r5, #6
 8005340:	d107      	bne.n	8005352 <_printf_common+0x52>
 8005342:	f104 0a19 	add.w	sl, r4, #25
 8005346:	68e3      	ldr	r3, [r4, #12]
 8005348:	f8d9 2000 	ldr.w	r2, [r9]
 800534c:	1a9b      	subs	r3, r3, r2
 800534e:	42ab      	cmp	r3, r5
 8005350:	dc28      	bgt.n	80053a4 <_printf_common+0xa4>
 8005352:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005356:	6822      	ldr	r2, [r4, #0]
 8005358:	3300      	adds	r3, #0
 800535a:	bf18      	it	ne
 800535c:	2301      	movne	r3, #1
 800535e:	0692      	lsls	r2, r2, #26
 8005360:	d42d      	bmi.n	80053be <_printf_common+0xbe>
 8005362:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005366:	4639      	mov	r1, r7
 8005368:	4630      	mov	r0, r6
 800536a:	47c0      	blx	r8
 800536c:	3001      	adds	r0, #1
 800536e:	d020      	beq.n	80053b2 <_printf_common+0xb2>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	68e5      	ldr	r5, [r4, #12]
 8005374:	f8d9 2000 	ldr.w	r2, [r9]
 8005378:	f003 0306 	and.w	r3, r3, #6
 800537c:	2b04      	cmp	r3, #4
 800537e:	bf08      	it	eq
 8005380:	1aad      	subeq	r5, r5, r2
 8005382:	68a3      	ldr	r3, [r4, #8]
 8005384:	6922      	ldr	r2, [r4, #16]
 8005386:	bf0c      	ite	eq
 8005388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800538c:	2500      	movne	r5, #0
 800538e:	4293      	cmp	r3, r2
 8005390:	bfc4      	itt	gt
 8005392:	1a9b      	subgt	r3, r3, r2
 8005394:	18ed      	addgt	r5, r5, r3
 8005396:	f04f 0900 	mov.w	r9, #0
 800539a:	341a      	adds	r4, #26
 800539c:	454d      	cmp	r5, r9
 800539e:	d11a      	bne.n	80053d6 <_printf_common+0xd6>
 80053a0:	2000      	movs	r0, #0
 80053a2:	e008      	b.n	80053b6 <_printf_common+0xb6>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4652      	mov	r2, sl
 80053a8:	4639      	mov	r1, r7
 80053aa:	4630      	mov	r0, r6
 80053ac:	47c0      	blx	r8
 80053ae:	3001      	adds	r0, #1
 80053b0:	d103      	bne.n	80053ba <_printf_common+0xba>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053ba:	3501      	adds	r5, #1
 80053bc:	e7c3      	b.n	8005346 <_printf_common+0x46>
 80053be:	18e1      	adds	r1, r4, r3
 80053c0:	1c5a      	adds	r2, r3, #1
 80053c2:	2030      	movs	r0, #48	; 0x30
 80053c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053c8:	4422      	add	r2, r4
 80053ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053d2:	3302      	adds	r3, #2
 80053d4:	e7c5      	b.n	8005362 <_printf_common+0x62>
 80053d6:	2301      	movs	r3, #1
 80053d8:	4622      	mov	r2, r4
 80053da:	4639      	mov	r1, r7
 80053dc:	4630      	mov	r0, r6
 80053de:	47c0      	blx	r8
 80053e0:	3001      	adds	r0, #1
 80053e2:	d0e6      	beq.n	80053b2 <_printf_common+0xb2>
 80053e4:	f109 0901 	add.w	r9, r9, #1
 80053e8:	e7d8      	b.n	800539c <_printf_common+0x9c>
	...

080053ec <_printf_i>:
 80053ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80053f4:	460c      	mov	r4, r1
 80053f6:	7e09      	ldrb	r1, [r1, #24]
 80053f8:	b085      	sub	sp, #20
 80053fa:	296e      	cmp	r1, #110	; 0x6e
 80053fc:	4617      	mov	r7, r2
 80053fe:	4606      	mov	r6, r0
 8005400:	4698      	mov	r8, r3
 8005402:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005404:	f000 80b3 	beq.w	800556e <_printf_i+0x182>
 8005408:	d822      	bhi.n	8005450 <_printf_i+0x64>
 800540a:	2963      	cmp	r1, #99	; 0x63
 800540c:	d036      	beq.n	800547c <_printf_i+0x90>
 800540e:	d80a      	bhi.n	8005426 <_printf_i+0x3a>
 8005410:	2900      	cmp	r1, #0
 8005412:	f000 80b9 	beq.w	8005588 <_printf_i+0x19c>
 8005416:	2958      	cmp	r1, #88	; 0x58
 8005418:	f000 8083 	beq.w	8005522 <_printf_i+0x136>
 800541c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005420:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005424:	e032      	b.n	800548c <_printf_i+0xa0>
 8005426:	2964      	cmp	r1, #100	; 0x64
 8005428:	d001      	beq.n	800542e <_printf_i+0x42>
 800542a:	2969      	cmp	r1, #105	; 0x69
 800542c:	d1f6      	bne.n	800541c <_printf_i+0x30>
 800542e:	6820      	ldr	r0, [r4, #0]
 8005430:	6813      	ldr	r3, [r2, #0]
 8005432:	0605      	lsls	r5, r0, #24
 8005434:	f103 0104 	add.w	r1, r3, #4
 8005438:	d52a      	bpl.n	8005490 <_printf_i+0xa4>
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6011      	str	r1, [r2, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	da03      	bge.n	800544a <_printf_i+0x5e>
 8005442:	222d      	movs	r2, #45	; 0x2d
 8005444:	425b      	negs	r3, r3
 8005446:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800544a:	486f      	ldr	r0, [pc, #444]	; (8005608 <_printf_i+0x21c>)
 800544c:	220a      	movs	r2, #10
 800544e:	e039      	b.n	80054c4 <_printf_i+0xd8>
 8005450:	2973      	cmp	r1, #115	; 0x73
 8005452:	f000 809d 	beq.w	8005590 <_printf_i+0x1a4>
 8005456:	d808      	bhi.n	800546a <_printf_i+0x7e>
 8005458:	296f      	cmp	r1, #111	; 0x6f
 800545a:	d020      	beq.n	800549e <_printf_i+0xb2>
 800545c:	2970      	cmp	r1, #112	; 0x70
 800545e:	d1dd      	bne.n	800541c <_printf_i+0x30>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	f043 0320 	orr.w	r3, r3, #32
 8005466:	6023      	str	r3, [r4, #0]
 8005468:	e003      	b.n	8005472 <_printf_i+0x86>
 800546a:	2975      	cmp	r1, #117	; 0x75
 800546c:	d017      	beq.n	800549e <_printf_i+0xb2>
 800546e:	2978      	cmp	r1, #120	; 0x78
 8005470:	d1d4      	bne.n	800541c <_printf_i+0x30>
 8005472:	2378      	movs	r3, #120	; 0x78
 8005474:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005478:	4864      	ldr	r0, [pc, #400]	; (800560c <_printf_i+0x220>)
 800547a:	e055      	b.n	8005528 <_printf_i+0x13c>
 800547c:	6813      	ldr	r3, [r2, #0]
 800547e:	1d19      	adds	r1, r3, #4
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6011      	str	r1, [r2, #0]
 8005484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005488:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800548c:	2301      	movs	r3, #1
 800548e:	e08c      	b.n	80055aa <_printf_i+0x1be>
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6011      	str	r1, [r2, #0]
 8005494:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005498:	bf18      	it	ne
 800549a:	b21b      	sxthne	r3, r3
 800549c:	e7cf      	b.n	800543e <_printf_i+0x52>
 800549e:	6813      	ldr	r3, [r2, #0]
 80054a0:	6825      	ldr	r5, [r4, #0]
 80054a2:	1d18      	adds	r0, r3, #4
 80054a4:	6010      	str	r0, [r2, #0]
 80054a6:	0628      	lsls	r0, r5, #24
 80054a8:	d501      	bpl.n	80054ae <_printf_i+0xc2>
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	e002      	b.n	80054b4 <_printf_i+0xc8>
 80054ae:	0668      	lsls	r0, r5, #25
 80054b0:	d5fb      	bpl.n	80054aa <_printf_i+0xbe>
 80054b2:	881b      	ldrh	r3, [r3, #0]
 80054b4:	4854      	ldr	r0, [pc, #336]	; (8005608 <_printf_i+0x21c>)
 80054b6:	296f      	cmp	r1, #111	; 0x6f
 80054b8:	bf14      	ite	ne
 80054ba:	220a      	movne	r2, #10
 80054bc:	2208      	moveq	r2, #8
 80054be:	2100      	movs	r1, #0
 80054c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054c4:	6865      	ldr	r5, [r4, #4]
 80054c6:	60a5      	str	r5, [r4, #8]
 80054c8:	2d00      	cmp	r5, #0
 80054ca:	f2c0 8095 	blt.w	80055f8 <_printf_i+0x20c>
 80054ce:	6821      	ldr	r1, [r4, #0]
 80054d0:	f021 0104 	bic.w	r1, r1, #4
 80054d4:	6021      	str	r1, [r4, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d13d      	bne.n	8005556 <_printf_i+0x16a>
 80054da:	2d00      	cmp	r5, #0
 80054dc:	f040 808e 	bne.w	80055fc <_printf_i+0x210>
 80054e0:	4665      	mov	r5, ip
 80054e2:	2a08      	cmp	r2, #8
 80054e4:	d10b      	bne.n	80054fe <_printf_i+0x112>
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	07db      	lsls	r3, r3, #31
 80054ea:	d508      	bpl.n	80054fe <_printf_i+0x112>
 80054ec:	6923      	ldr	r3, [r4, #16]
 80054ee:	6862      	ldr	r2, [r4, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	bfde      	ittt	le
 80054f4:	2330      	movle	r3, #48	; 0x30
 80054f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054fe:	ebac 0305 	sub.w	r3, ip, r5
 8005502:	6123      	str	r3, [r4, #16]
 8005504:	f8cd 8000 	str.w	r8, [sp]
 8005508:	463b      	mov	r3, r7
 800550a:	aa03      	add	r2, sp, #12
 800550c:	4621      	mov	r1, r4
 800550e:	4630      	mov	r0, r6
 8005510:	f7ff fef6 	bl	8005300 <_printf_common>
 8005514:	3001      	adds	r0, #1
 8005516:	d14d      	bne.n	80055b4 <_printf_i+0x1c8>
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	b005      	add	sp, #20
 800551e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005522:	4839      	ldr	r0, [pc, #228]	; (8005608 <_printf_i+0x21c>)
 8005524:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005528:	6813      	ldr	r3, [r2, #0]
 800552a:	6821      	ldr	r1, [r4, #0]
 800552c:	1d1d      	adds	r5, r3, #4
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6015      	str	r5, [r2, #0]
 8005532:	060a      	lsls	r2, r1, #24
 8005534:	d50b      	bpl.n	800554e <_printf_i+0x162>
 8005536:	07ca      	lsls	r2, r1, #31
 8005538:	bf44      	itt	mi
 800553a:	f041 0120 	orrmi.w	r1, r1, #32
 800553e:	6021      	strmi	r1, [r4, #0]
 8005540:	b91b      	cbnz	r3, 800554a <_printf_i+0x15e>
 8005542:	6822      	ldr	r2, [r4, #0]
 8005544:	f022 0220 	bic.w	r2, r2, #32
 8005548:	6022      	str	r2, [r4, #0]
 800554a:	2210      	movs	r2, #16
 800554c:	e7b7      	b.n	80054be <_printf_i+0xd2>
 800554e:	064d      	lsls	r5, r1, #25
 8005550:	bf48      	it	mi
 8005552:	b29b      	uxthmi	r3, r3
 8005554:	e7ef      	b.n	8005536 <_printf_i+0x14a>
 8005556:	4665      	mov	r5, ip
 8005558:	fbb3 f1f2 	udiv	r1, r3, r2
 800555c:	fb02 3311 	mls	r3, r2, r1, r3
 8005560:	5cc3      	ldrb	r3, [r0, r3]
 8005562:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005566:	460b      	mov	r3, r1
 8005568:	2900      	cmp	r1, #0
 800556a:	d1f5      	bne.n	8005558 <_printf_i+0x16c>
 800556c:	e7b9      	b.n	80054e2 <_printf_i+0xf6>
 800556e:	6813      	ldr	r3, [r2, #0]
 8005570:	6825      	ldr	r5, [r4, #0]
 8005572:	6961      	ldr	r1, [r4, #20]
 8005574:	1d18      	adds	r0, r3, #4
 8005576:	6010      	str	r0, [r2, #0]
 8005578:	0628      	lsls	r0, r5, #24
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	d501      	bpl.n	8005582 <_printf_i+0x196>
 800557e:	6019      	str	r1, [r3, #0]
 8005580:	e002      	b.n	8005588 <_printf_i+0x19c>
 8005582:	066a      	lsls	r2, r5, #25
 8005584:	d5fb      	bpl.n	800557e <_printf_i+0x192>
 8005586:	8019      	strh	r1, [r3, #0]
 8005588:	2300      	movs	r3, #0
 800558a:	6123      	str	r3, [r4, #16]
 800558c:	4665      	mov	r5, ip
 800558e:	e7b9      	b.n	8005504 <_printf_i+0x118>
 8005590:	6813      	ldr	r3, [r2, #0]
 8005592:	1d19      	adds	r1, r3, #4
 8005594:	6011      	str	r1, [r2, #0]
 8005596:	681d      	ldr	r5, [r3, #0]
 8005598:	6862      	ldr	r2, [r4, #4]
 800559a:	2100      	movs	r1, #0
 800559c:	4628      	mov	r0, r5
 800559e:	f7fa fe27 	bl	80001f0 <memchr>
 80055a2:	b108      	cbz	r0, 80055a8 <_printf_i+0x1bc>
 80055a4:	1b40      	subs	r0, r0, r5
 80055a6:	6060      	str	r0, [r4, #4]
 80055a8:	6863      	ldr	r3, [r4, #4]
 80055aa:	6123      	str	r3, [r4, #16]
 80055ac:	2300      	movs	r3, #0
 80055ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055b2:	e7a7      	b.n	8005504 <_printf_i+0x118>
 80055b4:	6923      	ldr	r3, [r4, #16]
 80055b6:	462a      	mov	r2, r5
 80055b8:	4639      	mov	r1, r7
 80055ba:	4630      	mov	r0, r6
 80055bc:	47c0      	blx	r8
 80055be:	3001      	adds	r0, #1
 80055c0:	d0aa      	beq.n	8005518 <_printf_i+0x12c>
 80055c2:	6823      	ldr	r3, [r4, #0]
 80055c4:	079b      	lsls	r3, r3, #30
 80055c6:	d413      	bmi.n	80055f0 <_printf_i+0x204>
 80055c8:	68e0      	ldr	r0, [r4, #12]
 80055ca:	9b03      	ldr	r3, [sp, #12]
 80055cc:	4298      	cmp	r0, r3
 80055ce:	bfb8      	it	lt
 80055d0:	4618      	movlt	r0, r3
 80055d2:	e7a3      	b.n	800551c <_printf_i+0x130>
 80055d4:	2301      	movs	r3, #1
 80055d6:	464a      	mov	r2, r9
 80055d8:	4639      	mov	r1, r7
 80055da:	4630      	mov	r0, r6
 80055dc:	47c0      	blx	r8
 80055de:	3001      	adds	r0, #1
 80055e0:	d09a      	beq.n	8005518 <_printf_i+0x12c>
 80055e2:	3501      	adds	r5, #1
 80055e4:	68e3      	ldr	r3, [r4, #12]
 80055e6:	9a03      	ldr	r2, [sp, #12]
 80055e8:	1a9b      	subs	r3, r3, r2
 80055ea:	42ab      	cmp	r3, r5
 80055ec:	dcf2      	bgt.n	80055d4 <_printf_i+0x1e8>
 80055ee:	e7eb      	b.n	80055c8 <_printf_i+0x1dc>
 80055f0:	2500      	movs	r5, #0
 80055f2:	f104 0919 	add.w	r9, r4, #25
 80055f6:	e7f5      	b.n	80055e4 <_printf_i+0x1f8>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1ac      	bne.n	8005556 <_printf_i+0x16a>
 80055fc:	7803      	ldrb	r3, [r0, #0]
 80055fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005602:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005606:	e76c      	b.n	80054e2 <_printf_i+0xf6>
 8005608:	08006f32 	.word	0x08006f32
 800560c:	08006f43 	.word	0x08006f43

08005610 <siprintf>:
 8005610:	b40e      	push	{r1, r2, r3}
 8005612:	b500      	push	{lr}
 8005614:	b09c      	sub	sp, #112	; 0x70
 8005616:	ab1d      	add	r3, sp, #116	; 0x74
 8005618:	9002      	str	r0, [sp, #8]
 800561a:	9006      	str	r0, [sp, #24]
 800561c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005620:	4809      	ldr	r0, [pc, #36]	; (8005648 <siprintf+0x38>)
 8005622:	9107      	str	r1, [sp, #28]
 8005624:	9104      	str	r1, [sp, #16]
 8005626:	4909      	ldr	r1, [pc, #36]	; (800564c <siprintf+0x3c>)
 8005628:	f853 2b04 	ldr.w	r2, [r3], #4
 800562c:	9105      	str	r1, [sp, #20]
 800562e:	6800      	ldr	r0, [r0, #0]
 8005630:	9301      	str	r3, [sp, #4]
 8005632:	a902      	add	r1, sp, #8
 8005634:	f001 fa5c 	bl	8006af0 <_svfiprintf_r>
 8005638:	9b02      	ldr	r3, [sp, #8]
 800563a:	2200      	movs	r2, #0
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	b01c      	add	sp, #112	; 0x70
 8005640:	f85d eb04 	ldr.w	lr, [sp], #4
 8005644:	b003      	add	sp, #12
 8005646:	4770      	bx	lr
 8005648:	20000080 	.word	0x20000080
 800564c:	ffff0208 	.word	0xffff0208

08005650 <quorem>:
 8005650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005654:	6903      	ldr	r3, [r0, #16]
 8005656:	690c      	ldr	r4, [r1, #16]
 8005658:	42a3      	cmp	r3, r4
 800565a:	4680      	mov	r8, r0
 800565c:	f2c0 8082 	blt.w	8005764 <quorem+0x114>
 8005660:	3c01      	subs	r4, #1
 8005662:	f101 0714 	add.w	r7, r1, #20
 8005666:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800566a:	f100 0614 	add.w	r6, r0, #20
 800566e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005672:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005676:	eb06 030c 	add.w	r3, r6, ip
 800567a:	3501      	adds	r5, #1
 800567c:	eb07 090c 	add.w	r9, r7, ip
 8005680:	9301      	str	r3, [sp, #4]
 8005682:	fbb0 f5f5 	udiv	r5, r0, r5
 8005686:	b395      	cbz	r5, 80056ee <quorem+0x9e>
 8005688:	f04f 0a00 	mov.w	sl, #0
 800568c:	4638      	mov	r0, r7
 800568e:	46b6      	mov	lr, r6
 8005690:	46d3      	mov	fp, sl
 8005692:	f850 2b04 	ldr.w	r2, [r0], #4
 8005696:	b293      	uxth	r3, r2
 8005698:	fb05 a303 	mla	r3, r5, r3, sl
 800569c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	ebab 0303 	sub.w	r3, fp, r3
 80056a6:	0c12      	lsrs	r2, r2, #16
 80056a8:	f8de b000 	ldr.w	fp, [lr]
 80056ac:	fb05 a202 	mla	r2, r5, r2, sl
 80056b0:	fa13 f38b 	uxtah	r3, r3, fp
 80056b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80056b8:	fa1f fb82 	uxth.w	fp, r2
 80056bc:	f8de 2000 	ldr.w	r2, [lr]
 80056c0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80056c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056ce:	4581      	cmp	r9, r0
 80056d0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80056d4:	f84e 3b04 	str.w	r3, [lr], #4
 80056d8:	d2db      	bcs.n	8005692 <quorem+0x42>
 80056da:	f856 300c 	ldr.w	r3, [r6, ip]
 80056de:	b933      	cbnz	r3, 80056ee <quorem+0x9e>
 80056e0:	9b01      	ldr	r3, [sp, #4]
 80056e2:	3b04      	subs	r3, #4
 80056e4:	429e      	cmp	r6, r3
 80056e6:	461a      	mov	r2, r3
 80056e8:	d330      	bcc.n	800574c <quorem+0xfc>
 80056ea:	f8c8 4010 	str.w	r4, [r8, #16]
 80056ee:	4640      	mov	r0, r8
 80056f0:	f001 f828 	bl	8006744 <__mcmp>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	db25      	blt.n	8005744 <quorem+0xf4>
 80056f8:	3501      	adds	r5, #1
 80056fa:	4630      	mov	r0, r6
 80056fc:	f04f 0c00 	mov.w	ip, #0
 8005700:	f857 2b04 	ldr.w	r2, [r7], #4
 8005704:	f8d0 e000 	ldr.w	lr, [r0]
 8005708:	b293      	uxth	r3, r2
 800570a:	ebac 0303 	sub.w	r3, ip, r3
 800570e:	0c12      	lsrs	r2, r2, #16
 8005710:	fa13 f38e 	uxtah	r3, r3, lr
 8005714:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005718:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800571c:	b29b      	uxth	r3, r3
 800571e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005722:	45b9      	cmp	r9, r7
 8005724:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005728:	f840 3b04 	str.w	r3, [r0], #4
 800572c:	d2e8      	bcs.n	8005700 <quorem+0xb0>
 800572e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005732:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005736:	b92a      	cbnz	r2, 8005744 <quorem+0xf4>
 8005738:	3b04      	subs	r3, #4
 800573a:	429e      	cmp	r6, r3
 800573c:	461a      	mov	r2, r3
 800573e:	d30b      	bcc.n	8005758 <quorem+0x108>
 8005740:	f8c8 4010 	str.w	r4, [r8, #16]
 8005744:	4628      	mov	r0, r5
 8005746:	b003      	add	sp, #12
 8005748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800574c:	6812      	ldr	r2, [r2, #0]
 800574e:	3b04      	subs	r3, #4
 8005750:	2a00      	cmp	r2, #0
 8005752:	d1ca      	bne.n	80056ea <quorem+0x9a>
 8005754:	3c01      	subs	r4, #1
 8005756:	e7c5      	b.n	80056e4 <quorem+0x94>
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	3b04      	subs	r3, #4
 800575c:	2a00      	cmp	r2, #0
 800575e:	d1ef      	bne.n	8005740 <quorem+0xf0>
 8005760:	3c01      	subs	r4, #1
 8005762:	e7ea      	b.n	800573a <quorem+0xea>
 8005764:	2000      	movs	r0, #0
 8005766:	e7ee      	b.n	8005746 <quorem+0xf6>

08005768 <_dtoa_r>:
 8005768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	ec57 6b10 	vmov	r6, r7, d0
 8005770:	b097      	sub	sp, #92	; 0x5c
 8005772:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005774:	9106      	str	r1, [sp, #24]
 8005776:	4604      	mov	r4, r0
 8005778:	920b      	str	r2, [sp, #44]	; 0x2c
 800577a:	9312      	str	r3, [sp, #72]	; 0x48
 800577c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005780:	e9cd 6700 	strd	r6, r7, [sp]
 8005784:	b93d      	cbnz	r5, 8005796 <_dtoa_r+0x2e>
 8005786:	2010      	movs	r0, #16
 8005788:	f000 fdb4 	bl	80062f4 <malloc>
 800578c:	6260      	str	r0, [r4, #36]	; 0x24
 800578e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005792:	6005      	str	r5, [r0, #0]
 8005794:	60c5      	str	r5, [r0, #12]
 8005796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	b151      	cbz	r1, 80057b2 <_dtoa_r+0x4a>
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	604a      	str	r2, [r1, #4]
 80057a0:	2301      	movs	r3, #1
 80057a2:	4093      	lsls	r3, r2
 80057a4:	608b      	str	r3, [r1, #8]
 80057a6:	4620      	mov	r0, r4
 80057a8:	f000 fdeb 	bl	8006382 <_Bfree>
 80057ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057ae:	2200      	movs	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	1e3b      	subs	r3, r7, #0
 80057b4:	bfbb      	ittet	lt
 80057b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057ba:	9301      	strlt	r3, [sp, #4]
 80057bc:	2300      	movge	r3, #0
 80057be:	2201      	movlt	r2, #1
 80057c0:	bfac      	ite	ge
 80057c2:	f8c8 3000 	strge.w	r3, [r8]
 80057c6:	f8c8 2000 	strlt.w	r2, [r8]
 80057ca:	4baf      	ldr	r3, [pc, #700]	; (8005a88 <_dtoa_r+0x320>)
 80057cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057d0:	ea33 0308 	bics.w	r3, r3, r8
 80057d4:	d114      	bne.n	8005800 <_dtoa_r+0x98>
 80057d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	9b00      	ldr	r3, [sp, #0]
 80057e0:	b923      	cbnz	r3, 80057ec <_dtoa_r+0x84>
 80057e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80057e6:	2800      	cmp	r0, #0
 80057e8:	f000 8542 	beq.w	8006270 <_dtoa_r+0xb08>
 80057ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005a9c <_dtoa_r+0x334>
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 8544 	beq.w	8006280 <_dtoa_r+0xb18>
 80057f8:	f10b 0303 	add.w	r3, fp, #3
 80057fc:	f000 bd3e 	b.w	800627c <_dtoa_r+0xb14>
 8005800:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005804:	2200      	movs	r2, #0
 8005806:	2300      	movs	r3, #0
 8005808:	4630      	mov	r0, r6
 800580a:	4639      	mov	r1, r7
 800580c:	f7fb f964 	bl	8000ad8 <__aeabi_dcmpeq>
 8005810:	4681      	mov	r9, r0
 8005812:	b168      	cbz	r0, 8005830 <_dtoa_r+0xc8>
 8005814:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005816:	2301      	movs	r3, #1
 8005818:	6013      	str	r3, [r2, #0]
 800581a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 8524 	beq.w	800626a <_dtoa_r+0xb02>
 8005822:	4b9a      	ldr	r3, [pc, #616]	; (8005a8c <_dtoa_r+0x324>)
 8005824:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005826:	f103 3bff 	add.w	fp, r3, #4294967295
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	f000 bd28 	b.w	8006280 <_dtoa_r+0xb18>
 8005830:	aa14      	add	r2, sp, #80	; 0x50
 8005832:	a915      	add	r1, sp, #84	; 0x54
 8005834:	ec47 6b10 	vmov	d0, r6, r7
 8005838:	4620      	mov	r0, r4
 800583a:	f000 fffa 	bl	8006832 <__d2b>
 800583e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005842:	9004      	str	r0, [sp, #16]
 8005844:	2d00      	cmp	r5, #0
 8005846:	d07c      	beq.n	8005942 <_dtoa_r+0x1da>
 8005848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800584c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005850:	46b2      	mov	sl, r6
 8005852:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005856:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800585a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800585e:	2200      	movs	r2, #0
 8005860:	4b8b      	ldr	r3, [pc, #556]	; (8005a90 <_dtoa_r+0x328>)
 8005862:	4650      	mov	r0, sl
 8005864:	4659      	mov	r1, fp
 8005866:	f7fa fd17 	bl	8000298 <__aeabi_dsub>
 800586a:	a381      	add	r3, pc, #516	; (adr r3, 8005a70 <_dtoa_r+0x308>)
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f7fa feca 	bl	8000608 <__aeabi_dmul>
 8005874:	a380      	add	r3, pc, #512	; (adr r3, 8005a78 <_dtoa_r+0x310>)
 8005876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587a:	f7fa fd0f 	bl	800029c <__adddf3>
 800587e:	4606      	mov	r6, r0
 8005880:	4628      	mov	r0, r5
 8005882:	460f      	mov	r7, r1
 8005884:	f7fa fe56 	bl	8000534 <__aeabi_i2d>
 8005888:	a37d      	add	r3, pc, #500	; (adr r3, 8005a80 <_dtoa_r+0x318>)
 800588a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588e:	f7fa febb 	bl	8000608 <__aeabi_dmul>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	4630      	mov	r0, r6
 8005898:	4639      	mov	r1, r7
 800589a:	f7fa fcff 	bl	800029c <__adddf3>
 800589e:	4606      	mov	r6, r0
 80058a0:	460f      	mov	r7, r1
 80058a2:	f7fb f961 	bl	8000b68 <__aeabi_d2iz>
 80058a6:	2200      	movs	r2, #0
 80058a8:	4682      	mov	sl, r0
 80058aa:	2300      	movs	r3, #0
 80058ac:	4630      	mov	r0, r6
 80058ae:	4639      	mov	r1, r7
 80058b0:	f7fb f91c 	bl	8000aec <__aeabi_dcmplt>
 80058b4:	b148      	cbz	r0, 80058ca <_dtoa_r+0x162>
 80058b6:	4650      	mov	r0, sl
 80058b8:	f7fa fe3c 	bl	8000534 <__aeabi_i2d>
 80058bc:	4632      	mov	r2, r6
 80058be:	463b      	mov	r3, r7
 80058c0:	f7fb f90a 	bl	8000ad8 <__aeabi_dcmpeq>
 80058c4:	b908      	cbnz	r0, 80058ca <_dtoa_r+0x162>
 80058c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058ca:	f1ba 0f16 	cmp.w	sl, #22
 80058ce:	d859      	bhi.n	8005984 <_dtoa_r+0x21c>
 80058d0:	4970      	ldr	r1, [pc, #448]	; (8005a94 <_dtoa_r+0x32c>)
 80058d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80058d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80058de:	f7fb f923 	bl	8000b28 <__aeabi_dcmpgt>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d050      	beq.n	8005988 <_dtoa_r+0x220>
 80058e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058ea:	2300      	movs	r3, #0
 80058ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80058ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80058f0:	1b5d      	subs	r5, r3, r5
 80058f2:	f1b5 0801 	subs.w	r8, r5, #1
 80058f6:	bf49      	itett	mi
 80058f8:	f1c5 0301 	rsbmi	r3, r5, #1
 80058fc:	2300      	movpl	r3, #0
 80058fe:	9305      	strmi	r3, [sp, #20]
 8005900:	f04f 0800 	movmi.w	r8, #0
 8005904:	bf58      	it	pl
 8005906:	9305      	strpl	r3, [sp, #20]
 8005908:	f1ba 0f00 	cmp.w	sl, #0
 800590c:	db3e      	blt.n	800598c <_dtoa_r+0x224>
 800590e:	2300      	movs	r3, #0
 8005910:	44d0      	add	r8, sl
 8005912:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005916:	9307      	str	r3, [sp, #28]
 8005918:	9b06      	ldr	r3, [sp, #24]
 800591a:	2b09      	cmp	r3, #9
 800591c:	f200 8090 	bhi.w	8005a40 <_dtoa_r+0x2d8>
 8005920:	2b05      	cmp	r3, #5
 8005922:	bfc4      	itt	gt
 8005924:	3b04      	subgt	r3, #4
 8005926:	9306      	strgt	r3, [sp, #24]
 8005928:	9b06      	ldr	r3, [sp, #24]
 800592a:	f1a3 0302 	sub.w	r3, r3, #2
 800592e:	bfcc      	ite	gt
 8005930:	2500      	movgt	r5, #0
 8005932:	2501      	movle	r5, #1
 8005934:	2b03      	cmp	r3, #3
 8005936:	f200 808f 	bhi.w	8005a58 <_dtoa_r+0x2f0>
 800593a:	e8df f003 	tbb	[pc, r3]
 800593e:	7f7d      	.short	0x7f7d
 8005940:	7131      	.short	0x7131
 8005942:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005946:	441d      	add	r5, r3
 8005948:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800594c:	2820      	cmp	r0, #32
 800594e:	dd13      	ble.n	8005978 <_dtoa_r+0x210>
 8005950:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005954:	9b00      	ldr	r3, [sp, #0]
 8005956:	fa08 f800 	lsl.w	r8, r8, r0
 800595a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800595e:	fa23 f000 	lsr.w	r0, r3, r0
 8005962:	ea48 0000 	orr.w	r0, r8, r0
 8005966:	f7fa fdd5 	bl	8000514 <__aeabi_ui2d>
 800596a:	2301      	movs	r3, #1
 800596c:	4682      	mov	sl, r0
 800596e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005972:	3d01      	subs	r5, #1
 8005974:	9313      	str	r3, [sp, #76]	; 0x4c
 8005976:	e772      	b.n	800585e <_dtoa_r+0xf6>
 8005978:	9b00      	ldr	r3, [sp, #0]
 800597a:	f1c0 0020 	rsb	r0, r0, #32
 800597e:	fa03 f000 	lsl.w	r0, r3, r0
 8005982:	e7f0      	b.n	8005966 <_dtoa_r+0x1fe>
 8005984:	2301      	movs	r3, #1
 8005986:	e7b1      	b.n	80058ec <_dtoa_r+0x184>
 8005988:	900f      	str	r0, [sp, #60]	; 0x3c
 800598a:	e7b0      	b.n	80058ee <_dtoa_r+0x186>
 800598c:	9b05      	ldr	r3, [sp, #20]
 800598e:	eba3 030a 	sub.w	r3, r3, sl
 8005992:	9305      	str	r3, [sp, #20]
 8005994:	f1ca 0300 	rsb	r3, sl, #0
 8005998:	9307      	str	r3, [sp, #28]
 800599a:	2300      	movs	r3, #0
 800599c:	930e      	str	r3, [sp, #56]	; 0x38
 800599e:	e7bb      	b.n	8005918 <_dtoa_r+0x1b0>
 80059a0:	2301      	movs	r3, #1
 80059a2:	930a      	str	r3, [sp, #40]	; 0x28
 80059a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	dd59      	ble.n	8005a5e <_dtoa_r+0x2f6>
 80059aa:	9302      	str	r3, [sp, #8]
 80059ac:	4699      	mov	r9, r3
 80059ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059b0:	2200      	movs	r2, #0
 80059b2:	6072      	str	r2, [r6, #4]
 80059b4:	2204      	movs	r2, #4
 80059b6:	f102 0014 	add.w	r0, r2, #20
 80059ba:	4298      	cmp	r0, r3
 80059bc:	6871      	ldr	r1, [r6, #4]
 80059be:	d953      	bls.n	8005a68 <_dtoa_r+0x300>
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fcaa 	bl	800631a <_Balloc>
 80059c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059c8:	6030      	str	r0, [r6, #0]
 80059ca:	f1b9 0f0e 	cmp.w	r9, #14
 80059ce:	f8d3 b000 	ldr.w	fp, [r3]
 80059d2:	f200 80e6 	bhi.w	8005ba2 <_dtoa_r+0x43a>
 80059d6:	2d00      	cmp	r5, #0
 80059d8:	f000 80e3 	beq.w	8005ba2 <_dtoa_r+0x43a>
 80059dc:	ed9d 7b00 	vldr	d7, [sp]
 80059e0:	f1ba 0f00 	cmp.w	sl, #0
 80059e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80059e8:	dd74      	ble.n	8005ad4 <_dtoa_r+0x36c>
 80059ea:	4a2a      	ldr	r2, [pc, #168]	; (8005a94 <_dtoa_r+0x32c>)
 80059ec:	f00a 030f 	and.w	r3, sl, #15
 80059f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80059f4:	ed93 7b00 	vldr	d7, [r3]
 80059f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80059fc:	06f0      	lsls	r0, r6, #27
 80059fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005a02:	d565      	bpl.n	8005ad0 <_dtoa_r+0x368>
 8005a04:	4b24      	ldr	r3, [pc, #144]	; (8005a98 <_dtoa_r+0x330>)
 8005a06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005a0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a0e:	f7fa ff25 	bl	800085c <__aeabi_ddiv>
 8005a12:	e9cd 0100 	strd	r0, r1, [sp]
 8005a16:	f006 060f 	and.w	r6, r6, #15
 8005a1a:	2503      	movs	r5, #3
 8005a1c:	4f1e      	ldr	r7, [pc, #120]	; (8005a98 <_dtoa_r+0x330>)
 8005a1e:	e04c      	b.n	8005aba <_dtoa_r+0x352>
 8005a20:	2301      	movs	r3, #1
 8005a22:	930a      	str	r3, [sp, #40]	; 0x28
 8005a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a26:	4453      	add	r3, sl
 8005a28:	f103 0901 	add.w	r9, r3, #1
 8005a2c:	9302      	str	r3, [sp, #8]
 8005a2e:	464b      	mov	r3, r9
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	bfb8      	it	lt
 8005a34:	2301      	movlt	r3, #1
 8005a36:	e7ba      	b.n	80059ae <_dtoa_r+0x246>
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e7b2      	b.n	80059a2 <_dtoa_r+0x23a>
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	e7f0      	b.n	8005a22 <_dtoa_r+0x2ba>
 8005a40:	2501      	movs	r5, #1
 8005a42:	2300      	movs	r3, #0
 8005a44:	9306      	str	r3, [sp, #24]
 8005a46:	950a      	str	r5, [sp, #40]	; 0x28
 8005a48:	f04f 33ff 	mov.w	r3, #4294967295
 8005a4c:	9302      	str	r3, [sp, #8]
 8005a4e:	4699      	mov	r9, r3
 8005a50:	2200      	movs	r2, #0
 8005a52:	2312      	movs	r3, #18
 8005a54:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a56:	e7aa      	b.n	80059ae <_dtoa_r+0x246>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8005a5c:	e7f4      	b.n	8005a48 <_dtoa_r+0x2e0>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	9302      	str	r3, [sp, #8]
 8005a62:	4699      	mov	r9, r3
 8005a64:	461a      	mov	r2, r3
 8005a66:	e7f5      	b.n	8005a54 <_dtoa_r+0x2ec>
 8005a68:	3101      	adds	r1, #1
 8005a6a:	6071      	str	r1, [r6, #4]
 8005a6c:	0052      	lsls	r2, r2, #1
 8005a6e:	e7a2      	b.n	80059b6 <_dtoa_r+0x24e>
 8005a70:	636f4361 	.word	0x636f4361
 8005a74:	3fd287a7 	.word	0x3fd287a7
 8005a78:	8b60c8b3 	.word	0x8b60c8b3
 8005a7c:	3fc68a28 	.word	0x3fc68a28
 8005a80:	509f79fb 	.word	0x509f79fb
 8005a84:	3fd34413 	.word	0x3fd34413
 8005a88:	7ff00000 	.word	0x7ff00000
 8005a8c:	08006f31 	.word	0x08006f31
 8005a90:	3ff80000 	.word	0x3ff80000
 8005a94:	08006f90 	.word	0x08006f90
 8005a98:	08006f68 	.word	0x08006f68
 8005a9c:	08006f5d 	.word	0x08006f5d
 8005aa0:	07f1      	lsls	r1, r6, #31
 8005aa2:	d508      	bpl.n	8005ab6 <_dtoa_r+0x34e>
 8005aa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aac:	f7fa fdac 	bl	8000608 <__aeabi_dmul>
 8005ab0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005ab4:	3501      	adds	r5, #1
 8005ab6:	1076      	asrs	r6, r6, #1
 8005ab8:	3708      	adds	r7, #8
 8005aba:	2e00      	cmp	r6, #0
 8005abc:	d1f0      	bne.n	8005aa0 <_dtoa_r+0x338>
 8005abe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ac2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ac6:	f7fa fec9 	bl	800085c <__aeabi_ddiv>
 8005aca:	e9cd 0100 	strd	r0, r1, [sp]
 8005ace:	e01a      	b.n	8005b06 <_dtoa_r+0x39e>
 8005ad0:	2502      	movs	r5, #2
 8005ad2:	e7a3      	b.n	8005a1c <_dtoa_r+0x2b4>
 8005ad4:	f000 80a0 	beq.w	8005c18 <_dtoa_r+0x4b0>
 8005ad8:	f1ca 0600 	rsb	r6, sl, #0
 8005adc:	4b9f      	ldr	r3, [pc, #636]	; (8005d5c <_dtoa_r+0x5f4>)
 8005ade:	4fa0      	ldr	r7, [pc, #640]	; (8005d60 <_dtoa_r+0x5f8>)
 8005ae0:	f006 020f 	and.w	r2, r6, #15
 8005ae4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005af0:	f7fa fd8a 	bl	8000608 <__aeabi_dmul>
 8005af4:	e9cd 0100 	strd	r0, r1, [sp]
 8005af8:	1136      	asrs	r6, r6, #4
 8005afa:	2300      	movs	r3, #0
 8005afc:	2502      	movs	r5, #2
 8005afe:	2e00      	cmp	r6, #0
 8005b00:	d17f      	bne.n	8005c02 <_dtoa_r+0x49a>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e1      	bne.n	8005aca <_dtoa_r+0x362>
 8005b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 8087 	beq.w	8005c1c <_dtoa_r+0x4b4>
 8005b0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005b12:	2200      	movs	r2, #0
 8005b14:	4b93      	ldr	r3, [pc, #588]	; (8005d64 <_dtoa_r+0x5fc>)
 8005b16:	4630      	mov	r0, r6
 8005b18:	4639      	mov	r1, r7
 8005b1a:	f7fa ffe7 	bl	8000aec <__aeabi_dcmplt>
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d07c      	beq.n	8005c1c <_dtoa_r+0x4b4>
 8005b22:	f1b9 0f00 	cmp.w	r9, #0
 8005b26:	d079      	beq.n	8005c1c <_dtoa_r+0x4b4>
 8005b28:	9b02      	ldr	r3, [sp, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	dd35      	ble.n	8005b9a <_dtoa_r+0x432>
 8005b2e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005b32:	9308      	str	r3, [sp, #32]
 8005b34:	4639      	mov	r1, r7
 8005b36:	2200      	movs	r2, #0
 8005b38:	4b8b      	ldr	r3, [pc, #556]	; (8005d68 <_dtoa_r+0x600>)
 8005b3a:	4630      	mov	r0, r6
 8005b3c:	f7fa fd64 	bl	8000608 <__aeabi_dmul>
 8005b40:	e9cd 0100 	strd	r0, r1, [sp]
 8005b44:	9f02      	ldr	r7, [sp, #8]
 8005b46:	3501      	adds	r5, #1
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f7fa fcf3 	bl	8000534 <__aeabi_i2d>
 8005b4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b52:	f7fa fd59 	bl	8000608 <__aeabi_dmul>
 8005b56:	2200      	movs	r2, #0
 8005b58:	4b84      	ldr	r3, [pc, #528]	; (8005d6c <_dtoa_r+0x604>)
 8005b5a:	f7fa fb9f 	bl	800029c <__adddf3>
 8005b5e:	4605      	mov	r5, r0
 8005b60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005b64:	2f00      	cmp	r7, #0
 8005b66:	d15d      	bne.n	8005c24 <_dtoa_r+0x4bc>
 8005b68:	2200      	movs	r2, #0
 8005b6a:	4b81      	ldr	r3, [pc, #516]	; (8005d70 <_dtoa_r+0x608>)
 8005b6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b70:	f7fa fb92 	bl	8000298 <__aeabi_dsub>
 8005b74:	462a      	mov	r2, r5
 8005b76:	4633      	mov	r3, r6
 8005b78:	e9cd 0100 	strd	r0, r1, [sp]
 8005b7c:	f7fa ffd4 	bl	8000b28 <__aeabi_dcmpgt>
 8005b80:	2800      	cmp	r0, #0
 8005b82:	f040 8288 	bne.w	8006096 <_dtoa_r+0x92e>
 8005b86:	462a      	mov	r2, r5
 8005b88:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005b8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b90:	f7fa ffac 	bl	8000aec <__aeabi_dcmplt>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	f040 827c 	bne.w	8006092 <_dtoa_r+0x92a>
 8005b9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b9e:	e9cd 2300 	strd	r2, r3, [sp]
 8005ba2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f2c0 8150 	blt.w	8005e4a <_dtoa_r+0x6e2>
 8005baa:	f1ba 0f0e 	cmp.w	sl, #14
 8005bae:	f300 814c 	bgt.w	8005e4a <_dtoa_r+0x6e2>
 8005bb2:	4b6a      	ldr	r3, [pc, #424]	; (8005d5c <_dtoa_r+0x5f4>)
 8005bb4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005bb8:	ed93 7b00 	vldr	d7, [r3]
 8005bbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005bc4:	f280 80d8 	bge.w	8005d78 <_dtoa_r+0x610>
 8005bc8:	f1b9 0f00 	cmp.w	r9, #0
 8005bcc:	f300 80d4 	bgt.w	8005d78 <_dtoa_r+0x610>
 8005bd0:	f040 825e 	bne.w	8006090 <_dtoa_r+0x928>
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	4b66      	ldr	r3, [pc, #408]	; (8005d70 <_dtoa_r+0x608>)
 8005bd8:	ec51 0b17 	vmov	r0, r1, d7
 8005bdc:	f7fa fd14 	bl	8000608 <__aeabi_dmul>
 8005be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005be4:	f7fa ff96 	bl	8000b14 <__aeabi_dcmpge>
 8005be8:	464f      	mov	r7, r9
 8005bea:	464e      	mov	r6, r9
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f040 8234 	bne.w	800605a <_dtoa_r+0x8f2>
 8005bf2:	2331      	movs	r3, #49	; 0x31
 8005bf4:	f10b 0501 	add.w	r5, fp, #1
 8005bf8:	f88b 3000 	strb.w	r3, [fp]
 8005bfc:	f10a 0a01 	add.w	sl, sl, #1
 8005c00:	e22f      	b.n	8006062 <_dtoa_r+0x8fa>
 8005c02:	07f2      	lsls	r2, r6, #31
 8005c04:	d505      	bpl.n	8005c12 <_dtoa_r+0x4aa>
 8005c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c0a:	f7fa fcfd 	bl	8000608 <__aeabi_dmul>
 8005c0e:	3501      	adds	r5, #1
 8005c10:	2301      	movs	r3, #1
 8005c12:	1076      	asrs	r6, r6, #1
 8005c14:	3708      	adds	r7, #8
 8005c16:	e772      	b.n	8005afe <_dtoa_r+0x396>
 8005c18:	2502      	movs	r5, #2
 8005c1a:	e774      	b.n	8005b06 <_dtoa_r+0x39e>
 8005c1c:	f8cd a020 	str.w	sl, [sp, #32]
 8005c20:	464f      	mov	r7, r9
 8005c22:	e791      	b.n	8005b48 <_dtoa_r+0x3e0>
 8005c24:	4b4d      	ldr	r3, [pc, #308]	; (8005d5c <_dtoa_r+0x5f4>)
 8005c26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c2a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d047      	beq.n	8005cc4 <_dtoa_r+0x55c>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	2000      	movs	r0, #0
 8005c3a:	494e      	ldr	r1, [pc, #312]	; (8005d74 <_dtoa_r+0x60c>)
 8005c3c:	f7fa fe0e 	bl	800085c <__aeabi_ddiv>
 8005c40:	462a      	mov	r2, r5
 8005c42:	4633      	mov	r3, r6
 8005c44:	f7fa fb28 	bl	8000298 <__aeabi_dsub>
 8005c48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005c4c:	465d      	mov	r5, fp
 8005c4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c52:	f7fa ff89 	bl	8000b68 <__aeabi_d2iz>
 8005c56:	4606      	mov	r6, r0
 8005c58:	f7fa fc6c 	bl	8000534 <__aeabi_i2d>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c64:	f7fa fb18 	bl	8000298 <__aeabi_dsub>
 8005c68:	3630      	adds	r6, #48	; 0x30
 8005c6a:	f805 6b01 	strb.w	r6, [r5], #1
 8005c6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005c72:	e9cd 0100 	strd	r0, r1, [sp]
 8005c76:	f7fa ff39 	bl	8000aec <__aeabi_dcmplt>
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d163      	bne.n	8005d46 <_dtoa_r+0x5de>
 8005c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c82:	2000      	movs	r0, #0
 8005c84:	4937      	ldr	r1, [pc, #220]	; (8005d64 <_dtoa_r+0x5fc>)
 8005c86:	f7fa fb07 	bl	8000298 <__aeabi_dsub>
 8005c8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005c8e:	f7fa ff2d 	bl	8000aec <__aeabi_dcmplt>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	f040 80b7 	bne.w	8005e06 <_dtoa_r+0x69e>
 8005c98:	eba5 030b 	sub.w	r3, r5, fp
 8005c9c:	429f      	cmp	r7, r3
 8005c9e:	f77f af7c 	ble.w	8005b9a <_dtoa_r+0x432>
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	4b30      	ldr	r3, [pc, #192]	; (8005d68 <_dtoa_r+0x600>)
 8005ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005caa:	f7fa fcad 	bl	8000608 <__aeabi_dmul>
 8005cae:	2200      	movs	r2, #0
 8005cb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005cb4:	4b2c      	ldr	r3, [pc, #176]	; (8005d68 <_dtoa_r+0x600>)
 8005cb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cba:	f7fa fca5 	bl	8000608 <__aeabi_dmul>
 8005cbe:	e9cd 0100 	strd	r0, r1, [sp]
 8005cc2:	e7c4      	b.n	8005c4e <_dtoa_r+0x4e6>
 8005cc4:	462a      	mov	r2, r5
 8005cc6:	4633      	mov	r3, r6
 8005cc8:	f7fa fc9e 	bl	8000608 <__aeabi_dmul>
 8005ccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005cd0:	eb0b 0507 	add.w	r5, fp, r7
 8005cd4:	465e      	mov	r6, fp
 8005cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cda:	f7fa ff45 	bl	8000b68 <__aeabi_d2iz>
 8005cde:	4607      	mov	r7, r0
 8005ce0:	f7fa fc28 	bl	8000534 <__aeabi_i2d>
 8005ce4:	3730      	adds	r7, #48	; 0x30
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cee:	f7fa fad3 	bl	8000298 <__aeabi_dsub>
 8005cf2:	f806 7b01 	strb.w	r7, [r6], #1
 8005cf6:	42ae      	cmp	r6, r5
 8005cf8:	e9cd 0100 	strd	r0, r1, [sp]
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	d126      	bne.n	8005d50 <_dtoa_r+0x5e8>
 8005d02:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <_dtoa_r+0x60c>)
 8005d04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d08:	f7fa fac8 	bl	800029c <__adddf3>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	460b      	mov	r3, r1
 8005d10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d14:	f7fa ff08 	bl	8000b28 <__aeabi_dcmpgt>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d174      	bne.n	8005e06 <_dtoa_r+0x69e>
 8005d1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d20:	2000      	movs	r0, #0
 8005d22:	4914      	ldr	r1, [pc, #80]	; (8005d74 <_dtoa_r+0x60c>)
 8005d24:	f7fa fab8 	bl	8000298 <__aeabi_dsub>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d30:	f7fa fedc 	bl	8000aec <__aeabi_dcmplt>
 8005d34:	2800      	cmp	r0, #0
 8005d36:	f43f af30 	beq.w	8005b9a <_dtoa_r+0x432>
 8005d3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d3e:	2b30      	cmp	r3, #48	; 0x30
 8005d40:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d44:	d002      	beq.n	8005d4c <_dtoa_r+0x5e4>
 8005d46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005d4a:	e04a      	b.n	8005de2 <_dtoa_r+0x67a>
 8005d4c:	4615      	mov	r5, r2
 8005d4e:	e7f4      	b.n	8005d3a <_dtoa_r+0x5d2>
 8005d50:	4b05      	ldr	r3, [pc, #20]	; (8005d68 <_dtoa_r+0x600>)
 8005d52:	f7fa fc59 	bl	8000608 <__aeabi_dmul>
 8005d56:	e9cd 0100 	strd	r0, r1, [sp]
 8005d5a:	e7bc      	b.n	8005cd6 <_dtoa_r+0x56e>
 8005d5c:	08006f90 	.word	0x08006f90
 8005d60:	08006f68 	.word	0x08006f68
 8005d64:	3ff00000 	.word	0x3ff00000
 8005d68:	40240000 	.word	0x40240000
 8005d6c:	401c0000 	.word	0x401c0000
 8005d70:	40140000 	.word	0x40140000
 8005d74:	3fe00000 	.word	0x3fe00000
 8005d78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005d7c:	465d      	mov	r5, fp
 8005d7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d82:	4630      	mov	r0, r6
 8005d84:	4639      	mov	r1, r7
 8005d86:	f7fa fd69 	bl	800085c <__aeabi_ddiv>
 8005d8a:	f7fa feed 	bl	8000b68 <__aeabi_d2iz>
 8005d8e:	4680      	mov	r8, r0
 8005d90:	f7fa fbd0 	bl	8000534 <__aeabi_i2d>
 8005d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d98:	f7fa fc36 	bl	8000608 <__aeabi_dmul>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	4630      	mov	r0, r6
 8005da2:	4639      	mov	r1, r7
 8005da4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005da8:	f7fa fa76 	bl	8000298 <__aeabi_dsub>
 8005dac:	f805 6b01 	strb.w	r6, [r5], #1
 8005db0:	eba5 060b 	sub.w	r6, r5, fp
 8005db4:	45b1      	cmp	r9, r6
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	d139      	bne.n	8005e30 <_dtoa_r+0x6c8>
 8005dbc:	f7fa fa6e 	bl	800029c <__adddf3>
 8005dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dc4:	4606      	mov	r6, r0
 8005dc6:	460f      	mov	r7, r1
 8005dc8:	f7fa feae 	bl	8000b28 <__aeabi_dcmpgt>
 8005dcc:	b9c8      	cbnz	r0, 8005e02 <_dtoa_r+0x69a>
 8005dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dd2:	4630      	mov	r0, r6
 8005dd4:	4639      	mov	r1, r7
 8005dd6:	f7fa fe7f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dda:	b110      	cbz	r0, 8005de2 <_dtoa_r+0x67a>
 8005ddc:	f018 0f01 	tst.w	r8, #1
 8005de0:	d10f      	bne.n	8005e02 <_dtoa_r+0x69a>
 8005de2:	9904      	ldr	r1, [sp, #16]
 8005de4:	4620      	mov	r0, r4
 8005de6:	f000 facc 	bl	8006382 <_Bfree>
 8005dea:	2300      	movs	r3, #0
 8005dec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dee:	702b      	strb	r3, [r5, #0]
 8005df0:	f10a 0301 	add.w	r3, sl, #1
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 8241 	beq.w	8006280 <_dtoa_r+0xb18>
 8005dfe:	601d      	str	r5, [r3, #0]
 8005e00:	e23e      	b.n	8006280 <_dtoa_r+0xb18>
 8005e02:	f8cd a020 	str.w	sl, [sp, #32]
 8005e06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e0a:	2a39      	cmp	r2, #57	; 0x39
 8005e0c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005e10:	d108      	bne.n	8005e24 <_dtoa_r+0x6bc>
 8005e12:	459b      	cmp	fp, r3
 8005e14:	d10a      	bne.n	8005e2c <_dtoa_r+0x6c4>
 8005e16:	9b08      	ldr	r3, [sp, #32]
 8005e18:	3301      	adds	r3, #1
 8005e1a:	9308      	str	r3, [sp, #32]
 8005e1c:	2330      	movs	r3, #48	; 0x30
 8005e1e:	f88b 3000 	strb.w	r3, [fp]
 8005e22:	465b      	mov	r3, fp
 8005e24:	781a      	ldrb	r2, [r3, #0]
 8005e26:	3201      	adds	r2, #1
 8005e28:	701a      	strb	r2, [r3, #0]
 8005e2a:	e78c      	b.n	8005d46 <_dtoa_r+0x5de>
 8005e2c:	461d      	mov	r5, r3
 8005e2e:	e7ea      	b.n	8005e06 <_dtoa_r+0x69e>
 8005e30:	2200      	movs	r2, #0
 8005e32:	4b9b      	ldr	r3, [pc, #620]	; (80060a0 <_dtoa_r+0x938>)
 8005e34:	f7fa fbe8 	bl	8000608 <__aeabi_dmul>
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	4606      	mov	r6, r0
 8005e3e:	460f      	mov	r7, r1
 8005e40:	f7fa fe4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e44:	2800      	cmp	r0, #0
 8005e46:	d09a      	beq.n	8005d7e <_dtoa_r+0x616>
 8005e48:	e7cb      	b.n	8005de2 <_dtoa_r+0x67a>
 8005e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e4c:	2a00      	cmp	r2, #0
 8005e4e:	f000 808b 	beq.w	8005f68 <_dtoa_r+0x800>
 8005e52:	9a06      	ldr	r2, [sp, #24]
 8005e54:	2a01      	cmp	r2, #1
 8005e56:	dc6e      	bgt.n	8005f36 <_dtoa_r+0x7ce>
 8005e58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e5a:	2a00      	cmp	r2, #0
 8005e5c:	d067      	beq.n	8005f2e <_dtoa_r+0x7c6>
 8005e5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005e62:	9f07      	ldr	r7, [sp, #28]
 8005e64:	9d05      	ldr	r5, [sp, #20]
 8005e66:	9a05      	ldr	r2, [sp, #20]
 8005e68:	2101      	movs	r1, #1
 8005e6a:	441a      	add	r2, r3
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	9205      	str	r2, [sp, #20]
 8005e70:	4498      	add	r8, r3
 8005e72:	f000 fb26 	bl	80064c2 <__i2b>
 8005e76:	4606      	mov	r6, r0
 8005e78:	2d00      	cmp	r5, #0
 8005e7a:	dd0c      	ble.n	8005e96 <_dtoa_r+0x72e>
 8005e7c:	f1b8 0f00 	cmp.w	r8, #0
 8005e80:	dd09      	ble.n	8005e96 <_dtoa_r+0x72e>
 8005e82:	4545      	cmp	r5, r8
 8005e84:	9a05      	ldr	r2, [sp, #20]
 8005e86:	462b      	mov	r3, r5
 8005e88:	bfa8      	it	ge
 8005e8a:	4643      	movge	r3, r8
 8005e8c:	1ad2      	subs	r2, r2, r3
 8005e8e:	9205      	str	r2, [sp, #20]
 8005e90:	1aed      	subs	r5, r5, r3
 8005e92:	eba8 0803 	sub.w	r8, r8, r3
 8005e96:	9b07      	ldr	r3, [sp, #28]
 8005e98:	b1eb      	cbz	r3, 8005ed6 <_dtoa_r+0x76e>
 8005e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d067      	beq.n	8005f70 <_dtoa_r+0x808>
 8005ea0:	b18f      	cbz	r7, 8005ec6 <_dtoa_r+0x75e>
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	463a      	mov	r2, r7
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	f000 fbaa 	bl	8006600 <__pow5mult>
 8005eac:	9a04      	ldr	r2, [sp, #16]
 8005eae:	4601      	mov	r1, r0
 8005eb0:	4606      	mov	r6, r0
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f000 fb0e 	bl	80064d4 <__multiply>
 8005eb8:	9904      	ldr	r1, [sp, #16]
 8005eba:	9008      	str	r0, [sp, #32]
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 fa60 	bl	8006382 <_Bfree>
 8005ec2:	9b08      	ldr	r3, [sp, #32]
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	9b07      	ldr	r3, [sp, #28]
 8005ec8:	1bda      	subs	r2, r3, r7
 8005eca:	d004      	beq.n	8005ed6 <_dtoa_r+0x76e>
 8005ecc:	9904      	ldr	r1, [sp, #16]
 8005ece:	4620      	mov	r0, r4
 8005ed0:	f000 fb96 	bl	8006600 <__pow5mult>
 8005ed4:	9004      	str	r0, [sp, #16]
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	4620      	mov	r0, r4
 8005eda:	f000 faf2 	bl	80064c2 <__i2b>
 8005ede:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ee0:	4607      	mov	r7, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 81d0 	beq.w	8006288 <_dtoa_r+0xb20>
 8005ee8:	461a      	mov	r2, r3
 8005eea:	4601      	mov	r1, r0
 8005eec:	4620      	mov	r0, r4
 8005eee:	f000 fb87 	bl	8006600 <__pow5mult>
 8005ef2:	9b06      	ldr	r3, [sp, #24]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	4607      	mov	r7, r0
 8005ef8:	dc40      	bgt.n	8005f7c <_dtoa_r+0x814>
 8005efa:	9b00      	ldr	r3, [sp, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d139      	bne.n	8005f74 <_dtoa_r+0x80c>
 8005f00:	9b01      	ldr	r3, [sp, #4]
 8005f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d136      	bne.n	8005f78 <_dtoa_r+0x810>
 8005f0a:	9b01      	ldr	r3, [sp, #4]
 8005f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f10:	0d1b      	lsrs	r3, r3, #20
 8005f12:	051b      	lsls	r3, r3, #20
 8005f14:	b12b      	cbz	r3, 8005f22 <_dtoa_r+0x7ba>
 8005f16:	9b05      	ldr	r3, [sp, #20]
 8005f18:	3301      	adds	r3, #1
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	f108 0801 	add.w	r8, r8, #1
 8005f20:	2301      	movs	r3, #1
 8005f22:	9307      	str	r3, [sp, #28]
 8005f24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d12a      	bne.n	8005f80 <_dtoa_r+0x818>
 8005f2a:	2001      	movs	r0, #1
 8005f2c:	e030      	b.n	8005f90 <_dtoa_r+0x828>
 8005f2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005f34:	e795      	b.n	8005e62 <_dtoa_r+0x6fa>
 8005f36:	9b07      	ldr	r3, [sp, #28]
 8005f38:	f109 37ff 	add.w	r7, r9, #4294967295
 8005f3c:	42bb      	cmp	r3, r7
 8005f3e:	bfbf      	itttt	lt
 8005f40:	9b07      	ldrlt	r3, [sp, #28]
 8005f42:	9707      	strlt	r7, [sp, #28]
 8005f44:	1afa      	sublt	r2, r7, r3
 8005f46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005f48:	bfbb      	ittet	lt
 8005f4a:	189b      	addlt	r3, r3, r2
 8005f4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005f4e:	1bdf      	subge	r7, r3, r7
 8005f50:	2700      	movlt	r7, #0
 8005f52:	f1b9 0f00 	cmp.w	r9, #0
 8005f56:	bfb5      	itete	lt
 8005f58:	9b05      	ldrlt	r3, [sp, #20]
 8005f5a:	9d05      	ldrge	r5, [sp, #20]
 8005f5c:	eba3 0509 	sublt.w	r5, r3, r9
 8005f60:	464b      	movge	r3, r9
 8005f62:	bfb8      	it	lt
 8005f64:	2300      	movlt	r3, #0
 8005f66:	e77e      	b.n	8005e66 <_dtoa_r+0x6fe>
 8005f68:	9f07      	ldr	r7, [sp, #28]
 8005f6a:	9d05      	ldr	r5, [sp, #20]
 8005f6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005f6e:	e783      	b.n	8005e78 <_dtoa_r+0x710>
 8005f70:	9a07      	ldr	r2, [sp, #28]
 8005f72:	e7ab      	b.n	8005ecc <_dtoa_r+0x764>
 8005f74:	2300      	movs	r3, #0
 8005f76:	e7d4      	b.n	8005f22 <_dtoa_r+0x7ba>
 8005f78:	9b00      	ldr	r3, [sp, #0]
 8005f7a:	e7d2      	b.n	8005f22 <_dtoa_r+0x7ba>
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	9307      	str	r3, [sp, #28]
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005f86:	6918      	ldr	r0, [r3, #16]
 8005f88:	f000 fa4d 	bl	8006426 <__hi0bits>
 8005f8c:	f1c0 0020 	rsb	r0, r0, #32
 8005f90:	4440      	add	r0, r8
 8005f92:	f010 001f 	ands.w	r0, r0, #31
 8005f96:	d047      	beq.n	8006028 <_dtoa_r+0x8c0>
 8005f98:	f1c0 0320 	rsb	r3, r0, #32
 8005f9c:	2b04      	cmp	r3, #4
 8005f9e:	dd3b      	ble.n	8006018 <_dtoa_r+0x8b0>
 8005fa0:	9b05      	ldr	r3, [sp, #20]
 8005fa2:	f1c0 001c 	rsb	r0, r0, #28
 8005fa6:	4403      	add	r3, r0
 8005fa8:	9305      	str	r3, [sp, #20]
 8005faa:	4405      	add	r5, r0
 8005fac:	4480      	add	r8, r0
 8005fae:	9b05      	ldr	r3, [sp, #20]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dd05      	ble.n	8005fc0 <_dtoa_r+0x858>
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	9904      	ldr	r1, [sp, #16]
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 fb6f 	bl	800669c <__lshift>
 8005fbe:	9004      	str	r0, [sp, #16]
 8005fc0:	f1b8 0f00 	cmp.w	r8, #0
 8005fc4:	dd05      	ble.n	8005fd2 <_dtoa_r+0x86a>
 8005fc6:	4639      	mov	r1, r7
 8005fc8:	4642      	mov	r2, r8
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f000 fb66 	bl	800669c <__lshift>
 8005fd0:	4607      	mov	r7, r0
 8005fd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fd4:	b353      	cbz	r3, 800602c <_dtoa_r+0x8c4>
 8005fd6:	4639      	mov	r1, r7
 8005fd8:	9804      	ldr	r0, [sp, #16]
 8005fda:	f000 fbb3 	bl	8006744 <__mcmp>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	da24      	bge.n	800602c <_dtoa_r+0x8c4>
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	220a      	movs	r2, #10
 8005fe6:	9904      	ldr	r1, [sp, #16]
 8005fe8:	4620      	mov	r0, r4
 8005fea:	f000 f9e1 	bl	80063b0 <__multadd>
 8005fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ff0:	9004      	str	r0, [sp, #16]
 8005ff2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	f000 814d 	beq.w	8006296 <_dtoa_r+0xb2e>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	4631      	mov	r1, r6
 8006000:	220a      	movs	r2, #10
 8006002:	4620      	mov	r0, r4
 8006004:	f000 f9d4 	bl	80063b0 <__multadd>
 8006008:	9b02      	ldr	r3, [sp, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	4606      	mov	r6, r0
 800600e:	dc4f      	bgt.n	80060b0 <_dtoa_r+0x948>
 8006010:	9b06      	ldr	r3, [sp, #24]
 8006012:	2b02      	cmp	r3, #2
 8006014:	dd4c      	ble.n	80060b0 <_dtoa_r+0x948>
 8006016:	e011      	b.n	800603c <_dtoa_r+0x8d4>
 8006018:	d0c9      	beq.n	8005fae <_dtoa_r+0x846>
 800601a:	9a05      	ldr	r2, [sp, #20]
 800601c:	331c      	adds	r3, #28
 800601e:	441a      	add	r2, r3
 8006020:	9205      	str	r2, [sp, #20]
 8006022:	441d      	add	r5, r3
 8006024:	4498      	add	r8, r3
 8006026:	e7c2      	b.n	8005fae <_dtoa_r+0x846>
 8006028:	4603      	mov	r3, r0
 800602a:	e7f6      	b.n	800601a <_dtoa_r+0x8b2>
 800602c:	f1b9 0f00 	cmp.w	r9, #0
 8006030:	dc38      	bgt.n	80060a4 <_dtoa_r+0x93c>
 8006032:	9b06      	ldr	r3, [sp, #24]
 8006034:	2b02      	cmp	r3, #2
 8006036:	dd35      	ble.n	80060a4 <_dtoa_r+0x93c>
 8006038:	f8cd 9008 	str.w	r9, [sp, #8]
 800603c:	9b02      	ldr	r3, [sp, #8]
 800603e:	b963      	cbnz	r3, 800605a <_dtoa_r+0x8f2>
 8006040:	4639      	mov	r1, r7
 8006042:	2205      	movs	r2, #5
 8006044:	4620      	mov	r0, r4
 8006046:	f000 f9b3 	bl	80063b0 <__multadd>
 800604a:	4601      	mov	r1, r0
 800604c:	4607      	mov	r7, r0
 800604e:	9804      	ldr	r0, [sp, #16]
 8006050:	f000 fb78 	bl	8006744 <__mcmp>
 8006054:	2800      	cmp	r0, #0
 8006056:	f73f adcc 	bgt.w	8005bf2 <_dtoa_r+0x48a>
 800605a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800605c:	465d      	mov	r5, fp
 800605e:	ea6f 0a03 	mvn.w	sl, r3
 8006062:	f04f 0900 	mov.w	r9, #0
 8006066:	4639      	mov	r1, r7
 8006068:	4620      	mov	r0, r4
 800606a:	f000 f98a 	bl	8006382 <_Bfree>
 800606e:	2e00      	cmp	r6, #0
 8006070:	f43f aeb7 	beq.w	8005de2 <_dtoa_r+0x67a>
 8006074:	f1b9 0f00 	cmp.w	r9, #0
 8006078:	d005      	beq.n	8006086 <_dtoa_r+0x91e>
 800607a:	45b1      	cmp	r9, r6
 800607c:	d003      	beq.n	8006086 <_dtoa_r+0x91e>
 800607e:	4649      	mov	r1, r9
 8006080:	4620      	mov	r0, r4
 8006082:	f000 f97e 	bl	8006382 <_Bfree>
 8006086:	4631      	mov	r1, r6
 8006088:	4620      	mov	r0, r4
 800608a:	f000 f97a 	bl	8006382 <_Bfree>
 800608e:	e6a8      	b.n	8005de2 <_dtoa_r+0x67a>
 8006090:	2700      	movs	r7, #0
 8006092:	463e      	mov	r6, r7
 8006094:	e7e1      	b.n	800605a <_dtoa_r+0x8f2>
 8006096:	f8dd a020 	ldr.w	sl, [sp, #32]
 800609a:	463e      	mov	r6, r7
 800609c:	e5a9      	b.n	8005bf2 <_dtoa_r+0x48a>
 800609e:	bf00      	nop
 80060a0:	40240000 	.word	0x40240000
 80060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 80fa 	beq.w	80062a4 <_dtoa_r+0xb3c>
 80060b0:	2d00      	cmp	r5, #0
 80060b2:	dd05      	ble.n	80060c0 <_dtoa_r+0x958>
 80060b4:	4631      	mov	r1, r6
 80060b6:	462a      	mov	r2, r5
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 faef 	bl	800669c <__lshift>
 80060be:	4606      	mov	r6, r0
 80060c0:	9b07      	ldr	r3, [sp, #28]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d04c      	beq.n	8006160 <_dtoa_r+0x9f8>
 80060c6:	6871      	ldr	r1, [r6, #4]
 80060c8:	4620      	mov	r0, r4
 80060ca:	f000 f926 	bl	800631a <_Balloc>
 80060ce:	6932      	ldr	r2, [r6, #16]
 80060d0:	3202      	adds	r2, #2
 80060d2:	4605      	mov	r5, r0
 80060d4:	0092      	lsls	r2, r2, #2
 80060d6:	f106 010c 	add.w	r1, r6, #12
 80060da:	300c      	adds	r0, #12
 80060dc:	f000 f912 	bl	8006304 <memcpy>
 80060e0:	2201      	movs	r2, #1
 80060e2:	4629      	mov	r1, r5
 80060e4:	4620      	mov	r0, r4
 80060e6:	f000 fad9 	bl	800669c <__lshift>
 80060ea:	9b00      	ldr	r3, [sp, #0]
 80060ec:	f8cd b014 	str.w	fp, [sp, #20]
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	46b1      	mov	r9, r6
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	4606      	mov	r6, r0
 80060fa:	4639      	mov	r1, r7
 80060fc:	9804      	ldr	r0, [sp, #16]
 80060fe:	f7ff faa7 	bl	8005650 <quorem>
 8006102:	4649      	mov	r1, r9
 8006104:	4605      	mov	r5, r0
 8006106:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800610a:	9804      	ldr	r0, [sp, #16]
 800610c:	f000 fb1a 	bl	8006744 <__mcmp>
 8006110:	4632      	mov	r2, r6
 8006112:	9000      	str	r0, [sp, #0]
 8006114:	4639      	mov	r1, r7
 8006116:	4620      	mov	r0, r4
 8006118:	f000 fb2e 	bl	8006778 <__mdiff>
 800611c:	68c3      	ldr	r3, [r0, #12]
 800611e:	4602      	mov	r2, r0
 8006120:	bb03      	cbnz	r3, 8006164 <_dtoa_r+0x9fc>
 8006122:	4601      	mov	r1, r0
 8006124:	9008      	str	r0, [sp, #32]
 8006126:	9804      	ldr	r0, [sp, #16]
 8006128:	f000 fb0c 	bl	8006744 <__mcmp>
 800612c:	9a08      	ldr	r2, [sp, #32]
 800612e:	4603      	mov	r3, r0
 8006130:	4611      	mov	r1, r2
 8006132:	4620      	mov	r0, r4
 8006134:	9308      	str	r3, [sp, #32]
 8006136:	f000 f924 	bl	8006382 <_Bfree>
 800613a:	9b08      	ldr	r3, [sp, #32]
 800613c:	b9a3      	cbnz	r3, 8006168 <_dtoa_r+0xa00>
 800613e:	9a06      	ldr	r2, [sp, #24]
 8006140:	b992      	cbnz	r2, 8006168 <_dtoa_r+0xa00>
 8006142:	9a07      	ldr	r2, [sp, #28]
 8006144:	b982      	cbnz	r2, 8006168 <_dtoa_r+0xa00>
 8006146:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800614a:	d029      	beq.n	80061a0 <_dtoa_r+0xa38>
 800614c:	9b00      	ldr	r3, [sp, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	dd01      	ble.n	8006156 <_dtoa_r+0x9ee>
 8006152:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006156:	9b05      	ldr	r3, [sp, #20]
 8006158:	1c5d      	adds	r5, r3, #1
 800615a:	f883 8000 	strb.w	r8, [r3]
 800615e:	e782      	b.n	8006066 <_dtoa_r+0x8fe>
 8006160:	4630      	mov	r0, r6
 8006162:	e7c2      	b.n	80060ea <_dtoa_r+0x982>
 8006164:	2301      	movs	r3, #1
 8006166:	e7e3      	b.n	8006130 <_dtoa_r+0x9c8>
 8006168:	9a00      	ldr	r2, [sp, #0]
 800616a:	2a00      	cmp	r2, #0
 800616c:	db04      	blt.n	8006178 <_dtoa_r+0xa10>
 800616e:	d125      	bne.n	80061bc <_dtoa_r+0xa54>
 8006170:	9a06      	ldr	r2, [sp, #24]
 8006172:	bb1a      	cbnz	r2, 80061bc <_dtoa_r+0xa54>
 8006174:	9a07      	ldr	r2, [sp, #28]
 8006176:	bb0a      	cbnz	r2, 80061bc <_dtoa_r+0xa54>
 8006178:	2b00      	cmp	r3, #0
 800617a:	ddec      	ble.n	8006156 <_dtoa_r+0x9ee>
 800617c:	2201      	movs	r2, #1
 800617e:	9904      	ldr	r1, [sp, #16]
 8006180:	4620      	mov	r0, r4
 8006182:	f000 fa8b 	bl	800669c <__lshift>
 8006186:	4639      	mov	r1, r7
 8006188:	9004      	str	r0, [sp, #16]
 800618a:	f000 fadb 	bl	8006744 <__mcmp>
 800618e:	2800      	cmp	r0, #0
 8006190:	dc03      	bgt.n	800619a <_dtoa_r+0xa32>
 8006192:	d1e0      	bne.n	8006156 <_dtoa_r+0x9ee>
 8006194:	f018 0f01 	tst.w	r8, #1
 8006198:	d0dd      	beq.n	8006156 <_dtoa_r+0x9ee>
 800619a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800619e:	d1d8      	bne.n	8006152 <_dtoa_r+0x9ea>
 80061a0:	9b05      	ldr	r3, [sp, #20]
 80061a2:	9a05      	ldr	r2, [sp, #20]
 80061a4:	1c5d      	adds	r5, r3, #1
 80061a6:	2339      	movs	r3, #57	; 0x39
 80061a8:	7013      	strb	r3, [r2, #0]
 80061aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80061ae:	2b39      	cmp	r3, #57	; 0x39
 80061b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80061b4:	d04f      	beq.n	8006256 <_dtoa_r+0xaee>
 80061b6:	3301      	adds	r3, #1
 80061b8:	7013      	strb	r3, [r2, #0]
 80061ba:	e754      	b.n	8006066 <_dtoa_r+0x8fe>
 80061bc:	9a05      	ldr	r2, [sp, #20]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	f102 0501 	add.w	r5, r2, #1
 80061c4:	dd06      	ble.n	80061d4 <_dtoa_r+0xa6c>
 80061c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80061ca:	d0e9      	beq.n	80061a0 <_dtoa_r+0xa38>
 80061cc:	f108 0801 	add.w	r8, r8, #1
 80061d0:	9b05      	ldr	r3, [sp, #20]
 80061d2:	e7c2      	b.n	800615a <_dtoa_r+0x9f2>
 80061d4:	9a02      	ldr	r2, [sp, #8]
 80061d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80061da:	eba5 030b 	sub.w	r3, r5, fp
 80061de:	4293      	cmp	r3, r2
 80061e0:	d021      	beq.n	8006226 <_dtoa_r+0xabe>
 80061e2:	2300      	movs	r3, #0
 80061e4:	220a      	movs	r2, #10
 80061e6:	9904      	ldr	r1, [sp, #16]
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 f8e1 	bl	80063b0 <__multadd>
 80061ee:	45b1      	cmp	r9, r6
 80061f0:	9004      	str	r0, [sp, #16]
 80061f2:	f04f 0300 	mov.w	r3, #0
 80061f6:	f04f 020a 	mov.w	r2, #10
 80061fa:	4649      	mov	r1, r9
 80061fc:	4620      	mov	r0, r4
 80061fe:	d105      	bne.n	800620c <_dtoa_r+0xaa4>
 8006200:	f000 f8d6 	bl	80063b0 <__multadd>
 8006204:	4681      	mov	r9, r0
 8006206:	4606      	mov	r6, r0
 8006208:	9505      	str	r5, [sp, #20]
 800620a:	e776      	b.n	80060fa <_dtoa_r+0x992>
 800620c:	f000 f8d0 	bl	80063b0 <__multadd>
 8006210:	4631      	mov	r1, r6
 8006212:	4681      	mov	r9, r0
 8006214:	2300      	movs	r3, #0
 8006216:	220a      	movs	r2, #10
 8006218:	4620      	mov	r0, r4
 800621a:	f000 f8c9 	bl	80063b0 <__multadd>
 800621e:	4606      	mov	r6, r0
 8006220:	e7f2      	b.n	8006208 <_dtoa_r+0xaa0>
 8006222:	f04f 0900 	mov.w	r9, #0
 8006226:	2201      	movs	r2, #1
 8006228:	9904      	ldr	r1, [sp, #16]
 800622a:	4620      	mov	r0, r4
 800622c:	f000 fa36 	bl	800669c <__lshift>
 8006230:	4639      	mov	r1, r7
 8006232:	9004      	str	r0, [sp, #16]
 8006234:	f000 fa86 	bl	8006744 <__mcmp>
 8006238:	2800      	cmp	r0, #0
 800623a:	dcb6      	bgt.n	80061aa <_dtoa_r+0xa42>
 800623c:	d102      	bne.n	8006244 <_dtoa_r+0xadc>
 800623e:	f018 0f01 	tst.w	r8, #1
 8006242:	d1b2      	bne.n	80061aa <_dtoa_r+0xa42>
 8006244:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006248:	2b30      	cmp	r3, #48	; 0x30
 800624a:	f105 32ff 	add.w	r2, r5, #4294967295
 800624e:	f47f af0a 	bne.w	8006066 <_dtoa_r+0x8fe>
 8006252:	4615      	mov	r5, r2
 8006254:	e7f6      	b.n	8006244 <_dtoa_r+0xadc>
 8006256:	4593      	cmp	fp, r2
 8006258:	d105      	bne.n	8006266 <_dtoa_r+0xafe>
 800625a:	2331      	movs	r3, #49	; 0x31
 800625c:	f10a 0a01 	add.w	sl, sl, #1
 8006260:	f88b 3000 	strb.w	r3, [fp]
 8006264:	e6ff      	b.n	8006066 <_dtoa_r+0x8fe>
 8006266:	4615      	mov	r5, r2
 8006268:	e79f      	b.n	80061aa <_dtoa_r+0xa42>
 800626a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80062d0 <_dtoa_r+0xb68>
 800626e:	e007      	b.n	8006280 <_dtoa_r+0xb18>
 8006270:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006272:	f8df b060 	ldr.w	fp, [pc, #96]	; 80062d4 <_dtoa_r+0xb6c>
 8006276:	b11b      	cbz	r3, 8006280 <_dtoa_r+0xb18>
 8006278:	f10b 0308 	add.w	r3, fp, #8
 800627c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800627e:	6013      	str	r3, [r2, #0]
 8006280:	4658      	mov	r0, fp
 8006282:	b017      	add	sp, #92	; 0x5c
 8006284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006288:	9b06      	ldr	r3, [sp, #24]
 800628a:	2b01      	cmp	r3, #1
 800628c:	f77f ae35 	ble.w	8005efa <_dtoa_r+0x792>
 8006290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006292:	9307      	str	r3, [sp, #28]
 8006294:	e649      	b.n	8005f2a <_dtoa_r+0x7c2>
 8006296:	9b02      	ldr	r3, [sp, #8]
 8006298:	2b00      	cmp	r3, #0
 800629a:	dc03      	bgt.n	80062a4 <_dtoa_r+0xb3c>
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	f73f aecc 	bgt.w	800603c <_dtoa_r+0x8d4>
 80062a4:	465d      	mov	r5, fp
 80062a6:	4639      	mov	r1, r7
 80062a8:	9804      	ldr	r0, [sp, #16]
 80062aa:	f7ff f9d1 	bl	8005650 <quorem>
 80062ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80062b2:	f805 8b01 	strb.w	r8, [r5], #1
 80062b6:	9a02      	ldr	r2, [sp, #8]
 80062b8:	eba5 030b 	sub.w	r3, r5, fp
 80062bc:	429a      	cmp	r2, r3
 80062be:	ddb0      	ble.n	8006222 <_dtoa_r+0xaba>
 80062c0:	2300      	movs	r3, #0
 80062c2:	220a      	movs	r2, #10
 80062c4:	9904      	ldr	r1, [sp, #16]
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 f872 	bl	80063b0 <__multadd>
 80062cc:	9004      	str	r0, [sp, #16]
 80062ce:	e7ea      	b.n	80062a6 <_dtoa_r+0xb3e>
 80062d0:	08006f30 	.word	0x08006f30
 80062d4:	08006f54 	.word	0x08006f54

080062d8 <_localeconv_r>:
 80062d8:	4b04      	ldr	r3, [pc, #16]	; (80062ec <_localeconv_r+0x14>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6a18      	ldr	r0, [r3, #32]
 80062de:	4b04      	ldr	r3, [pc, #16]	; (80062f0 <_localeconv_r+0x18>)
 80062e0:	2800      	cmp	r0, #0
 80062e2:	bf08      	it	eq
 80062e4:	4618      	moveq	r0, r3
 80062e6:	30f0      	adds	r0, #240	; 0xf0
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	20000080 	.word	0x20000080
 80062f0:	200000e4 	.word	0x200000e4

080062f4 <malloc>:
 80062f4:	4b02      	ldr	r3, [pc, #8]	; (8006300 <malloc+0xc>)
 80062f6:	4601      	mov	r1, r0
 80062f8:	6818      	ldr	r0, [r3, #0]
 80062fa:	f000 bb45 	b.w	8006988 <_malloc_r>
 80062fe:	bf00      	nop
 8006300:	20000080 	.word	0x20000080

08006304 <memcpy>:
 8006304:	b510      	push	{r4, lr}
 8006306:	1e43      	subs	r3, r0, #1
 8006308:	440a      	add	r2, r1
 800630a:	4291      	cmp	r1, r2
 800630c:	d100      	bne.n	8006310 <memcpy+0xc>
 800630e:	bd10      	pop	{r4, pc}
 8006310:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006314:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006318:	e7f7      	b.n	800630a <memcpy+0x6>

0800631a <_Balloc>:
 800631a:	b570      	push	{r4, r5, r6, lr}
 800631c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800631e:	4604      	mov	r4, r0
 8006320:	460e      	mov	r6, r1
 8006322:	b93d      	cbnz	r5, 8006334 <_Balloc+0x1a>
 8006324:	2010      	movs	r0, #16
 8006326:	f7ff ffe5 	bl	80062f4 <malloc>
 800632a:	6260      	str	r0, [r4, #36]	; 0x24
 800632c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006330:	6005      	str	r5, [r0, #0]
 8006332:	60c5      	str	r5, [r0, #12]
 8006334:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006336:	68eb      	ldr	r3, [r5, #12]
 8006338:	b183      	cbz	r3, 800635c <_Balloc+0x42>
 800633a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006342:	b9b8      	cbnz	r0, 8006374 <_Balloc+0x5a>
 8006344:	2101      	movs	r1, #1
 8006346:	fa01 f506 	lsl.w	r5, r1, r6
 800634a:	1d6a      	adds	r2, r5, #5
 800634c:	0092      	lsls	r2, r2, #2
 800634e:	4620      	mov	r0, r4
 8006350:	f000 fabe 	bl	80068d0 <_calloc_r>
 8006354:	b160      	cbz	r0, 8006370 <_Balloc+0x56>
 8006356:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800635a:	e00e      	b.n	800637a <_Balloc+0x60>
 800635c:	2221      	movs	r2, #33	; 0x21
 800635e:	2104      	movs	r1, #4
 8006360:	4620      	mov	r0, r4
 8006362:	f000 fab5 	bl	80068d0 <_calloc_r>
 8006366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006368:	60e8      	str	r0, [r5, #12]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1e4      	bne.n	800633a <_Balloc+0x20>
 8006370:	2000      	movs	r0, #0
 8006372:	bd70      	pop	{r4, r5, r6, pc}
 8006374:	6802      	ldr	r2, [r0, #0]
 8006376:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800637a:	2300      	movs	r3, #0
 800637c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006380:	e7f7      	b.n	8006372 <_Balloc+0x58>

08006382 <_Bfree>:
 8006382:	b570      	push	{r4, r5, r6, lr}
 8006384:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006386:	4606      	mov	r6, r0
 8006388:	460d      	mov	r5, r1
 800638a:	b93c      	cbnz	r4, 800639c <_Bfree+0x1a>
 800638c:	2010      	movs	r0, #16
 800638e:	f7ff ffb1 	bl	80062f4 <malloc>
 8006392:	6270      	str	r0, [r6, #36]	; 0x24
 8006394:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006398:	6004      	str	r4, [r0, #0]
 800639a:	60c4      	str	r4, [r0, #12]
 800639c:	b13d      	cbz	r5, 80063ae <_Bfree+0x2c>
 800639e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80063a0:	686a      	ldr	r2, [r5, #4]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063a8:	6029      	str	r1, [r5, #0]
 80063aa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80063ae:	bd70      	pop	{r4, r5, r6, pc}

080063b0 <__multadd>:
 80063b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063b4:	690d      	ldr	r5, [r1, #16]
 80063b6:	461f      	mov	r7, r3
 80063b8:	4606      	mov	r6, r0
 80063ba:	460c      	mov	r4, r1
 80063bc:	f101 0c14 	add.w	ip, r1, #20
 80063c0:	2300      	movs	r3, #0
 80063c2:	f8dc 0000 	ldr.w	r0, [ip]
 80063c6:	b281      	uxth	r1, r0
 80063c8:	fb02 7101 	mla	r1, r2, r1, r7
 80063cc:	0c0f      	lsrs	r7, r1, #16
 80063ce:	0c00      	lsrs	r0, r0, #16
 80063d0:	fb02 7000 	mla	r0, r2, r0, r7
 80063d4:	b289      	uxth	r1, r1
 80063d6:	3301      	adds	r3, #1
 80063d8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80063dc:	429d      	cmp	r5, r3
 80063de:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80063e2:	f84c 1b04 	str.w	r1, [ip], #4
 80063e6:	dcec      	bgt.n	80063c2 <__multadd+0x12>
 80063e8:	b1d7      	cbz	r7, 8006420 <__multadd+0x70>
 80063ea:	68a3      	ldr	r3, [r4, #8]
 80063ec:	42ab      	cmp	r3, r5
 80063ee:	dc12      	bgt.n	8006416 <__multadd+0x66>
 80063f0:	6861      	ldr	r1, [r4, #4]
 80063f2:	4630      	mov	r0, r6
 80063f4:	3101      	adds	r1, #1
 80063f6:	f7ff ff90 	bl	800631a <_Balloc>
 80063fa:	6922      	ldr	r2, [r4, #16]
 80063fc:	3202      	adds	r2, #2
 80063fe:	f104 010c 	add.w	r1, r4, #12
 8006402:	4680      	mov	r8, r0
 8006404:	0092      	lsls	r2, r2, #2
 8006406:	300c      	adds	r0, #12
 8006408:	f7ff ff7c 	bl	8006304 <memcpy>
 800640c:	4621      	mov	r1, r4
 800640e:	4630      	mov	r0, r6
 8006410:	f7ff ffb7 	bl	8006382 <_Bfree>
 8006414:	4644      	mov	r4, r8
 8006416:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800641a:	3501      	adds	r5, #1
 800641c:	615f      	str	r7, [r3, #20]
 800641e:	6125      	str	r5, [r4, #16]
 8006420:	4620      	mov	r0, r4
 8006422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006426 <__hi0bits>:
 8006426:	0c02      	lsrs	r2, r0, #16
 8006428:	0412      	lsls	r2, r2, #16
 800642a:	4603      	mov	r3, r0
 800642c:	b9b2      	cbnz	r2, 800645c <__hi0bits+0x36>
 800642e:	0403      	lsls	r3, r0, #16
 8006430:	2010      	movs	r0, #16
 8006432:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006436:	bf04      	itt	eq
 8006438:	021b      	lsleq	r3, r3, #8
 800643a:	3008      	addeq	r0, #8
 800643c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006440:	bf04      	itt	eq
 8006442:	011b      	lsleq	r3, r3, #4
 8006444:	3004      	addeq	r0, #4
 8006446:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800644a:	bf04      	itt	eq
 800644c:	009b      	lsleq	r3, r3, #2
 800644e:	3002      	addeq	r0, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	db06      	blt.n	8006462 <__hi0bits+0x3c>
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	d503      	bpl.n	8006460 <__hi0bits+0x3a>
 8006458:	3001      	adds	r0, #1
 800645a:	4770      	bx	lr
 800645c:	2000      	movs	r0, #0
 800645e:	e7e8      	b.n	8006432 <__hi0bits+0xc>
 8006460:	2020      	movs	r0, #32
 8006462:	4770      	bx	lr

08006464 <__lo0bits>:
 8006464:	6803      	ldr	r3, [r0, #0]
 8006466:	f013 0207 	ands.w	r2, r3, #7
 800646a:	4601      	mov	r1, r0
 800646c:	d00b      	beq.n	8006486 <__lo0bits+0x22>
 800646e:	07da      	lsls	r2, r3, #31
 8006470:	d423      	bmi.n	80064ba <__lo0bits+0x56>
 8006472:	0798      	lsls	r0, r3, #30
 8006474:	bf49      	itett	mi
 8006476:	085b      	lsrmi	r3, r3, #1
 8006478:	089b      	lsrpl	r3, r3, #2
 800647a:	2001      	movmi	r0, #1
 800647c:	600b      	strmi	r3, [r1, #0]
 800647e:	bf5c      	itt	pl
 8006480:	600b      	strpl	r3, [r1, #0]
 8006482:	2002      	movpl	r0, #2
 8006484:	4770      	bx	lr
 8006486:	b298      	uxth	r0, r3
 8006488:	b9a8      	cbnz	r0, 80064b6 <__lo0bits+0x52>
 800648a:	0c1b      	lsrs	r3, r3, #16
 800648c:	2010      	movs	r0, #16
 800648e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006492:	bf04      	itt	eq
 8006494:	0a1b      	lsreq	r3, r3, #8
 8006496:	3008      	addeq	r0, #8
 8006498:	071a      	lsls	r2, r3, #28
 800649a:	bf04      	itt	eq
 800649c:	091b      	lsreq	r3, r3, #4
 800649e:	3004      	addeq	r0, #4
 80064a0:	079a      	lsls	r2, r3, #30
 80064a2:	bf04      	itt	eq
 80064a4:	089b      	lsreq	r3, r3, #2
 80064a6:	3002      	addeq	r0, #2
 80064a8:	07da      	lsls	r2, r3, #31
 80064aa:	d402      	bmi.n	80064b2 <__lo0bits+0x4e>
 80064ac:	085b      	lsrs	r3, r3, #1
 80064ae:	d006      	beq.n	80064be <__lo0bits+0x5a>
 80064b0:	3001      	adds	r0, #1
 80064b2:	600b      	str	r3, [r1, #0]
 80064b4:	4770      	bx	lr
 80064b6:	4610      	mov	r0, r2
 80064b8:	e7e9      	b.n	800648e <__lo0bits+0x2a>
 80064ba:	2000      	movs	r0, #0
 80064bc:	4770      	bx	lr
 80064be:	2020      	movs	r0, #32
 80064c0:	4770      	bx	lr

080064c2 <__i2b>:
 80064c2:	b510      	push	{r4, lr}
 80064c4:	460c      	mov	r4, r1
 80064c6:	2101      	movs	r1, #1
 80064c8:	f7ff ff27 	bl	800631a <_Balloc>
 80064cc:	2201      	movs	r2, #1
 80064ce:	6144      	str	r4, [r0, #20]
 80064d0:	6102      	str	r2, [r0, #16]
 80064d2:	bd10      	pop	{r4, pc}

080064d4 <__multiply>:
 80064d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d8:	4614      	mov	r4, r2
 80064da:	690a      	ldr	r2, [r1, #16]
 80064dc:	6923      	ldr	r3, [r4, #16]
 80064de:	429a      	cmp	r2, r3
 80064e0:	bfb8      	it	lt
 80064e2:	460b      	movlt	r3, r1
 80064e4:	4688      	mov	r8, r1
 80064e6:	bfbc      	itt	lt
 80064e8:	46a0      	movlt	r8, r4
 80064ea:	461c      	movlt	r4, r3
 80064ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064f0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80064f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80064f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80064fc:	eb07 0609 	add.w	r6, r7, r9
 8006500:	42b3      	cmp	r3, r6
 8006502:	bfb8      	it	lt
 8006504:	3101      	addlt	r1, #1
 8006506:	f7ff ff08 	bl	800631a <_Balloc>
 800650a:	f100 0514 	add.w	r5, r0, #20
 800650e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006512:	462b      	mov	r3, r5
 8006514:	2200      	movs	r2, #0
 8006516:	4573      	cmp	r3, lr
 8006518:	d316      	bcc.n	8006548 <__multiply+0x74>
 800651a:	f104 0214 	add.w	r2, r4, #20
 800651e:	f108 0114 	add.w	r1, r8, #20
 8006522:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006526:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	9b00      	ldr	r3, [sp, #0]
 800652e:	9201      	str	r2, [sp, #4]
 8006530:	4293      	cmp	r3, r2
 8006532:	d80c      	bhi.n	800654e <__multiply+0x7a>
 8006534:	2e00      	cmp	r6, #0
 8006536:	dd03      	ble.n	8006540 <__multiply+0x6c>
 8006538:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800653c:	2b00      	cmp	r3, #0
 800653e:	d05d      	beq.n	80065fc <__multiply+0x128>
 8006540:	6106      	str	r6, [r0, #16]
 8006542:	b003      	add	sp, #12
 8006544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006548:	f843 2b04 	str.w	r2, [r3], #4
 800654c:	e7e3      	b.n	8006516 <__multiply+0x42>
 800654e:	f8b2 b000 	ldrh.w	fp, [r2]
 8006552:	f1bb 0f00 	cmp.w	fp, #0
 8006556:	d023      	beq.n	80065a0 <__multiply+0xcc>
 8006558:	4689      	mov	r9, r1
 800655a:	46ac      	mov	ip, r5
 800655c:	f04f 0800 	mov.w	r8, #0
 8006560:	f859 4b04 	ldr.w	r4, [r9], #4
 8006564:	f8dc a000 	ldr.w	sl, [ip]
 8006568:	b2a3      	uxth	r3, r4
 800656a:	fa1f fa8a 	uxth.w	sl, sl
 800656e:	fb0b a303 	mla	r3, fp, r3, sl
 8006572:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006576:	f8dc 4000 	ldr.w	r4, [ip]
 800657a:	4443      	add	r3, r8
 800657c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006580:	fb0b 840a 	mla	r4, fp, sl, r8
 8006584:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006588:	46e2      	mov	sl, ip
 800658a:	b29b      	uxth	r3, r3
 800658c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006590:	454f      	cmp	r7, r9
 8006592:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006596:	f84a 3b04 	str.w	r3, [sl], #4
 800659a:	d82b      	bhi.n	80065f4 <__multiply+0x120>
 800659c:	f8cc 8004 	str.w	r8, [ip, #4]
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80065a6:	3204      	adds	r2, #4
 80065a8:	f1ba 0f00 	cmp.w	sl, #0
 80065ac:	d020      	beq.n	80065f0 <__multiply+0x11c>
 80065ae:	682b      	ldr	r3, [r5, #0]
 80065b0:	4689      	mov	r9, r1
 80065b2:	46a8      	mov	r8, r5
 80065b4:	f04f 0b00 	mov.w	fp, #0
 80065b8:	f8b9 c000 	ldrh.w	ip, [r9]
 80065bc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80065c0:	fb0a 440c 	mla	r4, sl, ip, r4
 80065c4:	445c      	add	r4, fp
 80065c6:	46c4      	mov	ip, r8
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80065ce:	f84c 3b04 	str.w	r3, [ip], #4
 80065d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80065d6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80065da:	0c1b      	lsrs	r3, r3, #16
 80065dc:	fb0a b303 	mla	r3, sl, r3, fp
 80065e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80065e4:	454f      	cmp	r7, r9
 80065e6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80065ea:	d805      	bhi.n	80065f8 <__multiply+0x124>
 80065ec:	f8c8 3004 	str.w	r3, [r8, #4]
 80065f0:	3504      	adds	r5, #4
 80065f2:	e79b      	b.n	800652c <__multiply+0x58>
 80065f4:	46d4      	mov	ip, sl
 80065f6:	e7b3      	b.n	8006560 <__multiply+0x8c>
 80065f8:	46e0      	mov	r8, ip
 80065fa:	e7dd      	b.n	80065b8 <__multiply+0xe4>
 80065fc:	3e01      	subs	r6, #1
 80065fe:	e799      	b.n	8006534 <__multiply+0x60>

08006600 <__pow5mult>:
 8006600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006604:	4615      	mov	r5, r2
 8006606:	f012 0203 	ands.w	r2, r2, #3
 800660a:	4606      	mov	r6, r0
 800660c:	460f      	mov	r7, r1
 800660e:	d007      	beq.n	8006620 <__pow5mult+0x20>
 8006610:	3a01      	subs	r2, #1
 8006612:	4c21      	ldr	r4, [pc, #132]	; (8006698 <__pow5mult+0x98>)
 8006614:	2300      	movs	r3, #0
 8006616:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800661a:	f7ff fec9 	bl	80063b0 <__multadd>
 800661e:	4607      	mov	r7, r0
 8006620:	10ad      	asrs	r5, r5, #2
 8006622:	d035      	beq.n	8006690 <__pow5mult+0x90>
 8006624:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006626:	b93c      	cbnz	r4, 8006638 <__pow5mult+0x38>
 8006628:	2010      	movs	r0, #16
 800662a:	f7ff fe63 	bl	80062f4 <malloc>
 800662e:	6270      	str	r0, [r6, #36]	; 0x24
 8006630:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006634:	6004      	str	r4, [r0, #0]
 8006636:	60c4      	str	r4, [r0, #12]
 8006638:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800663c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006640:	b94c      	cbnz	r4, 8006656 <__pow5mult+0x56>
 8006642:	f240 2171 	movw	r1, #625	; 0x271
 8006646:	4630      	mov	r0, r6
 8006648:	f7ff ff3b 	bl	80064c2 <__i2b>
 800664c:	2300      	movs	r3, #0
 800664e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006652:	4604      	mov	r4, r0
 8006654:	6003      	str	r3, [r0, #0]
 8006656:	f04f 0800 	mov.w	r8, #0
 800665a:	07eb      	lsls	r3, r5, #31
 800665c:	d50a      	bpl.n	8006674 <__pow5mult+0x74>
 800665e:	4639      	mov	r1, r7
 8006660:	4622      	mov	r2, r4
 8006662:	4630      	mov	r0, r6
 8006664:	f7ff ff36 	bl	80064d4 <__multiply>
 8006668:	4639      	mov	r1, r7
 800666a:	4681      	mov	r9, r0
 800666c:	4630      	mov	r0, r6
 800666e:	f7ff fe88 	bl	8006382 <_Bfree>
 8006672:	464f      	mov	r7, r9
 8006674:	106d      	asrs	r5, r5, #1
 8006676:	d00b      	beq.n	8006690 <__pow5mult+0x90>
 8006678:	6820      	ldr	r0, [r4, #0]
 800667a:	b938      	cbnz	r0, 800668c <__pow5mult+0x8c>
 800667c:	4622      	mov	r2, r4
 800667e:	4621      	mov	r1, r4
 8006680:	4630      	mov	r0, r6
 8006682:	f7ff ff27 	bl	80064d4 <__multiply>
 8006686:	6020      	str	r0, [r4, #0]
 8006688:	f8c0 8000 	str.w	r8, [r0]
 800668c:	4604      	mov	r4, r0
 800668e:	e7e4      	b.n	800665a <__pow5mult+0x5a>
 8006690:	4638      	mov	r0, r7
 8006692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006696:	bf00      	nop
 8006698:	08007058 	.word	0x08007058

0800669c <__lshift>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	460c      	mov	r4, r1
 80066a2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80066a6:	6923      	ldr	r3, [r4, #16]
 80066a8:	6849      	ldr	r1, [r1, #4]
 80066aa:	eb0a 0903 	add.w	r9, sl, r3
 80066ae:	68a3      	ldr	r3, [r4, #8]
 80066b0:	4607      	mov	r7, r0
 80066b2:	4616      	mov	r6, r2
 80066b4:	f109 0501 	add.w	r5, r9, #1
 80066b8:	42ab      	cmp	r3, r5
 80066ba:	db32      	blt.n	8006722 <__lshift+0x86>
 80066bc:	4638      	mov	r0, r7
 80066be:	f7ff fe2c 	bl	800631a <_Balloc>
 80066c2:	2300      	movs	r3, #0
 80066c4:	4680      	mov	r8, r0
 80066c6:	f100 0114 	add.w	r1, r0, #20
 80066ca:	461a      	mov	r2, r3
 80066cc:	4553      	cmp	r3, sl
 80066ce:	db2b      	blt.n	8006728 <__lshift+0x8c>
 80066d0:	6920      	ldr	r0, [r4, #16]
 80066d2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80066d6:	f104 0314 	add.w	r3, r4, #20
 80066da:	f016 021f 	ands.w	r2, r6, #31
 80066de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80066e2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80066e6:	d025      	beq.n	8006734 <__lshift+0x98>
 80066e8:	f1c2 0e20 	rsb	lr, r2, #32
 80066ec:	2000      	movs	r0, #0
 80066ee:	681e      	ldr	r6, [r3, #0]
 80066f0:	468a      	mov	sl, r1
 80066f2:	4096      	lsls	r6, r2
 80066f4:	4330      	orrs	r0, r6
 80066f6:	f84a 0b04 	str.w	r0, [sl], #4
 80066fa:	f853 0b04 	ldr.w	r0, [r3], #4
 80066fe:	459c      	cmp	ip, r3
 8006700:	fa20 f00e 	lsr.w	r0, r0, lr
 8006704:	d814      	bhi.n	8006730 <__lshift+0x94>
 8006706:	6048      	str	r0, [r1, #4]
 8006708:	b108      	cbz	r0, 800670e <__lshift+0x72>
 800670a:	f109 0502 	add.w	r5, r9, #2
 800670e:	3d01      	subs	r5, #1
 8006710:	4638      	mov	r0, r7
 8006712:	f8c8 5010 	str.w	r5, [r8, #16]
 8006716:	4621      	mov	r1, r4
 8006718:	f7ff fe33 	bl	8006382 <_Bfree>
 800671c:	4640      	mov	r0, r8
 800671e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006722:	3101      	adds	r1, #1
 8006724:	005b      	lsls	r3, r3, #1
 8006726:	e7c7      	b.n	80066b8 <__lshift+0x1c>
 8006728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800672c:	3301      	adds	r3, #1
 800672e:	e7cd      	b.n	80066cc <__lshift+0x30>
 8006730:	4651      	mov	r1, sl
 8006732:	e7dc      	b.n	80066ee <__lshift+0x52>
 8006734:	3904      	subs	r1, #4
 8006736:	f853 2b04 	ldr.w	r2, [r3], #4
 800673a:	f841 2f04 	str.w	r2, [r1, #4]!
 800673e:	459c      	cmp	ip, r3
 8006740:	d8f9      	bhi.n	8006736 <__lshift+0x9a>
 8006742:	e7e4      	b.n	800670e <__lshift+0x72>

08006744 <__mcmp>:
 8006744:	6903      	ldr	r3, [r0, #16]
 8006746:	690a      	ldr	r2, [r1, #16]
 8006748:	1a9b      	subs	r3, r3, r2
 800674a:	b530      	push	{r4, r5, lr}
 800674c:	d10c      	bne.n	8006768 <__mcmp+0x24>
 800674e:	0092      	lsls	r2, r2, #2
 8006750:	3014      	adds	r0, #20
 8006752:	3114      	adds	r1, #20
 8006754:	1884      	adds	r4, r0, r2
 8006756:	4411      	add	r1, r2
 8006758:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800675c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006760:	4295      	cmp	r5, r2
 8006762:	d003      	beq.n	800676c <__mcmp+0x28>
 8006764:	d305      	bcc.n	8006772 <__mcmp+0x2e>
 8006766:	2301      	movs	r3, #1
 8006768:	4618      	mov	r0, r3
 800676a:	bd30      	pop	{r4, r5, pc}
 800676c:	42a0      	cmp	r0, r4
 800676e:	d3f3      	bcc.n	8006758 <__mcmp+0x14>
 8006770:	e7fa      	b.n	8006768 <__mcmp+0x24>
 8006772:	f04f 33ff 	mov.w	r3, #4294967295
 8006776:	e7f7      	b.n	8006768 <__mcmp+0x24>

08006778 <__mdiff>:
 8006778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800677c:	460d      	mov	r5, r1
 800677e:	4607      	mov	r7, r0
 8006780:	4611      	mov	r1, r2
 8006782:	4628      	mov	r0, r5
 8006784:	4614      	mov	r4, r2
 8006786:	f7ff ffdd 	bl	8006744 <__mcmp>
 800678a:	1e06      	subs	r6, r0, #0
 800678c:	d108      	bne.n	80067a0 <__mdiff+0x28>
 800678e:	4631      	mov	r1, r6
 8006790:	4638      	mov	r0, r7
 8006792:	f7ff fdc2 	bl	800631a <_Balloc>
 8006796:	2301      	movs	r3, #1
 8006798:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800679c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a0:	bfa4      	itt	ge
 80067a2:	4623      	movge	r3, r4
 80067a4:	462c      	movge	r4, r5
 80067a6:	4638      	mov	r0, r7
 80067a8:	6861      	ldr	r1, [r4, #4]
 80067aa:	bfa6      	itte	ge
 80067ac:	461d      	movge	r5, r3
 80067ae:	2600      	movge	r6, #0
 80067b0:	2601      	movlt	r6, #1
 80067b2:	f7ff fdb2 	bl	800631a <_Balloc>
 80067b6:	692b      	ldr	r3, [r5, #16]
 80067b8:	60c6      	str	r6, [r0, #12]
 80067ba:	6926      	ldr	r6, [r4, #16]
 80067bc:	f105 0914 	add.w	r9, r5, #20
 80067c0:	f104 0214 	add.w	r2, r4, #20
 80067c4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80067c8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80067cc:	f100 0514 	add.w	r5, r0, #20
 80067d0:	f04f 0e00 	mov.w	lr, #0
 80067d4:	f852 ab04 	ldr.w	sl, [r2], #4
 80067d8:	f859 4b04 	ldr.w	r4, [r9], #4
 80067dc:	fa1e f18a 	uxtah	r1, lr, sl
 80067e0:	b2a3      	uxth	r3, r4
 80067e2:	1ac9      	subs	r1, r1, r3
 80067e4:	0c23      	lsrs	r3, r4, #16
 80067e6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80067ea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80067ee:	b289      	uxth	r1, r1
 80067f0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80067f4:	45c8      	cmp	r8, r9
 80067f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80067fa:	4694      	mov	ip, r2
 80067fc:	f845 3b04 	str.w	r3, [r5], #4
 8006800:	d8e8      	bhi.n	80067d4 <__mdiff+0x5c>
 8006802:	45bc      	cmp	ip, r7
 8006804:	d304      	bcc.n	8006810 <__mdiff+0x98>
 8006806:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800680a:	b183      	cbz	r3, 800682e <__mdiff+0xb6>
 800680c:	6106      	str	r6, [r0, #16]
 800680e:	e7c5      	b.n	800679c <__mdiff+0x24>
 8006810:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006814:	fa1e f381 	uxtah	r3, lr, r1
 8006818:	141a      	asrs	r2, r3, #16
 800681a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800681e:	b29b      	uxth	r3, r3
 8006820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006824:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006828:	f845 3b04 	str.w	r3, [r5], #4
 800682c:	e7e9      	b.n	8006802 <__mdiff+0x8a>
 800682e:	3e01      	subs	r6, #1
 8006830:	e7e9      	b.n	8006806 <__mdiff+0x8e>

08006832 <__d2b>:
 8006832:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006836:	460e      	mov	r6, r1
 8006838:	2101      	movs	r1, #1
 800683a:	ec59 8b10 	vmov	r8, r9, d0
 800683e:	4615      	mov	r5, r2
 8006840:	f7ff fd6b 	bl	800631a <_Balloc>
 8006844:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006848:	4607      	mov	r7, r0
 800684a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800684e:	bb34      	cbnz	r4, 800689e <__d2b+0x6c>
 8006850:	9301      	str	r3, [sp, #4]
 8006852:	f1b8 0300 	subs.w	r3, r8, #0
 8006856:	d027      	beq.n	80068a8 <__d2b+0x76>
 8006858:	a802      	add	r0, sp, #8
 800685a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800685e:	f7ff fe01 	bl	8006464 <__lo0bits>
 8006862:	9900      	ldr	r1, [sp, #0]
 8006864:	b1f0      	cbz	r0, 80068a4 <__d2b+0x72>
 8006866:	9a01      	ldr	r2, [sp, #4]
 8006868:	f1c0 0320 	rsb	r3, r0, #32
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	430b      	orrs	r3, r1
 8006872:	40c2      	lsrs	r2, r0
 8006874:	617b      	str	r3, [r7, #20]
 8006876:	9201      	str	r2, [sp, #4]
 8006878:	9b01      	ldr	r3, [sp, #4]
 800687a:	61bb      	str	r3, [r7, #24]
 800687c:	2b00      	cmp	r3, #0
 800687e:	bf14      	ite	ne
 8006880:	2102      	movne	r1, #2
 8006882:	2101      	moveq	r1, #1
 8006884:	6139      	str	r1, [r7, #16]
 8006886:	b1c4      	cbz	r4, 80068ba <__d2b+0x88>
 8006888:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800688c:	4404      	add	r4, r0
 800688e:	6034      	str	r4, [r6, #0]
 8006890:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006894:	6028      	str	r0, [r5, #0]
 8006896:	4638      	mov	r0, r7
 8006898:	b003      	add	sp, #12
 800689a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800689e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068a2:	e7d5      	b.n	8006850 <__d2b+0x1e>
 80068a4:	6179      	str	r1, [r7, #20]
 80068a6:	e7e7      	b.n	8006878 <__d2b+0x46>
 80068a8:	a801      	add	r0, sp, #4
 80068aa:	f7ff fddb 	bl	8006464 <__lo0bits>
 80068ae:	9b01      	ldr	r3, [sp, #4]
 80068b0:	617b      	str	r3, [r7, #20]
 80068b2:	2101      	movs	r1, #1
 80068b4:	6139      	str	r1, [r7, #16]
 80068b6:	3020      	adds	r0, #32
 80068b8:	e7e5      	b.n	8006886 <__d2b+0x54>
 80068ba:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80068be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068c2:	6030      	str	r0, [r6, #0]
 80068c4:	6918      	ldr	r0, [r3, #16]
 80068c6:	f7ff fdae 	bl	8006426 <__hi0bits>
 80068ca:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80068ce:	e7e1      	b.n	8006894 <__d2b+0x62>

080068d0 <_calloc_r>:
 80068d0:	b538      	push	{r3, r4, r5, lr}
 80068d2:	fb02 f401 	mul.w	r4, r2, r1
 80068d6:	4621      	mov	r1, r4
 80068d8:	f000 f856 	bl	8006988 <_malloc_r>
 80068dc:	4605      	mov	r5, r0
 80068de:	b118      	cbz	r0, 80068e8 <_calloc_r+0x18>
 80068e0:	4622      	mov	r2, r4
 80068e2:	2100      	movs	r1, #0
 80068e4:	f7fe fa30 	bl	8004d48 <memset>
 80068e8:	4628      	mov	r0, r5
 80068ea:	bd38      	pop	{r3, r4, r5, pc}

080068ec <_free_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	4605      	mov	r5, r0
 80068f0:	2900      	cmp	r1, #0
 80068f2:	d045      	beq.n	8006980 <_free_r+0x94>
 80068f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068f8:	1f0c      	subs	r4, r1, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	bfb8      	it	lt
 80068fe:	18e4      	addlt	r4, r4, r3
 8006900:	f000 fa29 	bl	8006d56 <__malloc_lock>
 8006904:	4a1f      	ldr	r2, [pc, #124]	; (8006984 <_free_r+0x98>)
 8006906:	6813      	ldr	r3, [r2, #0]
 8006908:	4610      	mov	r0, r2
 800690a:	b933      	cbnz	r3, 800691a <_free_r+0x2e>
 800690c:	6063      	str	r3, [r4, #4]
 800690e:	6014      	str	r4, [r2, #0]
 8006910:	4628      	mov	r0, r5
 8006912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006916:	f000 ba1f 	b.w	8006d58 <__malloc_unlock>
 800691a:	42a3      	cmp	r3, r4
 800691c:	d90c      	bls.n	8006938 <_free_r+0x4c>
 800691e:	6821      	ldr	r1, [r4, #0]
 8006920:	1862      	adds	r2, r4, r1
 8006922:	4293      	cmp	r3, r2
 8006924:	bf04      	itt	eq
 8006926:	681a      	ldreq	r2, [r3, #0]
 8006928:	685b      	ldreq	r3, [r3, #4]
 800692a:	6063      	str	r3, [r4, #4]
 800692c:	bf04      	itt	eq
 800692e:	1852      	addeq	r2, r2, r1
 8006930:	6022      	streq	r2, [r4, #0]
 8006932:	6004      	str	r4, [r0, #0]
 8006934:	e7ec      	b.n	8006910 <_free_r+0x24>
 8006936:	4613      	mov	r3, r2
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	b10a      	cbz	r2, 8006940 <_free_r+0x54>
 800693c:	42a2      	cmp	r2, r4
 800693e:	d9fa      	bls.n	8006936 <_free_r+0x4a>
 8006940:	6819      	ldr	r1, [r3, #0]
 8006942:	1858      	adds	r0, r3, r1
 8006944:	42a0      	cmp	r0, r4
 8006946:	d10b      	bne.n	8006960 <_free_r+0x74>
 8006948:	6820      	ldr	r0, [r4, #0]
 800694a:	4401      	add	r1, r0
 800694c:	1858      	adds	r0, r3, r1
 800694e:	4282      	cmp	r2, r0
 8006950:	6019      	str	r1, [r3, #0]
 8006952:	d1dd      	bne.n	8006910 <_free_r+0x24>
 8006954:	6810      	ldr	r0, [r2, #0]
 8006956:	6852      	ldr	r2, [r2, #4]
 8006958:	605a      	str	r2, [r3, #4]
 800695a:	4401      	add	r1, r0
 800695c:	6019      	str	r1, [r3, #0]
 800695e:	e7d7      	b.n	8006910 <_free_r+0x24>
 8006960:	d902      	bls.n	8006968 <_free_r+0x7c>
 8006962:	230c      	movs	r3, #12
 8006964:	602b      	str	r3, [r5, #0]
 8006966:	e7d3      	b.n	8006910 <_free_r+0x24>
 8006968:	6820      	ldr	r0, [r4, #0]
 800696a:	1821      	adds	r1, r4, r0
 800696c:	428a      	cmp	r2, r1
 800696e:	bf04      	itt	eq
 8006970:	6811      	ldreq	r1, [r2, #0]
 8006972:	6852      	ldreq	r2, [r2, #4]
 8006974:	6062      	str	r2, [r4, #4]
 8006976:	bf04      	itt	eq
 8006978:	1809      	addeq	r1, r1, r0
 800697a:	6021      	streq	r1, [r4, #0]
 800697c:	605c      	str	r4, [r3, #4]
 800697e:	e7c7      	b.n	8006910 <_free_r+0x24>
 8006980:	bd38      	pop	{r3, r4, r5, pc}
 8006982:	bf00      	nop
 8006984:	20000270 	.word	0x20000270

08006988 <_malloc_r>:
 8006988:	b570      	push	{r4, r5, r6, lr}
 800698a:	1ccd      	adds	r5, r1, #3
 800698c:	f025 0503 	bic.w	r5, r5, #3
 8006990:	3508      	adds	r5, #8
 8006992:	2d0c      	cmp	r5, #12
 8006994:	bf38      	it	cc
 8006996:	250c      	movcc	r5, #12
 8006998:	2d00      	cmp	r5, #0
 800699a:	4606      	mov	r6, r0
 800699c:	db01      	blt.n	80069a2 <_malloc_r+0x1a>
 800699e:	42a9      	cmp	r1, r5
 80069a0:	d903      	bls.n	80069aa <_malloc_r+0x22>
 80069a2:	230c      	movs	r3, #12
 80069a4:	6033      	str	r3, [r6, #0]
 80069a6:	2000      	movs	r0, #0
 80069a8:	bd70      	pop	{r4, r5, r6, pc}
 80069aa:	f000 f9d4 	bl	8006d56 <__malloc_lock>
 80069ae:	4a21      	ldr	r2, [pc, #132]	; (8006a34 <_malloc_r+0xac>)
 80069b0:	6814      	ldr	r4, [r2, #0]
 80069b2:	4621      	mov	r1, r4
 80069b4:	b991      	cbnz	r1, 80069dc <_malloc_r+0x54>
 80069b6:	4c20      	ldr	r4, [pc, #128]	; (8006a38 <_malloc_r+0xb0>)
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	b91b      	cbnz	r3, 80069c4 <_malloc_r+0x3c>
 80069bc:	4630      	mov	r0, r6
 80069be:	f000 f98f 	bl	8006ce0 <_sbrk_r>
 80069c2:	6020      	str	r0, [r4, #0]
 80069c4:	4629      	mov	r1, r5
 80069c6:	4630      	mov	r0, r6
 80069c8:	f000 f98a 	bl	8006ce0 <_sbrk_r>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d124      	bne.n	8006a1a <_malloc_r+0x92>
 80069d0:	230c      	movs	r3, #12
 80069d2:	6033      	str	r3, [r6, #0]
 80069d4:	4630      	mov	r0, r6
 80069d6:	f000 f9bf 	bl	8006d58 <__malloc_unlock>
 80069da:	e7e4      	b.n	80069a6 <_malloc_r+0x1e>
 80069dc:	680b      	ldr	r3, [r1, #0]
 80069de:	1b5b      	subs	r3, r3, r5
 80069e0:	d418      	bmi.n	8006a14 <_malloc_r+0x8c>
 80069e2:	2b0b      	cmp	r3, #11
 80069e4:	d90f      	bls.n	8006a06 <_malloc_r+0x7e>
 80069e6:	600b      	str	r3, [r1, #0]
 80069e8:	50cd      	str	r5, [r1, r3]
 80069ea:	18cc      	adds	r4, r1, r3
 80069ec:	4630      	mov	r0, r6
 80069ee:	f000 f9b3 	bl	8006d58 <__malloc_unlock>
 80069f2:	f104 000b 	add.w	r0, r4, #11
 80069f6:	1d23      	adds	r3, r4, #4
 80069f8:	f020 0007 	bic.w	r0, r0, #7
 80069fc:	1ac3      	subs	r3, r0, r3
 80069fe:	d0d3      	beq.n	80069a8 <_malloc_r+0x20>
 8006a00:	425a      	negs	r2, r3
 8006a02:	50e2      	str	r2, [r4, r3]
 8006a04:	e7d0      	b.n	80069a8 <_malloc_r+0x20>
 8006a06:	428c      	cmp	r4, r1
 8006a08:	684b      	ldr	r3, [r1, #4]
 8006a0a:	bf16      	itet	ne
 8006a0c:	6063      	strne	r3, [r4, #4]
 8006a0e:	6013      	streq	r3, [r2, #0]
 8006a10:	460c      	movne	r4, r1
 8006a12:	e7eb      	b.n	80069ec <_malloc_r+0x64>
 8006a14:	460c      	mov	r4, r1
 8006a16:	6849      	ldr	r1, [r1, #4]
 8006a18:	e7cc      	b.n	80069b4 <_malloc_r+0x2c>
 8006a1a:	1cc4      	adds	r4, r0, #3
 8006a1c:	f024 0403 	bic.w	r4, r4, #3
 8006a20:	42a0      	cmp	r0, r4
 8006a22:	d005      	beq.n	8006a30 <_malloc_r+0xa8>
 8006a24:	1a21      	subs	r1, r4, r0
 8006a26:	4630      	mov	r0, r6
 8006a28:	f000 f95a 	bl	8006ce0 <_sbrk_r>
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d0cf      	beq.n	80069d0 <_malloc_r+0x48>
 8006a30:	6025      	str	r5, [r4, #0]
 8006a32:	e7db      	b.n	80069ec <_malloc_r+0x64>
 8006a34:	20000270 	.word	0x20000270
 8006a38:	20000274 	.word	0x20000274

08006a3c <__ssputs_r>:
 8006a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a40:	688e      	ldr	r6, [r1, #8]
 8006a42:	429e      	cmp	r6, r3
 8006a44:	4682      	mov	sl, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	4690      	mov	r8, r2
 8006a4a:	4699      	mov	r9, r3
 8006a4c:	d837      	bhi.n	8006abe <__ssputs_r+0x82>
 8006a4e:	898a      	ldrh	r2, [r1, #12]
 8006a50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a54:	d031      	beq.n	8006aba <__ssputs_r+0x7e>
 8006a56:	6825      	ldr	r5, [r4, #0]
 8006a58:	6909      	ldr	r1, [r1, #16]
 8006a5a:	1a6f      	subs	r7, r5, r1
 8006a5c:	6965      	ldr	r5, [r4, #20]
 8006a5e:	2302      	movs	r3, #2
 8006a60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a64:	fb95 f5f3 	sdiv	r5, r5, r3
 8006a68:	f109 0301 	add.w	r3, r9, #1
 8006a6c:	443b      	add	r3, r7
 8006a6e:	429d      	cmp	r5, r3
 8006a70:	bf38      	it	cc
 8006a72:	461d      	movcc	r5, r3
 8006a74:	0553      	lsls	r3, r2, #21
 8006a76:	d530      	bpl.n	8006ada <__ssputs_r+0x9e>
 8006a78:	4629      	mov	r1, r5
 8006a7a:	f7ff ff85 	bl	8006988 <_malloc_r>
 8006a7e:	4606      	mov	r6, r0
 8006a80:	b950      	cbnz	r0, 8006a98 <__ssputs_r+0x5c>
 8006a82:	230c      	movs	r3, #12
 8006a84:	f8ca 3000 	str.w	r3, [sl]
 8006a88:	89a3      	ldrh	r3, [r4, #12]
 8006a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a8e:	81a3      	strh	r3, [r4, #12]
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	463a      	mov	r2, r7
 8006a9a:	6921      	ldr	r1, [r4, #16]
 8006a9c:	f7ff fc32 	bl	8006304 <memcpy>
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006aaa:	81a3      	strh	r3, [r4, #12]
 8006aac:	6126      	str	r6, [r4, #16]
 8006aae:	6165      	str	r5, [r4, #20]
 8006ab0:	443e      	add	r6, r7
 8006ab2:	1bed      	subs	r5, r5, r7
 8006ab4:	6026      	str	r6, [r4, #0]
 8006ab6:	60a5      	str	r5, [r4, #8]
 8006ab8:	464e      	mov	r6, r9
 8006aba:	454e      	cmp	r6, r9
 8006abc:	d900      	bls.n	8006ac0 <__ssputs_r+0x84>
 8006abe:	464e      	mov	r6, r9
 8006ac0:	4632      	mov	r2, r6
 8006ac2:	4641      	mov	r1, r8
 8006ac4:	6820      	ldr	r0, [r4, #0]
 8006ac6:	f000 f92d 	bl	8006d24 <memmove>
 8006aca:	68a3      	ldr	r3, [r4, #8]
 8006acc:	1b9b      	subs	r3, r3, r6
 8006ace:	60a3      	str	r3, [r4, #8]
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	441e      	add	r6, r3
 8006ad4:	6026      	str	r6, [r4, #0]
 8006ad6:	2000      	movs	r0, #0
 8006ad8:	e7dc      	b.n	8006a94 <__ssputs_r+0x58>
 8006ada:	462a      	mov	r2, r5
 8006adc:	f000 f93d 	bl	8006d5a <_realloc_r>
 8006ae0:	4606      	mov	r6, r0
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d1e2      	bne.n	8006aac <__ssputs_r+0x70>
 8006ae6:	6921      	ldr	r1, [r4, #16]
 8006ae8:	4650      	mov	r0, sl
 8006aea:	f7ff feff 	bl	80068ec <_free_r>
 8006aee:	e7c8      	b.n	8006a82 <__ssputs_r+0x46>

08006af0 <_svfiprintf_r>:
 8006af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af4:	461d      	mov	r5, r3
 8006af6:	898b      	ldrh	r3, [r1, #12]
 8006af8:	061f      	lsls	r7, r3, #24
 8006afa:	b09d      	sub	sp, #116	; 0x74
 8006afc:	4680      	mov	r8, r0
 8006afe:	460c      	mov	r4, r1
 8006b00:	4616      	mov	r6, r2
 8006b02:	d50f      	bpl.n	8006b24 <_svfiprintf_r+0x34>
 8006b04:	690b      	ldr	r3, [r1, #16]
 8006b06:	b96b      	cbnz	r3, 8006b24 <_svfiprintf_r+0x34>
 8006b08:	2140      	movs	r1, #64	; 0x40
 8006b0a:	f7ff ff3d 	bl	8006988 <_malloc_r>
 8006b0e:	6020      	str	r0, [r4, #0]
 8006b10:	6120      	str	r0, [r4, #16]
 8006b12:	b928      	cbnz	r0, 8006b20 <_svfiprintf_r+0x30>
 8006b14:	230c      	movs	r3, #12
 8006b16:	f8c8 3000 	str.w	r3, [r8]
 8006b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1e:	e0c8      	b.n	8006cb2 <_svfiprintf_r+0x1c2>
 8006b20:	2340      	movs	r3, #64	; 0x40
 8006b22:	6163      	str	r3, [r4, #20]
 8006b24:	2300      	movs	r3, #0
 8006b26:	9309      	str	r3, [sp, #36]	; 0x24
 8006b28:	2320      	movs	r3, #32
 8006b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b2e:	2330      	movs	r3, #48	; 0x30
 8006b30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b34:	9503      	str	r5, [sp, #12]
 8006b36:	f04f 0b01 	mov.w	fp, #1
 8006b3a:	4637      	mov	r7, r6
 8006b3c:	463d      	mov	r5, r7
 8006b3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006b42:	b10b      	cbz	r3, 8006b48 <_svfiprintf_r+0x58>
 8006b44:	2b25      	cmp	r3, #37	; 0x25
 8006b46:	d13e      	bne.n	8006bc6 <_svfiprintf_r+0xd6>
 8006b48:	ebb7 0a06 	subs.w	sl, r7, r6
 8006b4c:	d00b      	beq.n	8006b66 <_svfiprintf_r+0x76>
 8006b4e:	4653      	mov	r3, sl
 8006b50:	4632      	mov	r2, r6
 8006b52:	4621      	mov	r1, r4
 8006b54:	4640      	mov	r0, r8
 8006b56:	f7ff ff71 	bl	8006a3c <__ssputs_r>
 8006b5a:	3001      	adds	r0, #1
 8006b5c:	f000 80a4 	beq.w	8006ca8 <_svfiprintf_r+0x1b8>
 8006b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b62:	4453      	add	r3, sl
 8006b64:	9309      	str	r3, [sp, #36]	; 0x24
 8006b66:	783b      	ldrb	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 809d 	beq.w	8006ca8 <_svfiprintf_r+0x1b8>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f04f 32ff 	mov.w	r2, #4294967295
 8006b74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b78:	9304      	str	r3, [sp, #16]
 8006b7a:	9307      	str	r3, [sp, #28]
 8006b7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b80:	931a      	str	r3, [sp, #104]	; 0x68
 8006b82:	462f      	mov	r7, r5
 8006b84:	2205      	movs	r2, #5
 8006b86:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006b8a:	4850      	ldr	r0, [pc, #320]	; (8006ccc <_svfiprintf_r+0x1dc>)
 8006b8c:	f7f9 fb30 	bl	80001f0 <memchr>
 8006b90:	9b04      	ldr	r3, [sp, #16]
 8006b92:	b9d0      	cbnz	r0, 8006bca <_svfiprintf_r+0xda>
 8006b94:	06d9      	lsls	r1, r3, #27
 8006b96:	bf44      	itt	mi
 8006b98:	2220      	movmi	r2, #32
 8006b9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b9e:	071a      	lsls	r2, r3, #28
 8006ba0:	bf44      	itt	mi
 8006ba2:	222b      	movmi	r2, #43	; 0x2b
 8006ba4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ba8:	782a      	ldrb	r2, [r5, #0]
 8006baa:	2a2a      	cmp	r2, #42	; 0x2a
 8006bac:	d015      	beq.n	8006bda <_svfiprintf_r+0xea>
 8006bae:	9a07      	ldr	r2, [sp, #28]
 8006bb0:	462f      	mov	r7, r5
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	250a      	movs	r5, #10
 8006bb6:	4639      	mov	r1, r7
 8006bb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bbc:	3b30      	subs	r3, #48	; 0x30
 8006bbe:	2b09      	cmp	r3, #9
 8006bc0:	d94d      	bls.n	8006c5e <_svfiprintf_r+0x16e>
 8006bc2:	b1b8      	cbz	r0, 8006bf4 <_svfiprintf_r+0x104>
 8006bc4:	e00f      	b.n	8006be6 <_svfiprintf_r+0xf6>
 8006bc6:	462f      	mov	r7, r5
 8006bc8:	e7b8      	b.n	8006b3c <_svfiprintf_r+0x4c>
 8006bca:	4a40      	ldr	r2, [pc, #256]	; (8006ccc <_svfiprintf_r+0x1dc>)
 8006bcc:	1a80      	subs	r0, r0, r2
 8006bce:	fa0b f000 	lsl.w	r0, fp, r0
 8006bd2:	4318      	orrs	r0, r3
 8006bd4:	9004      	str	r0, [sp, #16]
 8006bd6:	463d      	mov	r5, r7
 8006bd8:	e7d3      	b.n	8006b82 <_svfiprintf_r+0x92>
 8006bda:	9a03      	ldr	r2, [sp, #12]
 8006bdc:	1d11      	adds	r1, r2, #4
 8006bde:	6812      	ldr	r2, [r2, #0]
 8006be0:	9103      	str	r1, [sp, #12]
 8006be2:	2a00      	cmp	r2, #0
 8006be4:	db01      	blt.n	8006bea <_svfiprintf_r+0xfa>
 8006be6:	9207      	str	r2, [sp, #28]
 8006be8:	e004      	b.n	8006bf4 <_svfiprintf_r+0x104>
 8006bea:	4252      	negs	r2, r2
 8006bec:	f043 0302 	orr.w	r3, r3, #2
 8006bf0:	9207      	str	r2, [sp, #28]
 8006bf2:	9304      	str	r3, [sp, #16]
 8006bf4:	783b      	ldrb	r3, [r7, #0]
 8006bf6:	2b2e      	cmp	r3, #46	; 0x2e
 8006bf8:	d10c      	bne.n	8006c14 <_svfiprintf_r+0x124>
 8006bfa:	787b      	ldrb	r3, [r7, #1]
 8006bfc:	2b2a      	cmp	r3, #42	; 0x2a
 8006bfe:	d133      	bne.n	8006c68 <_svfiprintf_r+0x178>
 8006c00:	9b03      	ldr	r3, [sp, #12]
 8006c02:	1d1a      	adds	r2, r3, #4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	9203      	str	r2, [sp, #12]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	bfb8      	it	lt
 8006c0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c10:	3702      	adds	r7, #2
 8006c12:	9305      	str	r3, [sp, #20]
 8006c14:	4d2e      	ldr	r5, [pc, #184]	; (8006cd0 <_svfiprintf_r+0x1e0>)
 8006c16:	7839      	ldrb	r1, [r7, #0]
 8006c18:	2203      	movs	r2, #3
 8006c1a:	4628      	mov	r0, r5
 8006c1c:	f7f9 fae8 	bl	80001f0 <memchr>
 8006c20:	b138      	cbz	r0, 8006c32 <_svfiprintf_r+0x142>
 8006c22:	2340      	movs	r3, #64	; 0x40
 8006c24:	1b40      	subs	r0, r0, r5
 8006c26:	fa03 f000 	lsl.w	r0, r3, r0
 8006c2a:	9b04      	ldr	r3, [sp, #16]
 8006c2c:	4303      	orrs	r3, r0
 8006c2e:	3701      	adds	r7, #1
 8006c30:	9304      	str	r3, [sp, #16]
 8006c32:	7839      	ldrb	r1, [r7, #0]
 8006c34:	4827      	ldr	r0, [pc, #156]	; (8006cd4 <_svfiprintf_r+0x1e4>)
 8006c36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c3a:	2206      	movs	r2, #6
 8006c3c:	1c7e      	adds	r6, r7, #1
 8006c3e:	f7f9 fad7 	bl	80001f0 <memchr>
 8006c42:	2800      	cmp	r0, #0
 8006c44:	d038      	beq.n	8006cb8 <_svfiprintf_r+0x1c8>
 8006c46:	4b24      	ldr	r3, [pc, #144]	; (8006cd8 <_svfiprintf_r+0x1e8>)
 8006c48:	bb13      	cbnz	r3, 8006c90 <_svfiprintf_r+0x1a0>
 8006c4a:	9b03      	ldr	r3, [sp, #12]
 8006c4c:	3307      	adds	r3, #7
 8006c4e:	f023 0307 	bic.w	r3, r3, #7
 8006c52:	3308      	adds	r3, #8
 8006c54:	9303      	str	r3, [sp, #12]
 8006c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c58:	444b      	add	r3, r9
 8006c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5c:	e76d      	b.n	8006b3a <_svfiprintf_r+0x4a>
 8006c5e:	fb05 3202 	mla	r2, r5, r2, r3
 8006c62:	2001      	movs	r0, #1
 8006c64:	460f      	mov	r7, r1
 8006c66:	e7a6      	b.n	8006bb6 <_svfiprintf_r+0xc6>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	3701      	adds	r7, #1
 8006c6c:	9305      	str	r3, [sp, #20]
 8006c6e:	4619      	mov	r1, r3
 8006c70:	250a      	movs	r5, #10
 8006c72:	4638      	mov	r0, r7
 8006c74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c78:	3a30      	subs	r2, #48	; 0x30
 8006c7a:	2a09      	cmp	r2, #9
 8006c7c:	d903      	bls.n	8006c86 <_svfiprintf_r+0x196>
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d0c8      	beq.n	8006c14 <_svfiprintf_r+0x124>
 8006c82:	9105      	str	r1, [sp, #20]
 8006c84:	e7c6      	b.n	8006c14 <_svfiprintf_r+0x124>
 8006c86:	fb05 2101 	mla	r1, r5, r1, r2
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	e7f0      	b.n	8006c72 <_svfiprintf_r+0x182>
 8006c90:	ab03      	add	r3, sp, #12
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	4622      	mov	r2, r4
 8006c96:	4b11      	ldr	r3, [pc, #68]	; (8006cdc <_svfiprintf_r+0x1ec>)
 8006c98:	a904      	add	r1, sp, #16
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	f7fe f8f0 	bl	8004e80 <_printf_float>
 8006ca0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006ca4:	4681      	mov	r9, r0
 8006ca6:	d1d6      	bne.n	8006c56 <_svfiprintf_r+0x166>
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	065b      	lsls	r3, r3, #25
 8006cac:	f53f af35 	bmi.w	8006b1a <_svfiprintf_r+0x2a>
 8006cb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cb2:	b01d      	add	sp, #116	; 0x74
 8006cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb8:	ab03      	add	r3, sp, #12
 8006cba:	9300      	str	r3, [sp, #0]
 8006cbc:	4622      	mov	r2, r4
 8006cbe:	4b07      	ldr	r3, [pc, #28]	; (8006cdc <_svfiprintf_r+0x1ec>)
 8006cc0:	a904      	add	r1, sp, #16
 8006cc2:	4640      	mov	r0, r8
 8006cc4:	f7fe fb92 	bl	80053ec <_printf_i>
 8006cc8:	e7ea      	b.n	8006ca0 <_svfiprintf_r+0x1b0>
 8006cca:	bf00      	nop
 8006ccc:	08007064 	.word	0x08007064
 8006cd0:	0800706a 	.word	0x0800706a
 8006cd4:	0800706e 	.word	0x0800706e
 8006cd8:	08004e81 	.word	0x08004e81
 8006cdc:	08006a3d 	.word	0x08006a3d

08006ce0 <_sbrk_r>:
 8006ce0:	b538      	push	{r3, r4, r5, lr}
 8006ce2:	4c06      	ldr	r4, [pc, #24]	; (8006cfc <_sbrk_r+0x1c>)
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	4605      	mov	r5, r0
 8006ce8:	4608      	mov	r0, r1
 8006cea:	6023      	str	r3, [r4, #0]
 8006cec:	f7fa fe9e 	bl	8001a2c <_sbrk>
 8006cf0:	1c43      	adds	r3, r0, #1
 8006cf2:	d102      	bne.n	8006cfa <_sbrk_r+0x1a>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	b103      	cbz	r3, 8006cfa <_sbrk_r+0x1a>
 8006cf8:	602b      	str	r3, [r5, #0]
 8006cfa:	bd38      	pop	{r3, r4, r5, pc}
 8006cfc:	200004b4 	.word	0x200004b4

08006d00 <__ascii_mbtowc>:
 8006d00:	b082      	sub	sp, #8
 8006d02:	b901      	cbnz	r1, 8006d06 <__ascii_mbtowc+0x6>
 8006d04:	a901      	add	r1, sp, #4
 8006d06:	b142      	cbz	r2, 8006d1a <__ascii_mbtowc+0x1a>
 8006d08:	b14b      	cbz	r3, 8006d1e <__ascii_mbtowc+0x1e>
 8006d0a:	7813      	ldrb	r3, [r2, #0]
 8006d0c:	600b      	str	r3, [r1, #0]
 8006d0e:	7812      	ldrb	r2, [r2, #0]
 8006d10:	1c10      	adds	r0, r2, #0
 8006d12:	bf18      	it	ne
 8006d14:	2001      	movne	r0, #1
 8006d16:	b002      	add	sp, #8
 8006d18:	4770      	bx	lr
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	e7fb      	b.n	8006d16 <__ascii_mbtowc+0x16>
 8006d1e:	f06f 0001 	mvn.w	r0, #1
 8006d22:	e7f8      	b.n	8006d16 <__ascii_mbtowc+0x16>

08006d24 <memmove>:
 8006d24:	4288      	cmp	r0, r1
 8006d26:	b510      	push	{r4, lr}
 8006d28:	eb01 0302 	add.w	r3, r1, r2
 8006d2c:	d807      	bhi.n	8006d3e <memmove+0x1a>
 8006d2e:	1e42      	subs	r2, r0, #1
 8006d30:	4299      	cmp	r1, r3
 8006d32:	d00a      	beq.n	8006d4a <memmove+0x26>
 8006d34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d38:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006d3c:	e7f8      	b.n	8006d30 <memmove+0xc>
 8006d3e:	4283      	cmp	r3, r0
 8006d40:	d9f5      	bls.n	8006d2e <memmove+0xa>
 8006d42:	1881      	adds	r1, r0, r2
 8006d44:	1ad2      	subs	r2, r2, r3
 8006d46:	42d3      	cmn	r3, r2
 8006d48:	d100      	bne.n	8006d4c <memmove+0x28>
 8006d4a:	bd10      	pop	{r4, pc}
 8006d4c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d50:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006d54:	e7f7      	b.n	8006d46 <memmove+0x22>

08006d56 <__malloc_lock>:
 8006d56:	4770      	bx	lr

08006d58 <__malloc_unlock>:
 8006d58:	4770      	bx	lr

08006d5a <_realloc_r>:
 8006d5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	4614      	mov	r4, r2
 8006d60:	460e      	mov	r6, r1
 8006d62:	b921      	cbnz	r1, 8006d6e <_realloc_r+0x14>
 8006d64:	4611      	mov	r1, r2
 8006d66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006d6a:	f7ff be0d 	b.w	8006988 <_malloc_r>
 8006d6e:	b922      	cbnz	r2, 8006d7a <_realloc_r+0x20>
 8006d70:	f7ff fdbc 	bl	80068ec <_free_r>
 8006d74:	4625      	mov	r5, r4
 8006d76:	4628      	mov	r0, r5
 8006d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d7a:	f000 f821 	bl	8006dc0 <_malloc_usable_size_r>
 8006d7e:	42a0      	cmp	r0, r4
 8006d80:	d20f      	bcs.n	8006da2 <_realloc_r+0x48>
 8006d82:	4621      	mov	r1, r4
 8006d84:	4638      	mov	r0, r7
 8006d86:	f7ff fdff 	bl	8006988 <_malloc_r>
 8006d8a:	4605      	mov	r5, r0
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	d0f2      	beq.n	8006d76 <_realloc_r+0x1c>
 8006d90:	4631      	mov	r1, r6
 8006d92:	4622      	mov	r2, r4
 8006d94:	f7ff fab6 	bl	8006304 <memcpy>
 8006d98:	4631      	mov	r1, r6
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	f7ff fda6 	bl	80068ec <_free_r>
 8006da0:	e7e9      	b.n	8006d76 <_realloc_r+0x1c>
 8006da2:	4635      	mov	r5, r6
 8006da4:	e7e7      	b.n	8006d76 <_realloc_r+0x1c>

08006da6 <__ascii_wctomb>:
 8006da6:	b149      	cbz	r1, 8006dbc <__ascii_wctomb+0x16>
 8006da8:	2aff      	cmp	r2, #255	; 0xff
 8006daa:	bf85      	ittet	hi
 8006dac:	238a      	movhi	r3, #138	; 0x8a
 8006dae:	6003      	strhi	r3, [r0, #0]
 8006db0:	700a      	strbls	r2, [r1, #0]
 8006db2:	f04f 30ff 	movhi.w	r0, #4294967295
 8006db6:	bf98      	it	ls
 8006db8:	2001      	movls	r0, #1
 8006dba:	4770      	bx	lr
 8006dbc:	4608      	mov	r0, r1
 8006dbe:	4770      	bx	lr

08006dc0 <_malloc_usable_size_r>:
 8006dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dc4:	1f18      	subs	r0, r3, #4
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	bfbc      	itt	lt
 8006dca:	580b      	ldrlt	r3, [r1, r0]
 8006dcc:	18c0      	addlt	r0, r0, r3
 8006dce:	4770      	bx	lr

08006dd0 <_init>:
 8006dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dd2:	bf00      	nop
 8006dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dd6:	bc08      	pop	{r3}
 8006dd8:	469e      	mov	lr, r3
 8006dda:	4770      	bx	lr

08006ddc <_fini>:
 8006ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dde:	bf00      	nop
 8006de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006de2:	bc08      	pop	{r3}
 8006de4:	469e      	mov	lr, r3
 8006de6:	4770      	bx	lr
