// Seed: 2967951341
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2,
    output tri id_3
);
  assign id_3 = id_1;
  id_5 :
  assert property (@(negedge 1) 1)
  else;
  tri1 id_6;
  assign id_6 = 1;
  wire id_7;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri1 id_7
);
  assign id_4 = id_0 !== id_5;
  module_0(
      id_1, id_5, id_5, id_2
  );
endmodule
