module regster (
    input clk,reg_write,
    input [4:0] rs,rt,rd,
    input [31:0] write_data,
    output [31:0] read_data1, read_data2
);

reg [31:0] regs[0:31];

assign read_data1 = regs[rs];
assign read_data2 = regs[rt];

always @(posedge clk) begin
    if (reg_write && rd !=0)
        regs[rd] <= write_data;
end
endmodule