#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020f2d1139d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000020f2d136d30_0 .net "PC", 31 0, v0000020f2d1835c0_0;  1 drivers
v0000020f2d1356b0_0 .var "clk", 0 0;
v0000020f2d135a70_0 .net "clkout", 0 0, L_0000020f2d13a6a0;  1 drivers
v0000020f2d136470_0 .net "cycles_consumed", 31 0, v0000020f2d1368d0_0;  1 drivers
v0000020f2d135d90_0 .net "regs0", 31 0, L_0000020f2d139b40;  1 drivers
v0000020f2d136330_0 .net "regs1", 31 0, L_0000020f2d13a630;  1 drivers
v0000020f2d135f70_0 .net "regs2", 31 0, L_0000020f2d139d00;  1 drivers
v0000020f2d136510_0 .net "regs3", 31 0, L_0000020f2d13a780;  1 drivers
v0000020f2d1365b0_0 .net "regs4", 31 0, L_0000020f2d139d70;  1 drivers
v0000020f2d136f10_0 .net "regs5", 31 0, L_0000020f2d1398a0;  1 drivers
v0000020f2d137d90_0 .var "rst", 0 0;
S_0000020f2d1170c0 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000020f2d1139d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000020f2d1179b0 .param/l "RType" 0 4 9, C4<000000>;
P_0000020f2d1179e8 .param/l "add" 0 4 12, C4<100000>;
P_0000020f2d117a20 .param/l "addi" 0 4 15, C4<001000>;
P_0000020f2d117a58 .param/l "addu" 0 4 12, C4<100001>;
P_0000020f2d117a90 .param/l "and_" 0 4 12, C4<100100>;
P_0000020f2d117ac8 .param/l "andi" 0 4 15, C4<001100>;
P_0000020f2d117b00 .param/l "beq" 0 4 17, C4<000100>;
P_0000020f2d117b38 .param/l "bne" 0 4 17, C4<000101>;
P_0000020f2d117b70 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000020f2d117ba8 .param/l "j" 0 4 19, C4<000010>;
P_0000020f2d117be0 .param/l "jal" 0 4 19, C4<000011>;
P_0000020f2d117c18 .param/l "jr" 0 4 13, C4<001000>;
P_0000020f2d117c50 .param/l "lw" 0 4 15, C4<100011>;
P_0000020f2d117c88 .param/l "nor_" 0 4 12, C4<100111>;
P_0000020f2d117cc0 .param/l "or_" 0 4 12, C4<100101>;
P_0000020f2d117cf8 .param/l "ori" 0 4 15, C4<001101>;
P_0000020f2d117d30 .param/l "sgt" 0 4 13, C4<101011>;
P_0000020f2d117d68 .param/l "sll" 0 4 13, C4<000000>;
P_0000020f2d117da0 .param/l "slt" 0 4 12, C4<101010>;
P_0000020f2d117dd8 .param/l "slti" 0 4 15, C4<101010>;
P_0000020f2d117e10 .param/l "srl" 0 4 13, C4<000010>;
P_0000020f2d117e48 .param/l "sub" 0 4 12, C4<100010>;
P_0000020f2d117e80 .param/l "subu" 0 4 12, C4<100011>;
P_0000020f2d117eb8 .param/l "sw" 0 4 15, C4<101011>;
P_0000020f2d117ef0 .param/l "xor_" 0 4 12, C4<100110>;
P_0000020f2d117f28 .param/l "xori" 0 4 15, C4<001110>;
L_0000020f2d13a550 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a5c0 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a710 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a0f0 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d139c90 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a160 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a1d0 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d139a60 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a6a0 .functor OR 1, v0000020f2d1356b0_0, v0000020f2d105f60_0, C4<0>, C4<0>;
L_0000020f2d139ad0 .functor OR 1, L_0000020f2d138290, L_0000020f2d1386f0, C4<0>, C4<0>;
L_0000020f2d139c20 .functor AND 1, L_0000020f2d138ab0, L_0000020f2d137e30, C4<1>, C4<1>;
L_0000020f2d139910 .functor NOT 1, v0000020f2d137d90_0, C4<0>, C4<0>, C4<0>;
L_0000020f2d13a4e0 .functor OR 1, L_0000020f2d1379d0, L_0000020f2d139730, C4<0>, C4<0>;
L_0000020f2d139de0 .functor OR 1, L_0000020f2d13a4e0, L_0000020f2d137a70, C4<0>, C4<0>;
L_0000020f2d139ec0 .functor OR 1, L_0000020f2d1de920, L_0000020f2d1dd2a0, C4<0>, C4<0>;
L_0000020f2d139bb0 .functor AND 1, L_0000020f2d1dd3e0, L_0000020f2d139ec0, C4<1>, C4<1>;
L_0000020f2d139f30 .functor OR 1, L_0000020f2d1de420, L_0000020f2d1dd7a0, C4<0>, C4<0>;
L_0000020f2d139fa0 .functor AND 1, L_0000020f2d1dd520, L_0000020f2d139f30, C4<1>, C4<1>;
v0000020f2d130540_0 .net "ALUOp", 3 0, v0000020f2d105e20_0;  1 drivers
v0000020f2d130d60_0 .net "ALUResult", 31 0, v0000020f2d183ac0_0;  1 drivers
v0000020f2d131bc0_0 .net "ALUSrc", 0 0, v0000020f2d107360_0;  1 drivers
v0000020f2d130860_0 .net "ALUin2", 31 0, L_0000020f2d1dd340;  1 drivers
v0000020f2d1302c0_0 .net "MemReadEn", 0 0, v0000020f2d106820_0;  1 drivers
v0000020f2d131760_0 .net "MemWriteEn", 0 0, v0000020f2d107400_0;  1 drivers
v0000020f2d130ea0_0 .net "MemtoReg", 0 0, v0000020f2d106b40_0;  1 drivers
v0000020f2d130a40_0 .net "PC", 31 0, v0000020f2d1835c0_0;  alias, 1 drivers
v0000020f2d130680_0 .net "PCPlus1", 31 0, L_0000020f2d139370;  1 drivers
v0000020f2d130900_0 .net "PCsrc", 0 0, v0000020f2d183200_0;  1 drivers
v0000020f2d131800_0 .net "RegDst", 0 0, v0000020f2d107860_0;  1 drivers
v0000020f2d1300e0_0 .net "RegWriteEn", 0 0, v0000020f2d106640_0;  1 drivers
v0000020f2d131300_0 .net "WriteRegister", 4 0, L_0000020f2d138c90;  1 drivers
v0000020f2d1307c0_0 .net *"_ivl_0", 0 0, L_0000020f2d13a550;  1 drivers
L_0000020f2d184d80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1309a0_0 .net/2u *"_ivl_10", 4 0, L_0000020f2d184d80;  1 drivers
L_0000020f2d185170 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1318a0_0 .net *"_ivl_101", 25 0, L_0000020f2d185170;  1 drivers
L_0000020f2d1851b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d130f40_0 .net/2u *"_ivl_102", 31 0, L_0000020f2d1851b8;  1 drivers
v0000020f2d130360_0 .net *"_ivl_104", 0 0, L_0000020f2d138ab0;  1 drivers
L_0000020f2d185200 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1313a0_0 .net/2u *"_ivl_106", 5 0, L_0000020f2d185200;  1 drivers
v0000020f2d1316c0_0 .net *"_ivl_108", 0 0, L_0000020f2d137e30;  1 drivers
v0000020f2d130e00_0 .net *"_ivl_111", 0 0, L_0000020f2d139c20;  1 drivers
v0000020f2d1314e0_0 .net *"_ivl_113", 9 0, L_0000020f2d139690;  1 drivers
v0000020f2d131940_0 .net *"_ivl_114", 31 0, L_0000020f2d137ed0;  1 drivers
L_0000020f2d185248 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1319e0_0 .net *"_ivl_117", 21 0, L_0000020f2d185248;  1 drivers
v0000020f2d131a80_0 .net *"_ivl_118", 31 0, L_0000020f2d139410;  1 drivers
L_0000020f2d184dc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020f2d1305e0_0 .net/2u *"_ivl_12", 5 0, L_0000020f2d184dc8;  1 drivers
v0000020f2d131ee0_0 .net *"_ivl_120", 31 0, L_0000020f2d138010;  1 drivers
v0000020f2d131440_0 .net *"_ivl_124", 0 0, L_0000020f2d139910;  1 drivers
L_0000020f2d1852d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d131c60_0 .net/2u *"_ivl_126", 31 0, L_0000020f2d1852d8;  1 drivers
L_0000020f2d1853b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020f2d1311c0_0 .net/2u *"_ivl_130", 5 0, L_0000020f2d1853b0;  1 drivers
v0000020f2d130b80_0 .net *"_ivl_132", 0 0, L_0000020f2d1379d0;  1 drivers
L_0000020f2d1853f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020f2d130ae0_0 .net/2u *"_ivl_134", 5 0, L_0000020f2d1853f8;  1 drivers
v0000020f2d130fe0_0 .net *"_ivl_136", 0 0, L_0000020f2d139730;  1 drivers
v0000020f2d130220_0 .net *"_ivl_139", 0 0, L_0000020f2d13a4e0;  1 drivers
v0000020f2d130c20_0 .net *"_ivl_14", 0 0, L_0000020f2d138e70;  1 drivers
L_0000020f2d185440 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020f2d130cc0_0 .net/2u *"_ivl_140", 5 0, L_0000020f2d185440;  1 drivers
v0000020f2d130180_0 .net *"_ivl_142", 0 0, L_0000020f2d137a70;  1 drivers
v0000020f2d131080_0 .net *"_ivl_145", 0 0, L_0000020f2d139de0;  1 drivers
L_0000020f2d185488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d131120_0 .net/2u *"_ivl_146", 15 0, L_0000020f2d185488;  1 drivers
v0000020f2d131260_0 .net *"_ivl_148", 31 0, L_0000020f2d138830;  1 drivers
v0000020f2d131580_0 .net *"_ivl_151", 0 0, L_0000020f2d137b10;  1 drivers
v0000020f2d131b20_0 .net *"_ivl_152", 15 0, L_0000020f2d137bb0;  1 drivers
v0000020f2d131620_0 .net *"_ivl_154", 31 0, L_0000020f2d1dd660;  1 drivers
v0000020f2d131d00_0 .net *"_ivl_158", 31 0, L_0000020f2d1dd700;  1 drivers
L_0000020f2d184e10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020f2d131da0_0 .net/2u *"_ivl_16", 4 0, L_0000020f2d184e10;  1 drivers
L_0000020f2d1854d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d131e40_0 .net *"_ivl_161", 25 0, L_0000020f2d1854d0;  1 drivers
L_0000020f2d185518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d130400_0 .net/2u *"_ivl_162", 31 0, L_0000020f2d185518;  1 drivers
v0000020f2d1304a0_0 .net *"_ivl_164", 0 0, L_0000020f2d1dd3e0;  1 drivers
L_0000020f2d185560 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133e50_0 .net/2u *"_ivl_166", 5 0, L_0000020f2d185560;  1 drivers
v0000020f2d132410_0 .net *"_ivl_168", 0 0, L_0000020f2d1de920;  1 drivers
L_0000020f2d1855a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020f2d1322d0_0 .net/2u *"_ivl_170", 5 0, L_0000020f2d1855a8;  1 drivers
v0000020f2d133090_0 .net *"_ivl_172", 0 0, L_0000020f2d1dd2a0;  1 drivers
v0000020f2d133450_0 .net *"_ivl_175", 0 0, L_0000020f2d139ec0;  1 drivers
v0000020f2d133630_0 .net *"_ivl_177", 0 0, L_0000020f2d139bb0;  1 drivers
L_0000020f2d1855f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020f2d132c30_0 .net/2u *"_ivl_178", 5 0, L_0000020f2d1855f0;  1 drivers
v0000020f2d133d10_0 .net *"_ivl_180", 0 0, L_0000020f2d1dd200;  1 drivers
L_0000020f2d185638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020f2d132e10_0 .net/2u *"_ivl_182", 31 0, L_0000020f2d185638;  1 drivers
v0000020f2d133770_0 .net *"_ivl_184", 31 0, L_0000020f2d1de740;  1 drivers
v0000020f2d1329b0_0 .net *"_ivl_188", 31 0, L_0000020f2d1ddd40;  1 drivers
v0000020f2d1324b0_0 .net *"_ivl_19", 4 0, L_0000020f2d1383d0;  1 drivers
L_0000020f2d185680 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1320f0_0 .net *"_ivl_191", 25 0, L_0000020f2d185680;  1 drivers
L_0000020f2d1856c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133a90_0 .net/2u *"_ivl_192", 31 0, L_0000020f2d1856c8;  1 drivers
v0000020f2d132190_0 .net *"_ivl_194", 0 0, L_0000020f2d1dd520;  1 drivers
L_0000020f2d185710 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133db0_0 .net/2u *"_ivl_196", 5 0, L_0000020f2d185710;  1 drivers
v0000020f2d132230_0 .net *"_ivl_198", 0 0, L_0000020f2d1de420;  1 drivers
L_0000020f2d184d38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1331d0_0 .net/2u *"_ivl_2", 5 0, L_0000020f2d184d38;  1 drivers
v0000020f2d133590_0 .net *"_ivl_20", 4 0, L_0000020f2d139190;  1 drivers
L_0000020f2d185758 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020f2d132370_0 .net/2u *"_ivl_200", 5 0, L_0000020f2d185758;  1 drivers
v0000020f2d132ff0_0 .net *"_ivl_202", 0 0, L_0000020f2d1dd7a0;  1 drivers
v0000020f2d133270_0 .net *"_ivl_205", 0 0, L_0000020f2d139f30;  1 drivers
v0000020f2d133810_0 .net *"_ivl_207", 0 0, L_0000020f2d139fa0;  1 drivers
L_0000020f2d1857a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020f2d133310_0 .net/2u *"_ivl_208", 5 0, L_0000020f2d1857a0;  1 drivers
v0000020f2d1336d0_0 .net *"_ivl_210", 0 0, L_0000020f2d1dd480;  1 drivers
v0000020f2d1334f0_0 .net *"_ivl_212", 31 0, L_0000020f2d1de100;  1 drivers
v0000020f2d1338b0_0 .net *"_ivl_24", 0 0, L_0000020f2d13a710;  1 drivers
L_0000020f2d184e58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1333b0_0 .net/2u *"_ivl_26", 4 0, L_0000020f2d184e58;  1 drivers
v0000020f2d132a50_0 .net *"_ivl_29", 4 0, L_0000020f2d138fb0;  1 drivers
v0000020f2d132910_0 .net *"_ivl_32", 0 0, L_0000020f2d13a0f0;  1 drivers
L_0000020f2d184ea0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133950_0 .net/2u *"_ivl_34", 4 0, L_0000020f2d184ea0;  1 drivers
v0000020f2d133ef0_0 .net *"_ivl_37", 4 0, L_0000020f2d137cf0;  1 drivers
v0000020f2d133130_0 .net *"_ivl_40", 0 0, L_0000020f2d139c90;  1 drivers
L_0000020f2d184ee8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133b30_0 .net/2u *"_ivl_42", 15 0, L_0000020f2d184ee8;  1 drivers
v0000020f2d1339f0_0 .net *"_ivl_45", 15 0, L_0000020f2d138a10;  1 drivers
v0000020f2d133bd0_0 .net *"_ivl_48", 0 0, L_0000020f2d13a160;  1 drivers
v0000020f2d132af0_0 .net *"_ivl_5", 5 0, L_0000020f2d138f10;  1 drivers
L_0000020f2d184f30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d133c70_0 .net/2u *"_ivl_50", 36 0, L_0000020f2d184f30;  1 drivers
L_0000020f2d184f78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d132f50_0 .net/2u *"_ivl_52", 31 0, L_0000020f2d184f78;  1 drivers
v0000020f2d132050_0 .net *"_ivl_55", 4 0, L_0000020f2d138470;  1 drivers
v0000020f2d132550_0 .net *"_ivl_56", 36 0, L_0000020f2d1381f0;  1 drivers
v0000020f2d1325f0_0 .net *"_ivl_58", 36 0, L_0000020f2d137f70;  1 drivers
v0000020f2d132690_0 .net *"_ivl_62", 0 0, L_0000020f2d13a1d0;  1 drivers
L_0000020f2d184fc0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d132730_0 .net/2u *"_ivl_64", 5 0, L_0000020f2d184fc0;  1 drivers
v0000020f2d1327d0_0 .net *"_ivl_67", 5 0, L_0000020f2d1394b0;  1 drivers
v0000020f2d132870_0 .net *"_ivl_70", 0 0, L_0000020f2d139a60;  1 drivers
L_0000020f2d185008 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d132b90_0 .net/2u *"_ivl_72", 57 0, L_0000020f2d185008;  1 drivers
L_0000020f2d185050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d132eb0_0 .net/2u *"_ivl_74", 31 0, L_0000020f2d185050;  1 drivers
v0000020f2d132cd0_0 .net *"_ivl_77", 25 0, L_0000020f2d138d30;  1 drivers
v0000020f2d132d70_0 .net *"_ivl_78", 57 0, L_0000020f2d139230;  1 drivers
v0000020f2d1360b0_0 .net *"_ivl_8", 0 0, L_0000020f2d13a5c0;  1 drivers
v0000020f2d1366f0_0 .net *"_ivl_80", 57 0, L_0000020f2d1380b0;  1 drivers
L_0000020f2d185098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020f2d136830_0 .net/2u *"_ivl_84", 31 0, L_0000020f2d185098;  1 drivers
L_0000020f2d1850e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020f2d136150_0 .net/2u *"_ivl_88", 5 0, L_0000020f2d1850e0;  1 drivers
v0000020f2d136790_0 .net *"_ivl_90", 0 0, L_0000020f2d138290;  1 drivers
L_0000020f2d185128 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020f2d136e70_0 .net/2u *"_ivl_92", 5 0, L_0000020f2d185128;  1 drivers
v0000020f2d135ed0_0 .net *"_ivl_94", 0 0, L_0000020f2d1386f0;  1 drivers
v0000020f2d135bb0_0 .net *"_ivl_97", 0 0, L_0000020f2d139ad0;  1 drivers
v0000020f2d135250_0 .net *"_ivl_98", 31 0, L_0000020f2d137c50;  1 drivers
v0000020f2d135750_0 .net "adderResult", 31 0, L_0000020f2d138970;  1 drivers
v0000020f2d135070_0 .net "address", 31 0, L_0000020f2d138650;  1 drivers
v0000020f2d136bf0_0 .net "clk", 0 0, L_0000020f2d13a6a0;  alias, 1 drivers
v0000020f2d1368d0_0 .var "cycles_consumed", 31 0;
v0000020f2d136c90_0 .net "extImm", 31 0, L_0000020f2d1dea60;  1 drivers
v0000020f2d135610_0 .net "funct", 5 0, L_0000020f2d1388d0;  1 drivers
v0000020f2d1352f0_0 .net "hlt", 0 0, v0000020f2d105f60_0;  1 drivers
v0000020f2d1361f0_0 .net "imm", 15 0, L_0000020f2d138bf0;  1 drivers
v0000020f2d1351b0_0 .net "immediate", 31 0, L_0000020f2d1de4c0;  1 drivers
v0000020f2d136dd0_0 .net "input_clk", 0 0, v0000020f2d1356b0_0;  1 drivers
v0000020f2d135cf0_0 .net "instruction", 31 0, L_0000020f2d137930;  1 drivers
v0000020f2d135570_0 .net "memoryReadData", 31 0, v0000020f2d1832a0_0;  1 drivers
v0000020f2d136a10_0 .net "nextPC", 31 0, L_0000020f2d138790;  1 drivers
v0000020f2d1363d0_0 .net "opcode", 5 0, L_0000020f2d1395f0;  1 drivers
v0000020f2d1357f0_0 .net "rd", 4 0, L_0000020f2d138150;  1 drivers
v0000020f2d135b10_0 .net "readData1", 31 0, L_0000020f2d13a2b0;  1 drivers
v0000020f2d136ab0_0 .net "readData1_w", 31 0, L_0000020f2d1dce40;  1 drivers
v0000020f2d135390_0 .net "readData2", 31 0, L_0000020f2d1399f0;  1 drivers
v0000020f2d136b50_0 .net "regs0", 31 0, L_0000020f2d139b40;  alias, 1 drivers
v0000020f2d136290_0 .net "regs1", 31 0, L_0000020f2d13a630;  alias, 1 drivers
v0000020f2d136650_0 .net "regs2", 31 0, L_0000020f2d139d00;  alias, 1 drivers
v0000020f2d135c50_0 .net "regs3", 31 0, L_0000020f2d13a780;  alias, 1 drivers
v0000020f2d135890_0 .net "regs4", 31 0, L_0000020f2d139d70;  alias, 1 drivers
v0000020f2d135110_0 .net "regs5", 31 0, L_0000020f2d1398a0;  alias, 1 drivers
v0000020f2d135430_0 .net "rs", 4 0, L_0000020f2d137890;  1 drivers
v0000020f2d135930_0 .net "rst", 0 0, v0000020f2d137d90_0;  1 drivers
v0000020f2d1354d0_0 .net "rt", 4 0, L_0000020f2d138510;  1 drivers
v0000020f2d136970_0 .net "shamt", 31 0, L_0000020f2d1392d0;  1 drivers
v0000020f2d1359d0_0 .net "wire_instruction", 31 0, L_0000020f2d13a320;  1 drivers
v0000020f2d135e30_0 .net "writeData", 31 0, L_0000020f2d1ddde0;  1 drivers
v0000020f2d136010_0 .net "zero", 0 0, L_0000020f2d1de9c0;  1 drivers
L_0000020f2d138f10 .part L_0000020f2d137930, 26, 6;
L_0000020f2d1395f0 .functor MUXZ 6, L_0000020f2d138f10, L_0000020f2d184d38, L_0000020f2d13a550, C4<>;
L_0000020f2d138e70 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d184dc8;
L_0000020f2d1383d0 .part L_0000020f2d137930, 11, 5;
L_0000020f2d139190 .functor MUXZ 5, L_0000020f2d1383d0, L_0000020f2d184e10, L_0000020f2d138e70, C4<>;
L_0000020f2d138150 .functor MUXZ 5, L_0000020f2d139190, L_0000020f2d184d80, L_0000020f2d13a5c0, C4<>;
L_0000020f2d138fb0 .part L_0000020f2d137930, 21, 5;
L_0000020f2d137890 .functor MUXZ 5, L_0000020f2d138fb0, L_0000020f2d184e58, L_0000020f2d13a710, C4<>;
L_0000020f2d137cf0 .part L_0000020f2d137930, 16, 5;
L_0000020f2d138510 .functor MUXZ 5, L_0000020f2d137cf0, L_0000020f2d184ea0, L_0000020f2d13a0f0, C4<>;
L_0000020f2d138a10 .part L_0000020f2d137930, 0, 16;
L_0000020f2d138bf0 .functor MUXZ 16, L_0000020f2d138a10, L_0000020f2d184ee8, L_0000020f2d139c90, C4<>;
L_0000020f2d138470 .part L_0000020f2d137930, 6, 5;
L_0000020f2d1381f0 .concat [ 5 32 0 0], L_0000020f2d138470, L_0000020f2d184f78;
L_0000020f2d137f70 .functor MUXZ 37, L_0000020f2d1381f0, L_0000020f2d184f30, L_0000020f2d13a160, C4<>;
L_0000020f2d1392d0 .part L_0000020f2d137f70, 0, 32;
L_0000020f2d1394b0 .part L_0000020f2d137930, 0, 6;
L_0000020f2d1388d0 .functor MUXZ 6, L_0000020f2d1394b0, L_0000020f2d184fc0, L_0000020f2d13a1d0, C4<>;
L_0000020f2d138d30 .part L_0000020f2d137930, 0, 26;
L_0000020f2d139230 .concat [ 26 32 0 0], L_0000020f2d138d30, L_0000020f2d185050;
L_0000020f2d1380b0 .functor MUXZ 58, L_0000020f2d139230, L_0000020f2d185008, L_0000020f2d139a60, C4<>;
L_0000020f2d138650 .part L_0000020f2d1380b0, 0, 32;
L_0000020f2d139370 .arith/sum 32, v0000020f2d1835c0_0, L_0000020f2d185098;
L_0000020f2d138290 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d1850e0;
L_0000020f2d1386f0 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d185128;
L_0000020f2d137c50 .concat [ 6 26 0 0], L_0000020f2d1395f0, L_0000020f2d185170;
L_0000020f2d138ab0 .cmp/eq 32, L_0000020f2d137c50, L_0000020f2d1851b8;
L_0000020f2d137e30 .cmp/eq 6, L_0000020f2d1388d0, L_0000020f2d185200;
L_0000020f2d139690 .part L_0000020f2d138bf0, 0, 10;
L_0000020f2d137ed0 .concat [ 10 22 0 0], L_0000020f2d139690, L_0000020f2d185248;
L_0000020f2d139410 .arith/sum 32, v0000020f2d1835c0_0, L_0000020f2d137ed0;
L_0000020f2d138010 .functor MUXZ 32, L_0000020f2d139410, L_0000020f2d13a2b0, L_0000020f2d139c20, C4<>;
L_0000020f2d138970 .functor MUXZ 32, L_0000020f2d138010, L_0000020f2d138650, L_0000020f2d139ad0, C4<>;
L_0000020f2d137930 .functor MUXZ 32, L_0000020f2d13a320, L_0000020f2d1852d8, L_0000020f2d139910, C4<>;
L_0000020f2d1379d0 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d1853b0;
L_0000020f2d139730 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d1853f8;
L_0000020f2d137a70 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d185440;
L_0000020f2d138830 .concat [ 16 16 0 0], L_0000020f2d138bf0, L_0000020f2d185488;
L_0000020f2d137b10 .part L_0000020f2d138bf0, 15, 1;
LS_0000020f2d137bb0_0_0 .concat [ 1 1 1 1], L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10;
LS_0000020f2d137bb0_0_4 .concat [ 1 1 1 1], L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10;
LS_0000020f2d137bb0_0_8 .concat [ 1 1 1 1], L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10;
LS_0000020f2d137bb0_0_12 .concat [ 1 1 1 1], L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10, L_0000020f2d137b10;
L_0000020f2d137bb0 .concat [ 4 4 4 4], LS_0000020f2d137bb0_0_0, LS_0000020f2d137bb0_0_4, LS_0000020f2d137bb0_0_8, LS_0000020f2d137bb0_0_12;
L_0000020f2d1dd660 .concat [ 16 16 0 0], L_0000020f2d138bf0, L_0000020f2d137bb0;
L_0000020f2d1dea60 .functor MUXZ 32, L_0000020f2d1dd660, L_0000020f2d138830, L_0000020f2d139de0, C4<>;
L_0000020f2d1dd700 .concat [ 6 26 0 0], L_0000020f2d1395f0, L_0000020f2d1854d0;
L_0000020f2d1dd3e0 .cmp/eq 32, L_0000020f2d1dd700, L_0000020f2d185518;
L_0000020f2d1de920 .cmp/eq 6, L_0000020f2d1388d0, L_0000020f2d185560;
L_0000020f2d1dd2a0 .cmp/eq 6, L_0000020f2d1388d0, L_0000020f2d1855a8;
L_0000020f2d1dd200 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d1855f0;
L_0000020f2d1de740 .functor MUXZ 32, L_0000020f2d1dea60, L_0000020f2d185638, L_0000020f2d1dd200, C4<>;
L_0000020f2d1de4c0 .functor MUXZ 32, L_0000020f2d1de740, L_0000020f2d1392d0, L_0000020f2d139bb0, C4<>;
L_0000020f2d1ddd40 .concat [ 6 26 0 0], L_0000020f2d1395f0, L_0000020f2d185680;
L_0000020f2d1dd520 .cmp/eq 32, L_0000020f2d1ddd40, L_0000020f2d1856c8;
L_0000020f2d1de420 .cmp/eq 6, L_0000020f2d1388d0, L_0000020f2d185710;
L_0000020f2d1dd7a0 .cmp/eq 6, L_0000020f2d1388d0, L_0000020f2d185758;
L_0000020f2d1dd480 .cmp/eq 6, L_0000020f2d1395f0, L_0000020f2d1857a0;
L_0000020f2d1de100 .functor MUXZ 32, L_0000020f2d13a2b0, v0000020f2d1835c0_0, L_0000020f2d1dd480, C4<>;
L_0000020f2d1dce40 .functor MUXZ 32, L_0000020f2d1de100, L_0000020f2d1399f0, L_0000020f2d139fa0, C4<>;
L_0000020f2d1de2e0 .part v0000020f2d183ac0_0, 0, 8;
S_0000020f2d0a0370 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f2d0ff4f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020f2d13a240 .functor NOT 1, v0000020f2d107360_0, C4<0>, C4<0>, C4<0>;
v0000020f2d105d80_0 .net *"_ivl_0", 0 0, L_0000020f2d13a240;  1 drivers
v0000020f2d1060a0_0 .net "in1", 31 0, L_0000020f2d1399f0;  alias, 1 drivers
v0000020f2d107540_0 .net "in2", 31 0, L_0000020f2d1de4c0;  alias, 1 drivers
v0000020f2d1070e0_0 .net "out", 31 0, L_0000020f2d1dd340;  alias, 1 drivers
v0000020f2d1074a0_0 .net "s", 0 0, v0000020f2d107360_0;  alias, 1 drivers
L_0000020f2d1dd340 .functor MUXZ 32, L_0000020f2d1de4c0, L_0000020f2d1399f0, L_0000020f2d13a240, C4<>;
S_0000020f2d0a0500 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020f2d182010 .param/l "RType" 0 4 9, C4<000000>;
P_0000020f2d182048 .param/l "add" 0 4 12, C4<100000>;
P_0000020f2d182080 .param/l "addi" 0 4 15, C4<001000>;
P_0000020f2d1820b8 .param/l "addu" 0 4 12, C4<100001>;
P_0000020f2d1820f0 .param/l "and_" 0 4 12, C4<100100>;
P_0000020f2d182128 .param/l "andi" 0 4 15, C4<001100>;
P_0000020f2d182160 .param/l "beq" 0 4 17, C4<000100>;
P_0000020f2d182198 .param/l "bne" 0 4 17, C4<000101>;
P_0000020f2d1821d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000020f2d182208 .param/l "j" 0 4 19, C4<000010>;
P_0000020f2d182240 .param/l "jal" 0 4 19, C4<000011>;
P_0000020f2d182278 .param/l "jr" 0 4 13, C4<001000>;
P_0000020f2d1822b0 .param/l "lw" 0 4 15, C4<100011>;
P_0000020f2d1822e8 .param/l "nor_" 0 4 12, C4<100111>;
P_0000020f2d182320 .param/l "or_" 0 4 12, C4<100101>;
P_0000020f2d182358 .param/l "ori" 0 4 15, C4<001101>;
P_0000020f2d182390 .param/l "sgt" 0 4 13, C4<101011>;
P_0000020f2d1823c8 .param/l "sll" 0 4 13, C4<000000>;
P_0000020f2d182400 .param/l "slt" 0 4 12, C4<101010>;
P_0000020f2d182438 .param/l "slti" 0 4 15, C4<101010>;
P_0000020f2d182470 .param/l "srl" 0 4 13, C4<000010>;
P_0000020f2d1824a8 .param/l "sub" 0 4 12, C4<100010>;
P_0000020f2d1824e0 .param/l "subu" 0 4 12, C4<100011>;
P_0000020f2d182518 .param/l "sw" 0 4 15, C4<101011>;
P_0000020f2d182550 .param/l "xor_" 0 4 12, C4<100110>;
P_0000020f2d182588 .param/l "xori" 0 4 15, C4<001110>;
v0000020f2d105e20_0 .var "ALUOp", 3 0;
v0000020f2d107360_0 .var "ALUSrc", 0 0;
v0000020f2d106820_0 .var "MemReadEn", 0 0;
v0000020f2d107400_0 .var "MemWriteEn", 0 0;
v0000020f2d106b40_0 .var "MemtoReg", 0 0;
v0000020f2d107860_0 .var "RegDst", 0 0;
v0000020f2d106640_0 .var "RegWriteEn", 0 0;
v0000020f2d107680_0 .net "funct", 5 0, L_0000020f2d1388d0;  alias, 1 drivers
v0000020f2d105f60_0 .var "hlt", 0 0;
v0000020f2d105ba0_0 .net "opcode", 5 0, L_0000020f2d1395f0;  alias, 1 drivers
v0000020f2d107720_0 .net "rst", 0 0, v0000020f2d137d90_0;  alias, 1 drivers
E_0000020f2d0fedf0 .event anyedge, v0000020f2d107720_0, v0000020f2d105ba0_0, v0000020f2d107680_0;
S_0000020f2d09d5a0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000020f2d13a320 .functor BUFZ 32, L_0000020f2d139050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d106a00 .array "InstMem", 0 1023, 31 0;
v0000020f2d105c40_0 .net *"_ivl_0", 31 0, L_0000020f2d139050;  1 drivers
v0000020f2d105ec0_0 .net *"_ivl_3", 9 0, L_0000020f2d138b50;  1 drivers
v0000020f2d106140_0 .net *"_ivl_4", 11 0, L_0000020f2d138330;  1 drivers
L_0000020f2d185290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f2d1061e0_0 .net *"_ivl_7", 1 0, L_0000020f2d185290;  1 drivers
v0000020f2d106c80_0 .net "address", 31 0, v0000020f2d1835c0_0;  alias, 1 drivers
v0000020f2d106280_0 .net "q", 31 0, L_0000020f2d13a320;  alias, 1 drivers
L_0000020f2d139050 .array/port v0000020f2d106a00, L_0000020f2d138330;
L_0000020f2d138b50 .part v0000020f2d1835c0_0, 0, 10;
L_0000020f2d138330 .concat [ 10 2 0 0], L_0000020f2d138b50, L_0000020f2d185290;
S_0000020f2d09d730 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f2d0ff1b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020f2d139e50 .functor NOT 1, v0000020f2d183200_0, C4<0>, C4<0>, C4<0>;
v0000020f2d106320_0 .net *"_ivl_0", 0 0, L_0000020f2d139e50;  1 drivers
v0000020f2d106460_0 .net "in1", 31 0, L_0000020f2d139370;  alias, 1 drivers
v0000020f2d106500_0 .net "in2", 31 0, L_0000020f2d138970;  alias, 1 drivers
v0000020f2d1066e0_0 .net "out", 31 0, L_0000020f2d138790;  alias, 1 drivers
v0000020f2d106780_0 .net "s", 0 0, v0000020f2d183200_0;  alias, 1 drivers
L_0000020f2d138790 .functor MUXZ 32, L_0000020f2d138970, L_0000020f2d139370, L_0000020f2d139e50, C4<>;
S_0000020f2d03e010 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000020f2d13a2b0 .functor BUFZ 32, L_0000020f2d138dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020f2d1399f0 .functor BUFZ 32, L_0000020f2d1390f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_1 .array/port v0000020f2d1828a0, 1;
L_0000020f2d139b40 .functor BUFZ 32, v0000020f2d1828a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_2 .array/port v0000020f2d1828a0, 2;
L_0000020f2d13a630 .functor BUFZ 32, v0000020f2d1828a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_3 .array/port v0000020f2d1828a0, 3;
L_0000020f2d139d00 .functor BUFZ 32, v0000020f2d1828a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_4 .array/port v0000020f2d1828a0, 4;
L_0000020f2d13a780 .functor BUFZ 32, v0000020f2d1828a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_5 .array/port v0000020f2d1828a0, 5;
L_0000020f2d139d70 .functor BUFZ 32, v0000020f2d1828a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d1828a0_6 .array/port v0000020f2d1828a0, 6;
L_0000020f2d1398a0 .functor BUFZ 32, v0000020f2d1828a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020f2d106960_0 .net *"_ivl_0", 31 0, L_0000020f2d138dd0;  1 drivers
v0000020f2d106aa0_0 .net *"_ivl_10", 6 0, L_0000020f2d139550;  1 drivers
L_0000020f2d185368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f2d106d20_0 .net *"_ivl_13", 1 0, L_0000020f2d185368;  1 drivers
v0000020f2d0e8c90_0 .net *"_ivl_2", 6 0, L_0000020f2d1385b0;  1 drivers
L_0000020f2d185320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f2d0e9f50_0 .net *"_ivl_5", 1 0, L_0000020f2d185320;  1 drivers
v0000020f2d1837a0_0 .net *"_ivl_8", 31 0, L_0000020f2d1390f0;  1 drivers
v0000020f2d183e80_0 .net "clk", 0 0, L_0000020f2d13a6a0;  alias, 1 drivers
v0000020f2d183fc0_0 .var/i "i", 31 0;
v0000020f2d182c60_0 .net "readData1", 31 0, L_0000020f2d13a2b0;  alias, 1 drivers
v0000020f2d183c00_0 .net "readData2", 31 0, L_0000020f2d1399f0;  alias, 1 drivers
v0000020f2d184060_0 .net "readRegister1", 4 0, L_0000020f2d137890;  alias, 1 drivers
v0000020f2d1829e0_0 .net "readRegister2", 4 0, L_0000020f2d138510;  alias, 1 drivers
v0000020f2d1828a0 .array "registers", 31 0, 31 0;
v0000020f2d182a80_0 .net "regs0", 31 0, L_0000020f2d139b40;  alias, 1 drivers
v0000020f2d182b20_0 .net "regs1", 31 0, L_0000020f2d13a630;  alias, 1 drivers
v0000020f2d184100_0 .net "regs2", 31 0, L_0000020f2d139d00;  alias, 1 drivers
v0000020f2d182940_0 .net "regs3", 31 0, L_0000020f2d13a780;  alias, 1 drivers
v0000020f2d1833e0_0 .net "regs4", 31 0, L_0000020f2d139d70;  alias, 1 drivers
v0000020f2d183660_0 .net "regs5", 31 0, L_0000020f2d1398a0;  alias, 1 drivers
v0000020f2d183840_0 .net "rst", 0 0, v0000020f2d137d90_0;  alias, 1 drivers
v0000020f2d183ca0_0 .net "we", 0 0, v0000020f2d106640_0;  alias, 1 drivers
v0000020f2d184420_0 .net "writeData", 31 0, L_0000020f2d1ddde0;  alias, 1 drivers
v0000020f2d183020_0 .net "writeRegister", 4 0, L_0000020f2d138c90;  alias, 1 drivers
E_0000020f2d0febf0/0 .event negedge, v0000020f2d107720_0;
E_0000020f2d0febf0/1 .event posedge, v0000020f2d183e80_0;
E_0000020f2d0febf0 .event/or E_0000020f2d0febf0/0, E_0000020f2d0febf0/1;
L_0000020f2d138dd0 .array/port v0000020f2d1828a0, L_0000020f2d1385b0;
L_0000020f2d1385b0 .concat [ 5 2 0 0], L_0000020f2d137890, L_0000020f2d185320;
L_0000020f2d1390f0 .array/port v0000020f2d1828a0, L_0000020f2d139550;
L_0000020f2d139550 .concat [ 5 2 0 0], L_0000020f2d138510, L_0000020f2d185368;
S_0000020f2d03e1a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000020f2d03e010;
 .timescale 0 0;
v0000020f2d1068c0_0 .var/i "i", 31 0;
S_0000020f2d0cda10 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020f2d0fec30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020f2d139980 .functor NOT 1, v0000020f2d107860_0, C4<0>, C4<0>, C4<0>;
v0000020f2d182f80_0 .net *"_ivl_0", 0 0, L_0000020f2d139980;  1 drivers
v0000020f2d1842e0_0 .net "in1", 4 0, L_0000020f2d138510;  alias, 1 drivers
v0000020f2d1838e0_0 .net "in2", 4 0, L_0000020f2d138150;  alias, 1 drivers
v0000020f2d1830c0_0 .net "out", 4 0, L_0000020f2d138c90;  alias, 1 drivers
v0000020f2d182bc0_0 .net "s", 0 0, v0000020f2d107860_0;  alias, 1 drivers
L_0000020f2d138c90 .functor MUXZ 5, L_0000020f2d138150, L_0000020f2d138510, L_0000020f2d139980, C4<>;
S_0000020f2d0cdba0 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020f2d0fecf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020f2d13a080 .functor NOT 1, v0000020f2d106b40_0, C4<0>, C4<0>, C4<0>;
v0000020f2d1841a0_0 .net *"_ivl_0", 0 0, L_0000020f2d13a080;  1 drivers
v0000020f2d183b60_0 .net "in1", 31 0, v0000020f2d183ac0_0;  alias, 1 drivers
v0000020f2d183980_0 .net "in2", 31 0, v0000020f2d1832a0_0;  alias, 1 drivers
v0000020f2d183a20_0 .net "out", 31 0, L_0000020f2d1ddde0;  alias, 1 drivers
v0000020f2d183160_0 .net "s", 0 0, v0000020f2d106b40_0;  alias, 1 drivers
L_0000020f2d1ddde0 .functor MUXZ 32, v0000020f2d1832a0_0, v0000020f2d183ac0_0, L_0000020f2d13a080, C4<>;
S_0000020f2d086af0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020f2d086c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020f2d086cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000020f2d086cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020f2d086d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000020f2d086d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020f2d086d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020f2d086dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020f2d086e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020f2d086e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020f2d086e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020f2d086eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020f2d086ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020f2d1857e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020f2d1844c0_0 .net/2u *"_ivl_0", 31 0, L_0000020f2d1857e8;  1 drivers
v0000020f2d1826c0_0 .net "opSel", 3 0, v0000020f2d105e20_0;  alias, 1 drivers
v0000020f2d183700_0 .net "operand1", 31 0, L_0000020f2d1dce40;  alias, 1 drivers
v0000020f2d183d40_0 .net "operand2", 31 0, L_0000020f2d1dd340;  alias, 1 drivers
v0000020f2d183ac0_0 .var "result", 31 0;
v0000020f2d183de0_0 .net "zero", 0 0, L_0000020f2d1de9c0;  alias, 1 drivers
E_0000020f2d0ff230 .event anyedge, v0000020f2d105e20_0, v0000020f2d183700_0, v0000020f2d1070e0_0;
L_0000020f2d1de9c0 .cmp/eq 32, v0000020f2d183ac0_0, L_0000020f2d1857e8;
S_0000020f2d0b3580 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020f2d1845e0 .param/l "RType" 0 4 9, C4<000000>;
P_0000020f2d184618 .param/l "add" 0 4 12, C4<100000>;
P_0000020f2d184650 .param/l "addi" 0 4 15, C4<001000>;
P_0000020f2d184688 .param/l "addu" 0 4 12, C4<100001>;
P_0000020f2d1846c0 .param/l "and_" 0 4 12, C4<100100>;
P_0000020f2d1846f8 .param/l "andi" 0 4 15, C4<001100>;
P_0000020f2d184730 .param/l "beq" 0 4 17, C4<000100>;
P_0000020f2d184768 .param/l "bne" 0 4 17, C4<000101>;
P_0000020f2d1847a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000020f2d1847d8 .param/l "j" 0 4 19, C4<000010>;
P_0000020f2d184810 .param/l "jal" 0 4 19, C4<000011>;
P_0000020f2d184848 .param/l "jr" 0 4 13, C4<001000>;
P_0000020f2d184880 .param/l "lw" 0 4 15, C4<100011>;
P_0000020f2d1848b8 .param/l "nor_" 0 4 12, C4<100111>;
P_0000020f2d1848f0 .param/l "or_" 0 4 12, C4<100101>;
P_0000020f2d184928 .param/l "ori" 0 4 15, C4<001101>;
P_0000020f2d184960 .param/l "sgt" 0 4 13, C4<101011>;
P_0000020f2d184998 .param/l "sll" 0 4 13, C4<000000>;
P_0000020f2d1849d0 .param/l "slt" 0 4 12, C4<101010>;
P_0000020f2d184a08 .param/l "slti" 0 4 15, C4<101010>;
P_0000020f2d184a40 .param/l "srl" 0 4 13, C4<000010>;
P_0000020f2d184a78 .param/l "sub" 0 4 12, C4<100010>;
P_0000020f2d184ab0 .param/l "subu" 0 4 12, C4<100011>;
P_0000020f2d184ae8 .param/l "sw" 0 4 15, C4<101011>;
P_0000020f2d184b20 .param/l "xor_" 0 4 12, C4<100110>;
P_0000020f2d184b58 .param/l "xori" 0 4 15, C4<001110>;
v0000020f2d183200_0 .var "PCsrc", 0 0;
v0000020f2d182ee0_0 .net "funct", 5 0, L_0000020f2d1388d0;  alias, 1 drivers
v0000020f2d183480_0 .net "opcode", 5 0, L_0000020f2d1395f0;  alias, 1 drivers
v0000020f2d184240_0 .net "operand1", 31 0, L_0000020f2d13a2b0;  alias, 1 drivers
v0000020f2d184380_0 .net "operand2", 31 0, L_0000020f2d1dd340;  alias, 1 drivers
v0000020f2d182d00_0 .net "rst", 0 0, v0000020f2d137d90_0;  alias, 1 drivers
E_0000020f2d0fee30/0 .event anyedge, v0000020f2d107720_0, v0000020f2d105ba0_0, v0000020f2d182c60_0, v0000020f2d1070e0_0;
E_0000020f2d0fee30/1 .event anyedge, v0000020f2d107680_0;
E_0000020f2d0fee30 .event/or E_0000020f2d0fee30/0, E_0000020f2d0fee30/1;
S_0000020f2d0b3710 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020f2d182620_0 .net "address", 7 0, L_0000020f2d1de2e0;  1 drivers
v0000020f2d182760_0 .net "clock", 0 0, L_0000020f2d13a6a0;  alias, 1 drivers
v0000020f2d183f20_0 .net "data", 31 0, L_0000020f2d1399f0;  alias, 1 drivers
v0000020f2d182800 .array "data_mem", 0 1023, 31 0;
v0000020f2d182da0_0 .var/i "i", 31 0;
v0000020f2d1832a0_0 .var "q", 31 0;
v0000020f2d182e40_0 .net "rden", 0 0, v0000020f2d106820_0;  alias, 1 drivers
v0000020f2d183520_0 .net "wren", 0 0, v0000020f2d107400_0;  alias, 1 drivers
E_0000020f2d0fee70 .event negedge, v0000020f2d183e80_0;
S_0000020f2d184ba0 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_0000020f2d1170c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020f2d0fefb0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020f2d183340_0 .net "PCin", 31 0, L_0000020f2d138790;  alias, 1 drivers
v0000020f2d1835c0_0 .var "PCout", 31 0;
v0000020f2d130720_0 .net "clk", 0 0, L_0000020f2d13a6a0;  alias, 1 drivers
v0000020f2d130040_0 .net "rst", 0 0, v0000020f2d137d90_0;  alias, 1 drivers
    .scope S_0000020f2d0b3580;
T_0 ;
    %wait E_0000020f2d0fee30;
    %load/vec4 v0000020f2d182d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f2d183200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020f2d183480_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020f2d184240_0;
    %load/vec4 v0000020f2d184380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000020f2d183480_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000020f2d184240_0;
    %load/vec4 v0000020f2d184380_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000020f2d183480_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020f2d183480_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020f2d183480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000020f2d182ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d183200_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f2d183200_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020f2d184ba0;
T_1 ;
    %wait E_0000020f2d0febf0;
    %load/vec4 v0000020f2d130040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020f2d1835c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020f2d183340_0;
    %assign/vec4 v0000020f2d1835c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020f2d09d5a0;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0000020f2d0a0500;
T_3 ;
    %wait E_0000020f2d0fedf0;
    %load/vec4 v0000020f2d107720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020f2d105f60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020f2d107400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020f2d106b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020f2d106820_0, 0;
    %assign/vec4 v0000020f2d107860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020f2d105f60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020f2d105e20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020f2d107360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f2d106640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f2d107400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f2d106b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020f2d106820_0, 0, 1;
    %store/vec4 v0000020f2d107860_0, 0, 1;
    %load/vec4 v0000020f2d105ba0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d105f60_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %load/vec4 v0000020f2d107680_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020f2d107860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d106b40_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020f2d107360_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020f2d105e20_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020f2d03e010;
T_4 ;
    %wait E_0000020f2d0febf0;
    %fork t_1, S_0000020f2d03e1a0;
    %jmp t_0;
    .scope S_0000020f2d03e1a0;
t_1 ;
    %load/vec4 v0000020f2d183840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f2d1068c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020f2d1068c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020f2d1068c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2d1828a0, 0, 4;
    %load/vec4 v0000020f2d1068c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f2d1068c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020f2d183ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020f2d184420_0;
    %load/vec4 v0000020f2d183020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2d1828a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2d1828a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020f2d03e010;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020f2d03e010;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f2d183fc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020f2d183fc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000020f2d183fc0_0;
    %load/vec4a v0000020f2d1828a0, 4;
    %ix/getv/s 4, v0000020f2d183fc0_0;
    %load/vec4a v0000020f2d1828a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000020f2d183fc0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000020f2d183fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f2d183fc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020f2d086af0;
T_6 ;
    %wait E_0000020f2d0ff230;
    %load/vec4 v0000020f2d1826c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %add;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %sub;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %and;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %or;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %xor;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %or;
    %inv;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020f2d183700_0;
    %load/vec4 v0000020f2d183d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020f2d183d40_0;
    %load/vec4 v0000020f2d183700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020f2d183700_0;
    %ix/getv 4, v0000020f2d183d40_0;
    %shiftl 4;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020f2d183700_0;
    %ix/getv 4, v0000020f2d183d40_0;
    %shiftr 4;
    %assign/vec4 v0000020f2d183ac0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020f2d0b3710;
T_7 ;
    %wait E_0000020f2d0fee70;
    %load/vec4 v0000020f2d182e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020f2d182620_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020f2d182800, 4;
    %assign/vec4 v0000020f2d1832a0_0, 0;
T_7.0 ;
    %load/vec4 v0000020f2d183520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020f2d183f20_0;
    %load/vec4 v0000020f2d182620_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f2d182800, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020f2d0b3710;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f2d182da0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020f2d182da0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000020f2d182da0_0;
    %load/vec4a v0000020f2d182800, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v0000020f2d182da0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020f2d182da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f2d182da0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000020f2d1170c0;
T_9 ;
    %wait E_0000020f2d0febf0;
    %load/vec4 v0000020f2d135930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f2d1368d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020f2d1368d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020f2d1368d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020f2d1139d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f2d1356b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f2d137d90_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000020f2d1139d0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000020f2d1356b0_0;
    %inv;
    %assign/vec4 v0000020f2d1356b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020f2d1139d0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f2d137d90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f2d137d90_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000020f2d136470_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
