// Seed: 2868691370
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  wire ['b0 : 1] id_3;
  logic id_4;
  ;
  assign id_0 = -1 ? id_3 : id_4 == id_3;
  assign id_4 = id_4;
  assign id_4 = 1'd0;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2
    , id_23,
    input supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input tri id_12,
    output wire id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    input wor id_17,
    input wor id_18,
    input tri id_19,
    input tri1 id_20,
    output logic id_21
);
  always @(posedge -1) begin : LABEL_0
    id_21 = id_7 - id_16;
    id_21 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
