{"drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c": [{"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [584, 586], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared_gpu_addr), 0, indirect);"]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [584, 586], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared_gpu_addr), 0, indirect);"]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [584, 586], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared_gpu_addr), 0, indirect);"]}, {"patch_file_name": "drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", "func_decl_name": "vcn_v3_0_mc_resume_dpg_mode", "is_cond": false, "line_numbers": [587, 587], "line_cids": ["", ""], "line_strs": ["\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(", "\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET("]}]}