Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Thu Apr 10 16:52:27 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file Throughput_top_clock_utilization_placed.rpt
| Design       : Throughput_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    2 |        32 |          0 |
| BUFH  |    0 |        96 |          0 |
| BUFIO |    0 |        24 |          0 |
| MMCM  |    0 |         6 |          0 |
| BUFR  |    0 |        24 |          0 |
| BUFMR |    0 |        12 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+--------+---------------+-----------+
|       |                    |               |   Num Loads  |        |               |           |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+
|     1 | xlnx_opt_BUFG      | xlnx_opt__19  |    9 |     4 |     no |         1.781 |     0.149 |
|     2 | CLK_IBUF_BUFG_inst | CLK_IBUF_BUFG |   20 |     8 |     no |         1.871 |     0.234 |
+-------+--------------------+---------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------+------------------------------------+--------------+--------+---------------+-----------+
|       |                                         |                                    |   Num Loads  |        |               |           |
+-------+-----------------------------------------+------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                           | Net Name                           | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+------------------------------------+------+-------+--------+---------------+-----------+
|     1 | inst_ADC_TOP/inst_Buffer/Bufferfull_reg | inst_ADC_TOP/inst_Buffer/buff_full |    1 |     1 |     no |         0.780 |     0.149 |
|     2 | inst_top/inst_clk_divider/clk25MHz_reg  | inst_top/inst_clk_divider/CLK      |    9 |     4 |     no |         2.144 |     1.029 |
+-------+-----------------------------------------+------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    80 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   28 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   10 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    60 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 |    0 | xlnx_opt__19   |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  19 |     0 |        0 |    0 | CLK_IBUF_BUFG  |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 |    0 | CLK_IBUF_BUFG  |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 |    0 | xlnx_opt__19   |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells xlnx_opt_BUFG]
set_property LOC BUFGCTRL_X0Y16 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y74 [get_cells sclk_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_CLK_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_CLK_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_CLK_IBUF_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "xlnx_opt__19" driven by instance "xlnx_opt_BUFG" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_xlnx_opt__19
add_cells_to_pblock [get_pblocks  CLKAG_xlnx_opt__19] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xlnx_opt__19"}]]]
resize_pblock [get_pblocks CLKAG_xlnx_opt__19] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "inst_top/inst_clk_divider/CLK" driven by instance "inst_top/inst_clk_divider/clk25MHz_reg" located at site "SLICE_X12Y78"
#startgroup
create_pblock CLKAG_inst_top/inst_clk_divider/CLK
add_cells_to_pblock [get_pblocks  CLKAG_inst_top/inst_clk_divider/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=sclk_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="inst_top/inst_clk_divider/CLK"}]]]
resize_pblock [get_pblocks CLKAG_inst_top/inst_clk_divider/CLK] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "inst_ADC_TOP/inst_Buffer/buff_full" driven by instance "inst_ADC_TOP/inst_Buffer/Bufferfull_reg" located at site "SLICE_X70Y82"
#startgroup
create_pblock CLKAG_inst_ADC_TOP/inst_Buffer/buff_full
add_cells_to_pblock [get_pblocks  CLKAG_inst_ADC_TOP/inst_Buffer/buff_full] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="inst_ADC_TOP/inst_Buffer/buff_full"}]]]
resize_pblock [get_pblocks CLKAG_inst_ADC_TOP/inst_Buffer/buff_full] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
