// Seed: 4029236407
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output wor module_0,
    input wor id_3,
    input tri1 id_4
);
  wire id_6;
  wire id_7;
  module_2(
      id_6, id_7
  );
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_2, id_3, id_3
  );
  always @(negedge 1'h0) begin
    assume (1);
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  tri1 id_4 = id_4 + 1;
  id_5(
      .id_0(1), .id_1(id_2)
  );
endmodule
