Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 21:59:54 2024
| Host         : 0b61f16633a5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab34_timing_summary_routed.rpt -pb lab34_timing_summary_routed.pb -rpx lab34_timing_summary_routed.rpx -warn_on_violation
| Design       : lab34
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.739ns  (logic 5.442ns (46.361%)  route 6.297ns (53.639%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  addr_IBUF[1]_inst/O
                         net (fo=4, routed)           3.144     4.598    addr_IBUF[1]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.236     5.957    signal[3]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.152     6.109 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.027    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.739    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 5.427ns (47.043%)  route 6.109ns (52.957%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           3.468     4.909    addr_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.033 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     5.861    signal[1]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.154     6.015 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.813     7.828    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.536 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.536    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.523ns  (logic 5.231ns (45.396%)  route 6.292ns (54.604%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  addr_IBUF[1]_inst/O
                         net (fo=4, routed)           3.144     4.598    addr_IBUF[1]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.236     5.957    signal[3]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.081 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.913     7.994    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.523 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.523    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.456ns  (logic 5.461ns (47.668%)  route 5.995ns (52.332%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           3.468     4.909    addr_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.033 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.671     5.704    signal[1]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.152     5.856 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856     7.713    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.456 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.456    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.342ns  (logic 5.209ns (45.928%)  route 6.133ns (54.072%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           3.468     4.909    addr_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.033 f  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.828     5.861    signal[1]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.985 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.837     7.822    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.342 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.342    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 5.233ns (46.507%)  route 6.019ns (53.493%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  addr_IBUF[1]_inst/O
                         net (fo=4, routed)           3.144     4.598    addr_IBUF[1]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     4.722 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.028     5.749    signal[3]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.873 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.848     7.721    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.253 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.253    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.250ns  (logic 5.224ns (46.439%)  route 6.026ns (53.561%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  addr_IBUF[0]_inst/O
                         net (fo=4, routed)           3.468     4.909    addr_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124     5.033 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.671     5.704    signal[1]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     5.828 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.887     7.715    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.250 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.250    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din2[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.548ns (53.625%)  route 1.339ns (46.375%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  din2[2] (IN)
                         net (fo=0)                   0.000     0.000    din2[2]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  din2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.867     1.093    din2_IBUF[2]
    SLICE_X62Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.138 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.071     1.209    signal[2]
    SLICE_X62Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.254 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.655    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.887 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.887    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.563ns (52.814%)  route 1.396ns (47.186%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     1.256    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.301 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.723    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.959 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.959    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.557ns (52.370%)  route 1.416ns (47.630%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.180     1.255    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.300 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.742    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.972 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.972    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.634ns (54.113%)  route 1.386ns (45.887%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     1.256    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.049     1.305 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.716    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.020 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.020    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.603ns (53.040%)  route 1.420ns (46.960%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.180     1.255    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.303 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.446     1.749    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.023 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.023    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.548ns (50.733%)  route 1.503ns (49.267%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.309     1.384    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.429 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.829    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.050 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.050    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 1.596ns (51.873%)  route 1.481ns (48.127%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  din3[0] (IN)
                         net (fo=0)                   0.000     0.000    din3[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  din3_IBUF[0]_inst/O
                         net (fo=1, routed)           0.793     1.029    din3_IBUF[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.309     1.384    signal[0]
    SLICE_X62Y16         LUT4 (Prop_lut4_I3_O)        0.044     1.428 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.807    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.077 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.077    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





