
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	402a38 <feof@plt+0xbb8>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <_Znam@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 41f000 <_ZdlPvm@@Base+0x15d64>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <_Znam@plt>:
  4019c0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <fputs@plt>:
  4019d0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <memcpy@plt>:
  4019e0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <fread@plt>:
  4019f0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <execvp@plt>:
  401a00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <ungetc@plt>:
  401a10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <pipe@plt>:
  401a20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <dup2@plt>:
  401a30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <isalnum@plt>:
  401a40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <strlen@plt>:
  401a50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <fprintf@plt>:
  401a60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <putc@plt>:
  401a70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <open@plt>:
  401a80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <islower@plt>:
  401a90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <fclose@plt>:
  401aa0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <isspace@plt>:
  401ab0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <memcmp@plt>:
  401ac0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <strtol@plt>:
  401ad0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <free@plt>:
  401ae0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <strchr@plt>:
  401af0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <realloc@plt>:
  401b00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <wait@plt>:
  401b10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <_exit@plt>:
  401b20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <read@plt>:
  401b30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <strerror@plt>:
  401b40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <strtok@plt>:
  401b60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <sprintf@plt>:
  401b70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <isxdigit@plt>:
  401b80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <creat@plt>:
  401b90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <unlink@plt>:
  401ba0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <putchar@plt>:
  401bb0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <atoi@plt>:
  401bc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <__libc_start_main@plt>:
  401bd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <memchr@plt>:
  401be0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <mkstemp@plt>:
  401bf0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <getpid@plt>:
  401c00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <isgraph@plt>:
  401c10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <getc@plt>:
  401c20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <strncmp@plt>:
  401c30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <isprint@plt>:
  401c40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <isupper@plt>:
  401c50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <fputc@plt>:
  401c60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <__isoc99_sscanf@plt>:
  401c70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <__cxa_atexit@plt>:
  401c80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <fflush@plt>:
  401c90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <pathconf@plt>:
  401ca0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <isalpha@plt>:
  401cb0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <_ZdaPv@plt>:
  401cc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <__errno_location@plt>:
  401cd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <dup@plt>:
  401ce0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <mkdir@plt>:
  401cf0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <vsnprintf@plt>:
  401d00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <fork@plt>:
  401d10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <system@plt>:
  401d20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <wcwidth@plt>:
  401d30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <fopen@plt>:
  401d40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <__cxa_throw_bad_array_new_length@plt>:
  401d50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <close@plt>:
  401d60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <strcmp@plt>:
  401d70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <fgets@plt>:
  401d80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <write@plt>:
  401d90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <malloc@plt>:
  401da0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <ispunct@plt>:
  401db0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <iscntrl@plt>:
  401dc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <abort@plt>:
  401dd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <getenv@plt>:
  401de0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <strcasecmp@plt>:
  401df0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <__gxx_personality_v0@plt>:
  401e00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <tan@plt>:
  401e10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <exit@plt>:
  401e20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <_Unwind_Resume@plt>:
  401e30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <fdopen@plt>:
  401e40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <__gmon_start__@plt>:
  401e50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <strcat@plt>:
  401e60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <printf@plt>:
  401e70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

0000000000401e80 <feof@plt>:
  401e80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #608]
  401e88:	add	x16, x16, #0x260
  401e8c:	br	x17

Disassembly of section .text:

0000000000401e90 <_Znwm@@Base-0x73ac>:
  401e90:	sub	sp, sp, #0xa0
  401e94:	stp	x29, x30, [sp, #16]
  401e98:	add	x29, sp, #0x10
  401e9c:	stp	x21, x22, [sp, #48]
  401ea0:	mov	w21, w0
  401ea4:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  401ea8:	mov	x22, x1
  401eac:	stp	x19, x20, [sp, #32]
  401eb0:	ldr	x1, [x1]
  401eb4:	str	x1, [x0, #1224]
  401eb8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  401ebc:	add	x0, x0, #0x225
  401ec0:	adrp	x1, 420000 <_Znam@GLIBCXX_3.4>
  401ec4:	stp	x23, x24, [sp, #64]
  401ec8:	str	x0, [x1, #664]
  401ecc:	stp	x25, x26, [sp, #80]
  401ed0:	stp	x27, x28, [sp, #96]
  401ed4:	bl	406d48 <feof@plt+0x4ec8>
  401ed8:	cbnz	w0, 401ef8 <feof@plt+0x78>
  401edc:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ee0:	add	x3, x3, #0xfa8
  401ee4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  401ee8:	mov	x2, x3
  401eec:	mov	x1, x3
  401ef0:	add	x0, x0, #0x26d
  401ef4:	bl	404be4 <feof@plt+0x2d64>
  401ef8:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  401efc:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f00:	add	x19, x19, #0xef0
  401f04:	ldr	x0, [x0, #8]
  401f08:	str	x0, [x19, #72]
  401f0c:	cbz	x0, 401f18 <feof@plt+0x98>
  401f10:	ldrb	w0, [x0]
  401f14:	cbnz	w0, 401f34 <feof@plt+0xb4>
  401f18:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f1c:	add	x3, x3, #0xfa8
  401f20:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  401f24:	mov	x2, x3
  401f28:	mov	x1, x3
  401f2c:	add	x0, x0, #0x28e
  401f30:	bl	404be4 <feof@plt+0x2d64>
  401f34:	add	x2, sp, #0x90
  401f38:	add	x0, x19, #0x80
  401f3c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  401f40:	add	x1, x1, #0x2d2
  401f44:	bl	409860 <_ZdlPvm@@Base+0x5c4>
  401f48:	mov	x20, x0
  401f4c:	ldr	x0, [sp, #144]
  401f50:	bl	401ae0 <free@plt>
  401f54:	cbnz	x20, 401f74 <feof@plt+0xf4>
  401f58:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f5c:	add	x3, x3, #0xfa8
  401f60:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  401f64:	mov	x2, x3
  401f68:	mov	x1, x3
  401f6c:	add	x0, x0, #0x2c7
  401f70:	bl	404be4 <feof@plt+0x2d64>
  401f74:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  401f78:	add	x23, x23, #0x2dd
  401f7c:	mov	x0, x20
  401f80:	bl	402ce4 <feof@plt+0xe64>
  401f84:	cbz	w0, 402068 <feof@plt+0x1e8>
  401f88:	ldr	x0, [x19]
  401f8c:	add	x2, sp, #0x8c
  401f90:	mov	x1, x23
  401f94:	bl	401c70 <__isoc99_sscanf@plt>
  401f98:	cmp	w0, #0x0
  401f9c:	b.le	401f7c <feof@plt+0xfc>
  401fa0:	mov	x0, x20
  401fa4:	bl	401aa0 <fclose@plt>
  401fa8:	ldr	w0, [sp, #140]
  401fac:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  401fb0:	str	w0, [x20, #632]
  401fb4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  401fb8:	add	x0, x0, #0x30b
  401fbc:	bl	401de0 <getenv@plt>
  401fc0:	mov	x24, x0
  401fc4:	cbnz	x0, 401fd0 <feof@plt+0x150>
  401fc8:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  401fcc:	add	x24, x24, #0x4f7
  401fd0:	mov	x0, x24
  401fd4:	bl	401a50 <strlen@plt>
  401fd8:	add	x0, x0, #0x6
  401fdc:	bl	4019c0 <_Znam@plt>
  401fe0:	mov	x1, x24
  401fe4:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  401fe8:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  401fec:	adrp	x26, 40b000 <_ZdlPvm@@Base+0x1d64>
  401ff0:	add	x24, x24, #0x690
  401ff4:	add	x25, x25, #0x326
  401ff8:	add	x26, x26, #0x674
  401ffc:	mov	x23, x0
  402000:	bl	401b50 <strcpy@plt>
  402004:	mov	x0, x23
  402008:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40200c:	add	x1, x1, #0x320
  402010:	bl	401e60 <strcat@plt>
  402014:	adrp	x27, 40b000 <_ZdlPvm@@Base+0x1d64>
  402018:	mov	x3, x24
  40201c:	mov	x2, x25
  402020:	mov	x1, x22
  402024:	mov	w0, w21
  402028:	mov	x4, #0x0                   	// #0
  40202c:	bl	4081b0 <feof@plt+0x6330>
  402030:	cmn	w0, #0x1
  402034:	b.eq	402270 <feof@plt+0x3f0>  // b.none
  402038:	cmp	w0, #0x78
  40203c:	b.gt	4020a8 <feof@plt+0x228>
  402040:	cmp	w0, #0x60
  402044:	b.gt	40208c <feof@plt+0x20c>
  402048:	sub	w2, w0, #0x3f
  40204c:	cmp	w2, #0xa
  402050:	b.hi	402018 <feof@plt+0x198>  // b.pmore
  402054:	add	x0, x27, #0x668
  402058:	ldrb	w0, [x0, w2, uxtw]
  40205c:	adr	x1, 402068 <feof@plt+0x1e8>
  402060:	add	x0, x1, w0, sxtb #2
  402064:	br	x0
  402068:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40206c:	add	x3, x3, #0xfa8
  402070:	mov	x2, x3
  402074:	mov	x1, x3
  402078:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40207c:	add	x0, x0, #0x2e4
  402080:	bl	404be4 <feof@plt+0x2d64>
  402084:	mov	w0, #0x0                   	// #0
  402088:	b	401fac <feof@plt+0x12c>
  40208c:	sub	w0, w0, #0x61
  402090:	cmp	w0, #0x17
  402094:	b.hi	402018 <feof@plt+0x198>  // b.pmore
  402098:	ldrb	w0, [x26, w0, uxtw]
  40209c:	adr	x1, 4020a8 <feof@plt+0x228>
  4020a0:	add	x0, x1, w0, sxtb #2
  4020a4:	br	x0
  4020a8:	cmp	w0, #0x100
  4020ac:	b.ne	402018 <feof@plt+0x198>  // b.any
  4020b0:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020b4:	ldr	x1, [x0, #3800]
  4020b8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4020bc:	add	x0, x0, #0x3ce
  4020c0:	bl	4019d0 <fputs@plt>
  4020c4:	b	4021ec <feof@plt+0x36c>
  4020c8:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  4020cc:	ldr	x0, [x0, #16]
  4020d0:	bl	401bc0 <atoi@plt>
  4020d4:	adrp	x1, 420000 <_Znam@GLIBCXX_3.4>
  4020d8:	add	x1, x1, #0x278
  4020dc:	tbz	w0, #31, 4020e8 <feof@plt+0x268>
  4020e0:	str	wzr, [x1, #16]
  4020e4:	b	402014 <feof@plt+0x194>
  4020e8:	cmp	w0, #0x3
  4020ec:	b.le	4020fc <feof@plt+0x27c>
  4020f0:	mov	w0, #0x4                   	// #4
  4020f4:	str	w0, [x1, #16]
  4020f8:	b	402014 <feof@plt+0x194>
  4020fc:	str	w0, [x1, #16]
  402100:	b.ne	402014 <feof@plt+0x194>  // b.any
  402104:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402108:	add	x3, x3, #0xfa8
  40210c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402110:	mov	x2, x3
  402114:	mov	x1, x3
  402118:	add	x0, x0, #0x349
  40211c:	bl	404bb4 <feof@plt+0x2d34>
  402120:	b	402268 <feof@plt+0x3e8>
  402124:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  402128:	ldr	x0, [x0, #16]
  40212c:	str	x0, [x19, #144]
  402130:	b	402014 <feof@plt+0x194>
  402134:	mov	w0, #0x1                   	// #1
  402138:	str	w0, [x19, #120]
  40213c:	b	402014 <feof@plt+0x194>
  402140:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  402144:	ldr	x1, [x0, #16]
  402148:	add	x0, x19, #0x80
  40214c:	bl	40977c <_ZdlPvm@@Base+0x4e0>
  402150:	b	402014 <feof@plt+0x194>
  402154:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  402158:	ldr	x0, [x0, #16]
  40215c:	bl	401bc0 <atoi@plt>
  402160:	adrp	x1, 420000 <_Znam@GLIBCXX_3.4>
  402164:	add	x1, x1, #0x278
  402168:	tbnz	w0, #31, 402180 <feof@plt+0x300>
  40216c:	cmp	w0, #0x3
  402170:	b.le	402188 <feof@plt+0x308>
  402174:	mov	w0, #0x4                   	// #4
  402178:	str	w0, [x1, #20]
  40217c:	b	402014 <feof@plt+0x194>
  402180:	str	wzr, [x1, #20]
  402184:	b	402014 <feof@plt+0x194>
  402188:	str	w0, [x1, #20]
  40218c:	b	402100 <feof@plt+0x280>
  402190:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  402194:	ldr	x0, [x0, #16]
  402198:	bl	401bc0 <atoi@plt>
  40219c:	add	x1, x20, #0x278
  4021a0:	str	w0, [x1, #8]
  4021a4:	b	402014 <feof@plt+0x194>
  4021a8:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  4021ac:	ldr	x0, [x0, #16]
  4021b0:	str	x0, [x19, #32]
  4021b4:	b	402014 <feof@plt+0x194>
  4021b8:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  4021bc:	ldr	x0, [x0, #16]
  4021c0:	bl	401bc0 <atoi@plt>
  4021c4:	str	w0, [x19, #88]
  4021c8:	b	402014 <feof@plt+0x194>
  4021cc:	mov	w0, #0x1                   	// #1
  4021d0:	str	w0, [x19, #56]
  4021d4:	b	402014 <feof@plt+0x194>
  4021d8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021dc:	ldr	x1, [x0, #3768]
  4021e0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4021e4:	add	x0, x0, #0x377
  4021e8:	bl	401e70 <printf@plt>
  4021ec:	mov	w0, #0x0                   	// #0
  4021f0:	bl	401e20 <exit@plt>
  4021f4:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x2120>
  4021f8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4021fc:	add	x1, x1, #0x84b
  402200:	ldr	x27, [x0, #16]
  402204:	mov	x0, x27
  402208:	bl	401d70 <strcmp@plt>
  40220c:	cbnz	w0, 40221c <feof@plt+0x39c>
  402210:	add	x0, x20, #0x278
  402214:	str	wzr, [x0, #12]
  402218:	b	402014 <feof@plt+0x194>
  40221c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  402220:	mov	x0, x27
  402224:	add	x1, x1, #0xf2a
  402228:	bl	401d70 <strcmp@plt>
  40222c:	cbnz	w0, 402240 <feof@plt+0x3c0>
  402230:	add	x0, x20, #0x278
  402234:	mov	w1, #0x1                   	// #1
  402238:	str	w1, [x0, #12]
  40223c:	b	402014 <feof@plt+0x194>
  402240:	mov	x1, x27
  402244:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402248:	add	x0, x0, #0x39b
  40224c:	bl	401e70 <printf@plt>
  402250:	b	402014 <feof@plt+0x194>
  402254:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402258:	ldr	x1, [x0, #3808]
  40225c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402260:	add	x0, x0, #0x3ce
  402264:	bl	4019d0 <fputs@plt>
  402268:	mov	w0, #0x1                   	// #1
  40226c:	b	4021f0 <feof@plt+0x370>
  402270:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  402274:	ldrsw	x25, [x0, #684]
  402278:	sxtw	x24, w25
  40227c:	cmp	w21, w25
  402280:	b.le	402324 <feof@plt+0x4a4>
  402284:	ldr	x26, [x22, x25, lsl #3]
  402288:	mov	x1, x23
  40228c:	mov	x0, x26
  402290:	bl	401d70 <strcmp@plt>
  402294:	cbnz	w0, 4022a4 <feof@plt+0x424>
  402298:	str	w25, [x19, #104]
  40229c:	add	x25, x25, #0x1
  4022a0:	b	402278 <feof@plt+0x3f8>
  4022a4:	ldrb	w0, [x26]
  4022a8:	cmp	w0, #0x2d
  4022ac:	b.eq	40229c <feof@plt+0x41c>  // b.none
  4022b0:	add	x25, x20, #0x278
  4022b4:	ldp	w1, w2, [x25, #16]
  4022b8:	cbnz	w1, 402348 <feof@plt+0x4c8>
  4022bc:	cbnz	w2, 402334 <feof@plt+0x4b4>
  4022c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4022c4:	add	x0, x0, #0xf34
  4022c8:	bl	402f14 <feof@plt+0x1094>
  4022cc:	str	x0, [x19, #80]
  4022d0:	ldr	x0, [x19, #144]
  4022d4:	cbz	x0, 402368 <feof@plt+0x4e8>
  4022d8:	ldrb	w1, [x0]
  4022dc:	cbz	w1, 402368 <feof@plt+0x4e8>
  4022e0:	mov	w1, #0x1ff                 	// #511
  4022e4:	bl	401cf0 <mkdir@plt>
  4022e8:	cbz	w0, 402368 <feof@plt+0x4e8>
  4022ec:	bl	401cd0 <__errno_location@plt>
  4022f0:	ldr	w0, [x0]
  4022f4:	cmp	w0, #0x11
  4022f8:	b.eq	402368 <feof@plt+0x4e8>  // b.none
  4022fc:	ldr	x1, [x19, #144]
  402300:	add	x0, sp, #0x90
  402304:	bl	4047d4 <feof@plt+0x2954>
  402308:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40230c:	add	x3, x3, #0xfa8
  402310:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402314:	mov	x2, x3
  402318:	add	x1, sp, #0x90
  40231c:	add	x0, x0, #0x537
  402320:	b	40211c <feof@plt+0x29c>
  402324:	mov	x0, x23
  402328:	sxtw	x24, w21
  40232c:	bl	401cc0 <_ZdaPv@plt>
  402330:	b	4022b0 <feof@plt+0x430>
  402334:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402338:	mov	w1, w2
  40233c:	add	x0, x0, #0x51f
  402340:	bl	402f14 <feof@plt+0x1094>
  402344:	b	4022cc <feof@plt+0x44c>
  402348:	cbnz	w2, 402358 <feof@plt+0x4d8>
  40234c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402350:	add	x0, x0, #0x4f8
  402354:	b	402340 <feof@plt+0x4c0>
  402358:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40235c:	add	x0, x0, #0x50c
  402360:	bl	402f14 <feof@plt+0x1094>
  402364:	b	4022cc <feof@plt+0x44c>
  402368:	ldr	x20, [x19, #144]
  40236c:	cbz	x20, 40239c <feof@plt+0x51c>
  402370:	mov	x0, x20
  402374:	mov	w1, #0x25                  	// #37
  402378:	bl	401af0 <strchr@plt>
  40237c:	cbz	x0, 40239c <feof@plt+0x51c>
  402380:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402384:	add	x3, x3, #0xfa8
  402388:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40238c:	mov	x2, x3
  402390:	mov	x1, x3
  402394:	add	x0, x0, #0x554
  402398:	b	40211c <feof@plt+0x29c>
  40239c:	ldr	x0, [x19, #32]
  4023a0:	cbz	x0, 4023cc <feof@plt+0x54c>
  4023a4:	mov	w1, #0x25                  	// #37
  4023a8:	bl	401af0 <strchr@plt>
  4023ac:	cbz	x0, 4023cc <feof@plt+0x54c>
  4023b0:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4023b4:	add	x3, x3, #0xfa8
  4023b8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4023bc:	mov	x2, x3
  4023c0:	mov	x1, x3
  4023c4:	add	x0, x0, #0x586
  4023c8:	b	40211c <feof@plt+0x29c>
  4023cc:	cbnz	x20, 402488 <feof@plt+0x608>
  4023d0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4023d4:	add	x0, x0, #0x4f7
  4023d8:	str	x0, [x19, #144]
  4023dc:	ldr	x2, [x19, #32]
  4023e0:	ldr	x20, [x19, #144]
  4023e4:	cbnz	x2, 4024d0 <feof@plt+0x650>
  4023e8:	bl	401c00 <getpid@plt>
  4023ec:	mov	w2, w0
  4023f0:	mov	x1, x20
  4023f4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4023f8:	add	x0, x0, #0x5b6
  4023fc:	bl	402f14 <feof@plt+0x1094>
  402400:	str	x0, [x19, #112]
  402404:	ldr	x0, [x19, #112]
  402408:	cbnz	x0, 402418 <feof@plt+0x598>
  40240c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402410:	add	x0, x0, #0x71
  402414:	bl	402b4c <feof@plt+0xccc>
  402418:	ldr	x0, [x19, #112]
  40241c:	bl	401a50 <strlen@plt>
  402420:	add	x0, x0, #0x4
  402424:	bl	401da0 <malloc@plt>
  402428:	str	x0, [x19, #32]
  40242c:	cbnz	x0, 40243c <feof@plt+0x5bc>
  402430:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402434:	add	x0, x0, #0x1ac
  402438:	bl	402b4c <feof@plt+0xccc>
  40243c:	ldr	x2, [x19, #32]
  402440:	ldr	x1, [x19, #112]
  402444:	mov	x0, x2
  402448:	bl	401b50 <strcpy@plt>
  40244c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  402450:	add	x1, x1, #0xcba
  402454:	bl	401e60 <strcat@plt>
  402458:	mov	w1, #0x0                   	// #0
  40245c:	cmp	w21, w24
  402460:	b.le	4024e4 <feof@plt+0x664>
  402464:	ldr	x0, [x22, x24, lsl #3]
  402468:	ldrb	w2, [x0]
  40246c:	cmp	w2, #0x2d
  402470:	b.eq	402480 <feof@plt+0x600>  // b.none
  402474:	bl	403118 <feof@plt+0x1298>
  402478:	cbz	w0, 40252c <feof@plt+0x6ac>
  40247c:	mov	w1, #0x1                   	// #1
  402480:	add	x24, x24, #0x1
  402484:	b	40245c <feof@plt+0x5dc>
  402488:	ldrb	w0, [x20]
  40248c:	cbz	w0, 4023dc <feof@plt+0x55c>
  402490:	mov	x0, x20
  402494:	bl	401a50 <strlen@plt>
  402498:	add	x0, x20, x0
  40249c:	ldurb	w0, [x0, #-1]
  4024a0:	cmp	w0, #0x2f
  4024a4:	b.eq	4023dc <feof@plt+0x55c>  // b.none
  4024a8:	mov	x1, x20
  4024ac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4024b0:	add	x0, x0, #0x5b2
  4024b4:	bl	402f14 <feof@plt+0x1094>
  4024b8:	str	x0, [x19, #144]
  4024bc:	cbnz	x0, 4023dc <feof@plt+0x55c>
  4024c0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4024c4:	add	x0, x0, #0x71
  4024c8:	bl	402b4c <feof@plt+0xccc>
  4024cc:	b	4023dc <feof@plt+0x55c>
  4024d0:	mov	x1, x20
  4024d4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4024d8:	add	x0, x0, #0x5c3
  4024dc:	bl	402f14 <feof@plt+0x1094>
  4024e0:	b	402400 <feof@plt+0x580>
  4024e4:	cbnz	w1, 4024f4 <feof@plt+0x674>
  4024e8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4024ec:	add	x0, x0, #0x3cb
  4024f0:	bl	403118 <feof@plt+0x1298>
  4024f4:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  4024f8:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1d64>
  4024fc:	add	x23, x23, #0x218
  402500:	add	x20, x20, #0x5c8
  402504:	mov	x2, x23
  402508:	mov	x1, x20
  40250c:	add	x0, x19, #0x30
  402510:	mov	w3, #0x1                   	// #1
  402514:	bl	40a94c <_ZdlPvm@@Base+0x16b0>
  402518:	cbnz	x0, 40254c <feof@plt+0x6cc>
  40251c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402520:	add	x0, x0, #0x5cd
  402524:	bl	402b4c <feof@plt+0xccc>
  402528:	mov	w0, #0x1                   	// #1
  40252c:	ldp	x29, x30, [sp, #16]
  402530:	ldp	x19, x20, [sp, #32]
  402534:	ldp	x21, x22, [sp, #48]
  402538:	ldp	x23, x24, [sp, #64]
  40253c:	ldp	x25, x26, [sp, #80]
  402540:	ldp	x27, x28, [sp, #96]
  402544:	add	sp, sp, #0xa0
  402548:	ret
  40254c:	bl	401aa0 <fclose@plt>
  402550:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  402554:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  402558:	add	x2, x2, #0x5d6
  40255c:	add	x1, x1, #0x5d9
  402560:	add	x0, x19, #0x28
  402564:	mov	w3, #0x1                   	// #1
  402568:	bl	40a94c <_ZdlPvm@@Base+0x16b0>
  40256c:	cbz	x0, 40251c <feof@plt+0x69c>
  402570:	bl	401aa0 <fclose@plt>
  402574:	mov	x2, x23
  402578:	mov	x1, x20
  40257c:	add	x0, x19, #0x40
  402580:	mov	w3, #0x1                   	// #1
  402584:	bl	40a94c <_ZdlPvm@@Base+0x16b0>
  402588:	cbz	x0, 40251c <feof@plt+0x69c>
  40258c:	bl	401aa0 <fclose@plt>
  402590:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  402594:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  402598:	add	x2, x2, #0x5e0
  40259c:	add	x1, x1, #0x5e3
  4025a0:	add	x0, x19, #0x60
  4025a4:	mov	w3, #0x1                   	// #1
  4025a8:	bl	40a94c <_ZdlPvm@@Base+0x16b0>
  4025ac:	cbz	x0, 40251c <feof@plt+0x69c>
  4025b0:	bl	401aa0 <fclose@plt>
  4025b4:	mov	x2, x22
  4025b8:	mov	w1, w21
  4025bc:	add	x0, x19, #0x10
  4025c0:	bl	403f44 <feof@plt+0x20c4>
  4025c4:	cbnz	w0, 40252c <feof@plt+0x6ac>
  4025c8:	ldr	x23, [x19, #96]
  4025cc:	mov	x0, #0x28                  	// #40
  4025d0:	bl	40923c <_Znwm@@Base>
  4025d4:	mov	x20, x0
  4025d8:	mov	x1, x23
  4025dc:	bl	40414c <feof@plt+0x22cc>
  4025e0:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  4025e4:	add	x26, x19, #0x98
  4025e8:	add	x23, x23, #0x5ed
  4025ec:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4025f0:	mov	x0, x20
  4025f4:	bl	404244 <feof@plt+0x23c4>
  4025f8:	mov	w1, w0
  4025fc:	mov	x0, x20
  402600:	bl	4042d0 <feof@plt+0x2450>
  402604:	and	w0, w0, #0xff
  402608:	cmp	w0, #0xff
  40260c:	b.eq	402730 <feof@plt+0x8b0>  // b.none
  402610:	mov	x1, x23
  402614:	mov	x0, x20
  402618:	bl	404424 <feof@plt+0x25a4>
  40261c:	cbz	w0, 402718 <feof@plt+0x898>
  402620:	mov	x0, x20
  402624:	bl	40458c <feof@plt+0x270c>
  402628:	mov	w5, w0
  40262c:	mov	x0, x20
  402630:	str	w5, [sp, #124]
  402634:	bl	40458c <feof@plt+0x270c>
  402638:	mov	w27, w0
  40263c:	mov	x0, x20
  402640:	bl	40458c <feof@plt+0x270c>
  402644:	mov	w28, w0
  402648:	mov	x0, x20
  40264c:	bl	40458c <feof@plt+0x270c>
  402650:	mov	w3, w0
  402654:	mov	x0, x20
  402658:	str	w3, [sp, #120]
  40265c:	bl	40458c <feof@plt+0x270c>
  402660:	mov	w4, w0
  402664:	mov	x0, x20
  402668:	str	w4, [sp, #116]
  40266c:	bl	40458c <feof@plt+0x270c>
  402670:	mov	w7, w0
  402674:	mov	x0, x20
  402678:	str	w7, [sp, #112]
  40267c:	bl	4046f4 <feof@plt+0x2874>
  402680:	str	x0, [sp]
  402684:	ldp	w7, w4, [sp, #112]
  402688:	mov	w2, w28
  40268c:	ldp	w3, w5, [sp, #120]
  402690:	mov	w1, w27
  402694:	ldr	w6, [x25]
  402698:	mov	x0, x26
  40269c:	bl	403964 <feof@plt+0x1ae4>
  4026a0:	mov	x0, x20
  4026a4:	bl	404244 <feof@plt+0x23c4>
  4026a8:	mov	w1, w0
  4026ac:	mov	x0, x20
  4026b0:	bl	4042d0 <feof@plt+0x2450>
  4026b4:	and	w0, w0, #0xff
  4026b8:	cmp	w0, #0xa
  4026bc:	b.eq	4026ec <feof@plt+0x86c>  // b.none
  4026c0:	mov	x0, x20
  4026c4:	bl	404244 <feof@plt+0x23c4>
  4026c8:	mov	w1, w0
  4026cc:	mov	x0, x20
  4026d0:	bl	4042d0 <feof@plt+0x2450>
  4026d4:	and	w0, w0, #0xff
  4026d8:	cmp	w0, #0xff
  4026dc:	b.eq	4026ec <feof@plt+0x86c>  // b.none
  4026e0:	mov	x0, x20
  4026e4:	bl	404244 <feof@plt+0x23c4>
  4026e8:	b	4026a0 <feof@plt+0x820>
  4026ec:	mov	x0, x20
  4026f0:	bl	404244 <feof@plt+0x23c4>
  4026f4:	mov	w1, w0
  4026f8:	mov	x0, x20
  4026fc:	bl	4042d0 <feof@plt+0x2450>
  402700:	and	w0, w0, #0xff
  402704:	cmp	w0, #0xa
  402708:	b.ne	4025f0 <feof@plt+0x770>  // b.any
  40270c:	mov	x0, x20
  402710:	bl	404244 <feof@plt+0x23c4>
  402714:	b	4025f0 <feof@plt+0x770>
  402718:	mov	x0, x20
  40271c:	bl	404244 <feof@plt+0x23c4>
  402720:	ldr	x1, [x24, #3808]
  402724:	and	w0, w0, #0xff
  402728:	bl	401c60 <fputc@plt>
  40272c:	b	4025f0 <feof@plt+0x770>
  402730:	add	x0, x19, #0x98
  402734:	bl	4039f4 <feof@plt+0x1b74>
  402738:	ldr	w0, [x19, #56]
  40273c:	cbz	w0, 40275c <feof@plt+0x8dc>
  402740:	adrp	x23, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402744:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402748:	add	x0, x0, #0x5ff
  40274c:	ldr	x1, [x23, #3808]
  402750:	bl	4019d0 <fputs@plt>
  402754:	ldr	x0, [x23, #3808]
  402758:	bl	401c90 <fflush@plt>
  40275c:	mov	x0, x20
  402760:	bl	4041e8 <feof@plt+0x2368>
  402764:	mov	x0, x20
  402768:	mov	x1, #0x28                  	// #40
  40276c:	bl	40929c <_ZdlPvm@@Base>
  402770:	mov	x2, x22
  402774:	mov	w1, w21
  402778:	add	x0, x19, #0x10
  40277c:	bl	403db8 <feof@plt+0x1f38>
  402780:	b	40252c <feof@plt+0x6ac>
  402784:	mov	x1, #0x28                  	// #40
  402788:	mov	x19, x0
  40278c:	mov	x0, x20
  402790:	bl	40929c <_ZdlPvm@@Base>
  402794:	mov	x0, x19
  402798:	bl	401e30 <_Unwind_Resume@plt>
  40279c:	stp	x29, x30, [sp, #-48]!
  4027a0:	mov	x29, sp
  4027a4:	stp	x19, x20, [sp, #16]
  4027a8:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027ac:	add	x19, x19, #0xef0
  4027b0:	add	x0, x19, #0xb0
  4027b4:	str	x21, [sp, #32]
  4027b8:	bl	4093c4 <_ZdlPvm@@Base+0x128>
  4027bc:	add	x21, x19, #0x80
  4027c0:	mov	w4, #0x0                   	// #0
  4027c4:	mov	w3, #0x0                   	// #0
  4027c8:	mov	x0, x21
  4027cc:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  4027d0:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4027d4:	add	x20, x20, #0x270
  4027d8:	add	x2, x2, #0x605
  4027dc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4027e0:	add	x1, x1, #0x64b
  4027e4:	bl	4095e4 <_ZdlPvm@@Base+0x348>
  4027e8:	mov	x1, x21
  4027ec:	mov	x2, x20
  4027f0:	adrp	x0, 409000 <feof@plt+0x7180>
  4027f4:	add	x0, x0, #0x76c
  4027f8:	bl	401c80 <__cxa_atexit@plt>
  4027fc:	str	xzr, [x19, #160]
  402800:	str	wzr, [x19, #168]
  402804:	add	x1, x19, #0x98
  402808:	mov	x2, x20
  40280c:	adrp	x0, 403000 <feof@plt+0x1180>
  402810:	add	x0, x0, #0x5d4
  402814:	str	xzr, [x19, #152]
  402818:	bl	401c80 <__cxa_atexit@plt>
  40281c:	str	xzr, [x19, #16]
  402820:	add	x1, x19, #0x10
  402824:	mov	x2, x20
  402828:	ldr	x21, [sp, #32]
  40282c:	adrp	x0, 402000 <feof@plt+0x180>
  402830:	str	xzr, [x1, #8]
  402834:	add	x0, x0, #0xb14
  402838:	ldp	x19, x20, [sp, #16]
  40283c:	ldp	x29, x30, [sp], #48
  402840:	b	401c80 <__cxa_atexit@plt>
  402844:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402848:	add	x0, x0, #0xfa1
  40284c:	b	4047ac <feof@plt+0x292c>
  402850:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402854:	str	wzr, [x0, #4008]
  402858:	ret
  40285c:	stp	x29, x30, [sp, #-32]!
  402860:	mov	x29, sp
  402864:	str	x19, [sp, #16]
  402868:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40286c:	add	x19, x19, #0xfc8
  402870:	mov	x0, x19
  402874:	bl	40ac58 <_ZdlPvm@@Base+0x19bc>
  402878:	add	x0, x19, #0x1
  40287c:	ldr	x19, [sp, #16]
  402880:	ldp	x29, x30, [sp], #32
  402884:	b	4093c4 <_ZdlPvm@@Base+0x128>
  402888:	stp	x29, x30, [sp, #-32]!
  40288c:	mov	w4, #0x0                   	// #0
  402890:	mov	w3, #0x0                   	// #0
  402894:	mov	x29, sp
  402898:	str	x19, [sp, #16]
  40289c:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028a0:	add	x19, x19, #0xfd0
  4028a4:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4028a8:	mov	x0, x19
  4028ac:	add	x2, x2, #0x605
  4028b0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4028b4:	add	x1, x1, #0x64b
  4028b8:	bl	4095e4 <_ZdlPvm@@Base+0x348>
  4028bc:	mov	x1, x19
  4028c0:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  4028c4:	ldr	x19, [sp, #16]
  4028c8:	add	x2, x2, #0x270
  4028cc:	ldp	x29, x30, [sp], #32
  4028d0:	adrp	x0, 409000 <feof@plt+0x7180>
  4028d4:	add	x0, x0, #0x76c
  4028d8:	b	401c80 <__cxa_atexit@plt>
  4028dc:	stp	x29, x30, [sp, #-32]!
  4028e0:	mov	x29, sp
  4028e4:	str	x19, [sp, #16]
  4028e8:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x120>
  4028ec:	add	x19, x19, #0x80
  4028f0:	mov	x0, x19
  4028f4:	bl	408244 <feof@plt+0x63c4>
  4028f8:	mov	x1, x19
  4028fc:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  402900:	adrp	x0, 408000 <feof@plt+0x6180>
  402904:	add	x2, x2, #0x270
  402908:	add	x0, x0, #0x1e8
  40290c:	bl	401c80 <__cxa_atexit@plt>
  402910:	add	x0, x19, #0x10
  402914:	ldr	x19, [sp, #16]
  402918:	ldp	x29, x30, [sp], #32
  40291c:	b	408630 <feof@plt+0x67b0>
  402920:	stp	x29, x30, [sp, #-32]!
  402924:	mov	x29, sp
  402928:	str	x19, [sp, #16]
  40292c:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x120>
  402930:	add	x19, x19, #0xc0
  402934:	mov	x0, x19
  402938:	bl	408f20 <feof@plt+0x70a0>
  40293c:	mov	x1, x19
  402940:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  402944:	ldr	x19, [sp, #16]
  402948:	add	x2, x2, #0x270
  40294c:	ldp	x29, x30, [sp], #32
  402950:	adrp	x0, 408000 <feof@plt+0x6180>
  402954:	add	x0, x0, #0xc60
  402958:	b	401c80 <__cxa_atexit@plt>
  40295c:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  402960:	add	x0, x0, #0xe8
  402964:	add	x0, x0, #0x3dc
  402968:	b	4093c4 <_ZdlPvm@@Base+0x128>
  40296c:	stp	x29, x30, [sp, #-48]!
  402970:	mov	x29, sp
  402974:	stp	x19, x20, [sp, #16]
  402978:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x1120>
  40297c:	add	x19, x19, #0x4e0
  402980:	str	x21, [sp, #32]
  402984:	add	x21, x19, #0x20
  402988:	mov	x0, x21
  40298c:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  402990:	bl	40a7a0 <_ZdlPvm@@Base+0x1504>
  402994:	add	x20, x20, #0x270
  402998:	mov	x2, x20
  40299c:	mov	x1, x21
  4029a0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  4029a4:	add	x0, x0, #0x6f0
  4029a8:	bl	401c80 <__cxa_atexit@plt>
  4029ac:	mov	x2, x20
  4029b0:	add	x1, x19, #0x21
  4029b4:	ldp	x19, x20, [sp, #16]
  4029b8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  4029bc:	ldr	x21, [sp, #32]
  4029c0:	add	x0, x0, #0x704
  4029c4:	ldp	x29, x30, [sp], #48
  4029c8:	b	401c80 <__cxa_atexit@plt>
  4029cc:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  4029d0:	add	x0, x0, #0x502
  4029d4:	b	40ac58 <_ZdlPvm@@Base+0x19bc>
  4029d8:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  4029dc:	add	x0, x0, #0x504
  4029e0:	add	x0, x0, #0xb04
  4029e4:	b	40ac58 <_ZdlPvm@@Base+0x19bc>
  4029e8:	mov	x29, #0x0                   	// #0
  4029ec:	mov	x30, #0x0                   	// #0
  4029f0:	mov	x5, x0
  4029f4:	ldr	x1, [sp]
  4029f8:	add	x2, sp, #0x8
  4029fc:	mov	x6, sp
  402a00:	movz	x0, #0x0, lsl #48
  402a04:	movk	x0, #0x0, lsl #32
  402a08:	movk	x0, #0x40, lsl #16
  402a0c:	movk	x0, #0x1e90
  402a10:	movz	x3, #0x0, lsl #48
  402a14:	movk	x3, #0x0, lsl #32
  402a18:	movk	x3, #0x40, lsl #16
  402a1c:	movk	x3, #0xae80
  402a20:	movz	x4, #0x0, lsl #48
  402a24:	movk	x4, #0x0, lsl #32
  402a28:	movk	x4, #0x40, lsl #16
  402a2c:	movk	x4, #0xaf00
  402a30:	bl	401bd0 <__libc_start_main@plt>
  402a34:	bl	401dd0 <abort@plt>
  402a38:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x15d64>
  402a3c:	ldr	x0, [x0, #4064]
  402a40:	cbz	x0, 402a48 <feof@plt+0xbc8>
  402a44:	b	401e50 <__gmon_start__@plt>
  402a48:	ret
  402a4c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a50:	add	x1, x0, #0xed0
  402a54:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a58:	add	x0, x0, #0xed0
  402a5c:	cmp	x1, x0
  402a60:	b.eq	402a8c <feof@plt+0xc0c>  // b.none
  402a64:	sub	sp, sp, #0x10
  402a68:	adrp	x1, 40a000 <_ZdlPvm@@Base+0xd64>
  402a6c:	ldr	x1, [x1, #3872]
  402a70:	str	x1, [sp, #8]
  402a74:	cbz	x1, 402a84 <feof@plt+0xc04>
  402a78:	mov	x16, x1
  402a7c:	add	sp, sp, #0x10
  402a80:	br	x16
  402a84:	add	sp, sp, #0x10
  402a88:	ret
  402a8c:	ret
  402a90:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a94:	add	x1, x0, #0xed0
  402a98:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a9c:	add	x0, x0, #0xed0
  402aa0:	sub	x1, x1, x0
  402aa4:	mov	x2, #0x2                   	// #2
  402aa8:	asr	x1, x1, #3
  402aac:	sdiv	x1, x1, x2
  402ab0:	cbz	x1, 402adc <feof@plt+0xc5c>
  402ab4:	sub	sp, sp, #0x10
  402ab8:	adrp	x2, 40a000 <_ZdlPvm@@Base+0xd64>
  402abc:	ldr	x2, [x2, #3880]
  402ac0:	str	x2, [sp, #8]
  402ac4:	cbz	x2, 402ad4 <feof@plt+0xc54>
  402ac8:	mov	x16, x2
  402acc:	add	sp, sp, #0x10
  402ad0:	br	x16
  402ad4:	add	sp, sp, #0x10
  402ad8:	ret
  402adc:	ret
  402ae0:	stp	x29, x30, [sp, #-32]!
  402ae4:	mov	x29, sp
  402ae8:	str	x19, [sp, #16]
  402aec:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402af0:	ldrb	w0, [x19, #3816]
  402af4:	cbnz	w0, 402b04 <feof@plt+0xc84>
  402af8:	bl	402a4c <feof@plt+0xbcc>
  402afc:	mov	w0, #0x1                   	// #1
  402b00:	strb	w0, [x19, #3816]
  402b04:	ldr	x19, [sp, #16]
  402b08:	ldp	x29, x30, [sp], #32
  402b0c:	ret
  402b10:	b	402a90 <feof@plt+0xc10>
  402b14:	stp	x29, x30, [sp, #-32]!
  402b18:	mov	x29, sp
  402b1c:	str	x19, [sp, #16]
  402b20:	mov	x19, x0
  402b24:	ldr	x0, [x19]
  402b28:	cbz	x0, 402b40 <feof@plt+0xcc0>
  402b2c:	ldr	x1, [x0, #264]
  402b30:	str	x1, [x19]
  402b34:	mov	x1, #0x110                 	// #272
  402b38:	bl	40929c <_ZdlPvm@@Base>
  402b3c:	b	402b24 <feof@plt+0xca4>
  402b40:	ldr	x19, [sp, #16]
  402b44:	ldp	x29, x30, [sp], #32
  402b48:	ret
  402b4c:	stp	x29, x30, [sp, #-48]!
  402b50:	mov	x1, x0
  402b54:	add	x0, sp, #0x10
  402b58:	mov	x29, sp
  402b5c:	bl	4047d4 <feof@plt+0x2954>
  402b60:	bl	401cd0 <__errno_location@plt>
  402b64:	ldr	w0, [x0]
  402b68:	bl	401b40 <strerror@plt>
  402b6c:	mov	x1, x0
  402b70:	add	x0, sp, #0x20
  402b74:	bl	4047d4 <feof@plt+0x2954>
  402b78:	add	x2, sp, #0x20
  402b7c:	add	x1, sp, #0x10
  402b80:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b84:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  402b88:	add	x3, x3, #0xfa8
  402b8c:	add	x0, x0, #0x1df
  402b90:	bl	404be4 <feof@plt+0x2d64>
  402b94:	ldp	x29, x30, [sp], #48
  402b98:	ret
  402b9c:	stp	x29, x30, [sp, #-64]!
  402ba0:	mov	x29, sp
  402ba4:	stp	x19, x20, [sp, #16]
  402ba8:	mov	x19, x0
  402bac:	stp	x21, x22, [sp, #32]
  402bb0:	mov	w22, w1
  402bb4:	mov	w21, #0x0                   	// #0
  402bb8:	str	x23, [sp, #48]
  402bbc:	adrp	x23, 40a000 <_ZdlPvm@@Base+0xd64>
  402bc0:	add	x23, x23, #0xf30
  402bc4:	cmp	w21, w22
  402bc8:	b.ge	402bfc <feof@plt+0xd7c>  // b.tcont
  402bcc:	sub	w2, w22, w21
  402bd0:	mov	x1, x19
  402bd4:	mov	w0, #0x1                   	// #1
  402bd8:	sxtw	x2, w2
  402bdc:	bl	401d90 <write@plt>
  402be0:	mov	x20, x0
  402be4:	tbz	w0, #31, 402bf0 <feof@plt+0xd70>
  402be8:	mov	x0, x23
  402bec:	bl	402b4c <feof@plt+0xccc>
  402bf0:	add	w21, w21, w20
  402bf4:	add	x19, x19, w20, sxtw
  402bf8:	b	402bc4 <feof@plt+0xd44>
  402bfc:	ldp	x19, x20, [sp, #16]
  402c00:	ldp	x21, x22, [sp, #32]
  402c04:	ldr	x23, [sp, #48]
  402c08:	ldp	x29, x30, [sp], #64
  402c0c:	ret
  402c10:	stp	x29, x30, [sp, #-32]!
  402c14:	mov	x29, sp
  402c18:	str	x19, [sp, #16]
  402c1c:	mov	x19, x0
  402c20:	bl	401a50 <strlen@plt>
  402c24:	mov	w1, w0
  402c28:	mov	x0, x19
  402c2c:	ldr	x19, [sp, #16]
  402c30:	ldp	x29, x30, [sp], #32
  402c34:	b	402b9c <feof@plt+0xd1c>
  402c38:	cmp	w0, w1
  402c3c:	b.eq	402ce0 <feof@plt+0xe60>  // b.none
  402c40:	stp	x29, x30, [sp, #-48]!
  402c44:	mov	x29, sp
  402c48:	stp	x19, x20, [sp, #16]
  402c4c:	mov	w19, w1
  402c50:	mov	w20, w0
  402c54:	mov	w1, w0
  402c58:	mov	w0, w19
  402c5c:	str	x21, [sp, #32]
  402c60:	bl	401a30 <dup2@plt>
  402c64:	tbz	w0, #31, 402cac <feof@plt+0xe2c>
  402c68:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c6c:	mov	w3, w19
  402c70:	mov	w2, w20
  402c74:	adrp	x1, 40a000 <_ZdlPvm@@Base+0xd64>
  402c78:	ldr	x0, [x21, #3808]
  402c7c:	add	x1, x1, #0xf36
  402c80:	bl	401a60 <fprintf@plt>
  402c84:	cmp	w19, #0x1
  402c88:	b.ne	402ca0 <feof@plt+0xe20>  // b.any
  402c8c:	ldr	x0, [x21, #3808]
  402c90:	adrp	x1, 40a000 <_ZdlPvm@@Base+0xd64>
  402c94:	mov	w2, w20
  402c98:	add	x1, x1, #0xf57
  402c9c:	bl	401a60 <fprintf@plt>
  402ca0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  402ca4:	add	x0, x0, #0xf86
  402ca8:	bl	402b4c <feof@plt+0xccc>
  402cac:	mov	w0, w19
  402cb0:	bl	401d60 <close@plt>
  402cb4:	tbz	w0, #31, 402cd0 <feof@plt+0xe50>
  402cb8:	ldp	x19, x20, [sp, #16]
  402cbc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  402cc0:	ldr	x21, [sp, #32]
  402cc4:	add	x0, x0, #0xf8b
  402cc8:	ldp	x29, x30, [sp], #48
  402ccc:	b	402b4c <feof@plt+0xccc>
  402cd0:	ldp	x19, x20, [sp, #16]
  402cd4:	ldr	x21, [sp, #32]
  402cd8:	ldp	x29, x30, [sp], #48
  402cdc:	ret
  402ce0:	ret
  402ce4:	cbnz	x0, 402d0c <feof@plt+0xe8c>
  402ce8:	mov	w0, #0x0                   	// #0
  402cec:	ret
  402cf0:	mov	w0, #0x0                   	// #0
  402cf4:	ldp	x19, x20, [sp, #16]
  402cf8:	ldp	x21, x22, [sp, #32]
  402cfc:	ldp	x23, x24, [sp, #48]
  402d00:	ldr	x25, [sp, #64]
  402d04:	ldp	x29, x30, [sp], #80
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-80]!
  402d10:	mov	x29, sp
  402d14:	stp	x19, x20, [sp, #16]
  402d18:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d1c:	add	x19, x20, #0xef0
  402d20:	stp	x21, x22, [sp, #32]
  402d24:	mov	x21, x0
  402d28:	ldr	x0, [x20, #3824]
  402d2c:	stp	x23, x24, [sp, #48]
  402d30:	str	x25, [sp, #64]
  402d34:	cbnz	x0, 402d4c <feof@plt+0xecc>
  402d38:	mov	x0, #0x80                  	// #128
  402d3c:	bl	4019c0 <_Znam@plt>
  402d40:	str	x0, [x20, #3824]
  402d44:	mov	w0, #0x80                  	// #128
  402d48:	str	w0, [x19, #8]
  402d4c:	mov	x0, x21
  402d50:	bl	401c20 <getc@plt>
  402d54:	cmn	w0, #0x1
  402d58:	b.eq	402cf0 <feof@plt+0xe70>  // b.none
  402d5c:	cmp	w0, #0x20
  402d60:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402d64:	b.eq	402d4c <feof@plt+0xecc>  // b.none
  402d68:	mov	x23, #0x0                   	// #0
  402d6c:	mov	x1, x21
  402d70:	bl	401a10 <ungetc@plt>
  402d74:	mov	x0, x21
  402d78:	mov	w24, w23
  402d7c:	bl	401c20 <getc@plt>
  402d80:	mov	w22, w0
  402d84:	cmn	w0, #0x1
  402d88:	b.ne	402d9c <feof@plt+0xf1c>  // b.any
  402d8c:	ldr	x0, [x20, #3824]
  402d90:	strb	wzr, [x0, w24, sxtw]
  402d94:	mov	w0, #0x1                   	// #1
  402d98:	b	402cf4 <feof@plt+0xe74>
  402d9c:	ldr	w0, [x19, #8]
  402da0:	add	w1, w23, #0x1
  402da4:	cmp	w0, w1
  402da8:	b.gt	402de0 <feof@plt+0xf60>
  402dac:	lsl	w0, w0, #1
  402db0:	ldr	x25, [x19]
  402db4:	sxtw	x0, w0
  402db8:	bl	4019c0 <_Znam@plt>
  402dbc:	str	x0, [x19]
  402dc0:	ldrsw	x2, [x19, #8]
  402dc4:	mov	x1, x25
  402dc8:	bl	4019e0 <memcpy@plt>
  402dcc:	mov	x0, x25
  402dd0:	bl	401cc0 <_ZdaPv@plt>
  402dd4:	ldr	w0, [x19, #8]
  402dd8:	lsl	w0, w0, #1
  402ddc:	str	w0, [x19, #8]
  402de0:	ldr	x0, [x19]
  402de4:	cmp	w22, #0xa
  402de8:	strb	w22, [x0, x23]
  402dec:	add	x23, x23, #0x1
  402df0:	b.ne	402d74 <feof@plt+0xef4>  // b.any
  402df4:	b	402d8c <feof@plt+0xf0c>
  402df8:	stp	x29, x30, [sp, #-64]!
  402dfc:	mov	x29, sp
  402e00:	stp	x19, x20, [sp, #16]
  402e04:	stp	x21, x22, [sp, #32]
  402e08:	mov	x22, x0
  402e0c:	mov	w0, #0x2                   	// #2
  402e10:	str	x23, [sp, #48]
  402e14:	mov	w23, w1
  402e18:	bl	401ce0 <dup@plt>
  402e1c:	mov	w21, w0
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	bl	401ce0 <dup@plt>
  402e28:	mov	w2, #0x1b6                 	// #438
  402e2c:	mov	w20, w0
  402e30:	mov	w1, #0x1                   	// #1
  402e34:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  402e38:	add	x0, x0, #0xf91
  402e3c:	bl	401a80 <open@plt>
  402e40:	cmp	w21, #0x2
  402e44:	mov	w19, w0
  402e48:	ccmp	w0, #0x2, #0x4, gt
  402e4c:	b.le	402e58 <feof@plt+0xfd8>
  402e50:	mov	w1, #0x2                   	// #2
  402e54:	bl	401a30 <dup2@plt>
  402e58:	cmp	w23, #0x0
  402e5c:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  402e60:	b.le	402e84 <feof@plt+0x1004>
  402e64:	cmp	w19, #0x1
  402e68:	b.le	402e84 <feof@plt+0x1004>
  402e6c:	mov	w0, w19
  402e70:	mov	w1, #0x1                   	// #1
  402e74:	bl	401a30 <dup2@plt>
  402e78:	mov	w0, w19
  402e7c:	bl	401d60 <close@plt>
  402e80:	b	402e88 <feof@plt+0x1008>
  402e84:	tbz	w19, #31, 402e78 <feof@plt+0xff8>
  402e88:	mov	x0, x22
  402e8c:	bl	401d20 <system@plt>
  402e90:	mov	w1, #0x2                   	// #2
  402e94:	mov	w19, w0
  402e98:	mov	w0, w21
  402e9c:	bl	401a30 <dup2@plt>
  402ea0:	cbz	w23, 402eb0 <feof@plt+0x1030>
  402ea4:	mov	w0, w20
  402ea8:	mov	w1, #0x1                   	// #1
  402eac:	bl	401a30 <dup2@plt>
  402eb0:	cmn	w19, #0x1
  402eb4:	b.ne	402ef0 <feof@plt+0x1070>  // b.any
  402eb8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ebc:	adrp	x1, 40a000 <_ZdlPvm@@Base+0xd64>
  402ec0:	mov	x2, x22
  402ec4:	add	x1, x1, #0xf9b
  402ec8:	ldr	x0, [x0, #3808]
  402ecc:	bl	401a60 <fprintf@plt>
  402ed0:	mov	w0, w21
  402ed4:	bl	401d60 <close@plt>
  402ed8:	mov	w0, w20
  402edc:	ldp	x19, x20, [sp, #16]
  402ee0:	ldp	x21, x22, [sp, #32]
  402ee4:	ldr	x23, [sp, #48]
  402ee8:	ldp	x29, x30, [sp], #64
  402eec:	b	401d60 <close@plt>
  402ef0:	cbz	w19, 402ed0 <feof@plt+0x1050>
  402ef4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ef8:	mov	w3, w19
  402efc:	mov	x2, x22
  402f00:	adrp	x1, 40a000 <_ZdlPvm@@Base+0xd64>
  402f04:	ldr	x0, [x0, #3808]
  402f08:	add	x1, x1, #0xfb0
  402f0c:	bl	401a60 <fprintf@plt>
  402f10:	b	402ed0 <feof@plt+0x1050>
  402f14:	stp	x29, x30, [sp, #-320]!
  402f18:	mov	x29, sp
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	stp	x21, x22, [sp, #32]
  402f24:	mov	x21, x0
  402f28:	mov	x0, #0x64                  	// #100
  402f2c:	stp	x23, x24, [sp, #48]
  402f30:	str	q0, [sp, #128]
  402f34:	str	q1, [sp, #144]
  402f38:	str	q2, [sp, #160]
  402f3c:	str	q3, [sp, #176]
  402f40:	str	q4, [sp, #192]
  402f44:	str	q5, [sp, #208]
  402f48:	str	q6, [sp, #224]
  402f4c:	str	q7, [sp, #240]
  402f50:	stp	x1, x2, [sp, #264]
  402f54:	stp	x3, x4, [sp, #280]
  402f58:	stp	x5, x6, [sp, #296]
  402f5c:	str	x7, [sp, #312]
  402f60:	bl	401da0 <malloc@plt>
  402f64:	mov	x19, x0
  402f68:	cbz	x0, 402fe4 <feof@plt+0x1164>
  402f6c:	add	x22, sp, #0x100
  402f70:	mov	w20, #0x64                  	// #100
  402f74:	mov	w23, #0xffffffc8            	// #-56
  402f78:	mov	w24, #0xffffff80            	// #-128
  402f7c:	add	x0, sp, #0x140
  402f80:	stp	x0, x0, [sp, #96]
  402f84:	add	x3, sp, #0x40
  402f88:	str	x22, [sp, #112]
  402f8c:	mov	x2, x21
  402f90:	stp	w23, w24, [sp, #120]
  402f94:	ldp	x0, x1, [sp, #96]
  402f98:	stp	x0, x1, [sp, #64]
  402f9c:	ldp	x0, x1, [sp, #112]
  402fa0:	stp	x0, x1, [sp, #80]
  402fa4:	sxtw	x1, w20
  402fa8:	mov	x0, x19
  402fac:	bl	401d00 <vsnprintf@plt>
  402fb0:	tbnz	w0, #31, 403004 <feof@plt+0x1184>
  402fb4:	sub	w1, w20, #0x1
  402fb8:	cmp	w1, w0
  402fbc:	b.le	403004 <feof@plt+0x1184>
  402fc0:	add	w0, w0, #0x1
  402fc4:	cmp	w0, w20
  402fc8:	b.ge	402fe4 <feof@plt+0x1164>  // b.tcont
  402fcc:	mov	x0, x19
  402fd0:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  402fd4:	mov	x20, x0
  402fd8:	mov	x0, x19
  402fdc:	mov	x19, x20
  402fe0:	bl	401ae0 <free@plt>
  402fe4:	mov	x0, x19
  402fe8:	ldp	x19, x20, [sp, #16]
  402fec:	ldp	x21, x22, [sp, #32]
  402ff0:	ldp	x23, x24, [sp, #48]
  402ff4:	ldp	x29, x30, [sp], #320
  402ff8:	ret
  402ffc:	mov	x19, x0
  403000:	b	402f7c <feof@plt+0x10fc>
  403004:	lsl	w20, w20, #1
  403008:	mov	x0, x19
  40300c:	sxtw	x1, w20
  403010:	bl	401b00 <realloc@plt>
  403014:	cbnz	x0, 402ffc <feof@plt+0x117c>
  403018:	mov	x0, x19
  40301c:	mov	x19, #0x0                   	// #0
  403020:	bl	401ae0 <free@plt>
  403024:	b	402fe4 <feof@plt+0x1164>
  403028:	mov	x1, #0x0                   	// #0
  40302c:	str	wzr, [x0, #256]
  403030:	str	xzr, [x0, #264]
  403034:	strb	wzr, [x0, x1]
  403038:	add	x1, x1, #0x1
  40303c:	cmp	x1, #0x100
  403040:	b.ne	403034 <feof@plt+0x11b4>  // b.any
  403044:	ret
  403048:	stp	xzr, xzr, [x0]
  40304c:	ret
  403050:	stp	x29, x30, [sp, #-48]!
  403054:	mov	x29, sp
  403058:	stp	x19, x20, [sp, #16]
  40305c:	mov	x19, x0
  403060:	stp	x21, x22, [sp, #32]
  403064:	mov	x21, x1
  403068:	mov	w22, #0x100                 	// #256
  40306c:	mov	x0, x21
  403070:	bl	401e80 <feof@plt>
  403074:	mov	w20, w0
  403078:	cbnz	w0, 403100 <feof@plt+0x1280>
  40307c:	ldr	x0, [x19, #8]
  403080:	cbnz	x0, 4030cc <feof@plt+0x124c>
  403084:	mov	x0, #0x110                 	// #272
  403088:	bl	40923c <_Znwm@@Base>
  40308c:	bl	403028 <feof@plt+0x11a8>
  403090:	stp	x0, x0, [x19]
  403094:	mov	x3, x21
  403098:	ldr	x0, [x19, #8]
  40309c:	mov	x1, #0x1                   	// #1
  4030a0:	ldr	w2, [x0, #256]
  4030a4:	sub	w2, w22, w2
  4030a8:	sxtw	x2, w2
  4030ac:	bl	4019f0 <fread@plt>
  4030b0:	cmp	w0, #0x0
  4030b4:	b.le	403104 <feof@plt+0x1284>
  4030b8:	ldr	x2, [x19, #8]
  4030bc:	ldr	w1, [x2, #256]
  4030c0:	add	w0, w1, w0
  4030c4:	str	w0, [x2, #256]
  4030c8:	b	40306c <feof@plt+0x11ec>
  4030cc:	ldr	w0, [x0, #256]
  4030d0:	cmp	w0, #0x100
  4030d4:	b.ne	403094 <feof@plt+0x1214>  // b.any
  4030d8:	mov	x0, #0x110                 	// #272
  4030dc:	bl	40923c <_Znwm@@Base>
  4030e0:	mov	x2, x0
  4030e4:	bl	403028 <feof@plt+0x11a8>
  4030e8:	ldr	x0, [x19, #8]
  4030ec:	str	x2, [x0, #264]
  4030f0:	ldr	x0, [x19, #8]
  4030f4:	ldr	x0, [x0, #264]
  4030f8:	str	x0, [x19, #8]
  4030fc:	b	403094 <feof@plt+0x1214>
  403100:	mov	w20, #0x1                   	// #1
  403104:	mov	w0, w20
  403108:	ldp	x19, x20, [sp, #16]
  40310c:	ldp	x21, x22, [sp, #32]
  403110:	ldp	x29, x30, [sp], #48
  403114:	ret
  403118:	stp	x29, x30, [sp, #-80]!
  40311c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  403120:	add	x1, x1, #0x3cb
  403124:	mov	x29, sp
  403128:	str	x21, [sp, #32]
  40312c:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403130:	stp	x19, x20, [sp, #16]
  403134:	mov	x20, x0
  403138:	str	x0, [x21, #4032]
  40313c:	bl	401d70 <strcmp@plt>
  403140:	cbnz	w0, 403184 <feof@plt+0x1304>
  403144:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403148:	ldr	x19, [x0, #3792]
  40314c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403150:	add	x0, x0, #0xef0
  403154:	mov	x1, x19
  403158:	add	x0, x0, #0x10
  40315c:	bl	403050 <feof@plt+0x11d0>
  403160:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403164:	ldr	x0, [x0, #3792]
  403168:	cmp	x0, x19
  40316c:	b.eq	403178 <feof@plt+0x12f8>  // b.none
  403170:	mov	x0, x19
  403174:	bl	401aa0 <fclose@plt>
  403178:	str	xzr, [x21, #4032]
  40317c:	mov	w0, #0x1                   	// #1
  403180:	b	4031e0 <feof@plt+0x1360>
  403184:	mov	x0, x20
  403188:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40318c:	add	x1, x1, #0x81e
  403190:	bl	401d40 <fopen@plt>
  403194:	mov	x19, x0
  403198:	cbnz	x0, 40314c <feof@plt+0x12cc>
  40319c:	mov	x1, x20
  4031a0:	add	x0, sp, #0x30
  4031a4:	bl	4047d4 <feof@plt+0x2954>
  4031a8:	bl	401cd0 <__errno_location@plt>
  4031ac:	ldr	w0, [x0]
  4031b0:	bl	401b40 <strerror@plt>
  4031b4:	mov	x1, x0
  4031b8:	add	x0, sp, #0x40
  4031bc:	bl	4047d4 <feof@plt+0x2954>
  4031c0:	add	x2, sp, #0x40
  4031c4:	add	x1, sp, #0x30
  4031c8:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031cc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  4031d0:	add	x3, x3, #0xfa8
  4031d4:	add	x0, x0, #0xfd1
  4031d8:	bl	404bb4 <feof@plt+0x2d34>
  4031dc:	mov	w0, #0x0                   	// #0
  4031e0:	ldp	x19, x20, [sp, #16]
  4031e4:	ldr	x21, [sp, #32]
  4031e8:	ldp	x29, x30, [sp], #80
  4031ec:	ret
  4031f0:	stp	x29, x30, [sp, #-48]!
  4031f4:	mov	x0, x3
  4031f8:	mov	x29, sp
  4031fc:	stp	x19, x20, [sp, #16]
  403200:	mov	x20, x1
  403204:	mov	x19, x3
  403208:	str	x21, [sp, #32]
  40320c:	mov	x21, x2
  403210:	bl	401a50 <strlen@plt>
  403214:	ldr	x5, [x20]
  403218:	mov	w6, #0x0                   	// #0
  40321c:	ldr	w4, [x21]
  403220:	cbz	x5, 40327c <feof@plt+0x13fc>
  403224:	ldr	w8, [x5, #256]
  403228:	sxtw	x3, w6
  40322c:	sxtw	x4, w4
  403230:	mov	w1, w4
  403234:	mov	w6, w3
  403238:	cmp	w8, w4
  40323c:	b.le	4032a8 <feof@plt+0x1428>
  403240:	cmp	w0, w3
  403244:	b.le	403284 <feof@plt+0x1404>
  403248:	ldrb	w7, [x5, x4]
  40324c:	add	x4, x4, #0x1
  403250:	ldrb	w2, [x19, x3]
  403254:	add	x3, x3, #0x1
  403258:	cmp	w7, w2
  40325c:	b.eq	403230 <feof@plt+0x13b0>  // b.none
  403260:	ldrb	w2, [x5, w1, sxtw]
  403264:	ldrb	w1, [x19, w6, sxtw]
  403268:	cmp	w2, w1
  40326c:	b.ne	40327c <feof@plt+0x13fc>  // b.any
  403270:	mov	w4, #0x0                   	// #0
  403274:	ldr	x5, [x5, #264]
  403278:	b	403220 <feof@plt+0x13a0>
  40327c:	mov	w0, #0x0                   	// #0
  403280:	b	403298 <feof@plt+0x1418>
  403284:	cmp	w3, w0
  403288:	b.ne	403260 <feof@plt+0x13e0>  // b.any
  40328c:	str	w1, [x21]
  403290:	mov	w0, #0x1                   	// #1
  403294:	str	x5, [x20]
  403298:	ldp	x19, x20, [sp, #16]
  40329c:	ldr	x21, [sp, #32]
  4032a0:	ldp	x29, x30, [sp], #48
  4032a4:	ret
  4032a8:	cmp	w3, w0
  4032ac:	b.ne	403270 <feof@plt+0x13f0>  // b.any
  4032b0:	b	40328c <feof@plt+0x140c>
  4032b4:	stp	x29, x30, [sp, #-64]!
  4032b8:	mov	x29, sp
  4032bc:	stp	x21, x22, [sp, #32]
  4032c0:	mov	x21, x0
  4032c4:	ldr	x0, [x1]
  4032c8:	stp	x19, x20, [sp, #16]
  4032cc:	mov	x20, x2
  4032d0:	ldr	w2, [x2]
  4032d4:	str	w2, [sp, #60]
  4032d8:	cbz	x0, 403474 <feof@plt+0x15f4>
  4032dc:	ldr	w4, [x0, #256]
  4032e0:	mov	x19, x1
  4032e4:	mov	w22, w3
  4032e8:	ldr	w1, [sp, #60]
  4032ec:	cmp	w4, w1
  4032f0:	b.le	4033a4 <feof@plt+0x1524>
  4032f4:	ldrb	w3, [x0, w1, sxtw]
  4032f8:	cmp	w3, #0xa
  4032fc:	b.eq	40339c <feof@plt+0x151c>  // b.none
  403300:	cmp	w3, #0x5c
  403304:	b.eq	4033a4 <feof@plt+0x1524>  // b.none
  403308:	add	w1, w1, #0x1
  40330c:	str	w1, [sp, #60]
  403310:	b	4032e8 <feof@plt+0x1468>
  403314:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403318:	add	x0, x0, #0x17
  40331c:	b	403428 <feof@plt+0x15a8>
  403320:	adrp	x3, 40b000 <_ZdlPvm@@Base+0x1d64>
  403324:	add	x2, sp, #0x3c
  403328:	add	x3, x3, #0x22
  40332c:	mov	x1, x19
  403330:	mov	x0, x21
  403334:	bl	4031f0 <feof@plt+0x1370>
  403338:	cbz	w0, 403364 <feof@plt+0x14e4>
  40333c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403340:	add	x0, x0, #0x3c
  403344:	bl	402c10 <feof@plt+0xd90>
  403348:	cbz	w22, 403358 <feof@plt+0x14d8>
  40334c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403350:	add	x0, x0, #0x47
  403354:	b	403428 <feof@plt+0x15a8>
  403358:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40335c:	add	x0, x0, #0x4d
  403360:	b	403428 <feof@plt+0x15a8>
  403364:	ldr	x2, [x19]
  403368:	ldr	w0, [sp, #60]
  40336c:	ldr	w1, [x2, #256]
  403370:	cmp	w1, w0
  403374:	b.le	40342c <feof@plt+0x15ac>
  403378:	str	w0, [x20]
  40337c:	add	w1, w0, #0x1
  403380:	add	x0, x2, w0, sxtw
  403384:	str	w1, [sp, #60]
  403388:	mov	w1, #0x1                   	// #1
  40338c:	bl	402b9c <feof@plt+0xd1c>
  403390:	b	40342c <feof@plt+0x15ac>
  403394:	str	w1, [x20]
  403398:	b	403474 <feof@plt+0x15f4>
  40339c:	add	w1, w1, #0x1
  4033a0:	str	w1, [sp, #60]
  4033a4:	ldr	w1, [sp, #60]
  4033a8:	add	x0, x0, w2, sxtw
  4033ac:	sub	w1, w1, w2
  4033b0:	bl	402b9c <feof@plt+0xd1c>
  4033b4:	ldr	w0, [sp, #60]
  4033b8:	cmp	w0, #0xff
  4033bc:	b.gt	40342c <feof@plt+0x15ac>
  4033c0:	ldr	x1, [x19]
  4033c4:	ldrb	w0, [x1, w0, sxtw]
  4033c8:	cmp	w0, #0x5c
  4033cc:	b.ne	40342c <feof@plt+0x15ac>  // b.any
  4033d0:	adrp	x3, 40a000 <_ZdlPvm@@Base+0xd64>
  4033d4:	add	x2, sp, #0x3c
  4033d8:	add	x3, x3, #0xfe5
  4033dc:	mov	x1, x19
  4033e0:	mov	x0, x21
  4033e4:	bl	4031f0 <feof@plt+0x1370>
  4033e8:	cbz	w0, 403320 <feof@plt+0x14a0>
  4033ec:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4033f0:	add	x0, x0, #0x1
  4033f4:	bl	402c10 <feof@plt+0xd90>
  4033f8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4033fc:	add	x0, x0, #0x598
  403400:	bl	402c10 <feof@plt+0xd90>
  403404:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403408:	ldr	x0, [x0, #3856]
  40340c:	bl	402c10 <feof@plt+0xd90>
  403410:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403414:	add	x0, x0, #0x6
  403418:	bl	402c10 <feof@plt+0xd90>
  40341c:	cbz	w22, 403314 <feof@plt+0x1494>
  403420:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403424:	add	x0, x0, #0xc
  403428:	bl	402c10 <feof@plt+0xd90>
  40342c:	ldr	x2, [x19]
  403430:	ldr	w1, [sp, #60]
  403434:	ldr	w0, [x2, #256]
  403438:	cmp	w0, w1
  40343c:	b.ne	403394 <feof@plt+0x1514>  // b.any
  403440:	ldr	x1, [x2, #264]
  403444:	str	wzr, [x20]
  403448:	str	x1, [x19]
  40344c:	cbz	x1, 403474 <feof@plt+0x15f4>
  403450:	sub	w0, w0, #0x1
  403454:	ldrb	w0, [x1, w0, sxtw]
  403458:	cmp	w0, #0xa
  40345c:	b.eq	403474 <feof@plt+0x15f4>  // b.none
  403460:	mov	w3, w22
  403464:	mov	x2, x20
  403468:	mov	x1, x19
  40346c:	mov	x0, x21
  403470:	bl	4032b4 <feof@plt+0x1434>
  403474:	ldp	x19, x20, [sp, #16]
  403478:	ldp	x21, x22, [sp, #32]
  40347c:	ldp	x29, x30, [sp], #64
  403480:	ret
  403484:	stp	x29, x30, [sp, #-64]!
  403488:	mov	x29, sp
  40348c:	stp	x19, x20, [sp, #16]
  403490:	ldr	w19, [x2]
  403494:	ldr	x20, [x1]
  403498:	stp	x21, x22, [sp, #32]
  40349c:	mov	x21, x2
  4034a0:	str	x23, [sp, #48]
  4034a4:	cbz	x20, 4034fc <feof@plt+0x167c>
  4034a8:	ldr	w23, [x20, #256]
  4034ac:	sxtw	x19, w19
  4034b0:	mov	w22, w19
  4034b4:	cmp	w23, w19
  4034b8:	b.le	4034e8 <feof@plt+0x1668>
  4034bc:	ldrb	w0, [x20, x19]
  4034c0:	add	x19, x19, #0x1
  4034c4:	bl	401ab0 <isspace@plt>
  4034c8:	cbnz	w0, 4034b0 <feof@plt+0x1630>
  4034cc:	mov	w0, #0x1                   	// #1
  4034d0:	str	w22, [x21]
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldp	x21, x22, [sp, #32]
  4034dc:	ldr	x23, [sp, #48]
  4034e0:	ldp	x29, x30, [sp], #64
  4034e4:	ret
  4034e8:	cmp	w23, w19
  4034ec:	b.ne	4034cc <feof@plt+0x164c>  // b.any
  4034f0:	mov	w19, #0x0                   	// #0
  4034f4:	ldr	x20, [x20, #264]
  4034f8:	b	4034a4 <feof@plt+0x1624>
  4034fc:	mov	w0, #0x0                   	// #0
  403500:	b	4034d4 <feof@plt+0x1654>
  403504:	ldr	x3, [x1]
  403508:	ldr	w0, [x2]
  40350c:	cbz	x3, 40353c <feof@plt+0x16bc>
  403510:	ldr	w5, [x3, #256]
  403514:	sxtw	x0, w0
  403518:	sub	x7, x3, #0x1
  40351c:	mov	w4, w0
  403520:	cmp	w5, w0
  403524:	b.le	403540 <feof@plt+0x16c0>
  403528:	add	x0, x0, #0x1
  40352c:	ldrb	w6, [x7, x0]
  403530:	cmp	w6, #0xa
  403534:	b.ne	40351c <feof@plt+0x169c>  // b.any
  403538:	str	w4, [x2]
  40353c:	ret
  403540:	cmp	w5, w0
  403544:	b.ne	403538 <feof@plt+0x16b8>  // b.any
  403548:	ldr	x0, [x3, #264]
  40354c:	str	wzr, [x2]
  403550:	str	x0, [x1]
  403554:	b	403504 <feof@plt+0x1684>
  403558:	stp	x29, x30, [sp, #-48]!
  40355c:	mov	x29, sp
  403560:	stp	x19, x20, [sp, #16]
  403564:	mov	x19, x0
  403568:	mov	w20, w1
  40356c:	ldr	x0, [x0]
  403570:	str	wzr, [sp, #36]
  403574:	str	x0, [sp, #40]
  403578:	ldr	x0, [sp, #40]
  40357c:	cbz	x0, 403598 <feof@plt+0x1718>
  403580:	mov	w3, w20
  403584:	add	x2, sp, #0x24
  403588:	add	x1, sp, #0x28
  40358c:	mov	x0, x19
  403590:	bl	4032b4 <feof@plt+0x1434>
  403594:	b	403578 <feof@plt+0x16f8>
  403598:	ldp	x19, x20, [sp, #16]
  40359c:	ldp	x29, x30, [sp], #48
  4035a0:	ret
  4035a4:	stp	w1, w2, [x0, #8]
  4035a8:	ldr	x1, [sp]
  4035ac:	str	xzr, [x0]
  4035b0:	stp	w3, w4, [x0, #16]
  4035b4:	str	x1, [x0, #24]
  4035b8:	stp	w6, w7, [x0, #32]
  4035bc:	str	w5, [x0, #40]
  4035c0:	ret
  4035c4:	ldr	x0, [x0, #24]
  4035c8:	cbz	x0, 4035d0 <feof@plt+0x1750>
  4035cc:	b	401ae0 <free@plt>
  4035d0:	ret
  4035d4:	stp	x29, x30, [sp, #-32]!
  4035d8:	mov	x29, sp
  4035dc:	stp	x19, x20, [sp, #16]
  4035e0:	mov	x20, x0
  4035e4:	ldr	x19, [x20]
  4035e8:	cbz	x19, 40360c <feof@plt+0x178c>
  4035ec:	ldr	x0, [x19]
  4035f0:	str	x0, [x20]
  4035f4:	mov	x0, x19
  4035f8:	bl	4035c4 <feof@plt+0x1744>
  4035fc:	mov	x0, x19
  403600:	mov	x1, #0x30                  	// #48
  403604:	bl	40929c <_ZdlPvm@@Base>
  403608:	b	4035e4 <feof@plt+0x1764>
  40360c:	ldp	x19, x20, [sp, #16]
  403610:	ldp	x29, x30, [sp], #32
  403614:	ret
  403618:	stp	xzr, xzr, [x0]
  40361c:	str	wzr, [x0, #16]
  403620:	ret
  403624:	cmp	w0, w1
  403628:	csel	w0, w0, w1, le
  40362c:	ret
  403630:	cmp	w0, w1
  403634:	csel	w0, w0, w1, ge  // ge = tcont
  403638:	ret
  40363c:	ldr	x2, [x0]
  403640:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  403644:	mov	w3, #0x7                   	// #7
  403648:	ldr	w0, [x0, #632]
  40364c:	mul	w0, w0, w3
  403650:	cbz	x2, 403674 <feof@plt+0x17f4>
  403654:	ldr	w3, [x2, #40]
  403658:	cmp	w3, w1
  40365c:	b.ne	40366c <feof@plt+0x17ec>  // b.any
  403660:	ldr	w3, [x2, #16]
  403664:	cmp	w0, w3
  403668:	csel	w0, w0, w3, ge  // ge = tcont
  40366c:	ldr	x2, [x2]
  403670:	b	403650 <feof@plt+0x17d0>
  403674:	ret
  403678:	sub	sp, sp, #0x50
  40367c:	stp	x29, x30, [sp, #16]
  403680:	add	x29, sp, #0x10
  403684:	stp	x21, x22, [sp, #48]
  403688:	adrp	x21, 420000 <_Znam@GLIBCXX_3.4>
  40368c:	stp	x23, x24, [sp, #64]
  403690:	add	x23, x21, #0x278
  403694:	mov	x24, x0
  403698:	stp	x19, x20, [sp, #32]
  40369c:	ldr	w0, [x23, #4]
  4036a0:	cmp	w0, w1
  4036a4:	b.eq	4037a8 <feof@plt+0x1928>  // b.none
  4036a8:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036ac:	mov	w20, w1
  4036b0:	cmp	w0, #0x0
  4036b4:	add	x19, x19, #0xef0
  4036b8:	b.le	4036cc <feof@plt+0x184c>
  4036bc:	ldr	x0, [x19, #40]
  4036c0:	bl	401ba0 <unlink@plt>
  4036c4:	ldr	x0, [x19, #48]
  4036c8:	bl	401ba0 <unlink@plt>
  4036cc:	ldr	w0, [x19, #56]
  4036d0:	cbz	w0, 4036f4 <feof@plt+0x1874>
  4036d4:	adrp	x22, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036d8:	mov	w2, w20
  4036dc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4036e0:	add	x1, x1, #0x53
  4036e4:	ldr	x0, [x22, #3808]
  4036e8:	bl	401a60 <fprintf@plt>
  4036ec:	ldr	x0, [x22, #3808]
  4036f0:	bl	401c90 <fflush@plt>
  4036f4:	ldr	x3, [x19, #48]
  4036f8:	mov	w1, w20
  4036fc:	ldr	x2, [x19, #64]
  403700:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403704:	add	x0, x0, #0x59
  403708:	bl	402f14 <feof@plt+0x1094>
  40370c:	mov	x22, x0
  403710:	cbnz	x0, 403720 <feof@plt+0x18a0>
  403714:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403718:	add	x0, x0, #0x71
  40371c:	bl	402b4c <feof@plt+0xccc>
  403720:	mov	x0, x22
  403724:	mov	w1, #0x1                   	// #1
  403728:	bl	402df8 <feof@plt+0xf78>
  40372c:	ldr	x8, [x19, #72]
  403730:	mov	w1, w20
  403734:	mov	x0, x24
  403738:	bl	40363c <feof@plt+0x17bc>
  40373c:	ldr	w5, [x23, #8]
  403740:	adrp	x4, 40b000 <_ZdlPvm@@Base+0x1d64>
  403744:	ldr	w3, [x21, #632]
  403748:	add	x4, x4, #0x7e
  40374c:	ldr	x1, [x19, #48]
  403750:	str	x1, [sp]
  403754:	mul	w0, w0, w5
  403758:	mov	x1, x8
  40375c:	ldr	x7, [x19, #40]
  403760:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  403764:	ldr	x6, [x19, #80]
  403768:	add	x2, x2, #0x4f7
  40376c:	sdiv	w3, w0, w3
  403770:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403774:	add	x0, x0, #0x85
  403778:	bl	402f14 <feof@plt+0x1094>
  40377c:	mov	x19, x0
  403780:	cbnz	x0, 403790 <feof@plt+0x1910>
  403784:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403788:	add	x0, x0, #0x71
  40378c:	bl	402b4c <feof@plt+0xccc>
  403790:	mov	w1, #0x1                   	// #1
  403794:	mov	x0, x19
  403798:	bl	402df8 <feof@plt+0xf78>
  40379c:	mov	x0, x19
  4037a0:	bl	401ae0 <free@plt>
  4037a4:	str	w20, [x23, #4]
  4037a8:	mov	w0, #0x0                   	// #0
  4037ac:	ldp	x29, x30, [sp, #16]
  4037b0:	ldp	x19, x20, [sp, #32]
  4037b4:	ldp	x21, x22, [sp, #48]
  4037b8:	ldp	x23, x24, [sp, #64]
  4037bc:	add	sp, sp, #0x50
  4037c0:	ret
  4037c4:	sub	sp, sp, #0x70
  4037c8:	stp	x29, x30, [sp, #16]
  4037cc:	add	x29, sp, #0x10
  4037d0:	stp	x19, x20, [sp, #32]
  4037d4:	ldr	w20, [x1, #8]
  4037d8:	stp	x21, x22, [sp, #48]
  4037dc:	cmn	w20, #0x1
  4037e0:	stp	x23, x24, [sp, #64]
  4037e4:	stp	x25, x26, [sp, #80]
  4037e8:	str	x27, [sp, #96]
  4037ec:	b.eq	403944 <feof@plt+0x1ac4>  // b.none
  4037f0:	mov	x21, x1
  4037f4:	adrp	x1, 420000 <_Znam@GLIBCXX_3.4>
  4037f8:	add	x2, x1, #0x278
  4037fc:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403800:	ldr	w25, [x1, #632]
  403804:	add	x24, x24, #0xef0
  403808:	ldr	w1, [x21, #40]
  40380c:	ldr	w23, [x2, #8]
  403810:	ldp	w19, w26, [x21, #12]
  403814:	ldr	w27, [x21, #20]
  403818:	ldr	w22, [x24, #88]
  40381c:	bl	403678 <feof@plt+0x17f8>
  403820:	cbnz	w0, 403908 <feof@plt+0x1a88>
  403824:	cmp	w20, w26
  403828:	mul	w0, w23, w22
  40382c:	csel	w2, w20, w26, le
  403830:	mov	w5, #0x48                  	// #72
  403834:	ldr	x6, [x24, #40]
  403838:	adrp	x7, 40b000 <_ZdlPvm@@Base+0x1d64>
  40383c:	mul	w2, w2, w23
  403840:	add	x7, x7, #0x4f7
  403844:	sdiv	w0, w0, w5
  403848:	mov	x1, x7
  40384c:	sdiv	w2, w2, w25
  403850:	cmp	w2, #0x0
  403854:	csel	w2, w2, wzr, ge  // ge = tcont
  403858:	cmp	w19, w27
  40385c:	csel	w3, w19, w27, le
  403860:	mul	w3, w3, w23
  403864:	sdiv	w3, w3, w25
  403868:	adds	w3, w3, w0
  40386c:	csel	w3, w3, wzr, pl  // pl = nfrst
  403870:	cmp	w19, w27
  403874:	csel	w5, w19, w27, ge  // ge = tcont
  403878:	cmp	w20, w26
  40387c:	csel	w4, w20, w26, ge  // ge = tcont
  403880:	mul	w5, w5, w23
  403884:	mul	w4, w4, w23
  403888:	sdiv	w5, w5, w25
  40388c:	sdiv	w4, w4, w25
  403890:	add	w5, w5, w0
  403894:	ldr	x0, [x21, #24]
  403898:	str	x0, [sp, #8]
  40389c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4038a0:	add	x0, x0, #0x15a
  4038a4:	str	x0, [sp]
  4038a8:	sub	w5, w5, w3
  4038ac:	sub	w4, w4, w2
  4038b0:	add	w5, w5, #0x2
  4038b4:	add	w4, w4, #0x1
  4038b8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4038bc:	add	x0, x0, #0x119
  4038c0:	bl	402f14 <feof@plt+0x1094>
  4038c4:	mov	x19, x0
  4038c8:	cbnz	x0, 4038d8 <feof@plt+0x1a58>
  4038cc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4038d0:	add	x0, x0, #0x71
  4038d4:	bl	402b4c <feof@plt+0xccc>
  4038d8:	mov	x0, x19
  4038dc:	mov	w1, #0x0                   	// #0
  4038e0:	bl	402df8 <feof@plt+0xf78>
  4038e4:	mov	x0, x19
  4038e8:	ldp	x29, x30, [sp, #16]
  4038ec:	ldp	x19, x20, [sp, #32]
  4038f0:	ldp	x21, x22, [sp, #48]
  4038f4:	ldp	x23, x24, [sp, #64]
  4038f8:	ldp	x25, x26, [sp, #80]
  4038fc:	ldr	x27, [sp, #96]
  403900:	add	sp, sp, #0x70
  403904:	b	401ae0 <free@plt>
  403908:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40390c:	ldr	w2, [x21, #40]
  403910:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  403914:	add	x1, x1, #0x187
  403918:	ldr	x0, [x19, #3808]
  40391c:	bl	401a60 <fprintf@plt>
  403920:	ldr	x0, [x19, #3808]
  403924:	ldp	x29, x30, [sp, #16]
  403928:	ldp	x19, x20, [sp, #32]
  40392c:	ldp	x21, x22, [sp, #48]
  403930:	ldp	x23, x24, [sp, #64]
  403934:	ldp	x25, x26, [sp, #80]
  403938:	ldr	x27, [sp, #96]
  40393c:	add	sp, sp, #0x70
  403940:	b	401c90 <fflush@plt>
  403944:	ldp	x29, x30, [sp, #16]
  403948:	ldp	x19, x20, [sp, #32]
  40394c:	ldp	x21, x22, [sp, #48]
  403950:	ldp	x23, x24, [sp, #64]
  403954:	ldp	x25, x26, [sp, #80]
  403958:	ldr	x27, [sp, #96]
  40395c:	add	sp, sp, #0x70
  403960:	ret
  403964:	stp	x29, x30, [sp, #-80]!
  403968:	mov	x29, sp
  40396c:	stp	x19, x20, [sp, #16]
  403970:	mov	x19, x0
  403974:	mov	w20, w7
  403978:	mov	x0, #0x30                  	// #48
  40397c:	stp	x21, x22, [sp, #32]
  403980:	mov	w22, w5
  403984:	mov	w21, w6
  403988:	stp	x23, x24, [sp, #48]
  40398c:	mov	w24, w3
  403990:	mov	w23, w4
  403994:	stp	x25, x26, [sp, #64]
  403998:	mov	w26, w1
  40399c:	mov	w25, w2
  4039a0:	bl	40923c <_Znwm@@Base>
  4039a4:	ldr	x1, [sp, #80]
  4039a8:	str	x1, [x0, #24]
  4039ac:	ldr	x1, [x19]
  4039b0:	str	xzr, [x0]
  4039b4:	stp	w26, w25, [x0, #8]
  4039b8:	stp	w24, w23, [x0, #16]
  4039bc:	stp	w21, w20, [x0, #32]
  4039c0:	str	w22, [x0, #40]
  4039c4:	cbnz	x1, 4039e8 <feof@plt+0x1b68>
  4039c8:	str	x0, [x19]
  4039cc:	ldp	x21, x22, [sp, #32]
  4039d0:	ldp	x23, x24, [sp, #48]
  4039d4:	ldp	x25, x26, [sp, #64]
  4039d8:	str	x0, [x19, #8]
  4039dc:	ldp	x19, x20, [sp, #16]
  4039e0:	ldp	x29, x30, [sp], #80
  4039e4:	ret
  4039e8:	ldr	x1, [x19, #8]
  4039ec:	str	x0, [x1]
  4039f0:	b	4039cc <feof@plt+0x1b4c>
  4039f4:	stp	x29, x30, [sp, #-32]!
  4039f8:	mov	x29, sp
  4039fc:	stp	x19, x20, [sp, #16]
  403a00:	mov	x20, x0
  403a04:	ldr	x19, [x0]
  403a08:	cbz	x19, 403a20 <feof@plt+0x1ba0>
  403a0c:	mov	x1, x19
  403a10:	mov	x0, x20
  403a14:	bl	4037c4 <feof@plt+0x1944>
  403a18:	ldr	x19, [x19]
  403a1c:	b	403a08 <feof@plt+0x1b88>
  403a20:	ldp	x19, x20, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #32
  403a28:	ret
  403a2c:	stp	x29, x30, [sp, #-64]!
  403a30:	mov	x29, sp
  403a34:	stp	x19, x20, [sp, #16]
  403a38:	add	w20, w0, #0x2
  403a3c:	sbfiz	x20, x20, #3, #32
  403a40:	stp	x21, x22, [sp, #32]
  403a44:	mov	w21, w0
  403a48:	mov	x22, x1
  403a4c:	mov	x0, x20
  403a50:	str	x23, [sp, #48]
  403a54:	mov	x23, x2
  403a58:	bl	401da0 <malloc@plt>
  403a5c:	mov	x19, x0
  403a60:	cbnz	x0, 403a70 <feof@plt+0x1bf0>
  403a64:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403a68:	add	x0, x0, #0x1ac
  403a6c:	bl	402b4c <feof@plt+0xccc>
  403a70:	cmp	w21, #0x0
  403a74:	b.le	403aa4 <feof@plt+0x1c24>
  403a78:	ldr	x0, [x22]
  403a7c:	mov	x3, #0x1                   	// #1
  403a80:	str	x0, [x19]
  403a84:	add	x0, x19, #0x8
  403a88:	str	x23, [x19, x3, lsl #3]
  403a8c:	cmp	w21, w3
  403a90:	b.le	403aac <feof@plt+0x1c2c>
  403a94:	ldr	x1, [x22, x3, lsl #3]
  403a98:	str	x1, [x0, x3, lsl #3]
  403a9c:	add	x3, x3, #0x1
  403aa0:	b	403a8c <feof@plt+0x1c0c>
  403aa4:	mov	x3, #0x0                   	// #0
  403aa8:	b	403a84 <feof@plt+0x1c04>
  403aac:	add	x20, x19, x20
  403ab0:	mov	x0, x19
  403ab4:	ldp	x21, x22, [sp, #32]
  403ab8:	ldr	x23, [sp, #48]
  403abc:	stur	xzr, [x20, #-8]
  403ac0:	ldp	x19, x20, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #64
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-64]!
  403ad0:	mov	x29, sp
  403ad4:	stp	x19, x20, [sp, #16]
  403ad8:	add	w20, w0, #0x2
  403adc:	sbfiz	x20, x20, #3, #32
  403ae0:	stp	x21, x22, [sp, #32]
  403ae4:	mov	w21, w0
  403ae8:	mov	x22, x2
  403aec:	mov	x0, x20
  403af0:	str	x23, [sp, #48]
  403af4:	mov	x23, x1
  403af8:	bl	401da0 <malloc@plt>
  403afc:	mov	x19, x0
  403b00:	cbnz	x0, 403b10 <feof@plt+0x1c90>
  403b04:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403b08:	add	x0, x0, #0x1ac
  403b0c:	bl	402b4c <feof@plt+0xccc>
  403b10:	mov	x3, #0x0                   	// #0
  403b14:	cmp	w21, w3
  403b18:	b.le	403b2c <feof@plt+0x1cac>
  403b1c:	ldr	x0, [x23, x3, lsl #3]
  403b20:	str	x0, [x19, x3, lsl #3]
  403b24:	add	x3, x3, #0x1
  403b28:	b	403b14 <feof@plt+0x1c94>
  403b2c:	sub	x21, x20, #0x10
  403b30:	add	x20, x19, x20
  403b34:	mov	x0, x22
  403b38:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  403b3c:	ldr	x23, [sp, #48]
  403b40:	str	x0, [x19, x21]
  403b44:	ldp	x21, x22, [sp, #32]
  403b48:	stur	xzr, [x20, #-8]
  403b4c:	mov	x0, x19
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	ldp	x29, x30, [sp], #64
  403b58:	ret
  403b5c:	stp	x29, x30, [sp, #-64]!
  403b60:	mov	w2, w0
  403b64:	mov	x29, sp
  403b68:	stp	x21, x22, [sp, #32]
  403b6c:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b70:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x1d64>
  403b74:	stp	x19, x20, [sp, #16]
  403b78:	mov	w20, w0
  403b7c:	add	x22, x22, #0x1c3
  403b80:	ldr	x0, [x21, #3808]
  403b84:	mov	x19, #0x0                   	// #0
  403b88:	str	x23, [sp, #48]
  403b8c:	mov	x23, x1
  403b90:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  403b94:	add	x1, x1, #0x1b3
  403b98:	bl	401a60 <fprintf@plt>
  403b9c:	ldr	x0, [x21, #3808]
  403ba0:	cmp	w20, w19
  403ba4:	b.le	403bbc <feof@plt+0x1d3c>
  403ba8:	ldr	x2, [x23, x19, lsl #3]
  403bac:	mov	x1, x22
  403bb0:	add	x19, x19, #0x1
  403bb4:	bl	401a60 <fprintf@plt>
  403bb8:	b	403b9c <feof@plt+0x1d1c>
  403bbc:	ldp	x19, x20, [sp, #16]
  403bc0:	mov	x1, x0
  403bc4:	ldp	x21, x22, [sp, #32]
  403bc8:	mov	w0, #0xa                   	// #10
  403bcc:	ldr	x23, [sp, #48]
  403bd0:	ldp	x29, x30, [sp], #64
  403bd4:	b	401c60 <fputc@plt>
  403bd8:	ret
  403bdc:	stp	x29, x30, [sp, #-128]!
  403be0:	mov	x29, sp
  403be4:	stp	x19, x20, [sp, #16]
  403be8:	mov	w19, w1
  403bec:	mov	x20, x3
  403bf0:	stp	x21, x22, [sp, #32]
  403bf4:	str	x23, [sp, #48]
  403bf8:	mov	x23, x0
  403bfc:	add	x0, sp, #0x48
  403c00:	bl	401a20 <pipe@plt>
  403c04:	tbz	w0, #31, 403c14 <feof@plt+0x1d94>
  403c08:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403c0c:	add	x0, x0, #0x1c7
  403c10:	bl	402b4c <feof@plt+0xccc>
  403c14:	bl	401d10 <fork@plt>
  403c18:	mov	w21, w0
  403c1c:	cmp	w0, #0x0
  403c20:	b.ge	403c48 <feof@plt+0x1dc8>  // b.tcont
  403c24:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403c28:	add	x0, x0, #0x1cc
  403c2c:	bl	402b4c <feof@plt+0xccc>
  403c30:	mov	w0, #0x0                   	// #0
  403c34:	ldp	x19, x20, [sp, #16]
  403c38:	ldp	x21, x22, [sp, #32]
  403c3c:	ldr	x23, [sp, #48]
  403c40:	ldp	x29, x30, [sp], #128
  403c44:	ret
  403c48:	ldr	w1, [sp, #72]
  403c4c:	b.ne	403d14 <feof@plt+0x1e94>  // b.any
  403c50:	bl	402c38 <feof@plt+0xdb8>
  403c54:	ldr	w0, [sp, #76]
  403c58:	bl	401d60 <close@plt>
  403c5c:	tbz	w0, #31, 403c6c <feof@plt+0x1dec>
  403c60:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  403c64:	add	x0, x0, #0xf8b
  403c68:	bl	402b4c <feof@plt+0xccc>
  403c6c:	cmp	w19, #0x1
  403c70:	b.ne	403cac <feof@plt+0x1e2c>  // b.any
  403c74:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c78:	add	x21, x21, #0xef0
  403c7c:	mov	w1, #0x180                 	// #384
  403c80:	ldr	x0, [x21, #64]
  403c84:	bl	401b90 <creat@plt>
  403c88:	mov	w1, w0
  403c8c:	mov	w0, w19
  403c90:	bl	402c38 <feof@plt+0xdb8>
  403c94:	ldr	x0, [x21, #96]
  403c98:	mov	w1, #0x180                 	// #384
  403c9c:	bl	401b90 <creat@plt>
  403ca0:	mov	w1, w0
  403ca4:	mov	w0, #0x2                   	// #2
  403ca8:	bl	402c38 <feof@plt+0xdb8>
  403cac:	ldr	x0, [x20]
  403cb0:	mov	x1, x20
  403cb4:	bl	401a00 <execvp@plt>
  403cb8:	ldr	x1, [x20]
  403cbc:	add	x0, sp, #0x50
  403cc0:	bl	4047d4 <feof@plt+0x2954>
  403cc4:	bl	401cd0 <__errno_location@plt>
  403cc8:	ldr	w0, [x0]
  403ccc:	bl	401b40 <strerror@plt>
  403cd0:	mov	x1, x0
  403cd4:	add	x0, sp, #0x60
  403cd8:	bl	4047d4 <feof@plt+0x2954>
  403cdc:	add	x0, sp, #0x70
  403ce0:	mov	x1, #0x0                   	// #0
  403ce4:	bl	4047d4 <feof@plt+0x2954>
  403ce8:	add	x3, sp, #0x70
  403cec:	add	x2, sp, #0x60
  403cf0:	add	x1, sp, #0x50
  403cf4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403cf8:	add	x0, x0, #0x1d1
  403cfc:	bl	404bb4 <feof@plt+0x2d34>
  403d00:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d04:	ldr	x0, [x0, #3808]
  403d08:	bl	401c90 <fflush@plt>
  403d0c:	mov	w0, #0x1                   	// #1
  403d10:	bl	401e20 <exit@plt>
  403d14:	mov	w0, w1
  403d18:	bl	401d60 <close@plt>
  403d1c:	tbz	w0, #31, 403d2c <feof@plt+0x1eac>
  403d20:	adrp	x0, 40a000 <_ZdlPvm@@Base+0xd64>
  403d24:	add	x0, x0, #0xf8b
  403d28:	bl	402b4c <feof@plt+0xccc>
  403d2c:	ldr	w20, [sp, #76]
  403d30:	cmp	w20, #0x1
  403d34:	b.eq	403d7c <feof@plt+0x1efc>  // b.none
  403d38:	mov	w0, #0x1                   	// #1
  403d3c:	bl	401ce0 <dup@plt>
  403d40:	mov	w22, w0
  403d44:	tbz	w0, #31, 403d6c <feof@plt+0x1eec>
  403d48:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d4c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  403d50:	add	x1, x1, #0x1e6
  403d54:	mov	w2, #0x1                   	// #1
  403d58:	ldr	x0, [x0, #3808]
  403d5c:	bl	401a60 <fprintf@plt>
  403d60:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403d64:	add	x0, x0, #0x20d
  403d68:	bl	402b4c <feof@plt+0xccc>
  403d6c:	mov	w1, w20
  403d70:	mov	w20, w22
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	bl	402c38 <feof@plt+0xdb8>
  403d7c:	cmp	w19, #0x0
  403d80:	mov	x0, x23
  403d84:	cset	w1, eq  // eq = none
  403d88:	str	w20, [sp, #76]
  403d8c:	bl	403558 <feof@plt+0x16d8>
  403d90:	ldr	w1, [sp, #76]
  403d94:	mov	w0, #0x1                   	// #1
  403d98:	bl	402c38 <feof@plt+0xdb8>
  403d9c:	add	x0, sp, #0x70
  403da0:	bl	401b10 <wait@plt>
  403da4:	cmp	w21, w0
  403da8:	b.eq	403c30 <feof@plt+0x1db0>  // b.none
  403dac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403db0:	add	x0, x0, #0x211
  403db4:	b	403c2c <feof@plt+0x1dac>
  403db8:	stp	x29, x30, [sp, #-112]!
  403dbc:	mov	x29, sp
  403dc0:	stp	x23, x24, [sp, #48]
  403dc4:	adrp	x23, 420000 <_Znam@GLIBCXX_3.4>
  403dc8:	add	x23, x23, #0x278
  403dcc:	stp	x19, x20, [sp, #16]
  403dd0:	mov	w19, w1
  403dd4:	mov	x20, x2
  403dd8:	stp	x21, x22, [sp, #32]
  403ddc:	mov	x22, x0
  403de0:	add	x0, sp, #0x60
  403de4:	stp	x25, x26, [sp, #64]
  403de8:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  403dec:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  403df0:	str	x27, [sp, #80]
  403df4:	bl	409d94 <_ZdlPvm@@Base+0xaf8>
  403df8:	ldr	w27, [x23, #12]
  403dfc:	adrp	x26, 40b000 <_ZdlPvm@@Base+0x1d64>
  403e00:	add	x24, x24, #0x216
  403e04:	add	x25, x25, #0x223
  403e08:	add	x26, x26, #0x21b
  403e0c:	mov	x21, #0x0                   	// #0
  403e10:	cmp	w19, w21
  403e14:	b.le	403e3c <feof@plt+0x1fbc>
  403e18:	ldr	x0, [x20, x21, lsl #3]
  403e1c:	mov	x1, x24
  403e20:	bl	401d70 <strcmp@plt>
  403e24:	cbnz	w0, 403e34 <feof@plt+0x1fb4>
  403e28:	cmp	w27, #0x0
  403e2c:	csel	x0, x26, x25, eq  // eq = none
  403e30:	str	x0, [x20, x21, lsl #3]
  403e34:	add	x21, x21, #0x1
  403e38:	b	403e10 <feof@plt+0x1f90>
  403e3c:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e40:	add	x21, x21, #0xef0
  403e44:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403e48:	add	x0, x0, #0x22a
  403e4c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  403e50:	add	x2, x2, #0x230
  403e54:	ldr	w1, [x21, #104]
  403e58:	sub	w19, w19, w1
  403e5c:	str	x0, [x20, w1, sxtw #3]
  403e60:	add	x1, x20, w1, sxtw #3
  403e64:	mov	w0, w19
  403e68:	bl	403a2c <feof@plt+0x1bac>
  403e6c:	mov	x20, x0
  403e70:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  403e74:	add	w24, w19, #0x1
  403e78:	add	x1, x1, #0x233
  403e7c:	add	x0, sp, #0x60
  403e80:	bl	409f0c <_ZdlPvm@@Base+0xc70>
  403e84:	ldr	x1, [x21, #112]
  403e88:	add	x0, sp, #0x60
  403e8c:	bl	40a04c <_ZdlPvm@@Base+0xdb0>
  403e90:	add	x0, sp, #0x60
  403e94:	mov	w1, #0x0                   	// #0
  403e98:	bl	4040e8 <feof@plt+0x2268>
  403e9c:	ldr	x2, [sp, #96]
  403ea0:	mov	x1, x20
  403ea4:	mov	w0, w24
  403ea8:	bl	403acc <feof@plt+0x1c4c>
  403eac:	ldr	w2, [x23, #12]
  403eb0:	mov	x1, x0
  403eb4:	add	w0, w19, #0x2
  403eb8:	cbnz	w2, 403eec <feof@plt+0x206c>
  403ebc:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  403ec0:	add	x2, x2, #0x249
  403ec4:	bl	403acc <feof@plt+0x1c4c>
  403ec8:	ldr	w2, [x21, #120]
  403ecc:	mov	x1, x0
  403ed0:	add	w0, w19, #0x3
  403ed4:	cbz	w2, 403eec <feof@plt+0x206c>
  403ed8:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  403edc:	add	x2, x2, #0x253
  403ee0:	bl	403acc <feof@plt+0x1c4c>
  403ee4:	mov	x1, x0
  403ee8:	add	w0, w19, #0x4
  403eec:	mov	x3, x1
  403ef0:	mov	w2, w0
  403ef4:	mov	w1, #0x0                   	// #0
  403ef8:	mov	x0, x22
  403efc:	bl	403bdc <feof@plt+0x1d5c>
  403f00:	b	403f18 <feof@plt+0x2098>
  403f04:	mov	x19, x0
  403f08:	add	x0, sp, #0x60
  403f0c:	bl	409ea8 <_ZdlPvm@@Base+0xc0c>
  403f10:	mov	x0, x19
  403f14:	bl	401e30 <_Unwind_Resume@plt>
  403f18:	mov	w19, w0
  403f1c:	add	x0, sp, #0x60
  403f20:	bl	409ea8 <_ZdlPvm@@Base+0xc0c>
  403f24:	mov	w0, w19
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	ldp	x25, x26, [sp, #64]
  403f38:	ldr	x27, [sp, #80]
  403f3c:	ldp	x29, x30, [sp], #112
  403f40:	ret
  403f44:	stp	x29, x30, [sp, #-96]!
  403f48:	mov	x29, sp
  403f4c:	stp	x23, x24, [sp, #48]
  403f50:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  403f54:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  403f58:	add	x23, x23, #0x223
  403f5c:	add	x24, x24, #0x216
  403f60:	stp	x25, x26, [sp, #64]
  403f64:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  403f68:	add	x25, x25, #0x21b
  403f6c:	stp	x21, x22, [sp, #32]
  403f70:	mov	x21, #0x0                   	// #0
  403f74:	mov	x22, x0
  403f78:	add	x0, sp, #0x50
  403f7c:	stp	x19, x20, [sp, #16]
  403f80:	mov	w19, w1
  403f84:	mov	x20, x2
  403f88:	bl	409d94 <_ZdlPvm@@Base+0xaf8>
  403f8c:	cmp	w19, w21
  403f90:	b.le	403fc4 <feof@plt+0x2144>
  403f94:	ldr	x26, [x20, x21, lsl #3]
  403f98:	mov	x1, x23
  403f9c:	mov	x0, x26
  403fa0:	bl	401d70 <strcmp@plt>
  403fa4:	cbz	w0, 403fb8 <feof@plt+0x2138>
  403fa8:	mov	x1, x25
  403fac:	mov	x0, x26
  403fb0:	bl	401d70 <strcmp@plt>
  403fb4:	cbnz	w0, 403fbc <feof@plt+0x213c>
  403fb8:	str	x24, [x20, x21, lsl #3]
  403fbc:	add	x21, x21, #0x1
  403fc0:	b	403f8c <feof@plt+0x210c>
  403fc4:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403fc8:	add	x21, x21, #0xef0
  403fcc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  403fd0:	add	x0, x0, #0x22a
  403fd4:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  403fd8:	add	x2, x2, #0x256
  403fdc:	ldr	w1, [x21, #104]
  403fe0:	sub	w19, w19, w1
  403fe4:	str	x0, [x20, w1, sxtw #3]
  403fe8:	add	x1, x20, w1, sxtw #3
  403fec:	mov	w0, w19
  403ff0:	bl	403acc <feof@plt+0x1c4c>
  403ff4:	mov	x20, x0
  403ff8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  403ffc:	add	w23, w19, #0x1
  404000:	add	x1, x1, #0x233
  404004:	add	x0, sp, #0x50
  404008:	bl	409f0c <_ZdlPvm@@Base+0xc70>
  40400c:	ldr	x1, [x21, #112]
  404010:	add	x0, sp, #0x50
  404014:	bl	40a04c <_ZdlPvm@@Base+0xdb0>
  404018:	add	x0, sp, #0x50
  40401c:	mov	w1, #0x0                   	// #0
  404020:	bl	4040e8 <feof@plt+0x2268>
  404024:	ldr	x2, [sp, #80]
  404028:	mov	x1, x20
  40402c:	mov	w0, w23
  404030:	bl	403acc <feof@plt+0x1c4c>
  404034:	mov	x1, x0
  404038:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  40403c:	add	w0, w19, #0x2
  404040:	add	x2, x2, #0x262
  404044:	bl	403acc <feof@plt+0x1c4c>
  404048:	mov	x1, x0
  40404c:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  404050:	add	w20, w19, #0x3
  404054:	ldr	w0, [x0, #644]
  404058:	cbnz	w0, 404094 <feof@plt+0x2214>
  40405c:	ldr	w0, [x21, #120]
  404060:	cbz	w0, 40407c <feof@plt+0x21fc>
  404064:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  404068:	mov	w0, w20
  40406c:	add	x2, x2, #0x249
  404070:	bl	403acc <feof@plt+0x1c4c>
  404074:	mov	x1, x0
  404078:	add	w20, w19, #0x4
  40407c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  404080:	mov	w0, w20
  404084:	add	x2, x2, #0x253
  404088:	bl	403acc <feof@plt+0x1c4c>
  40408c:	mov	x1, x0
  404090:	add	w20, w20, #0x1
  404094:	mov	x3, x1
  404098:	mov	w2, w20
  40409c:	mov	x0, x22
  4040a0:	mov	w1, #0x1                   	// #1
  4040a4:	bl	403bdc <feof@plt+0x1d5c>
  4040a8:	b	4040c0 <feof@plt+0x2240>
  4040ac:	mov	x19, x0
  4040b0:	add	x0, sp, #0x50
  4040b4:	bl	409ea8 <_ZdlPvm@@Base+0xc0c>
  4040b8:	mov	x0, x19
  4040bc:	bl	401e30 <_Unwind_Resume@plt>
  4040c0:	mov	w19, w0
  4040c4:	add	x0, sp, #0x50
  4040c8:	bl	409ea8 <_ZdlPvm@@Base+0xc0c>
  4040cc:	mov	w0, w19
  4040d0:	ldp	x19, x20, [sp, #16]
  4040d4:	ldp	x21, x22, [sp, #32]
  4040d8:	ldp	x23, x24, [sp, #48]
  4040dc:	ldp	x25, x26, [sp, #64]
  4040e0:	ldp	x29, x30, [sp], #96
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-32]!
  4040ec:	mov	x29, sp
  4040f0:	stp	x19, x20, [sp, #16]
  4040f4:	and	w20, w1, #0xff
  4040f8:	mov	x19, x0
  4040fc:	ldp	w2, w1, [x0, #8]
  404100:	cmp	w2, w1
  404104:	b.lt	40410c <feof@plt+0x228c>  // b.tstop
  404108:	bl	40a018 <_ZdlPvm@@Base+0xd7c>
  40410c:	ldr	w0, [x19, #8]
  404110:	ldr	x2, [x19]
  404114:	add	w1, w0, #0x1
  404118:	str	w1, [x19, #8]
  40411c:	strb	w20, [x2, w0, sxtw]
  404120:	mov	x0, x19
  404124:	ldp	x19, x20, [sp, #16]
  404128:	ldp	x29, x30, [sp], #32
  40412c:	ret
  404130:	and	w0, w0, #0xff
  404134:	sub	w1, w0, #0x9
  404138:	cmp	w0, #0x20
  40413c:	and	w1, w1, #0xff
  404140:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  404144:	cset	w0, ls  // ls = plast
  404148:	ret
  40414c:	stp	x29, x30, [sp, #-32]!
  404150:	mov	x29, sp
  404154:	stp	x19, x20, [sp, #16]
  404158:	mov	x19, x0
  40415c:	mov	x20, x1
  404160:	mov	x0, #0x1000                	// #4096
  404164:	bl	401da0 <malloc@plt>
  404168:	str	x0, [x19]
  40416c:	cbnz	x0, 40417c <feof@plt+0x22fc>
  404170:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  404174:	add	x0, x0, #0x1ac
  404178:	bl	402b4c <feof@plt+0xccc>
  40417c:	mov	w0, #0x1                   	// #1
  404180:	str	w0, [x19, #32]
  404184:	ldrb	w0, [x20]
  404188:	stp	xzr, xzr, [x19, #8]
  40418c:	cbz	w0, 4041dc <feof@plt+0x235c>
  404190:	mov	w0, #0x0                   	// #0
  404194:	bl	401ce0 <dup@plt>
  404198:	str	w0, [x19, #36]
  40419c:	tbz	w0, #31, 4041ac <feof@plt+0x232c>
  4041a0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4041a4:	add	x0, x0, #0x6f0
  4041a8:	bl	402b4c <feof@plt+0xccc>
  4041ac:	mov	w0, #0x0                   	// #0
  4041b0:	bl	401d60 <close@plt>
  4041b4:	mov	x0, x20
  4041b8:	mov	w1, #0x0                   	// #0
  4041bc:	bl	401a80 <open@plt>
  4041c0:	cbz	w0, 4041d8 <feof@plt+0x2358>
  4041c4:	ldp	x19, x20, [sp, #16]
  4041c8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4041cc:	ldp	x29, x30, [sp], #32
  4041d0:	add	x0, x0, #0x6fa
  4041d4:	b	402b4c <feof@plt+0xccc>
  4041d8:	str	x20, [x19, #24]
  4041dc:	ldp	x19, x20, [sp, #16]
  4041e0:	ldp	x29, x30, [sp], #32
  4041e4:	ret
  4041e8:	stp	x29, x30, [sp, #-32]!
  4041ec:	mov	x29, sp
  4041f0:	str	x19, [sp, #16]
  4041f4:	mov	x19, x0
  4041f8:	ldr	x0, [x0]
  4041fc:	cbz	x0, 404204 <feof@plt+0x2384>
  404200:	bl	401ae0 <free@plt>
  404204:	mov	w0, #0x0                   	// #0
  404208:	bl	401d60 <close@plt>
  40420c:	ldr	w0, [x19, #36]
  404210:	bl	401ce0 <dup@plt>
  404214:	tbz	w0, #31, 404224 <feof@plt+0x23a4>
  404218:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40421c:	add	x0, x0, #0x713
  404220:	bl	402b4c <feof@plt+0xccc>
  404224:	ldr	w0, [x19, #36]
  404228:	bl	401d60 <close@plt>
  40422c:	ldr	x19, [sp, #16]
  404230:	ldp	x29, x30, [sp], #32
  404234:	ret
  404238:	stp	x29, x30, [sp, #-16]!
  40423c:	mov	x29, sp
  404240:	bl	401e20 <exit@plt>
  404244:	stp	x29, x30, [sp, #-48]!
  404248:	mov	x29, sp
  40424c:	str	x19, [sp, #16]
  404250:	mov	x19, x0
  404254:	ldr	w0, [x0, #8]
  404258:	cmp	w0, #0x0
  40425c:	b.le	40427c <feof@plt+0x23fc>
  404260:	ldr	x1, [x19]
  404264:	sub	w0, w0, #0x1
  404268:	str	w0, [x19, #8]
  40426c:	ldrb	w0, [x1, w0, sxtw]
  404270:	ldr	x19, [sp, #16]
  404274:	ldp	x29, x30, [sp], #48
  404278:	ret
  40427c:	add	x1, sp, #0x2f
  404280:	mov	x2, #0x1                   	// #1
  404284:	mov	w0, #0x0                   	// #0
  404288:	bl	401b30 <read@plt>
  40428c:	cmp	x0, #0x1
  404290:	b.ne	4042c0 <feof@plt+0x2440>  // b.any
  404294:	ldr	w0, [x19, #16]
  404298:	cbz	w0, 4042a4 <feof@plt+0x2424>
  40429c:	ldrb	w0, [sp, #47]
  4042a0:	bl	401bb0 <putchar@plt>
  4042a4:	ldrb	w0, [sp, #47]
  4042a8:	cmp	w0, #0xa
  4042ac:	b.ne	404270 <feof@plt+0x23f0>  // b.any
  4042b0:	ldr	w1, [x19, #32]
  4042b4:	add	w1, w1, #0x1
  4042b8:	str	w1, [x19, #32]
  4042bc:	b	404270 <feof@plt+0x23f0>
  4042c0:	mov	w0, #0x1                   	// #1
  4042c4:	str	w0, [x19, #20]
  4042c8:	mov	w0, #0xff                  	// #255
  4042cc:	b	404270 <feof@plt+0x23f0>
  4042d0:	stp	x29, x30, [sp, #-32]!
  4042d4:	mov	x29, sp
  4042d8:	stp	x19, x20, [sp, #16]
  4042dc:	and	w19, w1, #0xff
  4042e0:	ldr	w1, [x0, #8]
  4042e4:	cmp	w1, #0xfff
  4042e8:	b.gt	404310 <feof@plt+0x2490>
  4042ec:	ldr	x2, [x0]
  4042f0:	strb	w19, [x2, w1, sxtw]
  4042f4:	ldr	w1, [x0, #8]
  4042f8:	add	w1, w1, #0x1
  4042fc:	str	w1, [x0, #8]
  404300:	mov	w0, w19
  404304:	ldp	x19, x20, [sp, #16]
  404308:	ldp	x29, x30, [sp], #32
  40430c:	ret
  404310:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404314:	adrp	x4, 40b000 <_ZdlPvm@@Base+0x1d64>
  404318:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  40431c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404320:	ldr	x0, [x20, #3808]
  404324:	add	x4, x4, #0x721
  404328:	add	x2, x2, #0x762
  40432c:	add	x1, x1, #0x780
  404330:	mov	w3, #0x93                  	// #147
  404334:	bl	401a60 <fprintf@plt>
  404338:	cbz	w0, 404300 <feof@plt+0x2480>
  40433c:	ldr	x0, [x20, #3808]
  404340:	bl	401c90 <fflush@plt>
  404344:	cbz	w0, 404300 <feof@plt+0x2480>
  404348:	mov	w0, #0x1                   	// #1
  40434c:	bl	401e20 <exit@plt>
  404350:	stp	x29, x30, [sp, #-32]!
  404354:	mov	x29, sp
  404358:	str	x19, [sp, #16]
  40435c:	mov	x19, x0
  404360:	mov	x0, x19
  404364:	bl	404244 <feof@plt+0x23c4>
  404368:	mov	w1, w0
  40436c:	mov	x0, x19
  404370:	bl	4042d0 <feof@plt+0x2450>
  404374:	and	w0, w0, #0xff
  404378:	cmp	w0, #0xa
  40437c:	b.eq	404394 <feof@plt+0x2514>  // b.none
  404380:	ldr	w0, [x19, #20]
  404384:	cbnz	w0, 404394 <feof@plt+0x2514>
  404388:	mov	x0, x19
  40438c:	bl	404244 <feof@plt+0x23c4>
  404390:	b	404360 <feof@plt+0x24e0>
  404394:	ldr	x19, [sp, #16]
  404398:	ldp	x29, x30, [sp], #32
  40439c:	ret
  4043a0:	stp	x29, x30, [sp, #-32]!
  4043a4:	mov	x29, sp
  4043a8:	str	x19, [sp, #16]
  4043ac:	mov	x19, x0
  4043b0:	mov	x0, x19
  4043b4:	bl	404244 <feof@plt+0x23c4>
  4043b8:	mov	w1, w0
  4043bc:	mov	x0, x19
  4043c0:	bl	4042d0 <feof@plt+0x2450>
  4043c4:	bl	404130 <feof@plt+0x22b0>
  4043c8:	cbz	w0, 4043e0 <feof@plt+0x2560>
  4043cc:	ldr	w0, [x19, #20]
  4043d0:	cbz	w0, 404404 <feof@plt+0x2584>
  4043d4:	ldr	x19, [sp, #16]
  4043d8:	ldp	x29, x30, [sp], #32
  4043dc:	ret
  4043e0:	mov	x0, x19
  4043e4:	bl	404244 <feof@plt+0x23c4>
  4043e8:	mov	w1, w0
  4043ec:	mov	x0, x19
  4043f0:	bl	4042d0 <feof@plt+0x2450>
  4043f4:	and	w0, w0, #0xff
  4043f8:	cmp	w0, #0x23
  4043fc:	b.eq	4043cc <feof@plt+0x254c>  // b.none
  404400:	b	4043d4 <feof@plt+0x2554>
  404404:	mov	x0, x19
  404408:	bl	404244 <feof@plt+0x23c4>
  40440c:	and	w0, w0, #0xff
  404410:	cmp	w0, #0x23
  404414:	b.ne	4043b0 <feof@plt+0x2530>  // b.any
  404418:	mov	x0, x19
  40441c:	bl	404350 <feof@plt+0x24d0>
  404420:	b	4043b0 <feof@plt+0x2530>
  404424:	stp	x29, x30, [sp, #-96]!
  404428:	mov	x29, sp
  40442c:	stp	x19, x20, [sp, #16]
  404430:	mov	x20, x1
  404434:	stp	x21, x22, [sp, #32]
  404438:	mov	x21, x0
  40443c:	mov	x0, x1
  404440:	stp	x23, x24, [sp, #48]
  404444:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  404448:	add	x24, x24, #0x790
  40444c:	stp	x25, x26, [sp, #64]
  404450:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  404454:	add	x25, x25, #0x762
  404458:	str	x27, [sp, #80]
  40445c:	bl	401a50 <strlen@plt>
  404460:	mov	x23, x0
  404464:	mov	w26, w0
  404468:	mov	x22, #0x0                   	// #0
  40446c:	adrp	x27, 40b000 <_ZdlPvm@@Base+0x1d64>
  404470:	mov	w19, w22
  404474:	cmp	w26, w22
  404478:	b.le	4044e4 <feof@plt+0x2664>
  40447c:	mov	x0, x21
  404480:	bl	404244 <feof@plt+0x23c4>
  404484:	mov	w1, w0
  404488:	mov	x0, x21
  40448c:	bl	4042d0 <feof@plt+0x2450>
  404490:	ldrb	w1, [x20, x22]
  404494:	cmp	w1, w0, uxtb
  404498:	b.ne	404514 <feof@plt+0x2694>  // b.any
  40449c:	mov	x0, x21
  4044a0:	bl	404244 <feof@plt+0x23c4>
  4044a4:	ldrb	w1, [x20, x22]
  4044a8:	cmp	w1, w0, uxtb
  4044ac:	b.eq	40450c <feof@plt+0x268c>  // b.none
  4044b0:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044b4:	mov	x4, x24
  4044b8:	mov	x2, x25
  4044bc:	add	x1, x27, #0x780
  4044c0:	ldr	x0, [x19, #3808]
  4044c4:	mov	w3, #0xc9                  	// #201
  4044c8:	bl	401a60 <fprintf@plt>
  4044cc:	cbz	w0, 40450c <feof@plt+0x268c>
  4044d0:	ldr	x0, [x19, #3808]
  4044d4:	bl	401c90 <fflush@plt>
  4044d8:	cbz	w0, 40450c <feof@plt+0x268c>
  4044dc:	mov	w0, #0x1                   	// #1
  4044e0:	bl	401e20 <exit@plt>
  4044e4:	cmp	w22, w23
  4044e8:	b.ne	404514 <feof@plt+0x2694>  // b.any
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	ldp	x19, x20, [sp, #16]
  4044f4:	ldp	x21, x22, [sp, #32]
  4044f8:	ldp	x23, x24, [sp, #48]
  4044fc:	ldp	x25, x26, [sp, #64]
  404500:	ldr	x27, [sp, #80]
  404504:	ldp	x29, x30, [sp], #96
  404508:	ret
  40450c:	add	x22, x22, #0x1
  404510:	b	404470 <feof@plt+0x25f0>
  404514:	sub	w19, w19, #0x1
  404518:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x1d64>
  40451c:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  404520:	add	x22, x22, #0x790
  404524:	sxtw	x19, w19
  404528:	add	x23, x23, #0x762
  40452c:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  404530:	cmn	w19, #0x1
  404534:	b.eq	404584 <feof@plt+0x2704>  // b.none
  404538:	ldrb	w1, [x20, x19]
  40453c:	mov	x0, x21
  404540:	bl	4042d0 <feof@plt+0x2450>
  404544:	ldrb	w1, [x20, x19]
  404548:	cmp	w1, w0, uxtb
  40454c:	b.eq	40457c <feof@plt+0x26fc>  // b.none
  404550:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404554:	mov	x4, x22
  404558:	mov	x2, x23
  40455c:	add	x1, x25, #0x780
  404560:	ldr	x0, [x24, #3808]
  404564:	mov	w3, #0xd3                  	// #211
  404568:	bl	401a60 <fprintf@plt>
  40456c:	cbz	w0, 40457c <feof@plt+0x26fc>
  404570:	ldr	x0, [x24, #3808]
  404574:	bl	401c90 <fflush@plt>
  404578:	cbnz	w0, 4044dc <feof@plt+0x265c>
  40457c:	sub	x19, x19, #0x1
  404580:	b	404530 <feof@plt+0x26b0>
  404584:	mov	w0, #0x0                   	// #0
  404588:	b	4044f0 <feof@plt+0x2670>
  40458c:	stp	x29, x30, [sp, #-64]!
  404590:	mov	x29, sp
  404594:	stp	x21, x22, [sp, #32]
  404598:	mov	x21, x0
  40459c:	stp	x19, x20, [sp, #16]
  4045a0:	str	x23, [sp, #48]
  4045a4:	bl	404244 <feof@plt+0x23c4>
  4045a8:	and	w19, w0, #0xff
  4045ac:	mov	w0, w19
  4045b0:	bl	404130 <feof@plt+0x22b0>
  4045b4:	mov	w20, w0
  4045b8:	cbz	w0, 4045c4 <feof@plt+0x2744>
  4045bc:	mov	x0, x21
  4045c0:	b	4045a4 <feof@plt+0x2724>
  4045c4:	cmp	w19, #0x2d
  4045c8:	b.ne	404604 <feof@plt+0x2784>  // b.any
  4045cc:	mov	x0, x21
  4045d0:	bl	404244 <feof@plt+0x23c4>
  4045d4:	and	w19, w0, #0xff
  4045d8:	mov	w22, #0xffffffff            	// #-1
  4045dc:	mov	w23, #0xa                   	// #10
  4045e0:	sub	w0, w19, #0x30
  4045e4:	and	w1, w0, #0xff
  4045e8:	cmp	w1, #0x9
  4045ec:	b.hi	40460c <feof@plt+0x278c>  // b.pmore
  4045f0:	madd	w20, w20, w23, w0
  4045f4:	mov	x0, x21
  4045f8:	bl	404244 <feof@plt+0x23c4>
  4045fc:	and	w19, w0, #0xff
  404600:	b	4045e0 <feof@plt+0x2760>
  404604:	mov	w22, #0x1                   	// #1
  404608:	b	4045dc <feof@plt+0x275c>
  40460c:	mov	w1, w19
  404610:	mov	x0, x21
  404614:	bl	4042d0 <feof@plt+0x2450>
  404618:	cmp	w19, w0, uxtb
  40461c:	b.eq	404660 <feof@plt+0x27e0>  // b.none
  404620:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404624:	adrp	x4, 40b000 <_ZdlPvm@@Base+0x1d64>
  404628:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  40462c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404630:	ldr	x0, [x19, #3808]
  404634:	add	x4, x4, #0x790
  404638:	add	x2, x2, #0x762
  40463c:	add	x1, x1, #0x780
  404640:	mov	w3, #0x10c                 	// #268
  404644:	bl	401a60 <fprintf@plt>
  404648:	cbz	w0, 404660 <feof@plt+0x27e0>
  40464c:	ldr	x0, [x19, #3808]
  404650:	bl	401c90 <fflush@plt>
  404654:	cbz	w0, 404660 <feof@plt+0x27e0>
  404658:	mov	w0, #0x1                   	// #1
  40465c:	bl	401e20 <exit@plt>
  404660:	mul	w0, w20, w22
  404664:	ldp	x19, x20, [sp, #16]
  404668:	ldp	x21, x22, [sp, #32]
  40466c:	ldr	x23, [sp, #48]
  404670:	ldp	x29, x30, [sp], #64
  404674:	ret
  404678:	stp	x29, x30, [sp, #-32]!
  40467c:	mov	x29, sp
  404680:	stp	x19, x20, [sp, #16]
  404684:	mov	x20, x0
  404688:	bl	40458c <feof@plt+0x270c>
  40468c:	mov	w19, w0
  404690:	mov	x0, x20
  404694:	bl	404244 <feof@plt+0x23c4>
  404698:	mov	w1, w0
  40469c:	and	w0, w0, #0xff
  4046a0:	cmp	w0, #0x2e
  4046a4:	mov	x0, x20
  4046a8:	b.ne	4046e8 <feof@plt+0x2868>  // b.any
  4046ac:	bl	40458c <feof@plt+0x270c>
  4046b0:	mov	w1, #0xa                   	// #10
  4046b4:	mov	w2, w1
  4046b8:	cmp	w0, w1
  4046bc:	b.le	4046c8 <feof@plt+0x2848>
  4046c0:	mul	w1, w1, w2
  4046c4:	b	4046b8 <feof@plt+0x2838>
  4046c8:	scvtf	d0, w0
  4046cc:	scvtf	d1, w1
  4046d0:	fdiv	d1, d0, d1
  4046d4:	scvtf	d0, w19
  4046d8:	fadd	d0, d1, d0
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldp	x29, x30, [sp], #32
  4046e4:	ret
  4046e8:	bl	4042d0 <feof@plt+0x2450>
  4046ec:	scvtf	d0, w19
  4046f0:	b	4046dc <feof@plt+0x285c>
  4046f4:	mov	x12, #0x1030                	// #4144
  4046f8:	sub	sp, sp, x12
  4046fc:	stp	x29, x30, [sp]
  404700:	mov	x29, sp
  404704:	stp	x19, x20, [sp, #16]
  404708:	mov	x20, x0
  40470c:	stp	x21, x22, [sp, #32]
  404710:	bl	404244 <feof@plt+0x23c4>
  404714:	and	w2, w0, #0xff
  404718:	mov	w0, w2
  40471c:	bl	404130 <feof@plt+0x22b0>
  404720:	cbz	w0, 40475c <feof@plt+0x28dc>
  404724:	mov	x0, x20
  404728:	b	404710 <feof@plt+0x2890>
  40472c:	add	x19, x19, #0x1
  404730:	bl	404130 <feof@plt+0x22b0>
  404734:	cbz	w0, 404764 <feof@plt+0x28e4>
  404738:	mov	x0, x21
  40473c:	strb	wzr, [x21, w22, sxtw]
  404740:	bl	401a50 <strlen@plt>
  404744:	add	x0, x0, #0x1
  404748:	bl	401da0 <malloc@plt>
  40474c:	mov	x19, x0
  404750:	mov	x1, x21
  404754:	bl	401b50 <strcpy@plt>
  404758:	b	404790 <feof@plt+0x2910>
  40475c:	add	x21, sp, #0x30
  404760:	mov	x19, #0x0                   	// #0
  404764:	ldr	w0, [x20, #20]
  404768:	mov	w22, w19
  40476c:	cbnz	w0, 404738 <feof@plt+0x28b8>
  404770:	mov	x0, x20
  404774:	strb	w2, [x21, x19]
  404778:	bl	404244 <feof@plt+0x23c4>
  40477c:	add	w22, w19, #0x1
  404780:	and	w2, w0, #0xff
  404784:	cmp	x19, #0xfff
  404788:	b.ne	40472c <feof@plt+0x28ac>  // b.any
  40478c:	mov	x19, #0x0                   	// #0
  404790:	mov	x0, x19
  404794:	mov	x12, #0x1030                	// #4144
  404798:	ldp	x29, x30, [sp]
  40479c:	ldp	x19, x20, [sp, #16]
  4047a0:	ldp	x21, x22, [sp, #32]
  4047a4:	add	sp, sp, x12
  4047a8:	ret
  4047ac:	stp	x29, x30, [sp, #-16]!
  4047b0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4047b4:	add	x0, x0, #0x79e
  4047b8:	mov	x29, sp
  4047bc:	bl	401de0 <getenv@plt>
  4047c0:	cbz	x0, 4047cc <feof@plt+0x294c>
  4047c4:	adrp	x1, 420000 <_Znam@GLIBCXX_3.4>
  4047c8:	str	x0, [x1, #664]
  4047cc:	ldp	x29, x30, [sp], #16
  4047d0:	ret
  4047d4:	mov	w2, #0x1                   	// #1
  4047d8:	str	w2, [x0]
  4047dc:	cbnz	x1, 4047e8 <feof@plt+0x2968>
  4047e0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4047e4:	add	x1, x1, #0x7af
  4047e8:	str	x1, [x0, #8]
  4047ec:	ret
  4047f0:	str	wzr, [x0]
  4047f4:	ret
  4047f8:	mov	w2, #0x3                   	// #3
  4047fc:	str	w2, [x0]
  404800:	str	w1, [x0, #8]
  404804:	ret
  404808:	mov	w2, #0x4                   	// #4
  40480c:	str	w2, [x0]
  404810:	str	w1, [x0, #8]
  404814:	ret
  404818:	mov	w2, #0x2                   	// #2
  40481c:	str	w2, [x0]
  404820:	strb	w1, [x0, #8]
  404824:	ret
  404828:	mov	w1, #0x5                   	// #5
  40482c:	str	w1, [x0]
  404830:	str	d0, [x0, #8]
  404834:	ret
  404838:	ldr	w0, [x0]
  40483c:	cmp	w0, #0x0
  404840:	cset	w0, eq  // eq = none
  404844:	ret
  404848:	ldr	w1, [x0]
  40484c:	sub	w1, w1, #0x1
  404850:	cmp	w1, #0x4
  404854:	b.hi	4048e0 <feof@plt+0x2a60>  // b.pmore
  404858:	stp	x29, x30, [sp, #-32]!
  40485c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  404860:	add	x2, x2, #0x7d8
  404864:	mov	x29, sp
  404868:	str	x19, [sp, #16]
  40486c:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404870:	ldrb	w1, [x2, w1, uxtw]
  404874:	adr	x2, 404880 <feof@plt+0x2a00>
  404878:	add	x1, x2, w1, sxtb #2
  40487c:	br	x1
  404880:	ldr	w0, [x0, #8]
  404884:	bl	4086b4 <feof@plt+0x6834>
  404888:	ldr	x1, [x19, #3808]
  40488c:	ldr	x19, [sp, #16]
  404890:	ldp	x29, x30, [sp], #32
  404894:	b	4019d0 <fputs@plt>
  404898:	ldr	w0, [x0, #8]
  40489c:	bl	408720 <feof@plt+0x68a0>
  4048a0:	b	404888 <feof@plt+0x2a08>
  4048a4:	ldr	x1, [x19, #3808]
  4048a8:	ldr	x19, [sp, #16]
  4048ac:	ldp	x29, x30, [sp], #32
  4048b0:	ldrb	w0, [x0, #8]
  4048b4:	b	401a70 <putc@plt>
  4048b8:	ldr	x1, [x19, #3808]
  4048bc:	ldr	x0, [x0, #8]
  4048c0:	b	40488c <feof@plt+0x2a0c>
  4048c4:	ldr	d0, [x0, #8]
  4048c8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4048cc:	ldr	x0, [x19, #3808]
  4048d0:	add	x1, x1, #0x7b6
  4048d4:	ldr	x19, [sp, #16]
  4048d8:	ldp	x29, x30, [sp], #32
  4048dc:	b	401a60 <fprintf@plt>
  4048e0:	ret
  4048e4:	stp	x29, x30, [sp, #-80]!
  4048e8:	mov	x29, sp
  4048ec:	stp	x19, x20, [sp, #16]
  4048f0:	mov	x19, x0
  4048f4:	stp	x21, x22, [sp, #32]
  4048f8:	mov	x21, x1
  4048fc:	mov	x22, x2
  404900:	stp	x23, x24, [sp, #48]
  404904:	mov	x23, x3
  404908:	str	x25, [sp, #64]
  40490c:	cbnz	x0, 404920 <feof@plt+0x2aa0>
  404910:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404914:	mov	w0, #0x62                  	// #98
  404918:	add	x1, x1, #0x7b9
  40491c:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  404920:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1d64>
  404924:	add	x20, x20, #0x7b9
  404928:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40492c:	ldrb	w0, [x19]
  404930:	cbz	w0, 4049f0 <feof@plt+0x2b70>
  404934:	cmp	w0, #0x25
  404938:	b.ne	4049e0 <feof@plt+0x2b60>  // b.any
  40493c:	ldrb	w0, [x19, #1]
  404940:	add	x25, x19, #0x2
  404944:	cmp	w0, #0x32
  404948:	b.eq	4049c4 <feof@plt+0x2b44>  // b.none
  40494c:	b.hi	404970 <feof@plt+0x2af0>  // b.pmore
  404950:	cmp	w0, #0x25
  404954:	b.eq	404994 <feof@plt+0x2b14>  // b.none
  404958:	cmp	w0, #0x31
  40495c:	b.eq	4049a4 <feof@plt+0x2b24>  // b.none
  404960:	mov	x1, x20
  404964:	mov	w0, #0x78                  	// #120
  404968:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40496c:	b	40499c <feof@plt+0x2b1c>
  404970:	cmp	w0, #0x33
  404974:	b.ne	404960 <feof@plt+0x2ae0>  // b.any
  404978:	ldr	w0, [x23]
  40497c:	cbnz	w0, 40498c <feof@plt+0x2b0c>
  404980:	mov	x1, x20
  404984:	mov	w0, #0x74                  	// #116
  404988:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40498c:	mov	x0, x23
  404990:	b	4049bc <feof@plt+0x2b3c>
  404994:	ldr	x1, [x24, #3808]
  404998:	bl	401c60 <fputc@plt>
  40499c:	mov	x19, x25
  4049a0:	b	40492c <feof@plt+0x2aac>
  4049a4:	ldr	w0, [x21]
  4049a8:	cbnz	w0, 4049b8 <feof@plt+0x2b38>
  4049ac:	mov	x1, x20
  4049b0:	mov	w0, #0x6c                  	// #108
  4049b4:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  4049b8:	mov	x0, x21
  4049bc:	bl	404848 <feof@plt+0x29c8>
  4049c0:	b	40499c <feof@plt+0x2b1c>
  4049c4:	ldr	w0, [x22]
  4049c8:	cbnz	w0, 4049d8 <feof@plt+0x2b58>
  4049cc:	mov	x1, x20
  4049d0:	mov	w0, #0x70                  	// #112
  4049d4:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  4049d8:	mov	x0, x22
  4049dc:	b	4049bc <feof@plt+0x2b3c>
  4049e0:	ldr	x1, [x24, #3808]
  4049e4:	add	x25, x19, #0x1
  4049e8:	bl	401a70 <putc@plt>
  4049ec:	b	40499c <feof@plt+0x2b1c>
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	ldp	x21, x22, [sp, #32]
  4049f8:	ldp	x23, x24, [sp, #48]
  4049fc:	ldr	x25, [sp, #64]
  404a00:	ldp	x29, x30, [sp], #80
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-96]!
  404a0c:	mov	x29, sp
  404a10:	stp	x19, x20, [sp, #16]
  404a14:	mov	x19, x0
  404a18:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  404a1c:	str	x27, [sp, #80]
  404a20:	mov	w27, w2
  404a24:	ldr	x2, [x0, #1224]
  404a28:	stp	x21, x22, [sp, #32]
  404a2c:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a30:	stp	x23, x24, [sp, #48]
  404a34:	mov	x22, x1
  404a38:	mov	w21, w3
  404a3c:	stp	x25, x26, [sp, #64]
  404a40:	mov	x23, x4
  404a44:	mov	x24, x5
  404a48:	mov	x25, x6
  404a4c:	mov	x26, x7
  404a50:	cbz	x2, 404ac0 <feof@plt+0x2c40>
  404a54:	ldr	x0, [x20, #3808]
  404a58:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404a5c:	add	x1, x1, #0x7ee
  404a60:	bl	401a60 <fprintf@plt>
  404a64:	mov	w0, #0x1                   	// #1
  404a68:	cmp	w27, #0x0
  404a6c:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  404a70:	b.eq	404ae0 <feof@plt+0x2c60>  // b.none
  404a74:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  404a78:	mov	x0, x19
  404a7c:	add	x1, x1, #0x3cb
  404a80:	bl	401d70 <strcmp@plt>
  404a84:	cbnz	w0, 404a90 <feof@plt+0x2c10>
  404a88:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x1d64>
  404a8c:	add	x19, x19, #0x7dd
  404a90:	ldr	x0, [x20, #3808]
  404a94:	cbz	x22, 404ac8 <feof@plt+0x2c48>
  404a98:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404a9c:	mov	w4, w27
  404aa0:	mov	x3, x22
  404aa4:	mov	x2, x19
  404aa8:	add	x1, x1, #0x7f2
  404aac:	bl	401a60 <fprintf@plt>
  404ab0:	ldr	x1, [x20, #3808]
  404ab4:	mov	w0, #0x20                  	// #32
  404ab8:	bl	401c60 <fputc@plt>
  404abc:	b	404ae4 <feof@plt+0x2c64>
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	b	404a68 <feof@plt+0x2be8>
  404ac8:	mov	w3, w27
  404acc:	mov	x2, x19
  404ad0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404ad4:	add	x1, x1, #0x7fe
  404ad8:	bl	401a60 <fprintf@plt>
  404adc:	b	404ab0 <feof@plt+0x2c30>
  404ae0:	cbnz	w0, 404ab0 <feof@plt+0x2c30>
  404ae4:	cbz	w21, 404b58 <feof@plt+0x2cd8>
  404ae8:	cmp	w21, #0x2
  404aec:	b.ne	404b0c <feof@plt+0x2c8c>  // b.any
  404af0:	ldr	x1, [x20, #3808]
  404af4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  404af8:	add	x0, x0, #0x805
  404afc:	bl	4019d0 <fputs@plt>
  404b00:	ldr	x1, [x20, #3808]
  404b04:	mov	w0, #0x20                  	// #32
  404b08:	bl	401c60 <fputc@plt>
  404b0c:	mov	x3, x26
  404b10:	mov	x2, x25
  404b14:	mov	x1, x24
  404b18:	mov	x0, x23
  404b1c:	bl	4048e4 <feof@plt+0x2a64>
  404b20:	ldr	x1, [x20, #3808]
  404b24:	mov	w0, #0xa                   	// #10
  404b28:	bl	401c60 <fputc@plt>
  404b2c:	ldr	x0, [x20, #3808]
  404b30:	bl	401c90 <fflush@plt>
  404b34:	cmp	w21, #0x2
  404b38:	b.ne	404b68 <feof@plt+0x2ce8>  // b.any
  404b3c:	ldp	x19, x20, [sp, #16]
  404b40:	ldp	x21, x22, [sp, #32]
  404b44:	ldp	x23, x24, [sp, #48]
  404b48:	ldp	x25, x26, [sp, #64]
  404b4c:	ldr	x27, [sp, #80]
  404b50:	ldp	x29, x30, [sp], #96
  404b54:	b	404c5c <feof@plt+0x2ddc>
  404b58:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  404b5c:	add	x0, x0, #0x812
  404b60:	ldr	x1, [x20, #3808]
  404b64:	b	404afc <feof@plt+0x2c7c>
  404b68:	ldp	x19, x20, [sp, #16]
  404b6c:	ldp	x21, x22, [sp, #32]
  404b70:	ldp	x23, x24, [sp, #48]
  404b74:	ldp	x25, x26, [sp, #64]
  404b78:	ldr	x27, [sp, #80]
  404b7c:	ldp	x29, x30, [sp], #96
  404b80:	ret
  404b84:	mov	x6, x3
  404b88:	mov	w3, w0
  404b8c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  404b90:	mov	x5, x2
  404b94:	mov	x7, x4
  404b98:	mov	x4, x1
  404b9c:	ldr	w2, [x0, #188]
  404ba0:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ba4:	ldr	x1, [x0, #4024]
  404ba8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bac:	ldr	x0, [x0, #4032]
  404bb0:	b	404a08 <feof@plt+0x2b88>
  404bb4:	mov	x4, x3
  404bb8:	mov	x3, x2
  404bbc:	mov	x2, x1
  404bc0:	mov	x1, x0
  404bc4:	mov	w0, #0x1                   	// #1
  404bc8:	b	404b84 <feof@plt+0x2d04>
  404bcc:	mov	x4, x3
  404bd0:	mov	x3, x2
  404bd4:	mov	x2, x1
  404bd8:	mov	x1, x0
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	b	404b84 <feof@plt+0x2d04>
  404be4:	mov	x4, x3
  404be8:	mov	x3, x2
  404bec:	mov	x2, x1
  404bf0:	mov	x1, x0
  404bf4:	mov	w0, #0x2                   	// #2
  404bf8:	b	404b84 <feof@plt+0x2d04>
  404bfc:	mov	x7, x5
  404c00:	mov	x6, x4
  404c04:	mov	x5, x3
  404c08:	mov	x4, x2
  404c0c:	mov	w3, #0x1                   	// #1
  404c10:	mov	w2, w1
  404c14:	mov	x1, #0x0                   	// #0
  404c18:	b	404a08 <feof@plt+0x2b88>
  404c1c:	mov	x7, x5
  404c20:	mov	x6, x4
  404c24:	mov	x5, x3
  404c28:	mov	x4, x2
  404c2c:	mov	w3, #0x0                   	// #0
  404c30:	mov	w2, w1
  404c34:	mov	x1, #0x0                   	// #0
  404c38:	b	404a08 <feof@plt+0x2b88>
  404c3c:	mov	x7, x5
  404c40:	mov	x6, x4
  404c44:	mov	x5, x3
  404c48:	mov	x4, x2
  404c4c:	mov	w3, #0x2                   	// #2
  404c50:	mov	w2, w1
  404c54:	mov	x1, #0x0                   	// #0
  404c58:	b	404a08 <feof@plt+0x2b88>
  404c5c:	stp	x29, x30, [sp, #-16]!
  404c60:	mov	w0, #0x3                   	// #3
  404c64:	mov	x29, sp
  404c68:	bl	401e20 <exit@plt>
  404c6c:	ret
  404c70:	stp	x29, x30, [sp, #-32]!
  404c74:	mov	x29, sp
  404c78:	stp	x19, x20, [sp, #16]
  404c7c:	mov	x19, x0
  404c80:	cbz	x0, 404ccc <feof@plt+0x2e4c>
  404c84:	adrp	x20, 423000 <stderr@@GLIBC_2.17+0x1120>
  404c88:	add	x20, x20, #0xa08
  404c8c:	ldrb	w0, [x19]
  404c90:	ldrb	w0, [x20, x0]
  404c94:	cbz	w0, 404ca0 <feof@plt+0x2e20>
  404c98:	add	x19, x19, #0x1
  404c9c:	b	404c8c <feof@plt+0x2e0c>
  404ca0:	mov	x0, x19
  404ca4:	bl	401a50 <strlen@plt>
  404ca8:	add	x0, x19, x0
  404cac:	cmp	x19, x0
  404cb0:	b.cs	404cc8 <feof@plt+0x2e48>  // b.hs, b.nlast
  404cb4:	ldurb	w1, [x0, #-1]
  404cb8:	ldrb	w1, [x20, x1]
  404cbc:	cbz	w1, 404cc8 <feof@plt+0x2e48>
  404cc0:	sub	x0, x0, #0x1
  404cc4:	b	404cac <feof@plt+0x2e2c>
  404cc8:	strb	wzr, [x0]
  404ccc:	mov	x0, x19
  404cd0:	ldp	x19, x20, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #32
  404cd8:	ret
  404cdc:	stp	x29, x30, [sp, #-48]!
  404ce0:	cmp	w2, #0x0
  404ce4:	mov	x29, sp
  404ce8:	stp	x19, x20, [sp, #16]
  404cec:	mov	w19, w1
  404cf0:	mvn	w1, w1
  404cf4:	stp	x21, x22, [sp, #32]
  404cf8:	mov	w22, w0
  404cfc:	cset	w0, gt
  404d00:	mov	w21, w2
  404d04:	mov	w20, w3
  404d08:	ands	w0, w0, w1, lsr #31
  404d0c:	b.eq	404d18 <feof@plt+0x2e98>  // b.none
  404d10:	cmp	w3, #0x0
  404d14:	cset	w0, gt
  404d18:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  404d1c:	mov	w1, #0xfc                  	// #252
  404d20:	add	x2, x2, #0x81b
  404d24:	bl	407660 <feof@plt+0x57e0>
  404d28:	cbz	w19, 404d68 <feof@plt+0x2ee8>
  404d2c:	scvtf	d1, w22
  404d30:	scvtf	d0, w19
  404d34:	mov	x0, #0x400000000000        	// #70368744177664
  404d38:	movk	x0, #0x408f, lsl #48
  404d3c:	fmov	d2, x0
  404d40:	fmul	d0, d0, d1
  404d44:	scvtf	d1, w21
  404d48:	fdiv	d0, d0, d1
  404d4c:	scvtf	d1, w20
  404d50:	fdiv	d1, d1, d2
  404d54:	fmul	d0, d0, d1
  404d58:	fmov	d1, #5.000000000000000000e-01
  404d5c:	tbnz	w22, #31, 404d7c <feof@plt+0x2efc>
  404d60:	fadd	d0, d0, d1
  404d64:	fcvtzs	w19, d0
  404d68:	mov	w0, w19
  404d6c:	ldp	x19, x20, [sp, #16]
  404d70:	ldp	x21, x22, [sp, #32]
  404d74:	ldp	x29, x30, [sp], #48
  404d78:	ret
  404d7c:	fsub	d0, d0, d1
  404d80:	b	404d64 <feof@plt+0x2ee4>
  404d84:	cmp	w1, #0x0
  404d88:	stp	x29, x30, [sp, #-48]!
  404d8c:	ccmp	w2, #0x0, #0x4, ge  // ge = tcont
  404d90:	mov	x29, sp
  404d94:	stp	x19, x20, [sp, #16]
  404d98:	mov	w19, w1
  404d9c:	mov	w20, w0
  404da0:	mov	w1, #0xea                  	// #234
  404da4:	cset	w0, gt
  404da8:	str	x21, [sp, #32]
  404dac:	mov	w21, w2
  404db0:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  404db4:	add	x2, x2, #0x81b
  404db8:	bl	407660 <feof@plt+0x57e0>
  404dbc:	cbz	w19, 404de8 <feof@plt+0x2f68>
  404dc0:	mov	w1, #0x2                   	// #2
  404dc4:	sdiv	w1, w21, w1
  404dc8:	tbnz	w20, #31, 404e20 <feof@plt+0x2fa0>
  404dcc:	mov	w0, #0x7fffffff            	// #2147483647
  404dd0:	sub	w0, w0, w1
  404dd4:	sdiv	w0, w0, w19
  404dd8:	cmp	w0, w20
  404ddc:	b.lt	404dfc <feof@plt+0x2f7c>  // b.tstop
  404de0:	madd	w19, w19, w20, w1
  404de4:	sdiv	w19, w19, w21
  404de8:	mov	w0, w19
  404dec:	ldp	x19, x20, [sp, #16]
  404df0:	ldr	x21, [sp, #32]
  404df4:	ldp	x29, x30, [sp], #48
  404df8:	ret
  404dfc:	scvtf	d1, w20
  404e00:	scvtf	d0, w19
  404e04:	fmul	d0, d1, d0
  404e08:	scvtf	d1, w21
  404e0c:	fdiv	d0, d0, d1
  404e10:	fmov	d1, #5.000000000000000000e-01
  404e14:	fadd	d0, d0, d1
  404e18:	fcvtzs	w19, d0
  404e1c:	b	404de8 <feof@plt+0x2f68>
  404e20:	mov	w0, #0x80000000            	// #-2147483648
  404e24:	sub	w0, w0, w1
  404e28:	neg	w2, w20
  404e2c:	udiv	w0, w0, w19
  404e30:	cmp	w2, w0
  404e34:	b.hi	404e44 <feof@plt+0x2fc4>  // b.pmore
  404e38:	mul	w19, w19, w20
  404e3c:	sub	w19, w19, w1
  404e40:	b	404de4 <feof@plt+0x2f64>
  404e44:	scvtf	d1, w20
  404e48:	scvtf	d0, w19
  404e4c:	fmul	d0, d1, d0
  404e50:	scvtf	d1, w21
  404e54:	fdiv	d0, d0, d1
  404e58:	fmov	d1, #5.000000000000000000e-01
  404e5c:	fsub	d0, d0, d1
  404e60:	b	404e18 <feof@plt+0x2f98>
  404e64:	mov	w3, w0
  404e68:	mov	w0, w1
  404e6c:	mov	w1, w2
  404e70:	adrp	x2, 422000 <stderr@@GLIBC_2.17+0x120>
  404e74:	ldr	w2, [x2, #64]
  404e78:	cbz	w3, 404e80 <feof@plt+0x3000>
  404e7c:	b	404cdc <feof@plt+0x2e5c>
  404e80:	cmp	w2, w1
  404e84:	b.eq	404e8c <feof@plt+0x300c>  // b.none
  404e88:	b	404d84 <feof@plt+0x2f04>
  404e8c:	ret
  404e90:	stp	x1, x2, [x0]
  404e94:	mov	x1, #0x1                   	// #1
  404e98:	str	xzr, [x0, #16]
  404e9c:	str	x1, [x0, #24]
  404ea0:	str	xzr, [x0, #32]
  404ea4:	ret
  404ea8:	stp	x29, x30, [sp, #-32]!
  404eac:	mov	x29, sp
  404eb0:	str	x19, [sp, #16]
  404eb4:	mov	x19, x0
  404eb8:	ldr	x0, [x0, #32]
  404ebc:	cbz	x0, 404ec4 <feof@plt+0x3044>
  404ec0:	bl	401cc0 <_ZdaPv@plt>
  404ec4:	ldr	x0, [x19, #8]
  404ec8:	bl	401ae0 <free@plt>
  404ecc:	ldr	x0, [x19]
  404ed0:	cbz	x0, 404ed8 <feof@plt+0x3058>
  404ed4:	bl	401aa0 <fclose@plt>
  404ed8:	ldr	x19, [sp, #16]
  404edc:	ldp	x29, x30, [sp], #32
  404ee0:	ret
  404ee4:	mov	x5, x4
  404ee8:	ldr	w4, [x0, #28]
  404eec:	cbnz	w4, 404f08 <feof@plt+0x3088>
  404ef0:	mov	x4, x3
  404ef4:	mov	x3, x2
  404ef8:	mov	x2, x1
  404efc:	ldr	w1, [x0, #16]
  404f00:	ldr	x0, [x0, #8]
  404f04:	b	404bfc <feof@plt+0x2d7c>
  404f08:	ret
  404f0c:	stp	x29, x30, [sp, #-96]!
  404f10:	mov	x29, sp
  404f14:	stp	x19, x20, [sp, #16]
  404f18:	mov	x19, x0
  404f1c:	ldr	x0, [x0]
  404f20:	stp	x21, x22, [sp, #32]
  404f24:	stp	x23, x24, [sp, #48]
  404f28:	str	x25, [sp, #64]
  404f2c:	cbnz	x0, 404f4c <feof@plt+0x30cc>
  404f30:	mov	w0, #0x0                   	// #0
  404f34:	ldp	x19, x20, [sp, #16]
  404f38:	ldp	x21, x22, [sp, #32]
  404f3c:	ldp	x23, x24, [sp, #48]
  404f40:	ldr	x25, [sp, #64]
  404f44:	ldp	x29, x30, [sp], #96
  404f48:	ret
  404f4c:	ldr	x0, [x19, #32]
  404f50:	cbnz	x0, 404f68 <feof@plt+0x30e8>
  404f54:	mov	x0, #0x80                  	// #128
  404f58:	bl	4019c0 <_Znam@plt>
  404f5c:	str	x0, [x19, #32]
  404f60:	mov	w0, #0x80                  	// #128
  404f64:	str	w0, [x19, #20]
  404f68:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f6c:	add	x24, x24, #0xdb8
  404f70:	adrp	x23, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f74:	add	x23, x23, #0xfa8
  404f78:	mov	w21, #0x0                   	// #0
  404f7c:	ldr	x0, [x19]
  404f80:	bl	401c20 <getc@plt>
  404f84:	mov	w20, w0
  404f88:	cmn	w0, #0x1
  404f8c:	b.eq	40505c <feof@plt+0x31dc>  // b.none
  404f90:	tbnz	w0, #31, 404fd0 <feof@plt+0x3150>
  404f94:	ldrb	w0, [x24, w0, sxtw]
  404f98:	cbz	w0, 404fd0 <feof@plt+0x3150>
  404f9c:	mov	w22, w21
  404fa0:	mov	w1, w20
  404fa4:	add	x0, sp, #0x50
  404fa8:	bl	4047f8 <feof@plt+0x2978>
  404fac:	mov	x4, x23
  404fb0:	mov	x3, x23
  404fb4:	add	x2, sp, #0x50
  404fb8:	mov	x0, x19
  404fbc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  404fc0:	add	x1, x1, #0x836
  404fc4:	bl	404ee4 <feof@plt+0x3064>
  404fc8:	mov	w21, w22
  404fcc:	b	404f7c <feof@plt+0x30fc>
  404fd0:	ldr	w0, [x19, #20]
  404fd4:	add	w22, w21, #0x1
  404fd8:	cmp	w22, w0
  404fdc:	b.lt	405014 <feof@plt+0x3194>  // b.tstop
  404fe0:	lsl	w0, w0, #1
  404fe4:	ldr	x25, [x19, #32]
  404fe8:	sxtw	x0, w0
  404fec:	bl	4019c0 <_Znam@plt>
  404ff0:	str	x0, [x19, #32]
  404ff4:	ldrsw	x2, [x19, #20]
  404ff8:	mov	x1, x25
  404ffc:	bl	4019e0 <memcpy@plt>
  405000:	mov	x0, x25
  405004:	bl	401cc0 <_ZdaPv@plt>
  405008:	ldr	w0, [x19, #20]
  40500c:	lsl	w0, w0, #1
  405010:	str	w0, [x19, #20]
  405014:	ldr	x0, [x19, #32]
  405018:	cmp	w20, #0xa
  40501c:	strb	w20, [x0, w21, sxtw]
  405020:	b.ne	404fc8 <feof@plt+0x3148>  // b.any
  405024:	ldr	x0, [x19, #32]
  405028:	adrp	x1, 423000 <stderr@@GLIBC_2.17+0x1120>
  40502c:	add	x1, x1, #0xa08
  405030:	strb	wzr, [x0, w22, sxtw]
  405034:	ldr	w0, [x19, #16]
  405038:	add	w0, w0, #0x1
  40503c:	str	w0, [x19, #16]
  405040:	ldr	x0, [x19, #32]
  405044:	ldrb	w3, [x0]
  405048:	ldrb	w2, [x0]
  40504c:	ldrb	w3, [x1, x3]
  405050:	cbz	w3, 405068 <feof@plt+0x31e8>
  405054:	add	x0, x0, #0x1
  405058:	b	405044 <feof@plt+0x31c4>
  40505c:	cbz	w21, 404f30 <feof@plt+0x30b0>
  405060:	mov	w22, w21
  405064:	b	405024 <feof@plt+0x31a4>
  405068:	cbz	w2, 404f70 <feof@plt+0x30f0>
  40506c:	ldr	w0, [x19, #24]
  405070:	cbz	w0, 40507c <feof@plt+0x31fc>
  405074:	cmp	w2, #0x23
  405078:	b.eq	404f70 <feof@plt+0x30f0>  // b.none
  40507c:	mov	w0, #0x1                   	// #1
  405080:	b	404f34 <feof@plt+0x30b4>
  405084:	stp	x29, x30, [sp, #-48]!
  405088:	mov	x29, sp
  40508c:	str	x19, [sp, #16]
  405090:	bl	409208 <feof@plt+0x7388>
  405094:	cbz	x0, 4051b4 <feof@plt+0x3334>
  405098:	mov	x19, x0
  40509c:	ldrb	w0, [x0]
  4050a0:	cmp	w0, #0x63
  4050a4:	b.ne	405134 <feof@plt+0x32b4>  // b.any
  4050a8:	ldrb	w0, [x19, #1]
  4050ac:	cmp	w0, #0x68
  4050b0:	b.ne	405134 <feof@plt+0x32b4>  // b.any
  4050b4:	ldrb	w0, [x19, #2]
  4050b8:	cmp	w0, #0x61
  4050bc:	b.ne	405134 <feof@plt+0x32b4>  // b.any
  4050c0:	ldrb	w0, [x19, #3]
  4050c4:	cmp	w0, #0x72
  4050c8:	b.ne	405134 <feof@plt+0x32b4>  // b.any
  4050cc:	ldrb	w0, [x19, #4]
  4050d0:	sub	w0, w0, #0x30
  4050d4:	and	w1, w0, #0xff
  4050d8:	cmp	w1, #0x9
  4050dc:	b.hi	405134 <feof@plt+0x32b4>  // b.pmore
  4050e0:	ldrb	w1, [x19, #5]
  4050e4:	cbz	w1, 405150 <feof@plt+0x32d0>
  4050e8:	cbz	w0, 405134 <feof@plt+0x32b4>
  4050ec:	sub	w1, w1, #0x30
  4050f0:	and	w2, w1, #0xff
  4050f4:	cmp	w2, #0x9
  4050f8:	b.hi	405134 <feof@plt+0x32b4>  // b.pmore
  4050fc:	mov	w2, #0xa                   	// #10
  405100:	madd	w0, w0, w2, w1
  405104:	ldrb	w1, [x19, #6]
  405108:	cbz	w1, 405150 <feof@plt+0x32d0>
  40510c:	sub	w1, w1, #0x30
  405110:	and	w2, w1, #0xff
  405114:	cmp	w2, #0x9
  405118:	b.hi	405134 <feof@plt+0x32b4>  // b.pmore
  40511c:	ldrb	w2, [x19, #7]
  405120:	cbnz	w2, 405134 <feof@plt+0x32b4>
  405124:	mov	w2, #0xa                   	// #10
  405128:	madd	w0, w0, w2, w1
  40512c:	cmp	w0, #0x7f
  405130:	b.le	405150 <feof@plt+0x32d0>
  405134:	mov	x0, x19
  405138:	bl	40aa7c <_ZdlPvm@@Base+0x17e0>
  40513c:	cbz	x0, 40515c <feof@plt+0x32dc>
  405140:	add	x1, sp, #0x28
  405144:	add	x0, x19, #0x1
  405148:	mov	w2, #0x10                  	// #16
  40514c:	bl	401ad0 <strtol@plt>
  405150:	ldr	x19, [sp, #16]
  405154:	ldp	x29, x30, [sp], #48
  405158:	ret
  40515c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  405160:	add	x0, x0, #0xea8
  405164:	ldrh	w1, [x0]
  405168:	ldrb	w0, [x0, #2]
  40516c:	strh	w1, [sp, #32]
  405170:	strb	w0, [sp, #34]
  405174:	ldrb	w0, [x19, #1]
  405178:	cbnz	w0, 405188 <feof@plt+0x3308>
  40517c:	ldrb	w0, [x19]
  405180:	add	x19, sp, #0x20
  405184:	strb	w0, [sp, #33]
  405188:	mov	x0, x19
  40518c:	bl	40868c <feof@plt+0x680c>
  405190:	mov	x19, x0
  405194:	cbz	x0, 4051b4 <feof@plt+0x3334>
  405198:	mov	w1, #0x5f                  	// #95
  40519c:	bl	401af0 <strchr@plt>
  4051a0:	cbnz	x0, 4051b4 <feof@plt+0x3334>
  4051a4:	add	x1, sp, #0x28
  4051a8:	mov	x0, x19
  4051ac:	mov	w2, #0x10                  	// #16
  4051b0:	b	40514c <feof@plt+0x32cc>
  4051b4:	mov	w0, #0xffffffff            	// #-1
  4051b8:	b	405150 <feof@plt+0x32d0>
  4051bc:	stp	x29, x30, [sp, #-32]!
  4051c0:	mov	x29, sp
  4051c4:	stp	x19, x20, [sp, #16]
  4051c8:	mov	x19, x0
  4051cc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4051d0:	add	x0, x0, #0xe68
  4051d4:	mov	x20, x1
  4051d8:	str	x0, [x19]
  4051dc:	mov	x0, x1
  4051e0:	str	wzr, [x19, #8]
  4051e4:	stp	xzr, xzr, [x19, #16]
  4051e8:	str	xzr, [x19, #64]
  4051ec:	str	wzr, [x19, #72]
  4051f0:	stp	xzr, xzr, [x19, #80]
  4051f4:	str	xzr, [x19, #96]
  4051f8:	bl	401a50 <strlen@plt>
  4051fc:	add	x0, x0, #0x1
  405200:	bl	4019c0 <_Znam@plt>
  405204:	str	x0, [x19, #32]
  405208:	mov	x1, x20
  40520c:	bl	401b50 <strcpy@plt>
  405210:	stp	xzr, xzr, [x19, #40]
  405214:	str	wzr, [x19, #56]
  405218:	ldp	x19, x20, [sp, #16]
  40521c:	ldp	x29, x30, [sp], #32
  405220:	ret
  405224:	and	w1, w1, #0xff
  405228:	cmp	w1, #0x69
  40522c:	b.eq	405284 <feof@plt+0x3404>  // b.none
  405230:	b.hi	405270 <feof@plt+0x33f0>  // b.pmore
  405234:	cmp	w1, #0x50
  405238:	b.eq	40529c <feof@plt+0x341c>  // b.none
  40523c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405240:	cmp	w1, #0x63
  405244:	ldr	d0, [x2, #3712]
  405248:	b.eq	405288 <feof@plt+0x3408>  // b.none
  40524c:	stp	x29, x30, [sp, #-16]!
  405250:	mov	w0, #0x11f                 	// #287
  405254:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  405258:	mov	x29, sp
  40525c:	add	x1, x1, #0x81b
  405260:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  405264:	mov	w0, #0x0                   	// #0
  405268:	ldp	x29, x30, [sp], #16
  40526c:	ret
  405270:	cmp	w1, #0x70
  405274:	b.ne	40524c <feof@plt+0x33cc>  // b.any
  405278:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40527c:	ldr	d0, [x1, #3720]
  405280:	b	405288 <feof@plt+0x3408>
  405284:	fmov	d0, #1.000000000000000000e+00
  405288:	ldr	d1, [x0]
  40528c:	fdiv	d0, d1, d0
  405290:	str	d0, [x0]
  405294:	mov	w0, #0x1                   	// #1
  405298:	ret
  40529c:	fmov	d0, #6.000000000000000000e+00
  4052a0:	b	405288 <feof@plt+0x3408>
  4052a4:	stp	x29, x30, [sp, #-48]!
  4052a8:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4052ac:	add	x2, x2, #0x81b
  4052b0:	mov	x29, sp
  4052b4:	str	x21, [sp, #32]
  4052b8:	ldr	w21, [x1]
  4052bc:	stp	x19, x20, [sp, #16]
  4052c0:	mov	x20, x0
  4052c4:	mvn	w0, w21
  4052c8:	mov	x19, x1
  4052cc:	mov	w1, #0x132                 	// #306
  4052d0:	lsr	w0, w0, #31
  4052d4:	bl	407660 <feof@plt+0x57e0>
  4052d8:	ldr	w0, [x20, #72]
  4052dc:	cmp	w0, w21
  4052e0:	b.le	405304 <feof@plt+0x3484>
  4052e4:	ldr	x0, [x20, #64]
  4052e8:	ldr	w0, [x0, w21, sxtw #2]
  4052ec:	tbnz	w0, #31, 405304 <feof@plt+0x3484>
  4052f0:	mov	w0, #0x1                   	// #1
  4052f4:	ldp	x19, x20, [sp, #16]
  4052f8:	ldr	x21, [sp, #32]
  4052fc:	ldp	x29, x30, [sp], #48
  405300:	ret
  405304:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405308:	ldr	w0, [x0, #16]
  40530c:	cbz	w0, 4052f4 <feof@plt+0x3474>
  405310:	mov	x0, x19
  405314:	bl	405084 <feof@plt+0x3204>
  405318:	tbz	w0, #31, 4052f0 <feof@plt+0x3470>
  40531c:	ldr	w0, [x19, #4]
  405320:	mvn	w0, w0
  405324:	lsr	w0, w0, #31
  405328:	b	4052f4 <feof@plt+0x3474>
  40532c:	ldr	w0, [x0, #28]
  405330:	ret
  405334:	stp	x29, x30, [sp, #-32]!
  405338:	mov	x29, sp
  40533c:	stp	x19, x20, [sp, #16]
  405340:	mov	x20, x0
  405344:	sxtw	x0, w2
  405348:	str	x3, [x20]
  40534c:	str	w1, [x20, #8]
  405350:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405354:	cmp	x1, w0, sxtw
  405358:	b.cc	405388 <feof@plt+0x3508>  // b.lo, b.ul, b.last
  40535c:	mov	x19, x0
  405360:	lsl	x0, x0, #2
  405364:	bl	4019c0 <_Znam@plt>
  405368:	str	x0, [x20, #16]
  40536c:	mov	x1, #0x0                   	// #0
  405370:	mov	w2, #0xffffffff            	// #-1
  405374:	cmp	w19, w1
  405378:	b.le	40538c <feof@plt+0x350c>
  40537c:	str	w2, [x0, x1, lsl #2]
  405380:	add	x1, x1, #0x1
  405384:	b	405374 <feof@plt+0x34f4>
  405388:	bl	401d50 <__cxa_throw_bad_array_new_length@plt>
  40538c:	ldp	x19, x20, [sp, #16]
  405390:	ldp	x29, x30, [sp], #32
  405394:	ret
  405398:	ldr	x0, [x0, #16]
  40539c:	cbz	x0, 4053a4 <feof@plt+0x3524>
  4053a0:	b	401cc0 <_ZdaPv@plt>
  4053a4:	ret
  4053a8:	stp	x29, x30, [sp, #-48]!
  4053ac:	mov	x29, sp
  4053b0:	stp	x19, x20, [sp, #16]
  4053b4:	mov	x19, x0
  4053b8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4053bc:	add	x0, x0, #0xe68
  4053c0:	mov	x20, #0x0                   	// #0
  4053c4:	str	x0, [x19]
  4053c8:	str	x21, [sp, #32]
  4053cc:	mov	x21, #0x28                  	// #40
  4053d0:	ldr	w1, [x19, #88]
  4053d4:	ldr	x0, [x19, #80]
  4053d8:	cmp	w1, w20
  4053dc:	b.le	4053f8 <feof@plt+0x3578>
  4053e0:	madd	x0, x20, x21, x0
  4053e4:	ldr	x0, [x0, #32]
  4053e8:	cbz	x0, 4053f0 <feof@plt+0x3570>
  4053ec:	bl	401cc0 <_ZdaPv@plt>
  4053f0:	add	x20, x20, #0x1
  4053f4:	b	4053d0 <feof@plt+0x3550>
  4053f8:	cbz	x0, 405400 <feof@plt+0x3580>
  4053fc:	bl	401cc0 <_ZdaPv@plt>
  405400:	ldr	x0, [x19, #64]
  405404:	cbz	x0, 40540c <feof@plt+0x358c>
  405408:	bl	401cc0 <_ZdaPv@plt>
  40540c:	ldr	x0, [x19, #16]
  405410:	cbz	x0, 405450 <feof@plt+0x35d0>
  405414:	mov	x20, #0x0                   	// #0
  405418:	ldr	x0, [x19, #16]
  40541c:	ldr	x0, [x0, x20]
  405420:	cbz	x0, 405438 <feof@plt+0x35b8>
  405424:	ldr	x21, [x0, #24]
  405428:	mov	x1, #0x20                  	// #32
  40542c:	bl	40929c <_ZdlPvm@@Base>
  405430:	mov	x0, x21
  405434:	b	405420 <feof@plt+0x35a0>
  405438:	add	x20, x20, #0x8
  40543c:	cmp	x20, #0xfb8
  405440:	b.ne	405418 <feof@plt+0x3598>  // b.any
  405444:	ldr	x0, [x19, #16]
  405448:	cbz	x0, 405450 <feof@plt+0x35d0>
  40544c:	bl	401cc0 <_ZdaPv@plt>
  405450:	ldr	x0, [x19, #32]
  405454:	cbz	x0, 40545c <feof@plt+0x35dc>
  405458:	bl	401cc0 <_ZdaPv@plt>
  40545c:	ldr	x0, [x19, #40]
  405460:	cbz	x0, 405468 <feof@plt+0x35e8>
  405464:	bl	401cc0 <_ZdaPv@plt>
  405468:	ldr	x20, [x19, #96]
  40546c:	cbz	x20, 405490 <feof@plt+0x3610>
  405470:	ldr	x0, [x20]
  405474:	str	x0, [x19, #96]
  405478:	mov	x0, x20
  40547c:	bl	405398 <feof@plt+0x3518>
  405480:	mov	x0, x20
  405484:	mov	x1, #0x18                  	// #24
  405488:	bl	40929c <_ZdlPvm@@Base>
  40548c:	b	405468 <feof@plt+0x35e8>
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldr	x21, [sp, #32]
  405498:	ldp	x29, x30, [sp], #48
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-32]!
  4054a4:	mov	x29, sp
  4054a8:	str	x19, [sp, #16]
  4054ac:	mov	x19, x0
  4054b0:	bl	4053a8 <feof@plt+0x3528>
  4054b4:	mov	x0, x19
  4054b8:	mov	x1, #0x68                  	// #104
  4054bc:	ldr	x19, [sp, #16]
  4054c0:	ldp	x29, x30, [sp], #32
  4054c4:	b	40929c <_ZdlPvm@@Base>
  4054c8:	stp	x29, x30, [sp, #-48]!
  4054cc:	mov	x29, sp
  4054d0:	str	x21, [sp, #32]
  4054d4:	ldr	w21, [x1]
  4054d8:	mov	w1, #0x190                 	// #400
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	mov	x19, x0
  4054e4:	mvn	w0, w21
  4054e8:	mov	w20, w2
  4054ec:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4054f0:	lsr	w0, w0, #31
  4054f4:	add	x2, x2, #0x81b
  4054f8:	bl	407660 <feof@plt+0x57e0>
  4054fc:	ldr	w0, [x19, #72]
  405500:	cmp	w0, w21
  405504:	b.le	40553c <feof@plt+0x36bc>
  405508:	ldr	x0, [x19, #64]
  40550c:	ldr	w0, [x0, w21, sxtw #2]
  405510:	tbnz	w0, #31, 40553c <feof@plt+0x36bc>
  405514:	ldr	x1, [x19, #80]
  405518:	mov	w2, #0x28                  	// #40
  40551c:	ldr	x21, [sp, #32]
  405520:	smaddl	x0, w0, w2, x1
  405524:	mov	w2, w20
  405528:	ldr	w1, [x0, #12]
  40552c:	ldr	w0, [x19, #56]
  405530:	ldp	x19, x20, [sp, #16]
  405534:	ldp	x29, x30, [sp], #48
  405538:	b	404e64 <feof@plt+0x2fe4>
  40553c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405540:	ldr	w0, [x0, #16]
  405544:	cbnz	w0, 40554c <feof@plt+0x36cc>
  405548:	bl	401dd0 <abort@plt>
  40554c:	mov	w0, #0x0                   	// #0
  405550:	ldp	x19, x20, [sp, #16]
  405554:	ldr	x21, [sp, #32]
  405558:	ldp	x29, x30, [sp], #48
  40555c:	ret
  405560:	stp	x29, x30, [sp, #-48]!
  405564:	mov	x29, sp
  405568:	stp	x19, x20, [sp, #16]
  40556c:	mov	w19, w3
  405570:	str	x21, [sp, #32]
  405574:	mov	x21, x0
  405578:	bl	4054c8 <feof@plt+0x3648>
  40557c:	mov	w20, w0
  405580:	scvtf	d0, w19
  405584:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  405588:	ldr	d1, [x21, #48]
  40558c:	fadd	d0, d0, d1
  405590:	ldr	d1, [x0, #3728]
  405594:	mov	x0, #0x800000000000        	// #140737488355328
  405598:	movk	x0, #0x4066, lsl #48
  40559c:	fmul	d0, d0, d1
  4055a0:	fmov	d1, x0
  4055a4:	fdiv	d0, d0, d1
  4055a8:	bl	401e10 <tan@plt>
  4055ac:	scvtf	d1, w20
  4055b0:	fmov	d2, #5.000000000000000000e-01
  4055b4:	ldp	x19, x20, [sp, #16]
  4055b8:	ldr	x21, [sp, #32]
  4055bc:	fmadd	d1, d1, d0, d2
  4055c0:	ldp	x29, x30, [sp], #48
  4055c4:	fcvtzs	w0, d1
  4055c8:	ret
  4055cc:	stp	x29, x30, [sp, #-48]!
  4055d0:	mov	x29, sp
  4055d4:	str	x21, [sp, #32]
  4055d8:	ldr	w21, [x1]
  4055dc:	mov	w1, #0x19f                 	// #415
  4055e0:	stp	x19, x20, [sp, #16]
  4055e4:	mov	x19, x0
  4055e8:	mvn	w0, w21
  4055ec:	mov	w20, w2
  4055f0:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4055f4:	lsr	w0, w0, #31
  4055f8:	add	x2, x2, #0x81b
  4055fc:	bl	407660 <feof@plt+0x57e0>
  405600:	ldr	w0, [x19, #72]
  405604:	cmp	w0, w21
  405608:	b.le	405640 <feof@plt+0x37c0>
  40560c:	ldr	x0, [x19, #64]
  405610:	ldr	w0, [x0, w21, sxtw #2]
  405614:	tbnz	w0, #31, 405640 <feof@plt+0x37c0>
  405618:	ldr	x1, [x19, #80]
  40561c:	mov	w2, #0x28                  	// #40
  405620:	ldr	x21, [sp, #32]
  405624:	smaddl	x0, w0, w2, x1
  405628:	mov	w2, w20
  40562c:	ldr	w1, [x0, #16]
  405630:	ldr	w0, [x19, #56]
  405634:	ldp	x19, x20, [sp, #16]
  405638:	ldp	x29, x30, [sp], #48
  40563c:	b	404e64 <feof@plt+0x2fe4>
  405640:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405644:	ldr	w0, [x0, #16]
  405648:	cbnz	w0, 405650 <feof@plt+0x37d0>
  40564c:	bl	401dd0 <abort@plt>
  405650:	mov	w0, #0x0                   	// #0
  405654:	ldp	x19, x20, [sp, #16]
  405658:	ldr	x21, [sp, #32]
  40565c:	ldp	x29, x30, [sp], #48
  405660:	ret
  405664:	stp	x29, x30, [sp, #-48]!
  405668:	mov	x29, sp
  40566c:	str	x21, [sp, #32]
  405670:	ldr	w21, [x1]
  405674:	mov	w1, #0x1ae                 	// #430
  405678:	stp	x19, x20, [sp, #16]
  40567c:	mov	x19, x0
  405680:	mvn	w0, w21
  405684:	mov	w20, w2
  405688:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  40568c:	lsr	w0, w0, #31
  405690:	add	x2, x2, #0x81b
  405694:	bl	407660 <feof@plt+0x57e0>
  405698:	ldr	w0, [x19, #72]
  40569c:	cmp	w0, w21
  4056a0:	b.le	4056d8 <feof@plt+0x3858>
  4056a4:	ldr	x0, [x19, #64]
  4056a8:	ldr	w0, [x0, w21, sxtw #2]
  4056ac:	tbnz	w0, #31, 4056d8 <feof@plt+0x3858>
  4056b0:	ldr	x1, [x19, #80]
  4056b4:	mov	w2, #0x28                  	// #40
  4056b8:	ldr	x21, [sp, #32]
  4056bc:	smaddl	x0, w0, w2, x1
  4056c0:	mov	w2, w20
  4056c4:	ldr	w1, [x0, #24]
  4056c8:	ldr	w0, [x19, #56]
  4056cc:	ldp	x19, x20, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #48
  4056d4:	b	404e64 <feof@plt+0x2fe4>
  4056d8:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  4056dc:	ldr	w0, [x0, #16]
  4056e0:	cbnz	w0, 4056e8 <feof@plt+0x3868>
  4056e4:	bl	401dd0 <abort@plt>
  4056e8:	mov	w0, #0x0                   	// #0
  4056ec:	ldp	x19, x20, [sp, #16]
  4056f0:	ldr	x21, [sp, #32]
  4056f4:	ldp	x29, x30, [sp], #48
  4056f8:	ret
  4056fc:	stp	x29, x30, [sp, #-48]!
  405700:	mov	x29, sp
  405704:	str	x21, [sp, #32]
  405708:	ldr	w21, [x1]
  40570c:	mov	w1, #0x1bd                 	// #445
  405710:	stp	x19, x20, [sp, #16]
  405714:	mov	x19, x0
  405718:	mvn	w0, w21
  40571c:	mov	w20, w2
  405720:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405724:	lsr	w0, w0, #31
  405728:	add	x2, x2, #0x81b
  40572c:	bl	407660 <feof@plt+0x57e0>
  405730:	ldr	w0, [x19, #72]
  405734:	cmp	w0, w21
  405738:	b.le	405770 <feof@plt+0x38f0>
  40573c:	ldr	x0, [x19, #64]
  405740:	ldr	w0, [x0, w21, sxtw #2]
  405744:	tbnz	w0, #31, 405770 <feof@plt+0x38f0>
  405748:	ldr	x1, [x19, #80]
  40574c:	mov	w2, #0x28                  	// #40
  405750:	ldr	x21, [sp, #32]
  405754:	smaddl	x0, w0, w2, x1
  405758:	mov	w2, w20
  40575c:	ldr	w1, [x0, #20]
  405760:	ldr	w0, [x19, #56]
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x29, x30, [sp], #48
  40576c:	b	404e64 <feof@plt+0x2fe4>
  405770:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405774:	ldr	w0, [x0, #16]
  405778:	cbnz	w0, 405780 <feof@plt+0x3900>
  40577c:	bl	401dd0 <abort@plt>
  405780:	mov	w0, #0x0                   	// #0
  405784:	ldp	x19, x20, [sp, #16]
  405788:	ldr	x21, [sp, #32]
  40578c:	ldp	x29, x30, [sp], #48
  405790:	ret
  405794:	stp	x29, x30, [sp, #-48]!
  405798:	mov	x29, sp
  40579c:	str	x21, [sp, #32]
  4057a0:	ldr	w21, [x1]
  4057a4:	mov	w1, #0x1cc                 	// #460
  4057a8:	stp	x19, x20, [sp, #16]
  4057ac:	mov	x19, x0
  4057b0:	mvn	w0, w21
  4057b4:	mov	w20, w2
  4057b8:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4057bc:	lsr	w0, w0, #31
  4057c0:	add	x2, x2, #0x81b
  4057c4:	bl	407660 <feof@plt+0x57e0>
  4057c8:	ldr	w0, [x19, #72]
  4057cc:	cmp	w0, w21
  4057d0:	b.le	405808 <feof@plt+0x3988>
  4057d4:	ldr	x0, [x19, #64]
  4057d8:	ldr	w0, [x0, w21, sxtw #2]
  4057dc:	tbnz	w0, #31, 405808 <feof@plt+0x3988>
  4057e0:	ldr	x1, [x19, #80]
  4057e4:	mov	w2, #0x28                  	// #40
  4057e8:	ldr	x21, [sp, #32]
  4057ec:	smaddl	x0, w0, w2, x1
  4057f0:	mov	w2, w20
  4057f4:	ldr	w1, [x0, #28]
  4057f8:	ldr	w0, [x19, #56]
  4057fc:	ldp	x19, x20, [sp, #16]
  405800:	ldp	x29, x30, [sp], #48
  405804:	b	404e64 <feof@plt+0x2fe4>
  405808:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  40580c:	ldr	w0, [x0, #16]
  405810:	cbnz	w0, 405818 <feof@plt+0x3998>
  405814:	bl	401dd0 <abort@plt>
  405818:	mov	w0, #0x0                   	// #0
  40581c:	ldp	x19, x20, [sp, #16]
  405820:	ldr	x21, [sp, #32]
  405824:	ldp	x29, x30, [sp], #48
  405828:	ret
  40582c:	stp	x29, x30, [sp, #-32]!
  405830:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405834:	add	x2, x2, #0x81b
  405838:	mov	x29, sp
  40583c:	stp	x19, x20, [sp, #16]
  405840:	mov	x20, x0
  405844:	mvn	w0, w1
  405848:	mov	w19, w1
  40584c:	mov	w1, #0x1da                 	// #474
  405850:	lsr	w0, w0, #31
  405854:	bl	407660 <feof@plt+0x57e0>
  405858:	cmp	w19, #0x3e8
  40585c:	csel	w19, w19, wzr, ne  // ne = any
  405860:	str	w19, [x20, #56]
  405864:	ldp	x19, x20, [sp, #16]
  405868:	ldp	x29, x30, [sp], #32
  40586c:	ret
  405870:	ldr	w0, [x0, #56]
  405874:	ret
  405878:	mov	w2, w1
  40587c:	ldr	w1, [x0, #24]
  405880:	ldr	w0, [x0, #56]
  405884:	b	404e64 <feof@plt+0x2fe4>
  405888:	stp	x1, x2, [x0]
  40588c:	str	w3, [x0, #16]
  405890:	str	x4, [x0, #24]
  405894:	ret
  405898:	stp	x29, x30, [sp, #-64]!
  40589c:	mov	x29, sp
  4058a0:	stp	x19, x20, [sp, #16]
  4058a4:	mov	x20, x0
  4058a8:	ldr	x0, [x0, #16]
  4058ac:	stp	x21, x22, [sp, #32]
  4058b0:	mov	x22, x1
  4058b4:	str	x23, [sp, #48]
  4058b8:	mov	x21, x2
  4058bc:	mov	w23, w3
  4058c0:	cbnz	x0, 4058e4 <feof@plt+0x3a64>
  4058c4:	mov	x0, #0xfb8                 	// #4024
  4058c8:	bl	4019c0 <_Znam@plt>
  4058cc:	mov	x1, #0x0                   	// #0
  4058d0:	str	x0, [x20, #16]
  4058d4:	str	xzr, [x0, x1, lsl #3]
  4058d8:	add	x1, x1, #0x1
  4058dc:	cmp	x1, #0x1f7
  4058e0:	b.ne	4058d4 <feof@plt+0x3a54>  // b.any
  4058e4:	ldr	w4, [x22]
  4058e8:	mov	w1, #0x1f7                 	// #503
  4058ec:	ldr	w0, [x21]
  4058f0:	ldr	x20, [x20, #16]
  4058f4:	add	w0, w0, w4, lsl #10
  4058f8:	sdiv	w4, w0, w1
  4058fc:	msub	w4, w4, w1, w0
  405900:	mov	x0, #0x20                  	// #32
  405904:	cmp	w4, #0x0
  405908:	cneg	w4, w4, lt  // lt = tstop
  40590c:	sbfiz	x19, x4, #3, #32
  405910:	bl	40923c <_Znwm@@Base>
  405914:	ldr	x1, [x20, x19]
  405918:	stp	x22, x21, [x0]
  40591c:	str	w23, [x0, #16]
  405920:	str	x1, [x0, #24]
  405924:	str	x0, [x20, x19]
  405928:	ldp	x19, x20, [sp, #16]
  40592c:	ldp	x21, x22, [sp, #32]
  405930:	ldr	x23, [sp, #48]
  405934:	ldp	x29, x30, [sp], #64
  405938:	ret
  40593c:	mov	x5, x2
  405940:	mov	w2, w3
  405944:	ldr	x3, [x0, #16]
  405948:	cbz	x3, 4059a0 <feof@plt+0x3b20>
  40594c:	ldr	w4, [x1]
  405950:	mov	w7, #0x1f7                 	// #503
  405954:	ldr	w6, [x5]
  405958:	add	w6, w6, w4, lsl #10
  40595c:	sdiv	w4, w6, w7
  405960:	msub	w4, w4, w7, w6
  405964:	cmp	w4, #0x0
  405968:	cneg	w4, w4, lt  // lt = tstop
  40596c:	ldr	x4, [x3, w4, sxtw #3]
  405970:	cbz	x4, 4059a0 <feof@plt+0x3b20>
  405974:	ldr	x3, [x4]
  405978:	cmp	x3, x1
  40597c:	b.ne	405998 <feof@plt+0x3b18>  // b.any
  405980:	ldr	x3, [x4, #8]
  405984:	cmp	x3, x5
  405988:	b.ne	405998 <feof@plt+0x3b18>  // b.any
  40598c:	ldr	w0, [x0, #56]
  405990:	ldr	w1, [x4, #16]
  405994:	b	404e64 <feof@plt+0x2fe4>
  405998:	ldr	x4, [x4, #24]
  40599c:	b	405970 <feof@plt+0x3af0>
  4059a0:	mov	w0, #0x0                   	// #0
  4059a4:	ret
  4059a8:	ldr	w0, [x0, #8]
  4059ac:	and	w0, w1, w0
  4059b0:	ret
  4059b4:	stp	x29, x30, [sp, #-32]!
  4059b8:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  4059bc:	add	x2, x2, #0x81b
  4059c0:	mov	x29, sp
  4059c4:	stp	x19, x20, [sp, #16]
  4059c8:	mov	x19, x0
  4059cc:	ldr	w20, [x1]
  4059d0:	mov	w1, #0x215                 	// #533
  4059d4:	mvn	w0, w20
  4059d8:	lsr	w0, w0, #31
  4059dc:	bl	407660 <feof@plt+0x57e0>
  4059e0:	ldr	w0, [x19, #72]
  4059e4:	cmp	w0, w20
  4059e8:	b.le	405a14 <feof@plt+0x3b94>
  4059ec:	ldr	x0, [x19, #64]
  4059f0:	ldr	w0, [x0, w20, sxtw #2]
  4059f4:	tbnz	w0, #31, 405a14 <feof@plt+0x3b94>
  4059f8:	mov	w1, #0x28                  	// #40
  4059fc:	smull	x0, w0, w1
  405a00:	ldr	x1, [x19, #80]
  405a04:	ldrb	w0, [x1, x0]
  405a08:	ldp	x19, x20, [sp, #16]
  405a0c:	ldp	x29, x30, [sp], #32
  405a10:	ret
  405a14:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405a18:	ldr	w1, [x0, #16]
  405a1c:	mov	w0, #0x0                   	// #0
  405a20:	cbnz	w1, 405a08 <feof@plt+0x3b88>
  405a24:	bl	401dd0 <abort@plt>
  405a28:	stp	x29, x30, [sp, #-48]!
  405a2c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405a30:	add	x2, x2, #0x81b
  405a34:	mov	x29, sp
  405a38:	str	x21, [sp, #32]
  405a3c:	ldr	w21, [x1]
  405a40:	stp	x19, x20, [sp, #16]
  405a44:	mov	x20, x0
  405a48:	mvn	w0, w21
  405a4c:	mov	x19, x1
  405a50:	mov	w1, #0x224                 	// #548
  405a54:	lsr	w0, w0, #31
  405a58:	bl	407660 <feof@plt+0x57e0>
  405a5c:	ldr	w0, [x20, #72]
  405a60:	cmp	w0, w21
  405a64:	b.le	405a94 <feof@plt+0x3c14>
  405a68:	ldr	x0, [x20, #64]
  405a6c:	ldr	w0, [x0, w21, sxtw #2]
  405a70:	tbnz	w0, #31, 405a94 <feof@plt+0x3c14>
  405a74:	ldr	x1, [x20, #80]
  405a78:	mov	w2, #0x28                  	// #40
  405a7c:	smaddl	x0, w0, w2, x1
  405a80:	ldr	w0, [x0, #4]
  405a84:	ldp	x19, x20, [sp, #16]
  405a88:	ldr	x21, [sp, #32]
  405a8c:	ldp	x29, x30, [sp], #48
  405a90:	ret
  405a94:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405a98:	ldr	w0, [x0, #16]
  405a9c:	cbnz	w0, 405aa4 <feof@plt+0x3c24>
  405aa0:	bl	401dd0 <abort@plt>
  405aa4:	mov	x0, x19
  405aa8:	bl	405084 <feof@plt+0x3204>
  405aac:	tbz	w0, #31, 405a84 <feof@plt+0x3c04>
  405ab0:	ldr	w0, [x19, #4]
  405ab4:	tbz	w0, #31, 405a84 <feof@plt+0x3c04>
  405ab8:	b	405aa0 <feof@plt+0x3c20>
  405abc:	stp	x29, x30, [sp, #-64]!
  405ac0:	mov	x29, sp
  405ac4:	stp	x21, x22, [sp, #32]
  405ac8:	mov	w21, w2
  405acc:	ldr	w22, [x1]
  405ad0:	stp	x19, x20, [sp, #16]
  405ad4:	mov	x20, x0
  405ad8:	mvn	w0, w22
  405adc:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405ae0:	add	x2, x2, #0x81b
  405ae4:	lsr	w0, w0, #31
  405ae8:	stp	x23, x24, [sp, #48]
  405aec:	mov	x23, x1
  405af0:	mov	w1, #0x158                 	// #344
  405af4:	bl	407660 <feof@plt+0x57e0>
  405af8:	ldr	w19, [x20, #56]
  405afc:	cbz	w19, 405ba8 <feof@plt+0x3d28>
  405b00:	mov	w0, #0xfe0b                	// #65035
  405b04:	movk	w0, #0x7fff, lsl #16
  405b08:	sdiv	w0, w0, w19
  405b0c:	cmp	w0, w21
  405b10:	b.lt	405b7c <feof@plt+0x3cfc>  // b.tstop
  405b14:	mul	w19, w19, w21
  405b18:	mov	w0, #0x3e8                 	// #1000
  405b1c:	add	w19, w19, #0x1f4
  405b20:	sdiv	w19, w19, w0
  405b24:	ldr	w0, [x20, #72]
  405b28:	adrp	x24, 422000 <stderr@@GLIBC_2.17+0x120>
  405b2c:	cmp	w0, w22
  405b30:	b.le	405c5c <feof@plt+0x3ddc>
  405b34:	ldr	x0, [x20, #64]
  405b38:	ldr	w22, [x0, w22, sxtw #2]
  405b3c:	tbnz	w22, #31, 405c5c <feof@plt+0x3ddc>
  405b40:	ldr	w0, [x24, #64]
  405b44:	cmp	w0, w19
  405b48:	b.eq	405b58 <feof@plt+0x3cd8>  // b.none
  405b4c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405b50:	ldr	w0, [x0, #24]
  405b54:	cbz	w0, 405bb0 <feof@plt+0x3d30>
  405b58:	ldr	x1, [x20, #80]
  405b5c:	mov	w0, #0x28                  	// #40
  405b60:	smaddl	x22, w22, w0, x1
  405b64:	ldr	w0, [x22, #8]
  405b68:	ldp	x19, x20, [sp, #16]
  405b6c:	ldp	x21, x22, [sp, #32]
  405b70:	ldp	x23, x24, [sp, #48]
  405b74:	ldp	x29, x30, [sp], #64
  405b78:	ret
  405b7c:	scvtf	d1, w21
  405b80:	scvtf	d0, w19
  405b84:	mov	x0, #0x400000000000        	// #70368744177664
  405b88:	movk	x0, #0x408f, lsl #48
  405b8c:	fmul	d0, d1, d0
  405b90:	fmov	d1, x0
  405b94:	fdiv	d0, d0, d1
  405b98:	fmov	d1, #5.000000000000000000e-01
  405b9c:	fadd	d0, d0, d1
  405ba0:	fcvtzs	w19, d0
  405ba4:	b	405b24 <feof@plt+0x3ca4>
  405ba8:	mov	w19, w21
  405bac:	b	405b24 <feof@plt+0x3ca4>
  405bb0:	ldr	x1, [x20, #96]
  405bb4:	cbnz	x1, 405bd8 <feof@plt+0x3d58>
  405bb8:	mov	x0, #0x18                  	// #24
  405bbc:	bl	40923c <_Znwm@@Base>
  405bc0:	ldr	w2, [x20, #92]
  405bc4:	mov	x23, x0
  405bc8:	mov	w1, w19
  405bcc:	mov	x3, #0x0                   	// #0
  405bd0:	bl	405334 <feof@plt+0x34b4>
  405bd4:	b	405c54 <feof@plt+0x3dd4>
  405bd8:	ldr	w0, [x1, #8]
  405bdc:	cmp	w0, w19
  405be0:	b.ne	405c2c <feof@plt+0x3dac>  // b.any
  405be4:	ldr	x0, [x20, #96]
  405be8:	sbfiz	x19, x22, #2, #32
  405bec:	ldr	x23, [x0, #16]
  405bf0:	ldr	w0, [x23, x19]
  405bf4:	tbz	w0, #31, 405c18 <feof@plt+0x3d98>
  405bf8:	ldr	x1, [x20, #80]
  405bfc:	mov	w0, #0x28                  	// #40
  405c00:	mov	w2, w21
  405c04:	smaddl	x22, w22, w0, x1
  405c08:	ldr	w0, [x20, #56]
  405c0c:	ldr	w1, [x22, #8]
  405c10:	bl	404e64 <feof@plt+0x2fe4>
  405c14:	str	w0, [x23, x19]
  405c18:	ldr	w0, [x23, x19]
  405c1c:	b	405b68 <feof@plt+0x3ce8>
  405c20:	ldr	w2, [x1, #8]
  405c24:	cmp	w2, w19
  405c28:	b.eq	405ce0 <feof@plt+0x3e60>  // b.none
  405c2c:	mov	x0, x1
  405c30:	ldr	x1, [x1]
  405c34:	cbnz	x1, 405c20 <feof@plt+0x3da0>
  405c38:	mov	x0, #0x18                  	// #24
  405c3c:	bl	40923c <_Znwm@@Base>
  405c40:	ldr	w2, [x20, #92]
  405c44:	mov	x23, x0
  405c48:	ldr	x3, [x20, #96]
  405c4c:	mov	w1, w19
  405c50:	bl	405334 <feof@plt+0x34b4>
  405c54:	str	x23, [x20, #96]
  405c58:	b	405be4 <feof@plt+0x3d64>
  405c5c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405c60:	ldr	w0, [x0, #16]
  405c64:	cbz	w0, 405cc0 <feof@plt+0x3e40>
  405c68:	mov	x1, x23
  405c6c:	mov	x0, x20
  405c70:	bl	405a28 <feof@plt+0x3ba8>
  405c74:	bl	401d30 <wcwidth@plt>
  405c78:	cmp	w0, #0x1
  405c7c:	mov	w2, #0x18                  	// #24
  405c80:	mul	w1, w0, w2
  405c84:	csel	w0, w1, w2, gt
  405c88:	ldr	w1, [x24, #64]
  405c8c:	cmp	w1, w19
  405c90:	b.eq	405b68 <feof@plt+0x3ce8>  // b.none
  405c94:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  405c98:	ldr	w1, [x1, #24]
  405c9c:	cbnz	w1, 405b68 <feof@plt+0x3ce8>
  405ca0:	mov	w2, w21
  405ca4:	mov	w1, w0
  405ca8:	ldr	w0, [x20, #56]
  405cac:	ldp	x19, x20, [sp, #16]
  405cb0:	ldp	x21, x22, [sp, #32]
  405cb4:	ldp	x23, x24, [sp, #48]
  405cb8:	ldp	x29, x30, [sp], #64
  405cbc:	b	404e64 <feof@plt+0x2fe4>
  405cc0:	bl	401dd0 <abort@plt>
  405cc4:	mov	x1, #0x18                  	// #24
  405cc8:	mov	x19, x0
  405ccc:	mov	x0, x23
  405cd0:	bl	40929c <_ZdlPvm@@Base>
  405cd4:	mov	x0, x19
  405cd8:	bl	401e30 <_Unwind_Resume@plt>
  405cdc:	b	405cc4 <feof@plt+0x3e44>
  405ce0:	ldr	x2, [x1]
  405ce4:	str	x2, [x0]
  405ce8:	ldr	x0, [x20, #96]
  405cec:	str	x0, [x1]
  405cf0:	str	x1, [x20, #96]
  405cf4:	b	405be4 <feof@plt+0x3d64>
  405cf8:	ldr	x0, [x0, #32]
  405cfc:	ret
  405d00:	ldr	x0, [x0, #40]
  405d04:	ret
  405d08:	stp	x29, x30, [sp, #-32]!
  405d0c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  405d10:	add	x2, x2, #0x81b
  405d14:	mov	x29, sp
  405d18:	stp	x19, x20, [sp, #16]
  405d1c:	mov	x19, x0
  405d20:	ldr	w20, [x1]
  405d24:	mov	w1, #0x245                 	// #581
  405d28:	mvn	w0, w20
  405d2c:	lsr	w0, w0, #31
  405d30:	bl	407660 <feof@plt+0x57e0>
  405d34:	ldr	w0, [x19, #72]
  405d38:	cmp	w0, w20
  405d3c:	b.le	405d68 <feof@plt+0x3ee8>
  405d40:	ldr	x0, [x19, #64]
  405d44:	ldr	w0, [x0, w20, sxtw #2]
  405d48:	tbnz	w0, #31, 405d68 <feof@plt+0x3ee8>
  405d4c:	ldr	x1, [x19, #80]
  405d50:	mov	w2, #0x28                  	// #40
  405d54:	smaddl	x0, w0, w2, x1
  405d58:	ldr	x0, [x0, #32]
  405d5c:	ldp	x19, x20, [sp, #16]
  405d60:	ldp	x29, x30, [sp], #32
  405d64:	ret
  405d68:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405d6c:	ldr	w1, [x0, #16]
  405d70:	mov	x0, #0x0                   	// #0
  405d74:	cbnz	w1, 405d5c <feof@plt+0x3edc>
  405d78:	bl	401dd0 <abort@plt>
  405d7c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  405d80:	ldr	x0, [x0, #8]
  405d84:	ret
  405d88:	stp	x29, x30, [sp, #-64]!
  405d8c:	mov	x29, sp
  405d90:	stp	x21, x22, [sp, #32]
  405d94:	ldr	w22, [x0, #72]
  405d98:	stp	x19, x20, [sp, #16]
  405d9c:	mov	x19, x0
  405da0:	str	x23, [sp, #48]
  405da4:	cbnz	w22, 405dfc <feof@plt+0x3f7c>
  405da8:	add	w0, w1, #0xa
  405dac:	cmp	w1, #0x80
  405db0:	mov	w1, #0x80                  	// #128
  405db4:	csel	w1, w1, w0, lt  // lt = tstop
  405db8:	str	w1, [x19, #72]
  405dbc:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  405dc0:	sxtw	x0, w1
  405dc4:	cmp	x2, w1, sxtw
  405dc8:	b.cc	405df8 <feof@plt+0x3f78>  // b.lo, b.ul, b.last
  405dcc:	lsl	x0, x0, #2
  405dd0:	bl	4019c0 <_Znam@plt>
  405dd4:	ldr	w3, [x19, #72]
  405dd8:	mov	x1, #0x0                   	// #0
  405ddc:	mov	w2, #0xffffffff            	// #-1
  405de0:	str	x0, [x19, #64]
  405de4:	cmp	w3, w1
  405de8:	b.le	405e78 <feof@plt+0x3ff8>
  405dec:	str	w2, [x0, x1, lsl #2]
  405df0:	add	x1, x1, #0x1
  405df4:	b	405de4 <feof@plt+0x3f64>
  405df8:	bl	401d50 <__cxa_throw_bad_array_new_length@plt>
  405dfc:	lsl	w3, w22, #1
  405e00:	add	w0, w1, #0xa
  405e04:	cmp	w3, w1
  405e08:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405e0c:	csel	w3, w3, w0, gt
  405e10:	str	w3, [x19, #72]
  405e14:	ldr	x23, [x19, #64]
  405e18:	sxtw	x0, w3
  405e1c:	cmp	x1, w3, sxtw
  405e20:	b.cc	405df8 <feof@plt+0x3f78>  // b.lo, b.ul, b.last
  405e24:	lsl	x0, x0, #2
  405e28:	bl	4019c0 <_Znam@plt>
  405e2c:	str	x0, [x19, #64]
  405e30:	mov	x1, x23
  405e34:	mov	x21, x0
  405e38:	sbfiz	x2, x22, #2, #32
  405e3c:	bl	4019e0 <memcpy@plt>
  405e40:	sxtw	x20, w22
  405e44:	ldr	w1, [x19, #72]
  405e48:	mov	w0, #0xffffffff            	// #-1
  405e4c:	cmp	w1, w20
  405e50:	b.le	405e60 <feof@plt+0x3fe0>
  405e54:	str	w0, [x21, x20, lsl #2]
  405e58:	add	x20, x20, #0x1
  405e5c:	b	405e4c <feof@plt+0x3fcc>
  405e60:	mov	x0, x23
  405e64:	ldp	x19, x20, [sp, #16]
  405e68:	ldp	x21, x22, [sp, #32]
  405e6c:	ldr	x23, [sp, #48]
  405e70:	ldp	x29, x30, [sp], #64
  405e74:	b	401cc0 <_ZdaPv@plt>
  405e78:	ldp	x19, x20, [sp, #16]
  405e7c:	ldp	x21, x22, [sp, #32]
  405e80:	ldr	x23, [sp, #48]
  405e84:	ldp	x29, x30, [sp], #64
  405e88:	ret
  405e8c:	stp	x29, x30, [sp, #-48]!
  405e90:	mov	x29, sp
  405e94:	stp	x19, x20, [sp, #16]
  405e98:	mov	x19, x0
  405e9c:	ldr	x20, [x0, #80]
  405ea0:	stp	x21, x22, [sp, #32]
  405ea4:	cbnz	x20, 405ecc <feof@plt+0x404c>
  405ea8:	mov	w0, #0x10                  	// #16
  405eac:	str	w0, [x19, #92]
  405eb0:	mov	x0, #0x280                 	// #640
  405eb4:	bl	4019c0 <_Znam@plt>
  405eb8:	ldp	x21, x22, [sp, #32]
  405ebc:	str	x0, [x19, #80]
  405ec0:	ldp	x19, x20, [sp, #16]
  405ec4:	ldp	x29, x30, [sp], #48
  405ec8:	ret
  405ecc:	ldr	w22, [x0, #92]
  405ed0:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  405ed4:	movk	x1, #0x333, lsl #48
  405ed8:	lsl	w0, w22, #1
  405edc:	str	w0, [x19, #92]
  405ee0:	cmp	x1, w0, sxtw
  405ee4:	b.cc	405f18 <feof@plt+0x4098>  // b.lo, b.ul, b.last
  405ee8:	mov	w21, #0x28                  	// #40
  405eec:	smull	x0, w0, w21
  405ef0:	bl	4019c0 <_Znam@plt>
  405ef4:	str	x0, [x19, #80]
  405ef8:	smull	x2, w22, w21
  405efc:	mov	x1, x20
  405f00:	bl	4019e0 <memcpy@plt>
  405f04:	mov	x0, x20
  405f08:	ldp	x19, x20, [sp, #16]
  405f0c:	ldp	x21, x22, [sp, #32]
  405f10:	ldp	x29, x30, [sp], #48
  405f14:	b	401cc0 <_ZdaPv@plt>
  405f18:	bl	401d50 <__cxa_throw_bad_array_new_length@plt>
  405f1c:	stp	x29, x30, [sp, #-48]!
  405f20:	mov	x29, sp
  405f24:	ldr	w2, [x0, #72]
  405f28:	stp	x19, x20, [sp, #16]
  405f2c:	mov	x19, x0
  405f30:	sub	w0, w2, #0x1
  405f34:	stp	x21, x22, [sp, #32]
  405f38:	sbfiz	x1, x0, #2, #32
  405f3c:	tbnz	w0, #31, 405f58 <feof@plt+0x40d8>
  405f40:	ldr	x3, [x19, #64]
  405f44:	ldr	w3, [x3, x1]
  405f48:	sub	x1, x1, #0x4
  405f4c:	tbz	w3, #31, 405f58 <feof@plt+0x40d8>
  405f50:	sub	w0, w0, #0x1
  405f54:	b	405f3c <feof@plt+0x40bc>
  405f58:	add	w20, w0, #0x1
  405f5c:	cmp	w2, w20
  405f60:	b.le	405fa0 <feof@plt+0x4120>
  405f64:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405f68:	sxtw	x21, w20
  405f6c:	cmp	x0, w20, sxtw
  405f70:	ldr	x22, [x19, #64]
  405f74:	b.cc	406000 <feof@plt+0x4180>  // b.lo, b.ul, b.last
  405f78:	lsl	x21, x21, #2
  405f7c:	mov	x0, x21
  405f80:	bl	4019c0 <_Znam@plt>
  405f84:	mov	x2, x21
  405f88:	mov	x1, x22
  405f8c:	str	x0, [x19, #64]
  405f90:	bl	4019e0 <memcpy@plt>
  405f94:	mov	x0, x22
  405f98:	bl	401cc0 <_ZdaPv@plt>
  405f9c:	str	w20, [x19, #72]
  405fa0:	ldp	w0, w1, [x19, #88]
  405fa4:	cmp	w0, w1
  405fa8:	b.ge	405ff0 <feof@plt+0x4170>  // b.tcont
  405fac:	mov	x1, #0x3333333333333333    	// #3689348814741910323
  405fb0:	movk	x1, #0x333, lsl #48
  405fb4:	cmp	x1, w0, sxtw
  405fb8:	ldr	x20, [x19, #80]
  405fbc:	b.cc	406000 <feof@plt+0x4180>  // b.lo, b.ul, b.last
  405fc0:	mov	w21, #0x28                  	// #40
  405fc4:	smull	x0, w0, w21
  405fc8:	bl	4019c0 <_Znam@plt>
  405fcc:	str	x0, [x19, #80]
  405fd0:	ldr	w2, [x19, #88]
  405fd4:	mov	x1, x20
  405fd8:	smull	x2, w2, w21
  405fdc:	bl	4019e0 <memcpy@plt>
  405fe0:	mov	x0, x20
  405fe4:	bl	401cc0 <_ZdaPv@plt>
  405fe8:	ldr	w0, [x19, #88]
  405fec:	str	w0, [x19, #92]
  405ff0:	ldp	x19, x20, [sp, #16]
  405ff4:	ldp	x21, x22, [sp, #32]
  405ff8:	ldp	x29, x30, [sp], #48
  405ffc:	ret
  406000:	bl	401d50 <__cxa_throw_bad_array_new_length@plt>
  406004:	stp	x29, x30, [sp, #-48]!
  406008:	mov	x29, sp
  40600c:	stp	x21, x22, [sp, #32]
  406010:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x1d64>
  406014:	ldr	w21, [x1]
  406018:	stp	x19, x20, [sp, #16]
  40601c:	mov	x19, x0
  406020:	mvn	w0, w21
  406024:	add	x22, x22, #0x81b
  406028:	mov	x20, x2
  40602c:	lsr	w0, w0, #31
  406030:	mov	x2, x22
  406034:	mov	w1, #0x296                 	// #662
  406038:	bl	407660 <feof@plt+0x57e0>
  40603c:	ldr	w0, [x19, #72]
  406040:	cmp	w0, w21
  406044:	b.gt	406054 <feof@plt+0x41d4>
  406048:	mov	w1, w21
  40604c:	mov	x0, x19
  406050:	bl	405d88 <feof@plt+0x3f08>
  406054:	ldr	w0, [x19, #72]
  406058:	mov	w1, #0x299                 	// #665
  40605c:	mov	x2, x22
  406060:	cmp	w0, w21
  406064:	cset	w0, gt
  406068:	bl	407660 <feof@plt+0x57e0>
  40606c:	ldp	w0, w1, [x19, #88]
  406070:	add	w0, w0, #0x1
  406074:	cmp	w0, w1
  406078:	b.lt	406084 <feof@plt+0x4204>  // b.tstop
  40607c:	mov	x0, x19
  406080:	bl	405e8c <feof@plt+0x400c>
  406084:	ldp	w0, w1, [x19, #88]
  406088:	mov	x2, x22
  40608c:	add	w0, w0, #0x1
  406090:	cmp	w0, w1
  406094:	mov	w1, #0x29c                 	// #668
  406098:	cset	w0, lt  // lt = tstop
  40609c:	bl	407660 <feof@plt+0x57e0>
  4060a0:	ldr	x1, [x19, #64]
  4060a4:	ldr	w0, [x19, #88]
  4060a8:	str	w0, [x1, w21, sxtw #2]
  4060ac:	add	w2, w0, #0x1
  4060b0:	ldr	x1, [x19, #80]
  4060b4:	ldp	x21, x22, [sp, #32]
  4060b8:	str	w2, [x19, #88]
  4060bc:	mov	w2, #0x28                  	// #40
  4060c0:	smaddl	x0, w0, w2, x1
  4060c4:	ldp	x2, x3, [x20]
  4060c8:	stp	x2, x3, [x0]
  4060cc:	ldp	x2, x3, [x20, #16]
  4060d0:	stp	x2, x3, [x0, #16]
  4060d4:	ldr	x1, [x20, #32]
  4060d8:	ldp	x19, x20, [sp, #16]
  4060dc:	str	x1, [x0, #32]
  4060e0:	ldp	x29, x30, [sp], #48
  4060e4:	ret
  4060e8:	stp	x29, x30, [sp, #-48]!
  4060ec:	mov	x29, sp
  4060f0:	stp	x19, x20, [sp, #16]
  4060f4:	mov	x19, x0
  4060f8:	ldr	w20, [x1]
  4060fc:	str	x21, [sp, #32]
  406100:	ldr	w21, [x2]
  406104:	mvn	w1, w20
  406108:	bic	w1, w1, w21
  40610c:	tbz	w1, #31, 406160 <feof@plt+0x42e0>
  406110:	ldr	w0, [x0, #72]
  406114:	cmp	w0, w21
  406118:	cset	w0, gt
  40611c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1d64>
  406120:	mov	w1, #0x2a5                 	// #677
  406124:	add	x2, x2, #0x81b
  406128:	bl	407660 <feof@plt+0x57e0>
  40612c:	ldr	w0, [x19, #72]
  406130:	cmp	w0, w20
  406134:	b.gt	406144 <feof@plt+0x42c4>
  406138:	mov	w1, w20
  40613c:	mov	x0, x19
  406140:	bl	405d88 <feof@plt+0x3f08>
  406144:	ldr	x0, [x19, #64]
  406148:	ldr	w1, [x0, w21, sxtw #2]
  40614c:	str	w1, [x0, w20, sxtw #2]
  406150:	ldp	x19, x20, [sp, #16]
  406154:	ldr	x21, [sp, #32]
  406158:	ldp	x29, x30, [sp], #48
  40615c:	ret
  406160:	lsr	w0, w1, #31
  406164:	b	40611c <feof@plt+0x429c>
  406168:	stp	x29, x30, [sp, #-400]!
  40616c:	mov	x29, sp
  406170:	stp	x19, x20, [sp, #16]
  406174:	mov	x19, x1
  406178:	mov	x20, x2
  40617c:	stp	x21, x22, [sp, #32]
  406180:	adrp	x22, 423000 <stderr@@GLIBC_2.17+0x1120>
  406184:	mov	x21, x3
  406188:	stp	x23, x24, [sp, #48]
  40618c:	add	x23, x22, #0xe8
  406190:	stp	x25, x26, [sp, #64]
  406194:	mov	x25, x0
  406198:	stp	x27, x28, [sp, #80]
  40619c:	mov	x27, x0
  4061a0:	mov	w28, #0x1                   	// #1
  4061a4:	adrp	x26, 423000 <stderr@@GLIBC_2.17+0x1120>
  4061a8:	add	x26, x26, #0x808
  4061ac:	ldrb	w0, [x27]
  4061b0:	ldrb	w0, [x26, x0]
  4061b4:	cbz	w0, 406264 <feof@plt+0x43e4>
  4061b8:	add	x5, sp, #0x78
  4061bc:	add	x4, sp, #0x88
  4061c0:	add	x3, sp, #0x70
  4061c4:	add	x2, sp, #0x80
  4061c8:	mov	x0, x27
  4061cc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4061d0:	add	x1, x1, #0x858
  4061d4:	bl	401c70 <__isoc99_sscanf@plt>
  4061d8:	cmp	w0, #0x4
  4061dc:	b.ne	406334 <feof@plt+0x44b4>  // b.any
  4061e0:	ldr	d0, [sp, #128]
  4061e4:	fcmpe	d0, #0.0
  4061e8:	b.le	406334 <feof@plt+0x44b4>
  4061ec:	ldr	d0, [sp, #136]
  4061f0:	fcmpe	d0, #0.0
  4061f4:	b.le	406334 <feof@plt+0x44b4>
  4061f8:	ldrb	w1, [sp, #112]
  4061fc:	add	x0, sp, #0x80
  406200:	bl	405224 <feof@plt+0x33a4>
  406204:	cbz	w0, 406334 <feof@plt+0x44b4>
  406208:	ldrb	w1, [sp, #120]
  40620c:	add	x0, sp, #0x88
  406210:	bl	405224 <feof@plt+0x33a4>
  406214:	cbz	w0, 406334 <feof@plt+0x44b4>
  406218:	cbz	x20, 406224 <feof@plt+0x43a4>
  40621c:	ldr	d0, [sp, #128]
  406220:	str	d0, [x20]
  406224:	cbz	x21, 406230 <feof@plt+0x43b0>
  406228:	ldr	d0, [sp, #136]
  40622c:	str	d0, [x21]
  406230:	cbnz	x19, 406254 <feof@plt+0x43d4>
  406234:	mov	w0, #0x1                   	// #1
  406238:	ldp	x19, x20, [sp, #16]
  40623c:	ldp	x21, x22, [sp, #32]
  406240:	ldp	x23, x24, [sp, #48]
  406244:	ldp	x25, x26, [sp, #64]
  406248:	ldp	x27, x28, [sp, #80]
  40624c:	ldp	x29, x30, [sp], #400
  406250:	ret
  406254:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406258:	add	x0, x0, #0x870
  40625c:	str	x0, [x19]
  406260:	b	406234 <feof@plt+0x43b4>
  406264:	mov	x24, #0x0                   	// #0
  406268:	mov	x2, #0x18                  	// #24
  40626c:	mul	x0, x24, x2
  406270:	mov	x1, x27
  406274:	sxtw	x22, w24
  406278:	ldr	x3, [x0, x23]
  40627c:	str	x3, [sp, #104]
  406280:	mov	x0, x3
  406284:	bl	401df0 <strcasecmp@plt>
  406288:	mov	x2, #0x18                  	// #24
  40628c:	ldr	x3, [sp, #104]
  406290:	cbnz	w0, 4062c8 <feof@plt+0x4448>
  406294:	cbz	x20, 4062a8 <feof@plt+0x4428>
  406298:	sxtw	x0, w22
  40629c:	madd	x0, x0, x2, x23
  4062a0:	ldr	d0, [x0, #8]
  4062a4:	str	d0, [x20]
  4062a8:	cbz	x21, 4062bc <feof@plt+0x443c>
  4062ac:	mov	x0, #0x18                  	// #24
  4062b0:	madd	x22, x22, x0, x23
  4062b4:	ldr	d0, [x22, #16]
  4062b8:	str	d0, [x21]
  4062bc:	cbz	x19, 406234 <feof@plt+0x43b4>
  4062c0:	str	x3, [x19]
  4062c4:	b	406234 <feof@plt+0x43b4>
  4062c8:	add	x24, x24, #0x1
  4062cc:	cmp	x24, #0x29
  4062d0:	b.ne	40626c <feof@plt+0x43ec>  // b.any
  4062d4:	cbz	w28, 406334 <feof@plt+0x44b4>
  4062d8:	mov	x0, x25
  4062dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4062e0:	add	x1, x1, #0x81e
  4062e4:	bl	401d40 <fopen@plt>
  4062e8:	mov	x22, x0
  4062ec:	cbz	x0, 406334 <feof@plt+0x44b4>
  4062f0:	mov	x2, x0
  4062f4:	mov	w1, #0xfe                  	// #254
  4062f8:	add	x0, sp, #0x90
  4062fc:	bl	401d80 <fgets@plt>
  406300:	mov	x0, x22
  406304:	mov	w28, #0x0                   	// #0
  406308:	bl	401aa0 <fclose@plt>
  40630c:	add	x0, sp, #0x90
  406310:	bl	401a50 <strlen@plt>
  406314:	add	x1, sp, #0x90
  406318:	add	x0, x1, x0
  40631c:	mov	x27, x1
  406320:	ldurb	w1, [x0, #-1]
  406324:	cmp	w1, #0xa
  406328:	b.ne	4061ac <feof@plt+0x432c>  // b.any
  40632c:	sturb	wzr, [x0, #-1]
  406330:	b	4061a4 <feof@plt+0x4324>
  406334:	mov	w0, #0x0                   	// #0
  406338:	b	406238 <feof@plt+0x43b8>
  40633c:	stp	x29, x30, [sp, #-256]!
  406340:	mov	x29, sp
  406344:	stp	x23, x24, [sp, #48]
  406348:	ldr	x23, [x0, #32]
  40634c:	stp	x19, x20, [sp, #16]
  406350:	mov	x20, x0
  406354:	mov	x0, x23
  406358:	stp	x21, x22, [sp, #32]
  40635c:	mov	x21, x1
  406360:	mov	w22, w2
  406364:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406368:	add	x1, x1, #0x2d8
  40636c:	stp	x25, x26, [sp, #64]
  406370:	stp	x27, x28, [sp, #80]
  406374:	stp	d8, d9, [sp, #96]
  406378:	bl	401d70 <strcmp@plt>
  40637c:	cbnz	w0, 4063d8 <feof@plt+0x4558>
  406380:	cbz	x21, 406394 <feof@plt+0x4514>
  406384:	mov	w0, #0x1                   	// #1
  406388:	str	w0, [x21]
  40638c:	mov	w19, #0x0                   	// #0
  406390:	b	4063b4 <feof@plt+0x4534>
  406394:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406398:	add	x3, x3, #0xfa8
  40639c:	mov	w19, w0
  4063a0:	mov	x2, x3
  4063a4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4063a8:	mov	x1, x3
  4063ac:	add	x0, x0, #0x877
  4063b0:	bl	404bb4 <feof@plt+0x2d34>
  4063b4:	mov	w0, w19
  4063b8:	ldp	x19, x20, [sp, #16]
  4063bc:	ldp	x21, x22, [sp, #32]
  4063c0:	ldp	x23, x24, [sp, #48]
  4063c4:	ldp	x25, x26, [sp, #64]
  4063c8:	ldp	x27, x28, [sp, #80]
  4063cc:	ldp	d8, d9, [sp, #96]
  4063d0:	ldp	x29, x30, [sp], #256
  4063d4:	ret
  4063d8:	add	x1, sp, #0x80
  4063dc:	mov	x0, x23
  4063e0:	bl	407688 <feof@plt+0x5808>
  4063e4:	cbnz	x0, 406418 <feof@plt+0x4598>
  4063e8:	cbnz	x21, 406384 <feof@plt+0x4504>
  4063ec:	ldr	x1, [x20, #32]
  4063f0:	add	x0, sp, #0xd8
  4063f4:	bl	4047d4 <feof@plt+0x2954>
  4063f8:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4063fc:	add	x3, x3, #0xfa8
  406400:	mov	x2, x3
  406404:	add	x1, sp, #0xd8
  406408:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40640c:	add	x0, x0, #0x89c
  406410:	bl	404bb4 <feof@plt+0x2d34>
  406414:	b	40638c <feof@plt+0x450c>
  406418:	str	x0, [sp, #176]
  40641c:	adrp	x21, 40b000 <_ZdlPvm@@Base+0x1d64>
  406420:	ldr	x0, [sp, #128]
  406424:	str	x0, [sp, #184]
  406428:	mov	w0, #0x1                   	// #1
  40642c:	str	w0, [sp, #200]
  406430:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406434:	add	x21, x21, #0x8b6
  406438:	str	xzr, [sp, #192]
  40643c:	ldr	d8, [x0, #3736]
  406440:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406444:	str	w22, [sp, #204]
  406448:	ldr	d9, [x0, #3744]
  40644c:	str	xzr, [sp, #208]
  406450:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1d64>
  406454:	add	x23, x23, #0x897
  406458:	add	x0, sp, #0xb0
  40645c:	bl	404f0c <feof@plt+0x308c>
  406460:	cbz	w0, 406c7c <feof@plt+0x4dfc>
  406464:	ldr	x0, [sp, #208]
  406468:	mov	x1, x21
  40646c:	bl	401b60 <strtok@plt>
  406470:	mov	x19, x0
  406474:	mov	x1, x23
  406478:	bl	401d70 <strcmp@plt>
  40647c:	cbz	w0, 406458 <feof@plt+0x45d8>
  406480:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406484:	mov	x0, x19
  406488:	add	x1, x1, #0x8bb
  40648c:	bl	401d70 <strcmp@plt>
  406490:	cbnz	w0, 4064f4 <feof@plt+0x4674>
  406494:	mov	x1, x21
  406498:	mov	x0, #0x0                   	// #0
  40649c:	bl	401b60 <strtok@plt>
  4064a0:	cbnz	x0, 4064c8 <feof@plt+0x4648>
  4064a4:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4064a8:	add	x4, x4, #0xfa8
  4064ac:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4064b0:	mov	x3, x4
  4064b4:	mov	x2, x4
  4064b8:	add	x1, x1, #0x8c6
  4064bc:	add	x0, sp, #0xb0
  4064c0:	bl	404ee4 <feof@plt+0x3064>
  4064c4:	b	406bac <feof@plt+0x4d2c>
  4064c8:	add	x2, sp, #0xd8
  4064cc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4064d0:	add	x1, x1, #0xa27
  4064d4:	bl	401c70 <__isoc99_sscanf@plt>
  4064d8:	cmp	w0, #0x1
  4064dc:	b.ne	4064a4 <feof@plt+0x4624>  // b.any
  4064e0:	ldr	w0, [sp, #216]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.le	4064a4 <feof@plt+0x4624>
  4064ec:	str	w0, [x20, #24]
  4064f0:	b	406450 <feof@plt+0x45d0>
  4064f4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4064f8:	mov	x0, x19
  4064fc:	add	x1, x1, #0x8ec
  406500:	bl	401d70 <strcmp@plt>
  406504:	cbnz	w0, 406578 <feof@plt+0x46f8>
  406508:	mov	x1, x21
  40650c:	mov	x0, #0x0                   	// #0
  406510:	bl	401b60 <strtok@plt>
  406514:	mov	x19, x0
  406518:	cbz	x0, 406550 <feof@plt+0x46d0>
  40651c:	add	x2, sp, #0xa0
  406520:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406524:	add	x1, x1, #0x8f2
  406528:	bl	401c70 <__isoc99_sscanf@plt>
  40652c:	cmp	w0, #0x1
  406530:	b.ne	406550 <feof@plt+0x46d0>  // b.any
  406534:	ldr	d0, [sp, #160]
  406538:	fcmpe	d0, d8
  40653c:	b.ge	406550 <feof@plt+0x46d0>  // b.tcont
  406540:	fcmpe	d0, d9
  406544:	b.ls	406550 <feof@plt+0x46d0>  // b.plast
  406548:	str	d0, [x20, #48]
  40654c:	b	406450 <feof@plt+0x45d0>
  406550:	mov	x1, x19
  406554:	add	x0, sp, #0xd8
  406558:	bl	4047d4 <feof@plt+0x2954>
  40655c:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406560:	add	x4, x4, #0xfa8
  406564:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406568:	mov	x3, x4
  40656c:	add	x2, sp, #0xd8
  406570:	add	x1, x1, #0x8f6
  406574:	b	4064bc <feof@plt+0x463c>
  406578:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40657c:	mov	x0, x19
  406580:	add	x1, x1, #0x917
  406584:	bl	401d70 <strcmp@plt>
  406588:	cbnz	w0, 406684 <feof@plt+0x4804>
  40658c:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x2d64>
  406590:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  406594:	add	x23, x23, #0x8e5
  406598:	add	x24, x24, #0x22d
  40659c:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  4065a0:	mov	x1, x21
  4065a4:	mov	x0, #0x0                   	// #0
  4065a8:	bl	401b60 <strtok@plt>
  4065ac:	mov	x19, x0
  4065b0:	cbz	x0, 406450 <feof@plt+0x45d0>
  4065b4:	mov	x1, x23
  4065b8:	bl	401d70 <strcmp@plt>
  4065bc:	cbz	w0, 406450 <feof@plt+0x45d0>
  4065c0:	mov	x1, x24
  4065c4:	mov	x0, x19
  4065c8:	bl	401d70 <strcmp@plt>
  4065cc:	cbnz	w0, 4065e0 <feof@plt+0x4760>
  4065d0:	ldr	w0, [x20, #8]
  4065d4:	orr	w0, w0, #0x1
  4065d8:	str	w0, [x20, #8]
  4065dc:	b	4065a0 <feof@plt+0x4720>
  4065e0:	add	x1, x25, #0x922
  4065e4:	mov	x0, x19
  4065e8:	bl	401d70 <strcmp@plt>
  4065ec:	cbnz	w0, 4065fc <feof@plt+0x477c>
  4065f0:	ldr	w0, [x20, #8]
  4065f4:	orr	w0, w0, #0x2
  4065f8:	b	4065d8 <feof@plt+0x4758>
  4065fc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406600:	mov	x0, x19
  406604:	add	x1, x1, #0x926
  406608:	bl	401d70 <strcmp@plt>
  40660c:	cbnz	w0, 40661c <feof@plt+0x479c>
  406610:	ldr	w0, [x20, #8]
  406614:	orr	w0, w0, #0x4
  406618:	b	4065d8 <feof@plt+0x4758>
  40661c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406620:	mov	x0, x19
  406624:	add	x1, x1, #0x921
  406628:	bl	401d70 <strcmp@plt>
  40662c:	cbnz	w0, 40663c <feof@plt+0x47bc>
  406630:	ldr	w0, [x20, #8]
  406634:	orr	w0, w0, #0x8
  406638:	b	4065d8 <feof@plt+0x4758>
  40663c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406640:	mov	x0, x19
  406644:	add	x1, x1, #0x925
  406648:	bl	401d70 <strcmp@plt>
  40664c:	cbnz	w0, 40665c <feof@plt+0x47dc>
  406650:	ldr	w0, [x20, #8]
  406654:	orr	w0, w0, #0x10
  406658:	b	4065d8 <feof@plt+0x4758>
  40665c:	mov	x1, x19
  406660:	add	x0, sp, #0xd8
  406664:	bl	4047d4 <feof@plt+0x2954>
  406668:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40666c:	add	x4, x4, #0xfa8
  406670:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406674:	mov	x3, x4
  406678:	add	x2, sp, #0xd8
  40667c:	add	x1, x1, #0x929
  406680:	b	4064bc <feof@plt+0x463c>
  406684:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406688:	mov	x0, x19
  40668c:	add	x1, x1, #0x944
  406690:	bl	401d70 <strcmp@plt>
  406694:	cbnz	w0, 4066e4 <feof@plt+0x4864>
  406698:	mov	x1, x21
  40669c:	mov	x0, #0x0                   	// #0
  4066a0:	bl	401b60 <strtok@plt>
  4066a4:	mov	x19, x0
  4066a8:	cbnz	x0, 4066c8 <feof@plt+0x4848>
  4066ac:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4066b0:	add	x4, x4, #0xfa8
  4066b4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4066b8:	mov	x3, x4
  4066bc:	mov	x2, x4
  4066c0:	add	x1, x1, #0x951
  4066c4:	b	4064bc <feof@plt+0x463c>
  4066c8:	bl	401a50 <strlen@plt>
  4066cc:	add	x0, x0, #0x1
  4066d0:	bl	4019c0 <_Znam@plt>
  4066d4:	str	x0, [x20, #40]
  4066d8:	mov	x1, x19
  4066dc:	bl	401b50 <strcpy@plt>
  4066e0:	b	406450 <feof@plt+0x45d0>
  4066e4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4066e8:	mov	x0, x19
  4066ec:	add	x1, x1, #0xd08
  4066f0:	bl	401d70 <strcmp@plt>
  4066f4:	cbnz	w0, 406704 <feof@plt+0x4884>
  4066f8:	mov	w0, #0x1                   	// #1
  4066fc:	str	w0, [x20, #28]
  406700:	b	406450 <feof@plt+0x45d0>
  406704:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1d64>
  406708:	add	x24, x24, #0x97a
  40670c:	mov	x1, x24
  406710:	mov	x0, x19
  406714:	bl	401d70 <strcmp@plt>
  406718:	cbz	w0, 406c48 <feof@plt+0x4dc8>
  40671c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406720:	mov	x0, x19
  406724:	add	x1, x1, #0x984
  406728:	bl	401d70 <strcmp@plt>
  40672c:	cbz	w0, 406c48 <feof@plt+0x4dc8>
  406730:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406734:	mov	x0, #0x0                   	// #0
  406738:	add	x1, x1, #0x4f6
  40673c:	bl	401b60 <strtok@plt>
  406740:	ldr	x1, [x20]
  406744:	ldr	x23, [x1, #16]
  406748:	bl	404c70 <feof@plt+0x2df0>
  40674c:	ldr	w4, [sp, #192]
  406750:	mov	x2, x0
  406754:	ldr	x3, [sp, #184]
  406758:	mov	x1, x19
  40675c:	mov	x0, x20
  406760:	blr	x23
  406764:	b	406450 <feof@plt+0x45d0>
  406768:	cbz	w0, 406cac <feof@plt+0x4e2c>
  40676c:	ldr	x0, [sp, #208]
  406770:	mov	x1, x21
  406774:	bl	401b60 <strtok@plt>
  406778:	mov	x19, x0
  40677c:	cbz	x0, 406c70 <feof@plt+0x4df0>
  406780:	mov	x1, x21
  406784:	mov	x0, #0x0                   	// #0
  406788:	bl	401b60 <strtok@plt>
  40678c:	mov	x23, x0
  406790:	cbz	x0, 406c54 <feof@plt+0x4dd4>
  406794:	mov	x1, x21
  406798:	mov	x0, #0x0                   	// #0
  40679c:	bl	401b60 <strtok@plt>
  4067a0:	mov	x25, x0
  4067a4:	cbnz	x0, 4067cc <feof@plt+0x494c>
  4067a8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4067ac:	add	x4, x4, #0xfa8
  4067b0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4067b4:	mov	x3, x4
  4067b8:	mov	x2, x4
  4067bc:	add	x1, x1, #0x9a4
  4067c0:	add	x0, sp, #0xb0
  4067c4:	bl	404ee4 <feof@plt+0x3064>
  4067c8:	b	406bb0 <feof@plt+0x4d30>
  4067cc:	add	x2, sp, #0xa0
  4067d0:	mov	x1, x28
  4067d4:	bl	401c70 <__isoc99_sscanf@plt>
  4067d8:	cmp	w0, #0x1
  4067dc:	b.eq	406808 <feof@plt+0x4988>  // b.none
  4067e0:	mov	x1, x25
  4067e4:	add	x0, sp, #0xd8
  4067e8:	bl	4047d4 <feof@plt+0x2954>
  4067ec:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4067f0:	add	x4, x4, #0xfa8
  4067f4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4067f8:	mov	x3, x4
  4067fc:	add	x2, sp, #0xd8
  406800:	add	x1, x1, #0x9b8
  406804:	b	4067c0 <feof@plt+0x4940>
  406808:	mov	x0, x19
  40680c:	bl	4090f0 <feof@plt+0x7270>
  406810:	mov	x19, x0
  406814:	mov	x0, x23
  406818:	bl	4090f0 <feof@plt+0x7270>
  40681c:	ldr	w3, [sp, #160]
  406820:	mov	x2, x0
  406824:	mov	x1, x19
  406828:	mov	x0, x20
  40682c:	bl	405898 <feof@plt+0x3a18>
  406830:	b	406c70 <feof@plt+0x4df0>
  406834:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406838:	mov	x0, x19
  40683c:	add	x1, x1, #0x984
  406840:	bl	401d70 <strcmp@plt>
  406844:	cbnz	w0, 406b84 <feof@plt+0x4d04>
  406848:	cbnz	w22, 406c2c <feof@plt+0x4dac>
  40684c:	adrp	x25, 40b000 <_ZdlPvm@@Base+0x1d64>
  406850:	add	x25, x25, #0xa18
  406854:	mov	x23, #0x0                   	// #0
  406858:	add	x0, sp, #0xb0
  40685c:	bl	404f0c <feof@plt+0x308c>
  406860:	cbz	w0, 406ca4 <feof@plt+0x4e24>
  406864:	ldr	x0, [sp, #208]
  406868:	mov	x1, x21
  40686c:	bl	401b60 <strtok@plt>
  406870:	mov	x19, x0
  406874:	cbz	x0, 406858 <feof@plt+0x49d8>
  406878:	mov	x1, x21
  40687c:	mov	x0, #0x0                   	// #0
  406880:	bl	401b60 <strtok@plt>
  406884:	cbz	x0, 406cb8 <feof@plt+0x4e38>
  406888:	ldrb	w1, [x0]
  40688c:	cmp	w1, #0x22
  406890:	b.ne	4068f0 <feof@plt+0x4a70>  // b.any
  406894:	cbnz	x23, 4068b4 <feof@plt+0x4a34>
  406898:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40689c:	add	x4, x4, #0xfa8
  4068a0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4068a4:	mov	x3, x4
  4068a8:	mov	x2, x4
  4068ac:	add	x1, x1, #0x9cd
  4068b0:	b	4064bc <feof@plt+0x463c>
  4068b4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4068b8:	mov	x0, x19
  4068bc:	add	x1, x1, #0x9ee
  4068c0:	bl	401d70 <strcmp@plt>
  4068c4:	cbnz	w0, 4068e4 <feof@plt+0x4a64>
  4068c8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068cc:	add	x4, x4, #0xfa8
  4068d0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4068d4:	mov	x3, x4
  4068d8:	mov	x2, x4
  4068dc:	add	x1, x1, #0x9f2
  4068e0:	b	4064bc <feof@plt+0x463c>
  4068e4:	mov	x0, x19
  4068e8:	bl	4090f0 <feof@plt+0x7270>
  4068ec:	b	406b54 <feof@plt+0x4cd4>
  4068f0:	add	x1, sp, #0xd8
  4068f4:	mov	x7, x26
  4068f8:	add	x5, x1, #0x18
  4068fc:	add	x4, x1, #0x10
  406900:	add	x3, x1, #0xc
  406904:	add	x2, x1, #0x8
  406908:	add	x6, sp, #0xec
  40690c:	mov	x1, x25
  406910:	str	wzr, [sp, #228]
  406914:	stp	xzr, xzr, [sp, #232]
  406918:	bl	401c70 <__isoc99_sscanf@plt>
  40691c:	cmp	w0, #0x0
  406920:	b.gt	40694c <feof@plt+0x4acc>
  406924:	mov	x1, x19
  406928:	add	x0, sp, #0xa0
  40692c:	bl	4047d4 <feof@plt+0x2954>
  406930:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406934:	add	x4, x4, #0xfa8
  406938:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40693c:	mov	x3, x4
  406940:	add	x2, sp, #0xa0
  406944:	add	x1, x1, #0xa2a
  406948:	b	4067c0 <feof@plt+0x4940>
  40694c:	mov	x1, x21
  406950:	mov	x0, #0x0                   	// #0
  406954:	bl	401b60 <strtok@plt>
  406958:	cbnz	x0, 406984 <feof@plt+0x4b04>
  40695c:	mov	x1, x19
  406960:	add	x0, sp, #0xa0
  406964:	bl	4047d4 <feof@plt+0x2954>
  406968:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40696c:	add	x4, x4, #0xfa8
  406970:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406974:	mov	x3, x4
  406978:	add	x2, sp, #0xa0
  40697c:	add	x1, x1, #0xa3d
  406980:	b	4067c0 <feof@plt+0x4940>
  406984:	add	x2, sp, #0x7c
  406988:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40698c:	add	x1, x1, #0xa27
  406990:	bl	401c70 <__isoc99_sscanf@plt>
  406994:	cmp	w0, #0x1
  406998:	b.eq	4069c4 <feof@plt+0x4b44>  // b.none
  40699c:	mov	x1, x19
  4069a0:	add	x0, sp, #0xa0
  4069a4:	bl	4047d4 <feof@plt+0x2954>
  4069a8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4069ac:	add	x4, x4, #0xfa8
  4069b0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4069b4:	mov	x3, x4
  4069b8:	add	x2, sp, #0xa0
  4069bc:	add	x1, x1, #0xa5d
  4069c0:	b	4067c0 <feof@plt+0x4940>
  4069c4:	ldr	w1, [sp, #124]
  4069c8:	cmp	w1, #0xff
  4069cc:	b.ls	4069f4 <feof@plt+0x4b74>  // b.plast
  4069d0:	add	x0, sp, #0xa0
  4069d4:	bl	4047f8 <feof@plt+0x2978>
  4069d8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4069dc:	add	x4, x4, #0xfa8
  4069e0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4069e4:	mov	x3, x4
  4069e8:	add	x2, sp, #0xa0
  4069ec:	add	x1, x1, #0xa79
  4069f0:	b	4067c0 <feof@plt+0x4940>
  4069f4:	mov	x0, #0x0                   	// #0
  4069f8:	strb	w1, [sp, #216]
  4069fc:	mov	x1, x21
  406a00:	bl	401b60 <strtok@plt>
  406a04:	mov	x23, x0
  406a08:	cbnz	x0, 406a34 <feof@plt+0x4bb4>
  406a0c:	mov	x1, x19
  406a10:	add	x0, sp, #0xa0
  406a14:	bl	4047d4 <feof@plt+0x2954>
  406a18:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a1c:	add	x4, x4, #0xfa8
  406a20:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406a24:	mov	x3, x4
  406a28:	add	x2, sp, #0xa0
  406a2c:	add	x1, x1, #0xa9a
  406a30:	b	4067c0 <feof@plt+0x4940>
  406a34:	add	x1, sp, #0x88
  406a38:	mov	w2, #0x0                   	// #0
  406a3c:	bl	401ad0 <strtol@plt>
  406a40:	str	w0, [sp, #220]
  406a44:	cbnz	w0, 406a88 <feof@plt+0x4c08>
  406a48:	ldr	x1, [sp, #136]
  406a4c:	cmp	x1, x23
  406a50:	b.ne	406a88 <feof@plt+0x4c08>  // b.any
  406a54:	mov	x1, x23
  406a58:	add	x0, sp, #0x90
  406a5c:	bl	4047d4 <feof@plt+0x2954>
  406a60:	mov	x1, x19
  406a64:	add	x0, sp, #0xa0
  406a68:	bl	4047d4 <feof@plt+0x2954>
  406a6c:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a70:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406a74:	add	x4, x4, #0xfa8
  406a78:	add	x3, sp, #0xa0
  406a7c:	add	x2, sp, #0x90
  406a80:	add	x1, x1, #0xab0
  406a84:	b	4067c0 <feof@plt+0x4940>
  406a88:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  406a8c:	ldr	w1, [x1, #16]
  406a90:	cbz	w1, 406aac <feof@plt+0x4c2c>
  406a94:	bl	401d30 <wcwidth@plt>
  406a98:	cmp	w0, #0x1
  406a9c:	b.le	406aac <feof@plt+0x4c2c>
  406aa0:	ldr	w1, [sp, #224]
  406aa4:	mul	w0, w1, w0
  406aa8:	str	w0, [sp, #224]
  406aac:	mov	x1, x21
  406ab0:	mov	x0, #0x0                   	// #0
  406ab4:	bl	401b60 <strtok@plt>
  406ab8:	mov	x23, x0
  406abc:	cbz	x0, 406ad0 <feof@plt+0x4c50>
  406ac0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406ac4:	add	x1, x1, #0x9ef
  406ac8:	bl	401d70 <strcmp@plt>
  406acc:	cbnz	w0, 406af4 <feof@plt+0x4c74>
  406ad0:	str	xzr, [sp, #248]
  406ad4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406ad8:	mov	x0, x19
  406adc:	add	x1, x1, #0x9ee
  406ae0:	bl	401d70 <strcmp@plt>
  406ae4:	cbnz	w0, 406b30 <feof@plt+0x4cb0>
  406ae8:	ldr	w0, [sp, #220]
  406aec:	bl	409024 <feof@plt+0x71a4>
  406af0:	b	406b18 <feof@plt+0x4c98>
  406af4:	mov	x0, x23
  406af8:	bl	401a50 <strlen@plt>
  406afc:	add	x0, x0, #0x1
  406b00:	bl	4019c0 <_Znam@plt>
  406b04:	mov	x27, x0
  406b08:	mov	x1, x23
  406b0c:	bl	401b50 <strcpy@plt>
  406b10:	str	x27, [sp, #248]
  406b14:	b	406ad4 <feof@plt+0x4c54>
  406b18:	mov	x23, x0
  406b1c:	mov	x1, x0
  406b20:	add	x2, sp, #0xd8
  406b24:	mov	x0, x20
  406b28:	bl	406004 <feof@plt+0x4184>
  406b2c:	b	406858 <feof@plt+0x49d8>
  406b30:	mov	x0, x19
  406b34:	bl	4090f0 <feof@plt+0x7270>
  406b38:	mov	x23, x0
  406b3c:	mov	x1, x0
  406b40:	add	x2, sp, #0xd8
  406b44:	mov	x0, x20
  406b48:	bl	406004 <feof@plt+0x4184>
  406b4c:	ldr	w0, [sp, #220]
  406b50:	bl	409024 <feof@plt+0x71a4>
  406b54:	mov	x1, x0
  406b58:	mov	x2, x23
  406b5c:	mov	x0, x20
  406b60:	bl	4060e8 <feof@plt+0x4268>
  406b64:	b	406858 <feof@plt+0x49d8>
  406b68:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b6c:	add	x4, x4, #0xfa8
  406b70:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406b74:	mov	x3, x4
  406b78:	mov	x2, x4
  406b7c:	add	x1, x1, #0xad1
  406b80:	b	4064bc <feof@plt+0x463c>
  406b84:	mov	x1, x19
  406b88:	add	x0, sp, #0xd8
  406b8c:	bl	4047d4 <feof@plt+0x2954>
  406b90:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b94:	add	x4, x4, #0xfa8
  406b98:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406b9c:	mov	x3, x4
  406ba0:	add	x2, sp, #0xd8
  406ba4:	add	x1, x1, #0xaf6
  406ba8:	b	4064bc <feof@plt+0x463c>
  406bac:	mov	w22, #0x0                   	// #0
  406bb0:	add	x0, sp, #0xb0
  406bb4:	mov	w19, w22
  406bb8:	bl	404ea8 <feof@plt+0x3028>
  406bbc:	b	4063b4 <feof@plt+0x4534>
  406bc0:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  406bc4:	ldr	w0, [x0, #16]
  406bc8:	orr	w27, w27, w0
  406bcc:	cbnz	w27, 406bec <feof@plt+0x4d6c>
  406bd0:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406bd4:	add	x4, x4, #0xfa8
  406bd8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406bdc:	mov	x3, x4
  406be0:	mov	x2, x4
  406be4:	add	x1, x1, #0xb37
  406be8:	b	4064bc <feof@plt+0x463c>
  406bec:	ldr	w0, [x20, #24]
  406bf0:	cbnz	w0, 406c2c <feof@plt+0x4dac>
  406bf4:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  406bf8:	ldr	w3, [x20, #56]
  406bfc:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  406c00:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  406c04:	ldr	w2, [x2, #672]
  406c08:	mov	w4, #0xd8                  	// #216
  406c0c:	ldr	w0, [x0, #64]
  406c10:	ldr	w1, [x1, #68]
  406c14:	mul	w2, w2, w4
  406c18:	cbz	w3, 406c24 <feof@plt+0x4da4>
  406c1c:	bl	404cdc <feof@plt+0x2e5c>
  406c20:	b	406c28 <feof@plt+0x4da8>
  406c24:	bl	404d84 <feof@plt+0x2f04>
  406c28:	str	w0, [x20, #24]
  406c2c:	mov	w22, #0x1                   	// #1
  406c30:	b	406bb0 <feof@plt+0x4d30>
  406c34:	mov	x19, x0
  406c38:	add	x0, sp, #0xb0
  406c3c:	bl	404ea8 <feof@plt+0x3028>
  406c40:	mov	x0, x19
  406c44:	bl	401e30 <_Unwind_Resume@plt>
  406c48:	add	x26, sp, #0xf4
  406c4c:	mov	w27, #0x0                   	// #0
  406c50:	str	wzr, [sp, #200]
  406c54:	mov	x1, x24
  406c58:	mov	x0, x19
  406c5c:	bl	401d70 <strcmp@plt>
  406c60:	cbnz	w0, 406834 <feof@plt+0x49b4>
  406c64:	cbnz	w22, 406c2c <feof@plt+0x4dac>
  406c68:	adrp	x28, 40b000 <_ZdlPvm@@Base+0x1d64>
  406c6c:	add	x28, x28, #0xa27
  406c70:	add	x0, sp, #0xb0
  406c74:	bl	404f0c <feof@plt+0x308c>
  406c78:	b	406768 <feof@plt+0x48e8>
  406c7c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  406c80:	ldr	w0, [x0, #16]
  406c84:	cbnz	w0, 406bec <feof@plt+0x4d6c>
  406c88:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c8c:	add	x4, x4, #0xfa8
  406c90:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406c94:	mov	x3, x4
  406c98:	mov	x2, x4
  406c9c:	add	x1, x1, #0x98c
  406ca0:	b	4064bc <feof@plt+0x463c>
  406ca4:	cbz	x23, 406b68 <feof@plt+0x4ce8>
  406ca8:	mov	w27, #0x1                   	// #1
  406cac:	mov	x0, x20
  406cb0:	bl	405f1c <feof@plt+0x409c>
  406cb4:	b	406bc0 <feof@plt+0x4d40>
  406cb8:	cbz	x23, 406b68 <feof@plt+0x4ce8>
  406cbc:	mov	w27, #0x1                   	// #1
  406cc0:	b	406c54 <feof@plt+0x4dd4>
  406cc4:	stp	x29, x30, [sp, #-48]!
  406cc8:	mov	x29, sp
  406ccc:	stp	x19, x20, [sp, #16]
  406cd0:	mov	x20, x1
  406cd4:	stp	x21, x22, [sp, #32]
  406cd8:	mov	x22, x0
  406cdc:	mov	w21, w2
  406ce0:	mov	x0, #0x68                  	// #104
  406ce4:	bl	40923c <_Znwm@@Base>
  406ce8:	mov	x1, x22
  406cec:	mov	x19, x0
  406cf0:	bl	4051bc <feof@plt+0x333c>
  406cf4:	mov	w2, w21
  406cf8:	mov	x1, x20
  406cfc:	mov	x0, x19
  406d00:	bl	40633c <feof@plt+0x44bc>
  406d04:	cbnz	w0, 406d1c <feof@plt+0x4e9c>
  406d08:	ldr	x0, [x19]
  406d0c:	ldr	x1, [x0, #8]
  406d10:	mov	x0, x19
  406d14:	mov	x19, #0x0                   	// #0
  406d18:	blr	x1
  406d1c:	mov	x0, x19
  406d20:	ldp	x19, x20, [sp, #16]
  406d24:	ldp	x21, x22, [sp, #32]
  406d28:	ldp	x29, x30, [sp], #48
  406d2c:	ret
  406d30:	mov	x1, #0x68                  	// #104
  406d34:	mov	x20, x0
  406d38:	mov	x0, x19
  406d3c:	bl	40929c <_ZdlPvm@@Base>
  406d40:	mov	x0, x20
  406d44:	bl	401e30 <_Unwind_Resume@plt>
  406d48:	stp	x29, x30, [sp, #-192]!
  406d4c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406d50:	add	x0, x0, #0x2d8
  406d54:	mov	x29, sp
  406d58:	add	x1, sp, #0x78
  406d5c:	stp	x19, x20, [sp, #16]
  406d60:	stp	x21, x22, [sp, #32]
  406d64:	stp	x23, x24, [sp, #48]
  406d68:	stp	x25, x26, [sp, #64]
  406d6c:	stp	x27, x28, [sp, #80]
  406d70:	str	wzr, [sp, #112]
  406d74:	bl	407688 <feof@plt+0x5808>
  406d78:	cbnz	x0, 406dbc <feof@plt+0x4f3c>
  406d7c:	mov	w19, #0x0                   	// #0
  406d80:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d84:	add	x3, x3, #0xfa8
  406d88:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406d8c:	mov	x2, x3
  406d90:	mov	x1, x3
  406d94:	add	x0, x0, #0xb51
  406d98:	bl	404bb4 <feof@plt+0x2d34>
  406d9c:	mov	w0, w19
  406da0:	ldp	x19, x20, [sp, #16]
  406da4:	ldp	x21, x22, [sp, #32]
  406da8:	ldp	x23, x24, [sp, #48]
  406dac:	ldp	x25, x26, [sp, #64]
  406db0:	ldp	x27, x28, [sp, #80]
  406db4:	ldp	x29, x30, [sp], #192
  406db8:	ret
  406dbc:	str	x0, [sp, #152]
  406dc0:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x120>
  406dc4:	ldr	x0, [sp, #120]
  406dc8:	adrp	x22, 40b000 <_ZdlPvm@@Base+0x1d64>
  406dcc:	add	x22, x22, #0xea8
  406dd0:	str	x0, [sp, #160]
  406dd4:	mov	x0, #0x1                   	// #1
  406dd8:	str	wzr, [x21, #68]
  406ddc:	str	xzr, [sp, #168]
  406de0:	str	x0, [sp, #176]
  406de4:	add	x0, x22, #0x8
  406de8:	str	x0, [sp, #104]
  406dec:	str	xzr, [sp, #184]
  406df0:	add	x0, sp, #0x98
  406df4:	bl	404f0c <feof@plt+0x308c>
  406df8:	cbz	w0, 407500 <feof@plt+0x5680>
  406dfc:	ldr	x0, [sp, #184]
  406e00:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1d64>
  406e04:	add	x20, x20, #0x8b6
  406e08:	add	x26, x22, #0x8
  406e0c:	mov	x1, x20
  406e10:	mov	w25, #0x0                   	// #0
  406e14:	bl	401b60 <strtok@plt>
  406e18:	mov	x23, x0
  406e1c:	ldr	x0, [x26], #16
  406e20:	mov	x1, x23
  406e24:	mov	w24, w25
  406e28:	add	w25, w25, #0x1
  406e2c:	bl	401d70 <strcmp@plt>
  406e30:	cmp	w0, #0x0
  406e34:	mov	w19, w0
  406e38:	ccmp	w25, #0x9, #0x2, ne  // ne = any
  406e3c:	b.ls	406e1c <feof@plt+0x4f9c>  // b.plast
  406e40:	cbnz	w0, 406ed4 <feof@plt+0x5054>
  406e44:	mov	x1, x20
  406e48:	mov	x0, #0x0                   	// #0
  406e4c:	bl	401b60 <strtok@plt>
  406e50:	mov	x20, x0
  406e54:	cbnz	x0, 406e88 <feof@plt+0x5008>
  406e58:	mov	x1, x23
  406e5c:	add	x0, sp, #0x88
  406e60:	bl	4047d4 <feof@plt+0x2954>
  406e64:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e68:	add	x4, x4, #0xfa8
  406e6c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406e70:	mov	x3, x4
  406e74:	add	x2, sp, #0x88
  406e78:	add	x1, x1, #0xb68
  406e7c:	add	x0, sp, #0x98
  406e80:	bl	404ee4 <feof@plt+0x3064>
  406e84:	b	407624 <feof@plt+0x57a4>
  406e88:	ldr	x1, [sp, #104]
  406e8c:	ubfiz	x24, x24, #4, #32
  406e90:	add	x24, x1, x24
  406e94:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406e98:	add	x1, x1, #0xa27
  406e9c:	ldr	x2, [x24, #8]
  406ea0:	bl	401c70 <__isoc99_sscanf@plt>
  406ea4:	cmp	w0, #0x1
  406ea8:	b.eq	406df0 <feof@plt+0x4f70>  // b.none
  406eac:	mov	x1, x20
  406eb0:	add	x0, sp, #0x88
  406eb4:	bl	4047d4 <feof@plt+0x2954>
  406eb8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406ebc:	add	x4, x4, #0xfa8
  406ec0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406ec4:	mov	x3, x4
  406ec8:	add	x2, sp, #0x88
  406ecc:	add	x1, x1, #0xb87
  406ed0:	b	406e7c <feof@plt+0x4ffc>
  406ed4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406ed8:	mov	x1, x23
  406edc:	add	x0, x0, #0xb97
  406ee0:	bl	401d70 <strcmp@plt>
  406ee4:	cbnz	w0, 406f44 <feof@plt+0x50c4>
  406ee8:	mov	x1, x20
  406eec:	mov	x0, #0x0                   	// #0
  406ef0:	bl	401b60 <strtok@plt>
  406ef4:	mov	x19, x0
  406ef8:	cbnz	x0, 406f20 <feof@plt+0x50a0>
  406efc:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f00:	add	x4, x4, #0xfa8
  406f04:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406f08:	mov	x3, x4
  406f0c:	mov	x2, x4
  406f10:	add	x1, x1, #0xb9e
  406f14:	add	x0, sp, #0x98
  406f18:	bl	404ee4 <feof@plt+0x3064>
  406f1c:	b	407620 <feof@plt+0x57a0>
  406f20:	bl	401a50 <strlen@plt>
  406f24:	add	x0, x0, #0x1
  406f28:	bl	4019c0 <_Znam@plt>
  406f2c:	mov	x20, x0
  406f30:	mov	x1, x19
  406f34:	bl	401b50 <strcpy@plt>
  406f38:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f3c:	str	x20, [x0, #4080]
  406f40:	b	406df0 <feof@plt+0x4f70>
  406f44:	mov	x1, x23
  406f48:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  406f4c:	add	x0, x0, #0xc27
  406f50:	bl	401d70 <strcmp@plt>
  406f54:	mov	w19, w0
  406f58:	cbnz	w0, 407090 <feof@plt+0x5210>
  406f5c:	mov	x1, x20
  406f60:	mov	x0, #0x0                   	// #0
  406f64:	bl	401b60 <strtok@plt>
  406f68:	mov	x23, x0
  406f6c:	cbz	x0, 406f94 <feof@plt+0x5114>
  406f70:	add	x2, sp, #0x70
  406f74:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406f78:	add	x1, x1, #0xa27
  406f7c:	bl	401c70 <__isoc99_sscanf@plt>
  406f80:	cmp	w0, #0x1
  406f84:	b.ne	406f94 <feof@plt+0x5114>  // b.any
  406f88:	ldr	w1, [sp, #112]
  406f8c:	cmp	w1, #0x0
  406f90:	b.gt	406fa4 <feof@plt+0x5124>
  406f94:	mov	x1, x23
  406f98:	add	x0, sp, #0x88
  406f9c:	bl	4047d4 <feof@plt+0x2954>
  406fa0:	b	406fec <feof@plt+0x516c>
  406fa4:	add	w0, w1, #0x1
  406fa8:	sbfiz	x0, x0, #3, #32
  406fac:	bl	4019c0 <_Znam@plt>
  406fb0:	adrp	x24, 422000 <stderr@@GLIBC_2.17+0x120>
  406fb4:	add	x26, x24, #0x0
  406fb8:	mov	x23, #0x0                   	// #0
  406fbc:	str	x0, [x24]
  406fc0:	ldr	w0, [sp, #112]
  406fc4:	mov	x1, x20
  406fc8:	cmp	w0, w23
  406fcc:	mov	x0, #0x0                   	// #0
  406fd0:	b.le	40705c <feof@plt+0x51dc>
  406fd4:	bl	401b60 <strtok@plt>
  406fd8:	mov	x19, x0
  406fdc:	cbnz	x0, 407034 <feof@plt+0x51b4>
  406fe0:	add	x0, sp, #0x98
  406fe4:	bl	404f0c <feof@plt+0x308c>
  406fe8:	b	407008 <feof@plt+0x5188>
  406fec:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406ff0:	add	x4, x4, #0xfa8
  406ff4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  406ff8:	mov	x3, x4
  406ffc:	add	x2, sp, #0x88
  407000:	add	x1, x1, #0xbc2
  407004:	b	406e7c <feof@plt+0x4ffc>
  407008:	cbnz	w0, 407028 <feof@plt+0x51a8>
  40700c:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407010:	add	x4, x4, #0xfa8
  407014:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407018:	mov	x3, x4
  40701c:	mov	x2, x4
  407020:	add	x1, x1, #0xbdb
  407024:	b	406f14 <feof@plt+0x5094>
  407028:	mov	x1, x20
  40702c:	ldr	x0, [sp, #184]
  407030:	b	406fd4 <feof@plt+0x5154>
  407034:	bl	401a50 <strlen@plt>
  407038:	add	x0, x0, #0x1
  40703c:	bl	4019c0 <_Znam@plt>
  407040:	mov	x25, x0
  407044:	mov	x1, x19
  407048:	bl	401b50 <strcpy@plt>
  40704c:	ldr	x0, [x26]
  407050:	str	x25, [x0, x23, lsl #3]
  407054:	add	x23, x23, #0x1
  407058:	b	406fc0 <feof@plt+0x5140>
  40705c:	bl	401b60 <strtok@plt>
  407060:	cbz	x0, 407080 <feof@plt+0x5200>
  407064:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407068:	add	x4, x4, #0xfa8
  40706c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407070:	mov	x3, x4
  407074:	mov	x2, x4
  407078:	add	x1, x1, #0xc03
  40707c:	b	406f14 <feof@plt+0x5094>
  407080:	ldr	x0, [x24]
  407084:	ldrsw	x1, [sp, #112]
  407088:	str	xzr, [x0, x1, lsl #3]
  40708c:	b	406df0 <feof@plt+0x4f70>
  407090:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  407094:	mov	x1, x23
  407098:	add	x0, x0, #0xc2d
  40709c:	bl	401d70 <strcmp@plt>
  4070a0:	cbnz	w0, 407154 <feof@plt+0x52d4>
  4070a4:	mov	x1, x20
  4070a8:	mov	x0, #0x0                   	// #0
  4070ac:	bl	401b60 <strtok@plt>
  4070b0:	cbz	x0, 4070d0 <feof@plt+0x5250>
  4070b4:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x120>
  4070b8:	add	x19, x19, #0x30
  4070bc:	add	x3, sp, #0x80
  4070c0:	add	x2, sp, #0x88
  4070c4:	mov	x1, x19
  4070c8:	bl	406168 <feof@plt+0x42e8>
  4070cc:	b	4070ec <feof@plt+0x526c>
  4070d0:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4070d4:	add	x4, x4, #0xfa8
  4070d8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4070dc:	mov	x3, x4
  4070e0:	mov	x2, x4
  4070e4:	add	x1, x1, #0xc37
  4070e8:	b	406f14 <feof@plt+0x5094>
  4070ec:	cbz	w0, 407128 <feof@plt+0x52a8>
  4070f0:	ldr	w0, [x21, #68]
  4070f4:	fmov	d0, #5.000000000000000000e-01
  4070f8:	ldr	d1, [sp, #128]
  4070fc:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  407100:	scvtf	d2, w0
  407104:	fmadd	d1, d2, d1, d0
  407108:	fcvtzs	w0, d1
  40710c:	ldr	d1, [sp, #136]
  407110:	fmadd	d0, d2, d1, d0
  407114:	str	w0, [x1, #60]
  407118:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  40711c:	fcvtzs	w0, d0
  407120:	str	w0, [x1, #56]
  407124:	b	406df0 <feof@plt+0x4f70>
  407128:	mov	x1, x20
  40712c:	mov	x0, #0x0                   	// #0
  407130:	bl	401b60 <strtok@plt>
  407134:	cbnz	x0, 4070bc <feof@plt+0x523c>
  407138:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40713c:	add	x4, x4, #0xfa8
  407140:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407144:	mov	x3, x4
  407148:	mov	x2, x4
  40714c:	add	x1, x1, #0xc5e
  407150:	b	406f14 <feof@plt+0x5094>
  407154:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  407158:	mov	x1, x23
  40715c:	add	x0, x0, #0xc6d
  407160:	bl	401d70 <strcmp@plt>
  407164:	cbnz	w0, 407178 <feof@plt+0x52f8>
  407168:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  40716c:	mov	w1, #0x1                   	// #1
  407170:	str	w1, [x0, #24]
  407174:	b	406df0 <feof@plt+0x4f70>
  407178:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40717c:	mov	x1, x23
  407180:	add	x0, x0, #0xc81
  407184:	bl	401d70 <strcmp@plt>
  407188:	cbnz	w0, 40719c <feof@plt+0x531c>
  40718c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  407190:	mov	w1, #0x1                   	// #1
  407194:	str	w1, [x0, #28]
  407198:	b	406df0 <feof@plt+0x4f70>
  40719c:	mov	x1, x23
  4071a0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4071a4:	add	x0, x0, #0xce1
  4071a8:	bl	401d70 <strcmp@plt>
  4071ac:	mov	w19, w0
  4071b0:	cbnz	w0, 407318 <feof@plt+0x5498>
  4071b4:	mov	x0, #0x40                  	// #64
  4071b8:	bl	4019c0 <_Znam@plt>
  4071bc:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4071c0:	add	x26, x1, #0xff8
  4071c4:	mov	x24, #0x0                   	// #0
  4071c8:	mov	w25, #0x10                  	// #16
  4071cc:	str	x0, [x1, #4088]
  4071d0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4071d4:	add	x0, x0, #0xcb8
  4071d8:	str	x0, [sp, #96]
  4071dc:	mov	x1, x20
  4071e0:	mov	x0, #0x0                   	// #0
  4071e4:	bl	401b60 <strtok@plt>
  4071e8:	mov	x23, x0
  4071ec:	cbnz	x0, 407224 <feof@plt+0x53a4>
  4071f0:	add	x0, sp, #0x98
  4071f4:	bl	404f0c <feof@plt+0x308c>
  4071f8:	cbnz	w0, 407218 <feof@plt+0x5398>
  4071fc:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407200:	add	x4, x4, #0xfa8
  407204:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407208:	mov	x3, x4
  40720c:	mov	x2, x4
  407210:	add	x1, x1, #0xc90
  407214:	b	406e7c <feof@plt+0x4ffc>
  407218:	mov	x1, x20
  40721c:	ldr	x0, [sp, #184]
  407220:	b	4071e4 <feof@plt+0x5364>
  407224:	ldr	x1, [sp, #96]
  407228:	add	x3, sp, #0x80
  40722c:	add	x2, sp, #0x74
  407230:	bl	401c70 <__isoc99_sscanf@plt>
  407234:	cmp	w0, #0x1
  407238:	b.eq	407254 <feof@plt+0x53d4>  // b.none
  40723c:	cmp	w0, #0x2
  407240:	b.eq	40725c <feof@plt+0x53dc>  // b.none
  407244:	mov	x1, x23
  407248:	add	x0, sp, #0x88
  40724c:	bl	4047d4 <feof@plt+0x2954>
  407250:	b	407294 <feof@plt+0x5414>
  407254:	ldr	w0, [sp, #116]
  407258:	str	w0, [sp, #128]
  40725c:	ldr	w0, [sp, #116]
  407260:	ldr	w1, [sp, #128]
  407264:	cmp	w0, w1
  407268:	b.gt	407244 <feof@plt+0x53c4>
  40726c:	tbnz	w0, #31, 407244 <feof@plt+0x53c4>
  407270:	lsl	w23, w24, #1
  407274:	add	w23, w23, #0x1
  407278:	cmp	w25, w23
  40727c:	b.gt	4072cc <feof@plt+0x544c>
  407280:	lsl	w27, w25, #1
  407284:	ldr	x28, [x26]
  407288:	sbfiz	x0, x27, #2, #32
  40728c:	bl	4019c0 <_Znam@plt>
  407290:	b	4072b0 <feof@plt+0x5430>
  407294:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407298:	add	x4, x4, #0xfa8
  40729c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4072a0:	mov	x3, x4
  4072a4:	add	x2, sp, #0x88
  4072a8:	add	x1, x1, #0xcbe
  4072ac:	b	406e7c <feof@plt+0x4ffc>
  4072b0:	sbfiz	x2, x25, #2, #32
  4072b4:	mov	x1, x28
  4072b8:	str	x0, [x26]
  4072bc:	bl	4019e0 <memcpy@plt>
  4072c0:	mov	w25, w27
  4072c4:	mov	x0, x28
  4072c8:	bl	401cc0 <_ZdaPv@plt>
  4072cc:	ldr	x0, [x26]
  4072d0:	lsl	x1, x24, #3
  4072d4:	ldr	w2, [sp, #116]
  4072d8:	add	x24, x24, #0x1
  4072dc:	str	w2, [x0, x1]
  4072e0:	cbz	w2, 4072f4 <feof@plt+0x5474>
  4072e4:	add	x0, x0, x1
  4072e8:	ldr	w1, [sp, #128]
  4072ec:	str	w1, [x0, #4]
  4072f0:	b	4071dc <feof@plt+0x535c>
  4072f4:	cmp	w23, #0x1
  4072f8:	b.ne	406df0 <feof@plt+0x4f70>  // b.any
  4072fc:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407300:	add	x4, x4, #0xfa8
  407304:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407308:	mov	x3, x4
  40730c:	mov	x2, x4
  407310:	add	x1, x1, #0xcd2
  407314:	b	406f14 <feof@plt+0x5094>
  407318:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40731c:	mov	x1, x23
  407320:	add	x0, x0, #0xce7
  407324:	bl	401d70 <strcmp@plt>
  407328:	cbnz	w0, 4073f4 <feof@plt+0x5574>
  40732c:	mov	x0, #0x28                  	// #40
  407330:	bl	4019c0 <_Znam@plt>
  407334:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407338:	add	x25, x1, #0xfe8
  40733c:	mov	x19, #0x0                   	// #0
  407340:	mov	w24, #0x5                   	// #5
  407344:	str	x0, [x1, #4072]
  407348:	stp	xzr, xzr, [x0]
  40734c:	stp	xzr, xzr, [x0, #16]
  407350:	str	xzr, [x0, #32]
  407354:	mov	x1, x20
  407358:	mov	x0, #0x0                   	// #0
  40735c:	bl	401b60 <strtok@plt>
  407360:	mov	x23, x0
  407364:	cbz	x0, 406df0 <feof@plt+0x4f70>
  407368:	add	w0, w19, #0x1
  40736c:	cmp	w24, w0
  407370:	b.gt	4073c8 <feof@plt+0x5548>
  407374:	lsl	w24, w24, #1
  407378:	ldr	x26, [x25]
  40737c:	sbfiz	x0, x24, #3, #32
  407380:	bl	4019c0 <_Znam@plt>
  407384:	mov	x1, #0x0                   	// #0
  407388:	str	x0, [x25]
  40738c:	cmp	w19, w1
  407390:	b.le	4073a4 <feof@plt+0x5524>
  407394:	ldr	x2, [x26, x1, lsl #3]
  407398:	str	x2, [x0, x1, lsl #3]
  40739c:	add	x1, x1, #0x1
  4073a0:	b	40738c <feof@plt+0x550c>
  4073a4:	mov	x1, x19
  4073a8:	cmp	w24, w1
  4073ac:	b.le	4073bc <feof@plt+0x553c>
  4073b0:	str	xzr, [x0, x1, lsl #3]
  4073b4:	add	x1, x1, #0x1
  4073b8:	b	4073a8 <feof@plt+0x5528>
  4073bc:	cbz	x26, 4073c8 <feof@plt+0x5548>
  4073c0:	mov	x0, x26
  4073c4:	bl	401cc0 <_ZdaPv@plt>
  4073c8:	mov	x0, x23
  4073cc:	bl	401a50 <strlen@plt>
  4073d0:	add	x0, x0, #0x1
  4073d4:	bl	4019c0 <_Znam@plt>
  4073d8:	mov	x26, x0
  4073dc:	mov	x1, x23
  4073e0:	bl	401b50 <strcpy@plt>
  4073e4:	ldr	x0, [x25]
  4073e8:	str	x26, [x0, x19, lsl #3]
  4073ec:	add	x19, x19, #0x1
  4073f0:	b	407354 <feof@plt+0x54d4>
  4073f4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4073f8:	mov	x1, x23
  4073fc:	add	x0, x0, #0xcee
  407400:	bl	401d70 <strcmp@plt>
  407404:	cbnz	w0, 407418 <feof@plt+0x5598>
  407408:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  40740c:	mov	w1, #0x1                   	// #1
  407410:	str	w1, [x0, #32]
  407414:	b	406df0 <feof@plt+0x4f70>
  407418:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40741c:	mov	x1, x23
  407420:	add	x0, x0, #0xcf7
  407424:	bl	401d70 <strcmp@plt>
  407428:	cbnz	w0, 40743c <feof@plt+0x55bc>
  40742c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  407430:	mov	w1, #0x1                   	// #1
  407434:	str	w1, [x0, #20]
  407438:	b	406df0 <feof@plt+0x4f70>
  40743c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  407440:	mov	x1, x23
  407444:	add	x0, x0, #0xd10
  407448:	bl	401d70 <strcmp@plt>
  40744c:	cbnz	w0, 407460 <feof@plt+0x55e0>
  407450:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  407454:	mov	w1, #0x1                   	// #1
  407458:	str	w1, [x0, #16]
  40745c:	b	406df0 <feof@plt+0x4f70>
  407460:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  407464:	mov	x1, x23
  407468:	add	x0, x0, #0xd18
  40746c:	bl	401d70 <strcmp@plt>
  407470:	cbnz	w0, 4074b0 <feof@plt+0x5630>
  407474:	mov	x1, x20
  407478:	mov	x0, #0x0                   	// #0
  40747c:	bl	401b60 <strtok@plt>
  407480:	cbnz	x0, 4074a0 <feof@plt+0x5620>
  407484:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407488:	add	x4, x4, #0xfa8
  40748c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407490:	mov	x3, x4
  407494:	mov	x2, x4
  407498:	add	x1, x1, #0xd28
  40749c:	b	406f14 <feof@plt+0x5094>
  4074a0:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  4074a4:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  4074a8:	str	x0, [x1, #8]
  4074ac:	b	406df0 <feof@plt+0x4f70>
  4074b0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  4074b4:	mov	x1, x23
  4074b8:	add	x0, x0, #0x984
  4074bc:	bl	401d70 <strcmp@plt>
  4074c0:	cbz	w0, 407500 <feof@plt+0x5680>
  4074c4:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4074c8:	ldr	x0, [x19, #4064]
  4074cc:	cbz	x0, 406df0 <feof@plt+0x4f70>
  4074d0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4074d4:	add	x1, x1, #0x4f6
  4074d8:	mov	x0, #0x0                   	// #0
  4074dc:	bl	401b60 <strtok@plt>
  4074e0:	ldr	x19, [x19, #4064]
  4074e4:	bl	404c70 <feof@plt+0x2df0>
  4074e8:	ldr	w3, [sp, #168]
  4074ec:	mov	x1, x0
  4074f0:	ldr	x2, [sp, #160]
  4074f4:	mov	x0, x23
  4074f8:	blr	x19
  4074fc:	b	406df0 <feof@plt+0x4f70>
  407500:	ldr	w0, [x21, #68]
  407504:	cbnz	w0, 407524 <feof@plt+0x56a4>
  407508:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40750c:	add	x4, x4, #0xfa8
  407510:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407514:	mov	x3, x4
  407518:	mov	x2, x4
  40751c:	add	x1, x1, #0xd55
  407520:	b	406f14 <feof@plt+0x5094>
  407524:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  407528:	ldr	w0, [x0, #64]
  40752c:	cbnz	w0, 40754c <feof@plt+0x56cc>
  407530:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407534:	add	x4, x4, #0xfa8
  407538:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40753c:	mov	x3, x4
  407540:	mov	x2, x4
  407544:	add	x1, x1, #0xd6b
  407548:	b	406f14 <feof@plt+0x5094>
  40754c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  407550:	ldr	x0, [x0]
  407554:	cbnz	x0, 407574 <feof@plt+0x56f4>
  407558:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40755c:	add	x4, x4, #0xfa8
  407560:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407564:	mov	x3, x4
  407568:	mov	x2, x4
  40756c:	add	x1, x1, #0xd87
  407570:	b	406f14 <feof@plt+0x5094>
  407574:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407578:	ldr	x0, [x0, #4088]
  40757c:	cbnz	x0, 40759c <feof@plt+0x571c>
  407580:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407584:	add	x4, x4, #0xfa8
  407588:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40758c:	mov	x3, x4
  407590:	mov	x2, x4
  407594:	add	x1, x1, #0xd9f
  407598:	b	406f14 <feof@plt+0x5094>
  40759c:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  4075a0:	ldr	w0, [x0, #672]
  4075a4:	cmp	w0, #0x0
  4075a8:	b.gt	4075c8 <feof@plt+0x5748>
  4075ac:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4075b0:	add	x4, x4, #0xfa8
  4075b4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4075b8:	mov	x3, x4
  4075bc:	mov	x2, x4
  4075c0:	add	x1, x1, #0xdb7
  4075c4:	b	406f14 <feof@plt+0x5094>
  4075c8:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  4075cc:	ldr	w0, [x0, #680]
  4075d0:	cmp	w0, #0x0
  4075d4:	b.gt	4075f4 <feof@plt+0x5774>
  4075d8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4075dc:	add	x4, x4, #0xfa8
  4075e0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4075e4:	mov	x3, x4
  4075e8:	mov	x2, x4
  4075ec:	add	x1, x1, #0xdcd
  4075f0:	b	406f14 <feof@plt+0x5094>
  4075f4:	adrp	x0, 420000 <_Znam@GLIBCXX_3.4>
  4075f8:	ldr	w0, [x0, #676]
  4075fc:	cmp	w0, #0x0
  407600:	b.gt	407630 <feof@plt+0x57b0>
  407604:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407608:	add	x4, x4, #0xfa8
  40760c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407610:	mov	x3, x4
  407614:	mov	x2, x4
  407618:	add	x1, x1, #0xddd
  40761c:	b	406f14 <feof@plt+0x5094>
  407620:	mov	w19, #0x0                   	// #0
  407624:	add	x0, sp, #0x98
  407628:	bl	404ea8 <feof@plt+0x3028>
  40762c:	b	406d9c <feof@plt+0x4f1c>
  407630:	mov	w19, #0x1                   	// #1
  407634:	b	407624 <feof@plt+0x57a4>
  407638:	mov	x19, x0
  40763c:	add	x0, sp, #0x98
  407640:	bl	404ea8 <feof@plt+0x3028>
  407644:	mov	x0, x19
  407648:	bl	401e30 <_Unwind_Resume@plt>
  40764c:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407650:	mov	x2, x0
  407654:	ldr	x0, [x1, #4064]
  407658:	str	x2, [x1, #4064]
  40765c:	ret
  407660:	mov	w3, w0
  407664:	mov	w0, w1
  407668:	mov	x1, x2
  40766c:	cbnz	w3, 407674 <feof@plt+0x57f4>
  407670:	b	40ab50 <_ZdlPvm@@Base+0x18b4>
  407674:	ret
  407678:	mov	x1, x0
  40767c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407680:	add	x0, x0, #0xfd0
  407684:	b	40977c <_ZdlPvm@@Base+0x4e0>
  407688:	stp	x29, x30, [sp, #-48]!
  40768c:	mov	x29, sp
  407690:	stp	x21, x22, [sp, #32]
  407694:	adrp	x22, 420000 <_Znam@GLIBCXX_3.4>
  407698:	mov	x21, x0
  40769c:	stp	x19, x20, [sp, #16]
  4076a0:	mov	x20, x1
  4076a4:	bl	401a50 <strlen@plt>
  4076a8:	mov	x19, x0
  4076ac:	ldr	x0, [x22, #664]
  4076b0:	bl	401a50 <strlen@plt>
  4076b4:	add	x0, x19, x0
  4076b8:	add	x0, x0, #0x5
  4076bc:	bl	4019c0 <_Znam@plt>
  4076c0:	ldr	x2, [x22, #664]
  4076c4:	mov	x3, x21
  4076c8:	mov	x19, x0
  4076cc:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4076d0:	add	x1, x1, #0xf50
  4076d4:	bl	401b70 <sprintf@plt>
  4076d8:	mov	x2, x20
  4076dc:	mov	x1, x19
  4076e0:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076e4:	add	x0, x0, #0xfd0
  4076e8:	bl	409860 <_ZdlPvm@@Base+0x5c4>
  4076ec:	mov	x20, x0
  4076f0:	mov	x0, x19
  4076f4:	bl	401cc0 <_ZdaPv@plt>
  4076f8:	mov	x0, x20
  4076fc:	ldp	x19, x20, [sp, #16]
  407700:	ldp	x21, x22, [sp, #32]
  407704:	ldp	x29, x30, [sp], #48
  407708:	ret
  40770c:	ldp	w10, w2, [x1, #48]
  407710:	ldr	w8, [x1]
  407714:	mov	w6, w10
  407718:	add	x11, x0, w2, sxtw #3
  40771c:	mov	w4, w8
  407720:	cmp	w4, w2
  407724:	ccmp	w6, w2, #0x0, gt
  407728:	b.lt	40773c <feof@plt+0x58bc>  // b.tstop
  40772c:	sub	w2, w8, w2
  407730:	add	w2, w2, w10
  407734:	stp	w2, w8, [x1, #48]
  407738:	ret
  40773c:	sxtw	x3, w6
  407740:	sub	w5, w4, w2
  407744:	sub	w7, w2, w6
  407748:	cmp	w5, w7
  40774c:	add	x3, x0, x3, lsl #3
  407750:	b.le	407788 <feof@plt+0x5908>
  407754:	sxtw	x5, w4
  407758:	sub	w4, w4, w7
  40775c:	sub	x5, x5, w7, sxtw
  407760:	mov	w9, #0x0                   	// #0
  407764:	add	x5, x0, x5, lsl #3
  407768:	ldr	x13, [x5]
  40776c:	add	w9, w9, #0x1
  407770:	ldr	x12, [x3]
  407774:	str	x13, [x3], #8
  407778:	str	x12, [x5], #8
  40777c:	cmp	w7, w9
  407780:	b.ne	407768 <feof@plt+0x58e8>  // b.any
  407784:	b	407720 <feof@plt+0x58a0>
  407788:	mov	x9, x11
  40778c:	mov	w7, #0x0                   	// #0
  407790:	ldr	x13, [x9]
  407794:	add	w7, w7, #0x1
  407798:	ldr	x12, [x3]
  40779c:	str	x13, [x3], #8
  4077a0:	str	x12, [x9], #8
  4077a4:	cmp	w5, w7
  4077a8:	b.ne	407790 <feof@plt+0x5910>  // b.any
  4077ac:	add	w6, w6, w5
  4077b0:	b	407720 <feof@plt+0x58a0>
  4077b4:	stp	x29, x30, [sp, #-176]!
  4077b8:	mov	x29, sp
  4077bc:	stp	x19, x20, [sp, #16]
  4077c0:	ldr	w20, [x7, #4]
  4077c4:	stp	x21, x22, [sp, #32]
  4077c8:	mov	w21, w0
  4077cc:	stp	x23, x24, [sp, #48]
  4077d0:	stp	x25, x26, [sp, #64]
  4077d4:	stp	x27, x28, [sp, #80]
  4077d8:	ldrb	w0, [x2]
  4077dc:	str	x4, [sp, #104]
  4077e0:	str	w5, [sp, #152]
  4077e4:	cmp	w0, #0x3a
  4077e8:	csel	w20, w20, wzr, ne  // ne = any
  4077ec:	cmp	w21, #0x0
  4077f0:	b.gt	407814 <feof@plt+0x5994>
  4077f4:	mov	w0, #0xffffffff            	// #-1
  4077f8:	ldp	x19, x20, [sp, #16]
  4077fc:	ldp	x21, x22, [sp, #32]
  407800:	ldp	x23, x24, [sp, #48]
  407804:	ldp	x25, x26, [sp, #64]
  407808:	ldp	x27, x28, [sp, #80]
  40780c:	ldp	x29, x30, [sp], #176
  407810:	ret
  407814:	ldr	w0, [x7]
  407818:	mov	x28, x1
  40781c:	str	xzr, [x7, #16]
  407820:	mov	x19, x2
  407824:	mov	x22, x3
  407828:	mov	x23, x7
  40782c:	cbz	w0, 407930 <feof@plt+0x5ab0>
  407830:	ldr	w0, [x7, #24]
  407834:	cbz	w0, 407938 <feof@plt+0x5ab8>
  407838:	ldr	x0, [x23, #32]
  40783c:	cbz	x0, 407848 <feof@plt+0x59c8>
  407840:	ldrb	w0, [x0]
  407844:	cbnz	w0, 407a1c <feof@plt+0x5b9c>
  407848:	ldr	w0, [x23]
  40784c:	ldr	w1, [x23, #52]
  407850:	cmp	w1, w0
  407854:	b.le	40785c <feof@plt+0x59dc>
  407858:	str	w0, [x23, #52]
  40785c:	ldr	w1, [x23, #48]
  407860:	cmp	w0, w1
  407864:	b.ge	40786c <feof@plt+0x59ec>  // b.tcont
  407868:	str	w0, [x23, #48]
  40786c:	ldr	w1, [x23, #40]
  407870:	cmp	w1, #0x1
  407874:	b.ne	4078c0 <feof@plt+0x5a40>  // b.any
  407878:	ldp	w1, w2, [x23, #48]
  40787c:	cmp	w1, w2
  407880:	b.eq	4079a8 <feof@plt+0x5b28>  // b.none
  407884:	cmp	w0, w2
  407888:	b.eq	407898 <feof@plt+0x5a18>  // b.none
  40788c:	mov	x1, x23
  407890:	mov	x0, x28
  407894:	bl	40770c <feof@plt+0x588c>
  407898:	ldr	w0, [x23]
  40789c:	cmp	w0, w21
  4078a0:	b.ge	4078bc <feof@plt+0x5a3c>  // b.tcont
  4078a4:	ldr	x1, [x28, w0, sxtw #3]
  4078a8:	ldrb	w2, [x1]
  4078ac:	cmp	w2, #0x2d
  4078b0:	b.ne	4079b8 <feof@plt+0x5b38>  // b.any
  4078b4:	ldrb	w1, [x1, #1]
  4078b8:	cbz	w1, 4079b8 <feof@plt+0x5b38>
  4078bc:	str	w0, [x23, #52]
  4078c0:	ldr	w24, [x23]
  4078c4:	cmp	w24, w21
  4078c8:	b.eq	407910 <feof@plt+0x5a90>  // b.none
  4078cc:	ldr	x0, [x28, w24, sxtw #3]
  4078d0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4078d4:	add	x1, x1, #0x9ef
  4078d8:	bl	401d70 <strcmp@plt>
  4078dc:	cbnz	w0, 407910 <feof@plt+0x5a90>
  4078e0:	ldp	w1, w0, [x23, #48]
  4078e4:	add	w24, w24, #0x1
  4078e8:	str	w24, [x23]
  4078ec:	cmp	w1, w0
  4078f0:	b.eq	4079c4 <feof@plt+0x5b44>  // b.none
  4078f4:	cmp	w24, w0
  4078f8:	b.eq	407908 <feof@plt+0x5a88>  // b.none
  4078fc:	mov	x1, x23
  407900:	mov	x0, x28
  407904:	bl	40770c <feof@plt+0x588c>
  407908:	str	w21, [x23]
  40790c:	str	w21, [x23, #52]
  407910:	ldr	w1, [x23]
  407914:	cmp	w1, w21
  407918:	b.ne	4079cc <feof@plt+0x5b4c>  // b.any
  40791c:	ldp	w0, w1, [x23, #48]
  407920:	cmp	w0, w1
  407924:	b.eq	4077f4 <feof@plt+0x5974>  // b.none
  407928:	str	w0, [x23]
  40792c:	b	4077f4 <feof@plt+0x5974>
  407930:	mov	w0, #0x1                   	// #1
  407934:	str	w0, [x7]
  407938:	ldr	w0, [x23]
  40793c:	str	xzr, [x23, #32]
  407940:	stp	w0, w0, [x23, #48]
  407944:	cbnz	w6, 407984 <feof@plt+0x5b04>
  407948:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  40794c:	add	x0, x0, #0xf59
  407950:	bl	401de0 <getenv@plt>
  407954:	cmp	x0, #0x0
  407958:	cset	w0, ne  // ne = any
  40795c:	str	w0, [x23, #44]
  407960:	ldrb	w1, [x19]
  407964:	cmp	w1, #0x2d
  407968:	b.ne	40798c <feof@plt+0x5b0c>  // b.any
  40796c:	mov	w0, #0x2                   	// #2
  407970:	str	w0, [x23, #40]
  407974:	add	x19, x19, #0x1
  407978:	mov	w0, #0x1                   	// #1
  40797c:	str	w0, [x23, #24]
  407980:	b	407838 <feof@plt+0x59b8>
  407984:	mov	w0, #0x1                   	// #1
  407988:	b	40795c <feof@plt+0x5adc>
  40798c:	cmp	w1, #0x2b
  407990:	b.ne	40799c <feof@plt+0x5b1c>  // b.any
  407994:	str	wzr, [x23, #40]
  407998:	b	407974 <feof@plt+0x5af4>
  40799c:	eor	w0, w0, #0x1
  4079a0:	str	w0, [x23, #40]
  4079a4:	b	407978 <feof@plt+0x5af8>
  4079a8:	cmp	w0, w1
  4079ac:	b.eq	407898 <feof@plt+0x5a18>  // b.none
  4079b0:	str	w0, [x23, #48]
  4079b4:	b	407898 <feof@plt+0x5a18>
  4079b8:	add	w0, w0, #0x1
  4079bc:	str	w0, [x23]
  4079c0:	b	407898 <feof@plt+0x5a18>
  4079c4:	str	w24, [x23, #48]
  4079c8:	b	407908 <feof@plt+0x5a88>
  4079cc:	ldr	x0, [x28, w1, sxtw #3]
  4079d0:	ldrb	w2, [x0]
  4079d4:	cmp	w2, #0x2d
  4079d8:	b.ne	4079e4 <feof@plt+0x5b64>  // b.any
  4079dc:	ldrb	w2, [x0, #1]
  4079e0:	cbnz	w2, 407a00 <feof@plt+0x5b80>
  4079e4:	ldr	w2, [x23, #40]
  4079e8:	cbz	w2, 4077f4 <feof@plt+0x5974>
  4079ec:	add	w1, w1, #0x1
  4079f0:	str	w1, [x23]
  4079f4:	str	x0, [x23, #16]
  4079f8:	mov	w0, #0x1                   	// #1
  4079fc:	b	4077f8 <feof@plt+0x5978>
  407a00:	cbz	x22, 407af0 <feof@plt+0x5c70>
  407a04:	cmp	w2, #0x2d
  407a08:	cset	w1, eq  // eq = none
  407a0c:	sxtw	x1, w1
  407a10:	add	x1, x1, #0x1
  407a14:	add	x0, x0, x1
  407a18:	str	x0, [x23, #32]
  407a1c:	ldr	x26, [x23, #32]
  407a20:	cbz	x22, 407d94 <feof@plt+0x5f14>
  407a24:	ldr	w0, [x23]
  407a28:	str	w0, [sp, #112]
  407a2c:	mov	w0, w0
  407a30:	sbfiz	x27, x0, #3, #32
  407a34:	ldr	x0, [x28, x27]
  407a38:	str	x0, [sp, #96]
  407a3c:	ldrb	w24, [x0, #1]
  407a40:	cmp	w24, #0x2d
  407a44:	b.eq	407a6c <feof@plt+0x5bec>  // b.none
  407a48:	ldr	w0, [sp, #152]
  407a4c:	cbz	w0, 407d94 <feof@plt+0x5f14>
  407a50:	ldr	x0, [sp, #96]
  407a54:	ldrb	w0, [x0, #2]
  407a58:	cbnz	w0, 407a6c <feof@plt+0x5bec>
  407a5c:	mov	w1, w24
  407a60:	mov	x0, x19
  407a64:	bl	401af0 <strchr@plt>
  407a68:	cbnz	x0, 407d94 <feof@plt+0x5f14>
  407a6c:	mov	x3, x26
  407a70:	ldrb	w0, [x3]
  407a74:	cmp	w0, #0x3d
  407a78:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407a7c:	b.ne	407af8 <feof@plt+0x5c78>  // b.any
  407a80:	mov	x6, x22
  407a84:	sub	x2, x3, x26
  407a88:	mov	w0, #0xffffffff            	// #-1
  407a8c:	mov	w10, #0x0                   	// #0
  407a90:	mov	w9, #0x0                   	// #0
  407a94:	mov	x25, #0x0                   	// #0
  407a98:	str	w0, [sp, #120]
  407a9c:	ldr	x11, [x6]
  407aa0:	cbnz	x11, 407b00 <feof@plt+0x5c80>
  407aa4:	cbz	w9, 407bbc <feof@plt+0x5d3c>
  407aa8:	cbz	w20, 407ac8 <feof@plt+0x5c48>
  407aac:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ab0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407ab4:	ldr	x2, [x28]
  407ab8:	add	x1, x1, #0xf69
  407abc:	ldr	x0, [x0, #3808]
  407ac0:	ldr	x3, [sp, #96]
  407ac4:	bl	401a60 <fprintf@plt>
  407ac8:	ldr	x19, [x23, #32]
  407acc:	mov	x0, x19
  407ad0:	bl	401a50 <strlen@plt>
  407ad4:	add	x19, x19, x0
  407ad8:	str	x19, [x23, #32]
  407adc:	ldr	w0, [x23]
  407ae0:	str	wzr, [x23, #8]
  407ae4:	add	w0, w0, #0x1
  407ae8:	str	w0, [x23]
  407aec:	b	407c74 <feof@plt+0x5df4>
  407af0:	mov	w1, #0x0                   	// #0
  407af4:	b	407a0c <feof@plt+0x5b8c>
  407af8:	add	x3, x3, #0x1
  407afc:	b	407a70 <feof@plt+0x5bf0>
  407b00:	mov	x1, x26
  407b04:	mov	x0, x11
  407b08:	stp	x2, x3, [sp, #128]
  407b0c:	str	x6, [sp, #144]
  407b10:	stp	w9, w10, [sp, #156]
  407b14:	str	x11, [sp, #168]
  407b18:	bl	401c30 <strncmp@plt>
  407b1c:	ldp	w9, w10, [sp, #156]
  407b20:	ldp	x2, x3, [sp, #128]
  407b24:	ldr	x6, [sp, #144]
  407b28:	cbnz	w0, 407b9c <feof@plt+0x5d1c>
  407b2c:	ldr	x11, [sp, #168]
  407b30:	stp	x3, x6, [sp, #128]
  407b34:	mov	x0, x11
  407b38:	str	w9, [sp, #144]
  407b3c:	str	w10, [sp, #156]
  407b40:	str	x2, [sp, #160]
  407b44:	bl	401a50 <strlen@plt>
  407b48:	ldr	x2, [sp, #160]
  407b4c:	ldr	w10, [sp, #156]
  407b50:	cmp	w2, w0
  407b54:	ldp	x3, x6, [sp, #128]
  407b58:	b.eq	407c1c <feof@plt+0x5d9c>  // b.none
  407b5c:	ldr	w9, [sp, #144]
  407b60:	cbz	x25, 407ba8 <feof@plt+0x5d28>
  407b64:	ldr	w0, [sp, #152]
  407b68:	cbnz	w0, 407bb4 <feof@plt+0x5d34>
  407b6c:	ldr	w0, [x6, #8]
  407b70:	ldr	w1, [x25, #8]
  407b74:	cmp	w1, w0
  407b78:	b.ne	407bb4 <feof@plt+0x5d34>  // b.any
  407b7c:	ldr	x0, [x6, #16]
  407b80:	ldr	x1, [x25, #16]
  407b84:	cmp	x1, x0
  407b88:	b.ne	407bb4 <feof@plt+0x5d34>  // b.any
  407b8c:	ldr	w0, [x6, #24]
  407b90:	ldr	w1, [x25, #24]
  407b94:	cmp	w1, w0
  407b98:	csinc	w9, w9, wzr, eq  // eq = none
  407b9c:	add	x6, x6, #0x20
  407ba0:	add	w10, w10, #0x1
  407ba4:	b	407a9c <feof@plt+0x5c1c>
  407ba8:	mov	x25, x6
  407bac:	str	w10, [sp, #120]
  407bb0:	b	407b9c <feof@plt+0x5d1c>
  407bb4:	mov	w9, #0x1                   	// #1
  407bb8:	b	407b9c <feof@plt+0x5d1c>
  407bbc:	cbz	x25, 407d10 <feof@plt+0x5e90>
  407bc0:	ldr	w0, [sp, #112]
  407bc4:	ldr	w1, [x25, #8]
  407bc8:	add	w0, w0, #0x1
  407bcc:	str	w0, [x23]
  407bd0:	ldrb	w2, [x3]
  407bd4:	cbz	w2, 407c94 <feof@plt+0x5e14>
  407bd8:	cbz	w1, 407c28 <feof@plt+0x5da8>
  407bdc:	add	x3, x3, #0x1
  407be0:	str	x3, [x23, #16]
  407be4:	mov	x0, x26
  407be8:	bl	401a50 <strlen@plt>
  407bec:	add	x4, x26, x0
  407bf0:	str	x4, [x23, #32]
  407bf4:	ldr	x0, [sp, #104]
  407bf8:	cbz	x0, 407c04 <feof@plt+0x5d84>
  407bfc:	ldr	w1, [sp, #120]
  407c00:	str	w1, [x0]
  407c04:	ldr	w0, [x25, #24]
  407c08:	ldr	x1, [x25, #16]
  407c0c:	cbz	x1, 4077f8 <feof@plt+0x5978>
  407c10:	str	w0, [x1]
  407c14:	mov	w0, #0x0                   	// #0
  407c18:	b	4077f8 <feof@plt+0x5978>
  407c1c:	mov	x25, x6
  407c20:	str	w10, [sp, #120]
  407c24:	b	407bc0 <feof@plt+0x5d40>
  407c28:	cbz	w20, 407c58 <feof@plt+0x5dd8>
  407c2c:	ldr	x1, [x28, x27]
  407c30:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c34:	ldr	x3, [x25]
  407c38:	ldrb	w4, [x1, #1]
  407c3c:	ldr	x0, [x0, #3808]
  407c40:	cmp	w4, #0x2d
  407c44:	ldr	x2, [x28]
  407c48:	b.ne	407c7c <feof@plt+0x5dfc>  // b.any
  407c4c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407c50:	add	x1, x1, #0xf87
  407c54:	bl	401a60 <fprintf@plt>
  407c58:	ldr	x19, [x23, #32]
  407c5c:	mov	x0, x19
  407c60:	bl	401a50 <strlen@plt>
  407c64:	add	x19, x19, x0
  407c68:	ldr	w0, [x25, #24]
  407c6c:	str	w0, [x23, #8]
  407c70:	str	x19, [x23, #32]
  407c74:	mov	w0, #0x3f                  	// #63
  407c78:	b	4077f8 <feof@plt+0x5978>
  407c7c:	mov	x4, x3
  407c80:	ldrb	w3, [x1]
  407c84:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407c88:	add	x1, x1, #0xfb4
  407c8c:	bl	401a60 <fprintf@plt>
  407c90:	b	407c58 <feof@plt+0x5dd8>
  407c94:	cmp	w1, #0x1
  407c98:	b.ne	407be4 <feof@plt+0x5d64>  // b.any
  407c9c:	cmp	w0, w21
  407ca0:	b.ge	407cc0 <feof@plt+0x5e40>  // b.tcont
  407ca4:	add	x27, x28, x27
  407ca8:	ldr	w0, [sp, #112]
  407cac:	add	w24, w0, #0x2
  407cb0:	ldr	x0, [x27, #8]
  407cb4:	str	w24, [x23]
  407cb8:	str	x0, [x23, #16]
  407cbc:	b	407be4 <feof@plt+0x5d64>
  407cc0:	cbz	w20, 407ce0 <feof@plt+0x5e60>
  407cc4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407cc8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  407ccc:	ldr	x3, [x28, x27]
  407cd0:	add	x1, x1, #0xfe1
  407cd4:	ldr	x0, [x0, #3808]
  407cd8:	ldr	x2, [x28]
  407cdc:	bl	401a60 <fprintf@plt>
  407ce0:	ldr	x20, [x23, #32]
  407ce4:	mov	x0, x20
  407ce8:	bl	401a50 <strlen@plt>
  407cec:	add	x20, x20, x0
  407cf0:	ldr	w0, [x25, #24]
  407cf4:	str	w0, [x23, #8]
  407cf8:	str	x20, [x23, #32]
  407cfc:	ldrb	w0, [x19]
  407d00:	cmp	w0, #0x3a
  407d04:	b.ne	407c74 <feof@plt+0x5df4>  // b.any
  407d08:	mov	w0, #0x3a                  	// #58
  407d0c:	b	4077f8 <feof@plt+0x5978>
  407d10:	ldr	w0, [sp, #152]
  407d14:	cbz	w0, 407d5c <feof@plt+0x5edc>
  407d18:	cmp	w24, #0x2d
  407d1c:	b.eq	408130 <feof@plt+0x62b0>  // b.none
  407d20:	ldrb	w1, [x26]
  407d24:	mov	x0, x19
  407d28:	bl	401af0 <strchr@plt>
  407d2c:	cbnz	x0, 407d94 <feof@plt+0x5f14>
  407d30:	cbz	w20, 407d84 <feof@plt+0x5f04>
  407d34:	ldr	x0, [sp, #96]
  407d38:	mov	x4, x26
  407d3c:	ldr	x2, [x28]
  407d40:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407d44:	ldrb	w3, [x0]
  407d48:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d4c:	add	x1, x1, #0x27
  407d50:	ldr	x0, [x0, #3808]
  407d54:	bl	401a60 <fprintf@plt>
  407d58:	b	407d84 <feof@plt+0x5f04>
  407d5c:	cbz	w20, 407d84 <feof@plt+0x5f04>
  407d60:	cmp	w24, #0x2d
  407d64:	b.ne	407d34 <feof@plt+0x5eb4>  // b.any
  407d68:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407d70:	ldr	x2, [x28]
  407d74:	mov	x3, x26
  407d78:	ldr	x0, [x0, #3808]
  407d7c:	add	x1, x1, #0x7
  407d80:	bl	401a60 <fprintf@plt>
  407d84:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  407d88:	add	x0, x0, #0x4f7
  407d8c:	str	x0, [x23, #32]
  407d90:	b	407adc <feof@plt+0x5c5c>
  407d94:	add	x25, x26, #0x1
  407d98:	str	x25, [x23, #32]
  407d9c:	mov	x0, x19
  407da0:	ldrb	w24, [x26]
  407da4:	mov	w1, w24
  407da8:	bl	401af0 <strchr@plt>
  407dac:	ldrb	w1, [x26, #1]
  407db0:	cbnz	w1, 407dc0 <feof@plt+0x5f40>
  407db4:	ldr	w1, [x23]
  407db8:	add	w1, w1, #0x1
  407dbc:	str	w1, [x23]
  407dc0:	cmp	w24, #0x3a
  407dc4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407dc8:	b.ne	407e08 <feof@plt+0x5f88>  // b.any
  407dcc:	cbz	w20, 407df4 <feof@plt+0x5f74>
  407dd0:	ldr	w1, [x23, #44]
  407dd4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407dd8:	mov	w3, w24
  407ddc:	ldr	x0, [x0, #3808]
  407de0:	ldr	x2, [x28]
  407de4:	cbz	w1, 407dfc <feof@plt+0x5f7c>
  407de8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407dec:	add	x1, x1, #0x47
  407df0:	bl	401a60 <fprintf@plt>
  407df4:	str	w24, [x23, #8]
  407df8:	b	407c74 <feof@plt+0x5df4>
  407dfc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407e00:	add	x1, x1, #0x61
  407e04:	b	407df0 <feof@plt+0x5f70>
  407e08:	ldrb	w2, [x0]
  407e0c:	ldrb	w1, [x0, #1]
  407e10:	cmp	w2, #0x57
  407e14:	b.ne	40808c <feof@plt+0x620c>  // b.any
  407e18:	cmp	w1, #0x3b
  407e1c:	b.ne	40808c <feof@plt+0x620c>  // b.any
  407e20:	ldrb	w1, [x26, #1]
  407e24:	ldr	w0, [x23]
  407e28:	cbz	w1, 407ecc <feof@plt+0x604c>
  407e2c:	add	w0, w0, #0x1
  407e30:	str	w0, [x23]
  407e34:	str	x25, [x23, #16]
  407e38:	ldr	x27, [x23, #16]
  407e3c:	str	x27, [x23, #32]
  407e40:	mov	x25, x27
  407e44:	ldrb	w6, [x25]
  407e48:	cmp	w6, #0x3d
  407e4c:	ccmp	w6, #0x0, #0x4, ne  // ne = any
  407e50:	b.ne	407f20 <feof@plt+0x60a0>  // b.any
  407e54:	sub	x0, x25, x27
  407e58:	mov	w5, #0x0                   	// #0
  407e5c:	mov	w24, #0x0                   	// #0
  407e60:	mov	x26, #0x0                   	// #0
  407e64:	str	wzr, [sp, #96]
  407e68:	str	x0, [sp, #112]
  407e6c:	sub	w0, w25, w27
  407e70:	str	x0, [sp, #120]
  407e74:	ldr	x9, [x22]
  407e78:	cbnz	x9, 407f28 <feof@plt+0x60a8>
  407e7c:	ldr	w0, [sp, #96]
  407e80:	cbz	w0, 407f9c <feof@plt+0x611c>
  407e84:	cbz	w20, 407ea8 <feof@plt+0x6028>
  407e88:	ldrsw	x0, [x23]
  407e8c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407e90:	ldr	x2, [x28]
  407e94:	add	x1, x1, #0xa2
  407e98:	ldr	x3, [x28, x0, lsl #3]
  407e9c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ea0:	ldr	x0, [x0, #3808]
  407ea4:	bl	401a60 <fprintf@plt>
  407ea8:	ldr	x19, [x23, #32]
  407eac:	mov	x0, x19
  407eb0:	bl	401a50 <strlen@plt>
  407eb4:	add	x19, x19, x0
  407eb8:	ldr	w0, [x23]
  407ebc:	str	x19, [x23, #32]
  407ec0:	add	w0, w0, #0x1
  407ec4:	str	w0, [x23]
  407ec8:	b	407c74 <feof@plt+0x5df4>
  407ecc:	cmp	w21, w0
  407ed0:	b.ne	407f0c <feof@plt+0x608c>  // b.any
  407ed4:	cbz	w20, 407ef4 <feof@plt+0x6074>
  407ed8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407edc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407ee0:	ldr	x2, [x28]
  407ee4:	mov	w3, w24
  407ee8:	ldr	x0, [x0, #3808]
  407eec:	add	x1, x1, #0x7b
  407ef0:	bl	401a60 <fprintf@plt>
  407ef4:	str	w24, [x23, #8]
  407ef8:	mov	w3, #0x3f                  	// #63
  407efc:	ldrb	w0, [x19]
  407f00:	cmp	w0, #0x3a
  407f04:	csel	w0, w0, w3, eq  // eq = none
  407f08:	b	4077f8 <feof@plt+0x5978>
  407f0c:	add	w1, w0, #0x1
  407f10:	ldr	x0, [x28, w0, sxtw #3]
  407f14:	str	w1, [x23]
  407f18:	str	x0, [x23, #16]
  407f1c:	b	407e38 <feof@plt+0x5fb8>
  407f20:	add	x25, x25, #0x1
  407f24:	b	407e44 <feof@plt+0x5fc4>
  407f28:	ldr	x2, [sp, #112]
  407f2c:	mov	x1, x27
  407f30:	mov	x0, x9
  407f34:	str	w6, [sp, #128]
  407f38:	str	x9, [sp, #136]
  407f3c:	str	w5, [sp, #152]
  407f40:	bl	401c30 <strncmp@plt>
  407f44:	ldr	w6, [sp, #128]
  407f48:	ldr	w5, [sp, #152]
  407f4c:	cbnz	w0, 407f84 <feof@plt+0x6104>
  407f50:	ldr	x9, [sp, #136]
  407f54:	str	w6, [sp, #128]
  407f58:	str	w5, [sp, #152]
  407f5c:	mov	x0, x9
  407f60:	bl	401a50 <strlen@plt>
  407f64:	ldr	x1, [sp, #120]
  407f68:	ldr	w6, [sp, #128]
  407f6c:	ldr	w5, [sp, #152]
  407f70:	cmp	x1, x0
  407f74:	b.eq	407fac <feof@plt+0x612c>  // b.none
  407f78:	cbnz	x26, 407f90 <feof@plt+0x6110>
  407f7c:	mov	w24, w5
  407f80:	mov	x26, x22
  407f84:	add	x22, x22, #0x20
  407f88:	add	w5, w5, #0x1
  407f8c:	b	407e74 <feof@plt+0x5ff4>
  407f90:	mov	w0, #0x1                   	// #1
  407f94:	str	w0, [sp, #96]
  407f98:	b	407f84 <feof@plt+0x6104>
  407f9c:	cbnz	x26, 407fb4 <feof@plt+0x6134>
  407fa0:	mov	w0, #0x57                  	// #87
  407fa4:	str	xzr, [x23, #32]
  407fa8:	b	4077f8 <feof@plt+0x5978>
  407fac:	mov	w24, w5
  407fb0:	mov	x26, x22
  407fb4:	ldr	w0, [x26, #8]
  407fb8:	cbz	w6, 408028 <feof@plt+0x61a8>
  407fbc:	cbz	w0, 407ff0 <feof@plt+0x6170>
  407fc0:	add	x4, x25, #0x1
  407fc4:	str	x4, [x23, #16]
  407fc8:	mov	x0, x27
  407fcc:	bl	401a50 <strlen@plt>
  407fd0:	add	x27, x27, x0
  407fd4:	str	x27, [x23, #32]
  407fd8:	ldr	x0, [sp, #104]
  407fdc:	cbz	x0, 407fe4 <feof@plt+0x6164>
  407fe0:	str	w24, [x0]
  407fe4:	ldr	w0, [x26, #24]
  407fe8:	ldr	x1, [x26, #16]
  407fec:	b	407c0c <feof@plt+0x5d8c>
  407ff0:	cbz	w20, 408010 <feof@plt+0x6190>
  407ff4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ff8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  407ffc:	ldr	x3, [x26]
  408000:	add	x1, x1, #0xc3
  408004:	ldr	x0, [x0, #3808]
  408008:	ldr	x2, [x28]
  40800c:	bl	401a60 <fprintf@plt>
  408010:	ldr	x19, [x23, #32]
  408014:	mov	x0, x19
  408018:	bl	401a50 <strlen@plt>
  40801c:	add	x19, x19, x0
  408020:	str	x19, [x23, #32]
  408024:	b	407c74 <feof@plt+0x5df4>
  408028:	cmp	w0, #0x1
  40802c:	b.ne	407fc8 <feof@plt+0x6148>  // b.any
  408030:	ldr	w0, [x23]
  408034:	cmp	w0, w21
  408038:	b.ge	408050 <feof@plt+0x61d0>  // b.tcont
  40803c:	add	w1, w0, #0x1
  408040:	ldr	x0, [x28, w0, sxtw #3]
  408044:	str	w1, [x23]
  408048:	str	x0, [x23, #16]
  40804c:	b	407fc8 <feof@plt+0x6148>
  408050:	cbz	w20, 408074 <feof@plt+0x61f4>
  408054:	add	x0, x28, w0, sxtw #3
  408058:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40805c:	ldr	x2, [x28]
  408060:	add	x1, x1, #0xfe1
  408064:	ldur	x3, [x0, #-8]
  408068:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40806c:	ldr	x0, [x0, #3808]
  408070:	bl	401a60 <fprintf@plt>
  408074:	ldr	x20, [x23, #32]
  408078:	mov	x0, x20
  40807c:	bl	401a50 <strlen@plt>
  408080:	add	x20, x20, x0
  408084:	str	x20, [x23, #32]
  408088:	b	407cfc <feof@plt+0x5e7c>
  40808c:	cmp	w1, #0x3a
  408090:	b.ne	4080c4 <feof@plt+0x6244>  // b.any
  408094:	ldrb	w0, [x0, #2]
  408098:	ldrb	w1, [x26, #1]
  40809c:	cmp	w0, #0x3a
  4080a0:	b.ne	4080cc <feof@plt+0x624c>  // b.any
  4080a4:	cbz	w1, 4080bc <feof@plt+0x623c>
  4080a8:	ldr	w0, [x23]
  4080ac:	str	x25, [x23, #16]
  4080b0:	add	w0, w0, #0x1
  4080b4:	str	w0, [x23]
  4080b8:	b	4080c0 <feof@plt+0x6240>
  4080bc:	str	xzr, [x23, #16]
  4080c0:	str	xzr, [x23, #32]
  4080c4:	mov	w0, w24
  4080c8:	b	4077f8 <feof@plt+0x5978>
  4080cc:	ldr	w0, [x23]
  4080d0:	cbz	w1, 4080dc <feof@plt+0x625c>
  4080d4:	str	x25, [x23, #16]
  4080d8:	b	4080b0 <feof@plt+0x6230>
  4080dc:	cmp	w21, w0
  4080e0:	b.ne	40811c <feof@plt+0x629c>  // b.any
  4080e4:	cbz	w20, 408104 <feof@plt+0x6284>
  4080e8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4080f0:	ldr	x2, [x28]
  4080f4:	mov	w3, w24
  4080f8:	ldr	x0, [x0, #3808]
  4080fc:	add	x1, x1, #0x7b
  408100:	bl	401a60 <fprintf@plt>
  408104:	str	w24, [x23, #8]
  408108:	mov	w0, #0x3f                  	// #63
  40810c:	ldrb	w24, [x19]
  408110:	cmp	w24, #0x3a
  408114:	csel	w24, w24, w0, eq  // eq = none
  408118:	b	4080c0 <feof@plt+0x6240>
  40811c:	add	w1, w0, #0x1
  408120:	ldr	x0, [x28, w0, sxtw #3]
  408124:	str	w1, [x23]
  408128:	str	x0, [x23, #16]
  40812c:	b	4080c0 <feof@plt+0x6240>
  408130:	cbnz	w20, 407d68 <feof@plt+0x5ee8>
  408134:	b	407d84 <feof@plt+0x5f04>
  408138:	stp	x29, x30, [sp, #-48]!
  40813c:	mov	x29, sp
  408140:	stp	x19, x20, [sp, #16]
  408144:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  408148:	stp	x21, x22, [sp, #32]
  40814c:	add	x22, x20, #0x2ac
  408150:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x120>
  408154:	add	x19, x21, #0x48
  408158:	ldr	w7, [x20, #684]
  40815c:	str	w7, [x21, #72]
  408160:	ldr	w7, [x22, #4]
  408164:	str	w7, [x19, #4]
  408168:	mov	x7, x19
  40816c:	bl	4077b4 <feof@plt+0x5934>
  408170:	ldr	w1, [x21, #72]
  408174:	str	w1, [x20, #684]
  408178:	adrp	x1, 424000 <stderr@@GLIBC_2.17+0x2120>
  40817c:	ldr	x2, [x19, #16]
  408180:	str	x2, [x1, #16]
  408184:	ldr	w1, [x19, #8]
  408188:	str	w1, [x22, #8]
  40818c:	ldp	x19, x20, [sp, #16]
  408190:	ldp	x21, x22, [sp, #32]
  408194:	ldp	x29, x30, [sp], #48
  408198:	ret
  40819c:	mov	w6, #0x1                   	// #1
  4081a0:	mov	w5, #0x0                   	// #0
  4081a4:	mov	x4, #0x0                   	// #0
  4081a8:	mov	x3, #0x0                   	// #0
  4081ac:	b	408138 <feof@plt+0x62b8>
  4081b0:	mov	w6, #0x0                   	// #0
  4081b4:	mov	w5, #0x0                   	// #0
  4081b8:	b	408138 <feof@plt+0x62b8>
  4081bc:	mov	x7, x5
  4081c0:	mov	w6, #0x0                   	// #0
  4081c4:	mov	w5, #0x0                   	// #0
  4081c8:	b	4077b4 <feof@plt+0x5934>
  4081cc:	mov	w6, #0x0                   	// #0
  4081d0:	mov	w5, #0x1                   	// #1
  4081d4:	b	408138 <feof@plt+0x62b8>
  4081d8:	mov	x7, x5
  4081dc:	mov	w6, #0x0                   	// #0
  4081e0:	mov	w5, #0x1                   	// #1
  4081e4:	b	4077b4 <feof@plt+0x5934>
  4081e8:	stp	x29, x30, [sp, #-32]!
  4081ec:	mov	x29, sp
  4081f0:	stp	x19, x20, [sp, #16]
  4081f4:	mov	x20, x0
  4081f8:	mov	w19, #0x0                   	// #0
  4081fc:	ldr	w1, [x20, #8]
  408200:	ldr	x0, [x20]
  408204:	cmp	w1, w19
  408208:	b.ls	408220 <feof@plt+0x63a0>  // b.plast
  40820c:	ubfiz	x1, x19, #4, #32
  408210:	add	w19, w19, #0x1
  408214:	ldr	x0, [x0, x1]
  408218:	bl	401ae0 <free@plt>
  40821c:	b	4081fc <feof@plt+0x637c>
  408220:	cbz	x0, 408230 <feof@plt+0x63b0>
  408224:	ldp	x19, x20, [sp, #16]
  408228:	ldp	x29, x30, [sp], #32
  40822c:	b	401cc0 <_ZdaPv@plt>
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x29, x30, [sp], #32
  408238:	ret
  40823c:	stp	xzr, xzr, [x0]
  408240:	ret
  408244:	stp	x29, x30, [sp, #-32]!
  408248:	mov	x29, sp
  40824c:	str	x19, [sp, #16]
  408250:	mov	x19, x0
  408254:	mov	w0, #0x11                  	// #17
  408258:	str	w0, [x19, #8]
  40825c:	mov	x0, #0x110                 	// #272
  408260:	bl	4019c0 <_Znam@plt>
  408264:	mov	x1, x0
  408268:	add	x2, x0, #0x110
  40826c:	stp	xzr, xzr, [x1]
  408270:	add	x1, x1, #0x10
  408274:	cmp	x2, x1
  408278:	b.ne	40826c <feof@plt+0x63ec>  // b.any
  40827c:	str	x0, [x19]
  408280:	str	wzr, [x19, #12]
  408284:	ldr	x19, [sp, #16]
  408288:	ldp	x29, x30, [sp], #32
  40828c:	ret
  408290:	stp	x29, x30, [sp, #-96]!
  408294:	mov	x29, sp
  408298:	stp	x19, x20, [sp, #16]
  40829c:	mov	x20, x0
  4082a0:	stp	x21, x22, [sp, #32]
  4082a4:	mov	x22, x1
  4082a8:	mov	x21, x2
  4082ac:	stp	x23, x24, [sp, #48]
  4082b0:	stp	x25, x26, [sp, #64]
  4082b4:	stp	x27, x28, [sp, #80]
  4082b8:	cbnz	x1, 4082cc <feof@plt+0x644c>
  4082bc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4082c0:	mov	w0, #0x1f                  	// #31
  4082c4:	add	x1, x1, #0xf1
  4082c8:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  4082cc:	mov	x0, x22
  4082d0:	bl	409520 <_ZdlPvm@@Base+0x284>
  4082d4:	ldr	w25, [x20, #8]
  4082d8:	mov	x23, x0
  4082dc:	ldr	x24, [x20]
  4082e0:	mov	w0, w25
  4082e4:	sub	w27, w25, #0x1
  4082e8:	udiv	x19, x23, x0
  4082ec:	msub	w19, w19, w0, w23
  4082f0:	ubfiz	x0, x19, #4, #32
  4082f4:	add	x28, x24, x0
  4082f8:	ldr	x26, [x24, x0]
  4082fc:	cbz	x26, 408348 <feof@plt+0x64c8>
  408300:	mov	x1, x22
  408304:	mov	x0, x26
  408308:	bl	401d70 <strcmp@plt>
  40830c:	cbnz	w0, 408338 <feof@plt+0x64b8>
  408310:	str	x21, [x28, #8]
  408314:	mov	x21, x26
  408318:	mov	x0, x21
  40831c:	ldp	x19, x20, [sp, #16]
  408320:	ldp	x21, x22, [sp, #32]
  408324:	ldp	x23, x24, [sp, #48]
  408328:	ldp	x25, x26, [sp, #64]
  40832c:	ldp	x27, x28, [sp, #80]
  408330:	ldp	x29, x30, [sp], #96
  408334:	ret
  408338:	sub	w0, w19, #0x1
  40833c:	cmp	w19, #0x0
  408340:	csel	w19, w0, w27, ne  // ne = any
  408344:	b	4082f0 <feof@plt+0x6470>
  408348:	cbz	x21, 408318 <feof@plt+0x6498>
  40834c:	ldr	w0, [x20, #12]
  408350:	cmp	w25, w0, lsl #2
  408354:	b.hi	40844c <feof@plt+0x65cc>  // b.pmore
  408358:	mov	w0, w25
  40835c:	bl	40957c <_ZdlPvm@@Base+0x2e0>
  408360:	str	w0, [x20, #8]
  408364:	ubfiz	x19, x0, #4, #32
  408368:	mov	x0, x19
  40836c:	bl	4019c0 <_Znam@plt>
  408370:	add	x19, x0, x19
  408374:	mov	x1, x0
  408378:	cmp	x1, x19
  40837c:	b.eq	40838c <feof@plt+0x650c>  // b.none
  408380:	stp	xzr, xzr, [x1]
  408384:	add	x1, x1, #0x10
  408388:	b	408378 <feof@plt+0x64f8>
  40838c:	mov	x19, x24
  408390:	add	x25, x24, w25, uxtw #4
  408394:	str	x0, [x20]
  408398:	cmp	x25, x19
  40839c:	b.eq	40840c <feof@plt+0x658c>  // b.none
  4083a0:	ldr	x0, [x19]
  4083a4:	cbz	x0, 4083b4 <feof@plt+0x6534>
  4083a8:	ldr	x1, [x19, #8]
  4083ac:	cbnz	x1, 4083bc <feof@plt+0x653c>
  4083b0:	bl	401ae0 <free@plt>
  4083b4:	add	x19, x19, #0x10
  4083b8:	b	408398 <feof@plt+0x6518>
  4083bc:	bl	409520 <_ZdlPvm@@Base+0x284>
  4083c0:	ldr	w2, [x20, #8]
  4083c4:	mov	w3, w2
  4083c8:	sub	w2, w2, #0x1
  4083cc:	udiv	x1, x0, x3
  4083d0:	msub	w0, w1, w3, w0
  4083d4:	ldr	x3, [x20]
  4083d8:	ubfiz	x4, x0, #4, #32
  4083dc:	add	x1, x3, x4
  4083e0:	ldr	x4, [x3, x4]
  4083e4:	cbz	x4, 4083f8 <feof@plt+0x6578>
  4083e8:	sub	w1, w0, #0x1
  4083ec:	cmp	w0, #0x0
  4083f0:	csel	w0, w1, w2, ne  // ne = any
  4083f4:	b	4083d8 <feof@plt+0x6558>
  4083f8:	ldr	x0, [x19]
  4083fc:	str	x0, [x1]
  408400:	ldr	x0, [x19, #8]
  408404:	str	x0, [x1, #8]
  408408:	b	4083b4 <feof@plt+0x6534>
  40840c:	ldr	w0, [x20, #8]
  408410:	ldr	x2, [x20]
  408414:	mov	w1, w0
  408418:	sub	w0, w0, #0x1
  40841c:	udiv	x19, x23, x1
  408420:	msub	w19, w19, w1, w23
  408424:	ubfiz	x1, x19, #4, #32
  408428:	ldr	x1, [x2, x1]
  40842c:	cbz	x1, 408440 <feof@plt+0x65c0>
  408430:	sub	w1, w19, #0x1
  408434:	cmp	w19, #0x0
  408438:	csel	w19, w1, w0, ne  // ne = any
  40843c:	b	408424 <feof@plt+0x65a4>
  408440:	cbz	x24, 40844c <feof@plt+0x65cc>
  408444:	mov	x0, x24
  408448:	bl	401cc0 <_ZdaPv@plt>
  40844c:	mov	x0, x22
  408450:	bl	401a50 <strlen@plt>
  408454:	add	x0, x0, #0x1
  408458:	bl	401da0 <malloc@plt>
  40845c:	mov	x1, x22
  408460:	mov	x23, x0
  408464:	bl	401b50 <strcpy@plt>
  408468:	ubfiz	x19, x19, #4, #32
  40846c:	ldr	x0, [x20]
  408470:	add	x1, x0, x19
  408474:	str	x23, [x0, x19]
  408478:	ldr	w0, [x20, #12]
  40847c:	str	x21, [x1, #8]
  408480:	mov	x21, x23
  408484:	add	w0, w0, #0x1
  408488:	str	w0, [x20, #12]
  40848c:	b	408318 <feof@plt+0x6498>
  408490:	stp	x29, x30, [sp, #-64]!
  408494:	mov	x29, sp
  408498:	stp	x19, x20, [sp, #16]
  40849c:	mov	x20, x1
  4084a0:	stp	x21, x22, [sp, #32]
  4084a4:	mov	x21, x0
  4084a8:	str	x23, [sp, #48]
  4084ac:	cbnz	x1, 4084c0 <feof@plt+0x6640>
  4084b0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4084b4:	mov	w0, #0x1f                  	// #31
  4084b8:	add	x1, x1, #0xf1
  4084bc:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  4084c0:	mov	x0, x20
  4084c4:	bl	409520 <_ZdlPvm@@Base+0x284>
  4084c8:	ldr	w1, [x21, #8]
  4084cc:	ldr	x22, [x21]
  4084d0:	mov	w2, w1
  4084d4:	sub	w21, w1, #0x1
  4084d8:	udiv	x19, x0, x2
  4084dc:	msub	w19, w19, w2, w0
  4084e0:	ubfiz	x0, x19, #4, #32
  4084e4:	add	x23, x22, x0
  4084e8:	ldr	x0, [x22, x0]
  4084ec:	cbz	x0, 408500 <feof@plt+0x6680>
  4084f0:	mov	x1, x20
  4084f4:	bl	401d70 <strcmp@plt>
  4084f8:	cbnz	w0, 408514 <feof@plt+0x6694>
  4084fc:	ldr	x0, [x23, #8]
  408500:	ldp	x19, x20, [sp, #16]
  408504:	ldp	x21, x22, [sp, #32]
  408508:	ldr	x23, [sp, #48]
  40850c:	ldp	x29, x30, [sp], #64
  408510:	ret
  408514:	sub	w0, w19, #0x1
  408518:	cmp	w19, #0x0
  40851c:	csel	w19, w0, w21, ne  // ne = any
  408520:	b	4084e0 <feof@plt+0x6660>
  408524:	stp	x29, x30, [sp, #-80]!
  408528:	mov	x29, sp
  40852c:	stp	x23, x24, [sp, #48]
  408530:	ldr	x23, [x1]
  408534:	stp	x19, x20, [sp, #16]
  408538:	mov	x20, x0
  40853c:	stp	x21, x22, [sp, #32]
  408540:	mov	x22, x1
  408544:	str	x25, [sp, #64]
  408548:	cbnz	x23, 40855c <feof@plt+0x66dc>
  40854c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408550:	mov	w0, #0x1f                  	// #31
  408554:	add	x1, x1, #0xf1
  408558:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40855c:	mov	x0, x23
  408560:	bl	409520 <_ZdlPvm@@Base+0x284>
  408564:	ldr	w2, [x20, #8]
  408568:	ldr	x24, [x20]
  40856c:	mov	w1, w2
  408570:	sub	w21, w2, #0x1
  408574:	udiv	x19, x0, x1
  408578:	msub	w19, w19, w1, w0
  40857c:	ubfiz	x0, x19, #4, #32
  408580:	add	x25, x24, x0
  408584:	ldr	x20, [x24, x0]
  408588:	cbz	x20, 4085a4 <feof@plt+0x6724>
  40858c:	mov	x1, x23
  408590:	mov	x0, x20
  408594:	bl	401d70 <strcmp@plt>
  408598:	cbnz	w0, 4085c0 <feof@plt+0x6740>
  40859c:	str	x20, [x22]
  4085a0:	ldr	x20, [x25, #8]
  4085a4:	mov	x0, x20
  4085a8:	ldp	x19, x20, [sp, #16]
  4085ac:	ldp	x21, x22, [sp, #32]
  4085b0:	ldp	x23, x24, [sp, #48]
  4085b4:	ldr	x25, [sp, #64]
  4085b8:	ldp	x29, x30, [sp], #80
  4085bc:	ret
  4085c0:	sub	w0, w19, #0x1
  4085c4:	cmp	w19, #0x0
  4085c8:	csel	w19, w0, w21, ne  // ne = any
  4085cc:	b	40857c <feof@plt+0x66fc>
  4085d0:	str	x1, [x0]
  4085d4:	str	wzr, [x0, #8]
  4085d8:	ret
  4085dc:	ldr	x3, [x0]
  4085e0:	ldr	w6, [x3, #8]
  4085e4:	ldr	x4, [x3]
  4085e8:	ldr	w3, [x0, #8]
  4085ec:	cmp	w3, w6
  4085f0:	b.cs	408628 <feof@plt+0x67a8>  // b.hs, b.nlast
  4085f4:	ubfiz	x5, x3, #4, #32
  4085f8:	add	w3, w3, #0x1
  4085fc:	add	x7, x4, x5
  408600:	ldr	x5, [x4, x5]
  408604:	cbz	x5, 408620 <feof@plt+0x67a0>
  408608:	str	x5, [x1]
  40860c:	ldr	x1, [x7, #8]
  408610:	str	x1, [x2]
  408614:	str	w3, [x0, #8]
  408618:	mov	w0, #0x1                   	// #1
  40861c:	ret
  408620:	str	w3, [x0, #8]
  408624:	b	4085e8 <feof@plt+0x6768>
  408628:	mov	w0, #0x0                   	// #0
  40862c:	b	40861c <feof@plt+0x679c>
  408630:	stp	x29, x30, [sp, #-48]!
  408634:	mov	x29, sp
  408638:	stp	x19, x20, [sp, #16]
  40863c:	adrp	x19, 420000 <_Znam@GLIBCXX_3.4>
  408640:	add	x19, x19, #0x2b8
  408644:	str	x21, [sp, #32]
  408648:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x120>
  40864c:	add	x21, x21, #0x80
  408650:	mov	w20, #0x1b0                 	// #432
  408654:	mov	x0, #0x8                   	// #8
  408658:	bl	4019c0 <_Znam@plt>
  40865c:	mov	x2, x0
  408660:	ldr	x0, [x19, #8]
  408664:	ldr	x1, [x19], #16
  408668:	str	x0, [x2]
  40866c:	mov	x0, x21
  408670:	bl	408290 <feof@plt+0x6410>
  408674:	subs	w20, w20, #0x1
  408678:	b.ne	408654 <feof@plt+0x67d4>  // b.any
  40867c:	ldp	x19, x20, [sp, #16]
  408680:	ldr	x21, [sp, #32]
  408684:	ldp	x29, x30, [sp], #48
  408688:	ret
  40868c:	stp	x29, x30, [sp, #-16]!
  408690:	mov	x1, x0
  408694:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  408698:	mov	x29, sp
  40869c:	add	x0, x0, #0x80
  4086a0:	bl	408490 <feof@plt+0x6610>
  4086a4:	cbz	x0, 4086ac <feof@plt+0x682c>
  4086a8:	ldr	x0, [x0]
  4086ac:	ldp	x29, x30, [sp], #16
  4086b0:	ret
  4086b4:	adrp	x2, 422000 <stderr@@GLIBC_2.17+0x120>
  4086b8:	mov	w1, w0
  4086bc:	add	x2, x2, #0x91
  4086c0:	tbnz	w0, #31, 4086e8 <feof@plt+0x6868>
  4086c4:	add	x0, x2, #0x14
  4086c8:	mov	w3, #0xa                   	// #10
  4086cc:	udiv	w2, w1, w3
  4086d0:	msub	w1, w2, w3, w1
  4086d4:	add	w1, w1, #0x30
  4086d8:	strb	w1, [x0, #-1]!
  4086dc:	mov	w1, w2
  4086e0:	cbnz	w2, 4086cc <feof@plt+0x684c>
  4086e4:	ret
  4086e8:	add	x2, x2, #0x14
  4086ec:	mov	w4, #0xa                   	// #10
  4086f0:	mov	w5, #0x30                  	// #48
  4086f4:	sdiv	w3, w1, w4
  4086f8:	mov	x0, x2
  4086fc:	msub	w1, w3, w4, w1
  408700:	sub	w1, w5, w1
  408704:	strb	w1, [x2, #-1]!
  408708:	mov	w1, w3
  40870c:	cbnz	w3, 4086f4 <feof@plt+0x6874>
  408710:	mov	w1, #0x2d                  	// #45
  408714:	sub	x0, x0, #0x2
  408718:	sturb	w1, [x2, #-1]
  40871c:	b	4086e4 <feof@plt+0x6864>
  408720:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  408724:	add	x1, x1, #0x91
  408728:	mov	w2, w0
  40872c:	add	x0, x1, #0x29
  408730:	mov	w4, #0xa                   	// #10
  408734:	udiv	w3, w2, w4
  408738:	msub	w1, w3, w4, w2
  40873c:	add	w1, w1, #0x30
  408740:	strb	w1, [x0, #-1]!
  408744:	mov	w1, w2
  408748:	mov	w2, w3
  40874c:	cmp	w1, #0x9
  408750:	b.hi	408734 <feof@plt+0x68b4>  // b.pmore
  408754:	ret
  408758:	stp	xzr, xzr, [x0]
  40875c:	ret
  408760:	stp	x29, x30, [sp, #-32]!
  408764:	mov	x29, sp
  408768:	str	x19, [sp, #16]
  40876c:	mov	x19, x0
  408770:	mov	w0, #0x11                  	// #17
  408774:	str	w0, [x19, #8]
  408778:	mov	x0, #0x110                 	// #272
  40877c:	bl	4019c0 <_Znam@plt>
  408780:	mov	x1, x0
  408784:	add	x2, x0, #0x110
  408788:	stp	xzr, xzr, [x1]
  40878c:	add	x1, x1, #0x10
  408790:	cmp	x2, x1
  408794:	b.ne	408788 <feof@plt+0x6908>  // b.any
  408798:	str	x0, [x19]
  40879c:	str	wzr, [x19, #12]
  4087a0:	ldr	x19, [sp, #16]
  4087a4:	ldp	x29, x30, [sp], #32
  4087a8:	ret
  4087ac:	stp	x29, x30, [sp, #-32]!
  4087b0:	mov	x29, sp
  4087b4:	stp	x19, x20, [sp, #16]
  4087b8:	mov	x20, x0
  4087bc:	mov	w19, #0x0                   	// #0
  4087c0:	ldr	w1, [x20, #8]
  4087c4:	ldr	x0, [x20]
  4087c8:	cmp	w1, w19
  4087cc:	b.ls	4087e4 <feof@plt+0x6964>  // b.plast
  4087d0:	ubfiz	x1, x19, #4, #32
  4087d4:	add	w19, w19, #0x1
  4087d8:	ldr	x0, [x0, x1]
  4087dc:	bl	401ae0 <free@plt>
  4087e0:	b	4087c0 <feof@plt+0x6940>
  4087e4:	cbz	x0, 4087f4 <feof@plt+0x6974>
  4087e8:	ldp	x19, x20, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #32
  4087f0:	b	401cc0 <_ZdaPv@plt>
  4087f4:	ldp	x19, x20, [sp, #16]
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	ret
  408800:	stp	x29, x30, [sp, #-96]!
  408804:	mov	x29, sp
  408808:	stp	x19, x20, [sp, #16]
  40880c:	mov	x20, x0
  408810:	stp	x21, x22, [sp, #32]
  408814:	mov	x22, x1
  408818:	mov	x21, x2
  40881c:	stp	x23, x24, [sp, #48]
  408820:	stp	x25, x26, [sp, #64]
  408824:	stp	x27, x28, [sp, #80]
  408828:	cbnz	x1, 40883c <feof@plt+0x69bc>
  40882c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408830:	mov	w0, #0x28                  	// #40
  408834:	add	x1, x1, #0xd5e
  408838:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40883c:	mov	x0, x22
  408840:	bl	409520 <_ZdlPvm@@Base+0x284>
  408844:	ldr	w25, [x20, #8]
  408848:	mov	x23, x0
  40884c:	ldr	x24, [x20]
  408850:	mov	w0, w25
  408854:	sub	w27, w25, #0x1
  408858:	udiv	x19, x23, x0
  40885c:	msub	w19, w19, w0, w23
  408860:	ubfiz	x0, x19, #4, #32
  408864:	add	x28, x24, x0
  408868:	ldr	x26, [x24, x0]
  40886c:	cbz	x26, 4088b8 <feof@plt+0x6a38>
  408870:	mov	x1, x22
  408874:	mov	x0, x26
  408878:	bl	401d70 <strcmp@plt>
  40887c:	cbnz	w0, 4088a8 <feof@plt+0x6a28>
  408880:	str	x21, [x28, #8]
  408884:	mov	x21, x26
  408888:	mov	x0, x21
  40888c:	ldp	x19, x20, [sp, #16]
  408890:	ldp	x21, x22, [sp, #32]
  408894:	ldp	x23, x24, [sp, #48]
  408898:	ldp	x25, x26, [sp, #64]
  40889c:	ldp	x27, x28, [sp, #80]
  4088a0:	ldp	x29, x30, [sp], #96
  4088a4:	ret
  4088a8:	sub	w0, w19, #0x1
  4088ac:	cmp	w19, #0x0
  4088b0:	csel	w19, w0, w27, ne  // ne = any
  4088b4:	b	408860 <feof@plt+0x69e0>
  4088b8:	cbz	x21, 408888 <feof@plt+0x6a08>
  4088bc:	ldr	w0, [x20, #12]
  4088c0:	cmp	w25, w0, lsl #2
  4088c4:	b.hi	4089bc <feof@plt+0x6b3c>  // b.pmore
  4088c8:	mov	w0, w25
  4088cc:	bl	40957c <_ZdlPvm@@Base+0x2e0>
  4088d0:	str	w0, [x20, #8]
  4088d4:	ubfiz	x19, x0, #4, #32
  4088d8:	mov	x0, x19
  4088dc:	bl	4019c0 <_Znam@plt>
  4088e0:	add	x19, x0, x19
  4088e4:	mov	x1, x0
  4088e8:	cmp	x1, x19
  4088ec:	b.eq	4088fc <feof@plt+0x6a7c>  // b.none
  4088f0:	stp	xzr, xzr, [x1]
  4088f4:	add	x1, x1, #0x10
  4088f8:	b	4088e8 <feof@plt+0x6a68>
  4088fc:	mov	x19, x24
  408900:	add	x25, x24, w25, uxtw #4
  408904:	str	x0, [x20]
  408908:	cmp	x25, x19
  40890c:	b.eq	40897c <feof@plt+0x6afc>  // b.none
  408910:	ldr	x0, [x19]
  408914:	cbz	x0, 408924 <feof@plt+0x6aa4>
  408918:	ldr	x1, [x19, #8]
  40891c:	cbnz	x1, 40892c <feof@plt+0x6aac>
  408920:	bl	401ae0 <free@plt>
  408924:	add	x19, x19, #0x10
  408928:	b	408908 <feof@plt+0x6a88>
  40892c:	bl	409520 <_ZdlPvm@@Base+0x284>
  408930:	ldr	w2, [x20, #8]
  408934:	mov	w3, w2
  408938:	sub	w2, w2, #0x1
  40893c:	udiv	x1, x0, x3
  408940:	msub	w0, w1, w3, w0
  408944:	ldr	x3, [x20]
  408948:	ubfiz	x4, x0, #4, #32
  40894c:	add	x1, x3, x4
  408950:	ldr	x4, [x3, x4]
  408954:	cbz	x4, 408968 <feof@plt+0x6ae8>
  408958:	sub	w1, w0, #0x1
  40895c:	cmp	w0, #0x0
  408960:	csel	w0, w1, w2, ne  // ne = any
  408964:	b	408948 <feof@plt+0x6ac8>
  408968:	ldr	x0, [x19]
  40896c:	str	x0, [x1]
  408970:	ldr	x0, [x19, #8]
  408974:	str	x0, [x1, #8]
  408978:	b	408924 <feof@plt+0x6aa4>
  40897c:	ldr	w0, [x20, #8]
  408980:	ldr	x2, [x20]
  408984:	mov	w1, w0
  408988:	sub	w0, w0, #0x1
  40898c:	udiv	x19, x23, x1
  408990:	msub	w19, w19, w1, w23
  408994:	ubfiz	x1, x19, #4, #32
  408998:	ldr	x1, [x2, x1]
  40899c:	cbz	x1, 4089b0 <feof@plt+0x6b30>
  4089a0:	sub	w1, w19, #0x1
  4089a4:	cmp	w19, #0x0
  4089a8:	csel	w19, w1, w0, ne  // ne = any
  4089ac:	b	408994 <feof@plt+0x6b14>
  4089b0:	cbz	x24, 4089bc <feof@plt+0x6b3c>
  4089b4:	mov	x0, x24
  4089b8:	bl	401cc0 <_ZdaPv@plt>
  4089bc:	mov	x0, x22
  4089c0:	bl	401a50 <strlen@plt>
  4089c4:	add	x0, x0, #0x1
  4089c8:	bl	401da0 <malloc@plt>
  4089cc:	mov	x1, x22
  4089d0:	mov	x23, x0
  4089d4:	bl	401b50 <strcpy@plt>
  4089d8:	ubfiz	x19, x19, #4, #32
  4089dc:	ldr	x0, [x20]
  4089e0:	add	x1, x0, x19
  4089e4:	str	x23, [x0, x19]
  4089e8:	ldr	w0, [x20, #12]
  4089ec:	str	x21, [x1, #8]
  4089f0:	mov	x21, x23
  4089f4:	add	w0, w0, #0x1
  4089f8:	str	w0, [x20, #12]
  4089fc:	b	408888 <feof@plt+0x6a08>
  408a00:	stp	x29, x30, [sp, #-64]!
  408a04:	mov	x29, sp
  408a08:	stp	x19, x20, [sp, #16]
  408a0c:	mov	x20, x1
  408a10:	stp	x21, x22, [sp, #32]
  408a14:	mov	x21, x0
  408a18:	str	x23, [sp, #48]
  408a1c:	cbnz	x1, 408a30 <feof@plt+0x6bb0>
  408a20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408a24:	mov	w0, #0x28                  	// #40
  408a28:	add	x1, x1, #0xd5e
  408a2c:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  408a30:	mov	x0, x20
  408a34:	bl	409520 <_ZdlPvm@@Base+0x284>
  408a38:	ldr	w1, [x21, #8]
  408a3c:	ldr	x22, [x21]
  408a40:	mov	w2, w1
  408a44:	sub	w21, w1, #0x1
  408a48:	udiv	x19, x0, x2
  408a4c:	msub	w19, w19, w2, w0
  408a50:	ubfiz	x0, x19, #4, #32
  408a54:	add	x23, x22, x0
  408a58:	ldr	x0, [x22, x0]
  408a5c:	cbz	x0, 408a70 <feof@plt+0x6bf0>
  408a60:	mov	x1, x20
  408a64:	bl	401d70 <strcmp@plt>
  408a68:	cbnz	w0, 408a84 <feof@plt+0x6c04>
  408a6c:	ldr	x0, [x23, #8]
  408a70:	ldp	x19, x20, [sp, #16]
  408a74:	ldp	x21, x22, [sp, #32]
  408a78:	ldr	x23, [sp, #48]
  408a7c:	ldp	x29, x30, [sp], #64
  408a80:	ret
  408a84:	sub	w0, w19, #0x1
  408a88:	cmp	w19, #0x0
  408a8c:	csel	w19, w0, w21, ne  // ne = any
  408a90:	b	408a50 <feof@plt+0x6bd0>
  408a94:	stp	x29, x30, [sp, #-80]!
  408a98:	mov	x29, sp
  408a9c:	stp	x23, x24, [sp, #48]
  408aa0:	ldr	x23, [x1]
  408aa4:	stp	x19, x20, [sp, #16]
  408aa8:	mov	x20, x0
  408aac:	stp	x21, x22, [sp, #32]
  408ab0:	mov	x22, x1
  408ab4:	str	x25, [sp, #64]
  408ab8:	cbnz	x23, 408acc <feof@plt+0x6c4c>
  408abc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408ac0:	mov	w0, #0x28                  	// #40
  408ac4:	add	x1, x1, #0xd5e
  408ac8:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  408acc:	mov	x0, x23
  408ad0:	bl	409520 <_ZdlPvm@@Base+0x284>
  408ad4:	ldr	w2, [x20, #8]
  408ad8:	ldr	x24, [x20]
  408adc:	mov	w1, w2
  408ae0:	sub	w21, w2, #0x1
  408ae4:	udiv	x19, x0, x1
  408ae8:	msub	w19, w19, w1, w0
  408aec:	ubfiz	x0, x19, #4, #32
  408af0:	add	x25, x24, x0
  408af4:	ldr	x20, [x24, x0]
  408af8:	cbz	x20, 408b14 <feof@plt+0x6c94>
  408afc:	mov	x1, x23
  408b00:	mov	x0, x20
  408b04:	bl	401d70 <strcmp@plt>
  408b08:	cbnz	w0, 408b30 <feof@plt+0x6cb0>
  408b0c:	str	x20, [x22]
  408b10:	ldr	x20, [x25, #8]
  408b14:	mov	x0, x20
  408b18:	ldp	x19, x20, [sp, #16]
  408b1c:	ldp	x21, x22, [sp, #32]
  408b20:	ldp	x23, x24, [sp, #48]
  408b24:	ldr	x25, [sp, #64]
  408b28:	ldp	x29, x30, [sp], #80
  408b2c:	ret
  408b30:	sub	w0, w19, #0x1
  408b34:	cmp	w19, #0x0
  408b38:	csel	w19, w0, w21, ne  // ne = any
  408b3c:	b	408aec <feof@plt+0x6c6c>
  408b40:	str	x1, [x0]
  408b44:	str	wzr, [x0, #8]
  408b48:	ret
  408b4c:	ldr	x3, [x0]
  408b50:	ldr	w6, [x3, #8]
  408b54:	ldr	x4, [x3]
  408b58:	ldr	w3, [x0, #8]
  408b5c:	cmp	w3, w6
  408b60:	b.cs	408b98 <feof@plt+0x6d18>  // b.hs, b.nlast
  408b64:	ubfiz	x5, x3, #4, #32
  408b68:	add	w3, w3, #0x1
  408b6c:	add	x7, x4, x5
  408b70:	ldr	x5, [x4, x5]
  408b74:	cbz	x5, 408b90 <feof@plt+0x6d10>
  408b78:	str	x5, [x1]
  408b7c:	ldr	x1, [x7, #8]
  408b80:	str	x1, [x2]
  408b84:	str	w3, [x0, #8]
  408b88:	mov	w0, #0x1                   	// #1
  408b8c:	ret
  408b90:	str	w3, [x0, #8]
  408b94:	b	408b58 <feof@plt+0x6cd8>
  408b98:	mov	w0, #0x0                   	// #0
  408b9c:	b	408b8c <feof@plt+0x6d0c>
  408ba0:	mov	w1, #0xffffffff            	// #-1
  408ba4:	str	w1, [x0]
  408ba8:	str	xzr, [x0, #8]
  408bac:	ret
  408bb0:	stp	x29, x30, [sp, #-32]!
  408bb4:	mov	x29, sp
  408bb8:	str	x19, [sp, #16]
  408bbc:	mov	x19, x0
  408bc0:	mov	w0, #0x11                  	// #17
  408bc4:	str	w0, [x19, #8]
  408bc8:	mov	x0, #0x110                 	// #272
  408bcc:	bl	4019c0 <_Znam@plt>
  408bd0:	mov	x1, x0
  408bd4:	add	x2, x0, #0x110
  408bd8:	mov	w3, #0xffffffff            	// #-1
  408bdc:	str	w3, [x1]
  408be0:	add	x1, x1, #0x10
  408be4:	stur	xzr, [x1, #-8]
  408be8:	cmp	x2, x1
  408bec:	b.ne	408bdc <feof@plt+0x6d5c>  // b.any
  408bf0:	str	x0, [x19]
  408bf4:	str	wzr, [x19, #12]
  408bf8:	ldr	x19, [sp, #16]
  408bfc:	ldp	x29, x30, [sp], #32
  408c00:	ret
  408c04:	stp	x29, x30, [sp, #-32]!
  408c08:	mov	x29, sp
  408c0c:	stp	x19, x20, [sp, #16]
  408c10:	mov	x20, x0
  408c14:	mov	w19, #0x0                   	// #0
  408c18:	ldr	w1, [x20, #8]
  408c1c:	ldr	x0, [x20]
  408c20:	cmp	w1, w19
  408c24:	b.ls	408c44 <feof@plt+0x6dc4>  // b.plast
  408c28:	ubfiz	x1, x19, #4, #32
  408c2c:	add	x1, x0, x1
  408c30:	ldr	x0, [x1, #8]
  408c34:	cbz	x0, 408c3c <feof@plt+0x6dbc>
  408c38:	bl	401cc0 <_ZdaPv@plt>
  408c3c:	add	w19, w19, #0x1
  408c40:	b	408c18 <feof@plt+0x6d98>
  408c44:	cbz	x0, 408c54 <feof@plt+0x6dd4>
  408c48:	ldp	x19, x20, [sp, #16]
  408c4c:	ldp	x29, x30, [sp], #32
  408c50:	b	401cc0 <_ZdaPv@plt>
  408c54:	ldp	x19, x20, [sp, #16]
  408c58:	ldp	x29, x30, [sp], #32
  408c5c:	ret
  408c60:	stp	x29, x30, [sp, #-32]!
  408c64:	mov	x29, sp
  408c68:	str	x19, [sp, #16]
  408c6c:	mov	x19, x0
  408c70:	add	x0, x0, #0x818
  408c74:	bl	408c04 <feof@plt+0x6d84>
  408c78:	add	x0, x19, #0x8
  408c7c:	ldr	x19, [sp, #16]
  408c80:	ldp	x29, x30, [sp], #32
  408c84:	b	4087ac <feof@plt+0x692c>
  408c88:	stp	x29, x30, [sp, #-80]!
  408c8c:	mov	x29, sp
  408c90:	stp	x19, x20, [sp, #16]
  408c94:	mov	x20, x0
  408c98:	stp	x21, x22, [sp, #32]
  408c9c:	mov	w21, w1
  408ca0:	mov	x22, x2
  408ca4:	stp	x23, x24, [sp, #48]
  408ca8:	str	x25, [sp, #64]
  408cac:	tbz	w1, #31, 408cc0 <feof@plt+0x6e40>
  408cb0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408cb4:	mov	w0, #0x2c                  	// #44
  408cb8:	add	x1, x1, #0xd5e
  408cbc:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  408cc0:	ldr	w23, [x20, #8]
  408cc4:	ldr	x24, [x20]
  408cc8:	sub	w1, w23, #0x1
  408ccc:	udiv	w19, w21, w23
  408cd0:	msub	w19, w19, w23, w21
  408cd4:	ubfiz	x25, x19, #4, #32
  408cd8:	add	x2, x24, x25
  408cdc:	ldr	w0, [x24, x25]
  408ce0:	tbnz	w0, #31, 408d2c <feof@plt+0x6eac>
  408ce4:	cmp	w0, w21
  408ce8:	b.ne	408d1c <feof@plt+0x6e9c>  // b.any
  408cec:	ldr	x0, [x2, #8]
  408cf0:	cbz	x0, 408cf8 <feof@plt+0x6e78>
  408cf4:	bl	401cc0 <_ZdaPv@plt>
  408cf8:	ldr	x0, [x20]
  408cfc:	add	x0, x0, x25
  408d00:	str	x22, [x0, #8]
  408d04:	ldp	x19, x20, [sp, #16]
  408d08:	ldp	x21, x22, [sp, #32]
  408d0c:	ldp	x23, x24, [sp, #48]
  408d10:	ldr	x25, [sp, #64]
  408d14:	ldp	x29, x30, [sp], #80
  408d18:	ret
  408d1c:	sub	w0, w19, #0x1
  408d20:	cmp	w19, #0x0
  408d24:	csel	w19, w0, w1, ne  // ne = any
  408d28:	b	408cd4 <feof@plt+0x6e54>
  408d2c:	cbz	x22, 408d04 <feof@plt+0x6e84>
  408d30:	ldr	w0, [x20, #12]
  408d34:	add	w0, w0, w0, lsl #1
  408d38:	cmp	w0, w23, lsl #1
  408d3c:	b.cc	408e14 <feof@plt+0x6f94>  // b.lo, b.ul, b.last
  408d40:	mov	w0, w23
  408d44:	bl	40957c <_ZdlPvm@@Base+0x2e0>
  408d48:	str	w0, [x20, #8]
  408d4c:	ubfiz	x19, x0, #4, #32
  408d50:	mov	x0, x19
  408d54:	bl	4019c0 <_Znam@plt>
  408d58:	add	x19, x0, x19
  408d5c:	mov	x1, x0
  408d60:	mov	w2, #0xffffffff            	// #-1
  408d64:	cmp	x1, x19
  408d68:	b.eq	408d7c <feof@plt+0x6efc>  // b.none
  408d6c:	add	x1, x1, #0x10
  408d70:	stur	w2, [x1, #-16]
  408d74:	stur	xzr, [x1, #-8]
  408d78:	b	408d64 <feof@plt+0x6ee4>
  408d7c:	ldr	w1, [x20, #8]
  408d80:	mov	x3, x24
  408d84:	add	x23, x24, w23, uxtw #4
  408d88:	str	x0, [x20]
  408d8c:	sub	w8, w1, #0x1
  408d90:	cmp	x23, x3
  408d94:	b.eq	408de0 <feof@plt+0x6f60>  // b.none
  408d98:	ldr	w4, [x3]
  408d9c:	tbnz	w4, #31, 408dd8 <feof@plt+0x6f58>
  408da0:	ldr	x6, [x3, #8]
  408da4:	cbz	x6, 408dd8 <feof@plt+0x6f58>
  408da8:	udiv	w2, w4, w1
  408dac:	msub	w2, w2, w1, w4
  408db0:	ubfiz	x7, x2, #4, #32
  408db4:	add	x5, x0, x7
  408db8:	ldr	w7, [x0, x7]
  408dbc:	tbnz	w7, #31, 408dd0 <feof@plt+0x6f50>
  408dc0:	sub	w5, w2, #0x1
  408dc4:	cmp	w2, #0x0
  408dc8:	csel	w2, w5, w8, ne  // ne = any
  408dcc:	b	408db0 <feof@plt+0x6f30>
  408dd0:	str	w4, [x5]
  408dd4:	str	x6, [x5, #8]
  408dd8:	add	x3, x3, #0x10
  408ddc:	b	408d90 <feof@plt+0x6f10>
  408de0:	udiv	w19, w21, w1
  408de4:	msub	w19, w19, w1, w21
  408de8:	sub	w1, w1, #0x1
  408dec:	ubfiz	x2, x19, #4, #32
  408df0:	ldr	w2, [x0, x2]
  408df4:	tbnz	w2, #31, 408e08 <feof@plt+0x6f88>
  408df8:	sub	w2, w19, #0x1
  408dfc:	cmp	w19, #0x0
  408e00:	csel	w19, w2, w1, ne  // ne = any
  408e04:	b	408dec <feof@plt+0x6f6c>
  408e08:	cbz	x24, 408e14 <feof@plt+0x6f94>
  408e0c:	mov	x0, x24
  408e10:	bl	401cc0 <_ZdaPv@plt>
  408e14:	ldr	x0, [x20]
  408e18:	ubfiz	x19, x19, #4, #32
  408e1c:	add	x1, x0, x19
  408e20:	str	w21, [x0, x19]
  408e24:	ldr	w0, [x20, #12]
  408e28:	str	x22, [x1, #8]
  408e2c:	add	w0, w0, #0x1
  408e30:	str	w0, [x20, #12]
  408e34:	b	408d04 <feof@plt+0x6e84>
  408e38:	stp	x29, x30, [sp, #-32]!
  408e3c:	mov	x29, sp
  408e40:	stp	x19, x20, [sp, #16]
  408e44:	mov	x20, x0
  408e48:	mov	w19, w1
  408e4c:	tbz	w1, #31, 408e60 <feof@plt+0x6fe0>
  408e50:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  408e54:	mov	w0, #0x2c                  	// #44
  408e58:	add	x1, x1, #0xd5e
  408e5c:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  408e60:	ldr	w1, [x20, #8]
  408e64:	ldr	x0, [x20]
  408e68:	udiv	w2, w19, w1
  408e6c:	msub	w2, w2, w1, w19
  408e70:	sub	w1, w1, #0x1
  408e74:	ubfiz	x3, x2, #4, #32
  408e78:	add	x4, x0, x3
  408e7c:	ldr	w3, [x0, x3]
  408e80:	tbnz	w3, #31, 408eac <feof@plt+0x702c>
  408e84:	cmp	w3, w19
  408e88:	b.ne	408e9c <feof@plt+0x701c>  // b.any
  408e8c:	ldr	x0, [x4, #8]
  408e90:	ldp	x19, x20, [sp, #16]
  408e94:	ldp	x29, x30, [sp], #32
  408e98:	ret
  408e9c:	sub	w3, w2, #0x1
  408ea0:	cmp	w2, #0x0
  408ea4:	csel	w2, w3, w1, ne  // ne = any
  408ea8:	b	408e74 <feof@plt+0x6ff4>
  408eac:	mov	x0, #0x0                   	// #0
  408eb0:	b	408e90 <feof@plt+0x7010>
  408eb4:	str	x1, [x0]
  408eb8:	str	wzr, [x0, #8]
  408ebc:	ret
  408ec0:	ldr	x3, [x0]
  408ec4:	ldr	w6, [x3, #8]
  408ec8:	ldr	x4, [x3]
  408ecc:	ldr	w3, [x0, #8]
  408ed0:	cmp	w3, w6
  408ed4:	b.cs	408f18 <feof@plt+0x7098>  // b.hs, b.nlast
  408ed8:	ubfiz	x5, x3, #4, #32
  408edc:	ldr	w5, [x4, x5]
  408ee0:	tbnz	w5, #31, 408f0c <feof@plt+0x708c>
  408ee4:	str	w5, [x1]
  408ee8:	ldr	w1, [x0, #8]
  408eec:	ubfiz	x3, x1, #4, #32
  408ef0:	add	w1, w1, #0x1
  408ef4:	add	x4, x4, x3
  408ef8:	ldr	x3, [x4, #8]
  408efc:	str	x3, [x2]
  408f00:	str	w1, [x0, #8]
  408f04:	mov	w0, #0x1                   	// #1
  408f08:	ret
  408f0c:	add	w3, w3, #0x1
  408f10:	str	w3, [x0, #8]
  408f14:	b	408ecc <feof@plt+0x704c>
  408f18:	mov	w0, #0x0                   	// #0
  408f1c:	b	408f08 <feof@plt+0x7088>
  408f20:	stp	x29, x30, [sp, #-48]!
  408f24:	mov	x29, sp
  408f28:	stp	x19, x20, [sp, #16]
  408f2c:	mov	x20, x0
  408f30:	mov	x19, x0
  408f34:	str	x21, [sp, #32]
  408f38:	add	x21, x19, #0x818
  408f3c:	str	wzr, [x20], #8
  408f40:	mov	x0, x20
  408f44:	bl	408760 <feof@plt+0x68e0>
  408f48:	mov	x0, x21
  408f4c:	bl	408bb0 <feof@plt+0x6d30>
  408f50:	add	x0, x19, #0x18
  408f54:	str	xzr, [x0], #8
  408f58:	cmp	x0, x21
  408f5c:	b.ne	408f54 <feof@plt+0x70d4>  // b.any
  408f60:	add	x0, x19, #0x828
  408f64:	mov	x1, #0x1028                	// #4136
  408f68:	add	x19, x19, x1
  408f6c:	str	xzr, [x0], #8
  408f70:	cmp	x0, x19
  408f74:	b.ne	408f6c <feof@plt+0x70ec>  // b.any
  408f78:	ldp	x19, x20, [sp, #16]
  408f7c:	ldr	x21, [sp, #32]
  408f80:	ldp	x29, x30, [sp], #48
  408f84:	ret
  408f88:	mov	x19, x0
  408f8c:	mov	x0, x20
  408f90:	bl	4087ac <feof@plt+0x692c>
  408f94:	mov	x0, x19
  408f98:	bl	401e30 <_Unwind_Resume@plt>
  408f9c:	stp	x29, x30, [sp, #-64]!
  408fa0:	mov	x29, sp
  408fa4:	stp	x19, x20, [sp, #16]
  408fa8:	mov	x20, x0
  408fac:	and	w0, w1, #0xff
  408fb0:	str	x21, [sp, #32]
  408fb4:	add	x21, x20, w1, uxtb #3
  408fb8:	ldr	x1, [x21, #24]
  408fbc:	cbnz	x1, 409010 <feof@plt+0x7190>
  408fc0:	mov	w1, #0x6863                	// #26723
  408fc4:	movk	w1, #0x7261, lsl #16
  408fc8:	str	w1, [sp, #56]
  408fcc:	bl	4086b4 <feof@plt+0x6834>
  408fd0:	mov	x1, x0
  408fd4:	add	x0, sp, #0x3c
  408fd8:	bl	401b50 <strcpy@plt>
  408fdc:	mov	x0, #0x10                  	// #16
  408fe0:	bl	40923c <_Znwm@@Base>
  408fe4:	mov	x19, x0
  408fe8:	ldr	w0, [x20]
  408fec:	add	w1, w0, #0x1
  408ff0:	str	w1, [x20]
  408ff4:	str	w0, [x19]
  408ff8:	mov	w0, #0xffffffff            	// #-1
  408ffc:	str	w0, [x19, #4]
  409000:	add	x0, sp, #0x38
  409004:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  409008:	str	x0, [x19, #8]
  40900c:	str	x19, [x21, #24]
  409010:	ldp	x19, x20, [sp, #16]
  409014:	ldr	x0, [x21, #24]
  409018:	ldr	x21, [sp, #32]
  40901c:	ldp	x29, x30, [sp], #64
  409020:	ret
  409024:	stp	x29, x30, [sp, #-64]!
  409028:	cmp	w0, #0xff
  40902c:	mov	x29, sp
  409030:	stp	x19, x20, [sp, #16]
  409034:	mov	w20, w0
  409038:	stp	x21, x22, [sp, #32]
  40903c:	str	x23, [sp, #48]
  409040:	b.hi	4090a0 <feof@plt+0x7220>  // b.pmore
  409044:	sxtw	x19, w0
  409048:	adrp	x22, 422000 <stderr@@GLIBC_2.17+0x120>
  40904c:	add	x21, x19, #0x104
  409050:	add	x23, x22, #0xc0
  409054:	add	x21, x23, x21, lsl #3
  409058:	ldr	x0, [x21, #8]
  40905c:	cbnz	x0, 409080 <feof@plt+0x7200>
  409060:	mov	x0, #0x10                  	// #16
  409064:	bl	40923c <_Znwm@@Base>
  409068:	ldr	w1, [x22, #192]
  40906c:	stp	w1, w20, [x0]
  409070:	add	w2, w1, #0x1
  409074:	str	w2, [x22, #192]
  409078:	str	xzr, [x0, #8]
  40907c:	str	x0, [x21, #8]
  409080:	add	x19, x23, x19, lsl #3
  409084:	ldr	x19, [x19, #2088]
  409088:	mov	x0, x19
  40908c:	ldp	x19, x20, [sp, #16]
  409090:	ldp	x21, x22, [sp, #32]
  409094:	ldr	x23, [sp, #48]
  409098:	ldp	x29, x30, [sp], #64
  40909c:	ret
  4090a0:	mov	w1, w0
  4090a4:	adrp	x21, 422000 <stderr@@GLIBC_2.17+0x120>
  4090a8:	add	x0, x21, #0x8d8
  4090ac:	bl	408e38 <feof@plt+0x6fb8>
  4090b0:	mov	x19, x0
  4090b4:	cbnz	x0, 409088 <feof@plt+0x7208>
  4090b8:	mov	x0, #0x10                  	// #16
  4090bc:	bl	4019c0 <_Znam@plt>
  4090c0:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  4090c4:	mov	x19, x0
  4090c8:	ldr	w0, [x1, #192]
  4090cc:	stp	w0, w20, [x19]
  4090d0:	str	xzr, [x19, #8]
  4090d4:	add	w2, w0, #0x1
  4090d8:	add	x0, x21, #0x8d8
  4090dc:	str	w2, [x1, #192]
  4090e0:	mov	x2, x19
  4090e4:	mov	w1, w20
  4090e8:	bl	408c88 <feof@plt+0x6e08>
  4090ec:	b	409088 <feof@plt+0x7208>
  4090f0:	stp	x29, x30, [sp, #-48]!
  4090f4:	mov	x29, sp
  4090f8:	stp	x19, x20, [sp, #16]
  4090fc:	mov	x19, x0
  409100:	cbz	x0, 409114 <feof@plt+0x7294>
  409104:	ldrb	w1, [x0]
  409108:	mov	w0, #0xdf                  	// #223
  40910c:	tst	w1, w0
  409110:	b.ne	409124 <feof@plt+0x72a4>  // b.any
  409114:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409118:	mov	w0, #0x96                  	// #150
  40911c:	add	x1, x1, #0xd5e
  409120:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  409124:	ldrb	w0, [x19, #1]
  409128:	ldrb	w1, [x19]
  40912c:	cbnz	w0, 409150 <feof@plt+0x72d0>
  409130:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x120>
  409134:	add	x0, x0, #0xc0
  409138:	bl	408f9c <feof@plt+0x711c>
  40913c:	mov	x19, x0
  409140:	mov	x0, x19
  409144:	ldp	x19, x20, [sp, #16]
  409148:	ldp	x29, x30, [sp], #48
  40914c:	ret
  409150:	str	x19, [sp, #32]
  409154:	cmp	w1, #0x63
  409158:	b.ne	4091b0 <feof@plt+0x7330>  // b.any
  40915c:	cmp	w0, #0x68
  409160:	b.ne	4091b0 <feof@plt+0x7330>  // b.any
  409164:	ldrb	w0, [x19, #2]
  409168:	cmp	w0, #0x61
  40916c:	b.ne	4091b0 <feof@plt+0x7330>  // b.any
  409170:	ldrb	w0, [x19, #3]
  409174:	cmp	w0, #0x72
  409178:	b.ne	4091b0 <feof@plt+0x7330>  // b.any
  40917c:	add	x1, sp, #0x28
  409180:	mov	w2, #0xa                   	// #10
  409184:	add	x0, x19, #0x4
  409188:	bl	401ad0 <strtol@plt>
  40918c:	mov	x1, x0
  409190:	ldp	x0, x2, [sp, #32]
  409194:	add	x0, x0, #0x4
  409198:	cmp	x2, x0
  40919c:	b.eq	4091b0 <feof@plt+0x7330>  // b.none
  4091a0:	ldrb	w0, [x2]
  4091a4:	cbnz	w0, 4091b0 <feof@plt+0x7330>
  4091a8:	cmp	x1, #0xff
  4091ac:	b.ls	409130 <feof@plt+0x72b0>  // b.plast
  4091b0:	add	x1, sp, #0x20
  4091b4:	adrp	x20, 422000 <stderr@@GLIBC_2.17+0x120>
  4091b8:	add	x0, x20, #0xc8
  4091bc:	bl	408a94 <feof@plt+0x6c14>
  4091c0:	mov	x19, x0
  4091c4:	cbnz	x0, 409140 <feof@plt+0x72c0>
  4091c8:	mov	x0, #0x10                  	// #16
  4091cc:	bl	4019c0 <_Znam@plt>
  4091d0:	adrp	x1, 422000 <stderr@@GLIBC_2.17+0x120>
  4091d4:	mov	x19, x0
  4091d8:	ldr	w0, [x1, #192]
  4091dc:	str	w0, [x19]
  4091e0:	add	w2, w0, #0x1
  4091e4:	str	w2, [x1, #192]
  4091e8:	ldr	x1, [sp, #32]
  4091ec:	mov	w0, #0xffffffff            	// #-1
  4091f0:	str	w0, [x19, #4]
  4091f4:	mov	x2, x19
  4091f8:	add	x0, x20, #0xc8
  4091fc:	bl	408800 <feof@plt+0x6980>
  409200:	str	x0, [x19, #8]
  409204:	b	409140 <feof@plt+0x72c0>
  409208:	ldr	x0, [x0, #8]
  40920c:	ret
  409210:	stp	x29, x30, [sp, #-32]!
  409214:	mov	x29, sp
  409218:	str	x19, [sp, #16]
  40921c:	mov	x19, x0
  409220:	bl	401a50 <strlen@plt>
  409224:	mov	x2, x0
  409228:	mov	x1, x19
  40922c:	mov	w0, #0x2                   	// #2
  409230:	ldr	x19, [sp, #16]
  409234:	ldp	x29, x30, [sp], #32
  409238:	b	401d90 <write@plt>

000000000040923c <_Znwm@@Base>:
  40923c:	cmp	x0, #0x0
  409240:	stp	x29, x30, [sp, #-16]!
  409244:	csinc	x0, x0, xzr, ne  // ne = any
  409248:	mov	x29, sp
  40924c:	mov	w0, w0
  409250:	bl	401da0 <malloc@plt>
  409254:	cbnz	x0, 409288 <_Znwm@@Base+0x4c>
  409258:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40925c:	ldr	x0, [x0, #1224]
  409260:	cbz	x0, 409274 <_Znwm@@Base+0x38>
  409264:	bl	409210 <feof@plt+0x7390>
  409268:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40926c:	add	x0, x0, #0xf33
  409270:	bl	409210 <feof@plt+0x7390>
  409274:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  409278:	add	x0, x0, #0xd80
  40927c:	bl	409210 <feof@plt+0x7390>
  409280:	mov	w0, #0xffffffff            	// #-1
  409284:	bl	401b20 <_exit@plt>
  409288:	ldp	x29, x30, [sp], #16
  40928c:	ret

0000000000409290 <_ZdlPv@@Base>:
  409290:	cbz	x0, 409298 <_ZdlPv@@Base+0x8>
  409294:	b	401ae0 <free@plt>
  409298:	ret

000000000040929c <_ZdlPvm@@Base>:
  40929c:	cbz	x0, 4092a4 <_ZdlPvm@@Base+0x8>
  4092a0:	b	401ae0 <free@plt>
  4092a4:	ret
  4092a8:	stp	x29, x30, [sp, #-80]!
  4092ac:	mov	x29, sp
  4092b0:	stp	x19, x20, [sp, #16]
  4092b4:	adrp	x19, 423000 <stderr@@GLIBC_2.17+0x1120>
  4092b8:	add	x19, x19, #0xe8
  4092bc:	stp	x23, x24, [sp, #48]
  4092c0:	and	w24, w0, #0xff
  4092c4:	mov	w0, #0x18                  	// #24
  4092c8:	stp	x21, x22, [sp, #32]
  4092cc:	mov	w21, w2
  4092d0:	smaddl	x19, w1, w0, x19
  4092d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4092d8:	mov	w22, w3
  4092dc:	str	d8, [sp, #64]
  4092e0:	mov	w20, #0x30                  	// #48
  4092e4:	ldr	d8, [x0, #3536]
  4092e8:	mov	w23, #0x2                   	// #2
  4092ec:	mov	x0, #0x3                   	// #3
  4092f0:	bl	4019c0 <_Znam@plt>
  4092f4:	scvtf	d0, w21
  4092f8:	str	x0, [x19]
  4092fc:	strb	w24, [x0]
  409300:	add	x19, x19, #0x18
  409304:	strb	w20, [x0, #1]
  409308:	add	w20, w20, #0x1
  40930c:	strb	wzr, [x0, #2]
  409310:	and	w20, w20, #0xff
  409314:	fdiv	d0, d0, d8
  409318:	mov	w0, w22
  40931c:	cmp	w20, #0x38
  409320:	stur	d0, [x19, #-16]
  409324:	scvtf	d0, w22
  409328:	sdiv	w22, w21, w23
  40932c:	mov	w21, w0
  409330:	fdiv	d0, d0, d8
  409334:	stur	d0, [x19, #-8]
  409338:	b.ne	4092ec <_ZdlPvm@@Base+0x50>  // b.any
  40933c:	ldp	x19, x20, [sp, #16]
  409340:	ldp	x21, x22, [sp, #32]
  409344:	ldp	x23, x24, [sp, #48]
  409348:	ldr	d8, [sp, #64]
  40934c:	ldp	x29, x30, [sp], #80
  409350:	ret
  409354:	stp	x29, x30, [sp, #-64]!
  409358:	mov	x29, sp
  40935c:	stp	d8, d9, [sp, #48]
  409360:	fmov	d9, d0
  409364:	fmov	d8, d1
  409368:	stp	x19, x20, [sp, #16]
  40936c:	mov	w19, w1
  409370:	str	x21, [sp, #32]
  409374:	mov	x21, x0
  409378:	bl	401a50 <strlen@plt>
  40937c:	add	x0, x0, #0x1
  409380:	bl	4019c0 <_Znam@plt>
  409384:	mov	x20, x0
  409388:	mov	x1, x21
  40938c:	bl	401b50 <strcpy@plt>
  409390:	sxtw	x1, w19
  409394:	mov	x0, #0x18                  	// #24
  409398:	adrp	x2, 423000 <stderr@@GLIBC_2.17+0x1120>
  40939c:	add	x2, x2, #0xe8
  4093a0:	ldr	x21, [sp, #32]
  4093a4:	mul	x1, x1, x0
  4093a8:	add	x0, x2, x1
  4093ac:	str	x20, [x2, x1]
  4093b0:	ldp	x19, x20, [sp, #16]
  4093b4:	stp	d9, d8, [x0, #8]
  4093b8:	ldp	d8, d9, [sp, #48]
  4093bc:	ldp	x29, x30, [sp], #64
  4093c0:	ret
  4093c4:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  4093c8:	add	x0, x0, #0xe8
  4093cc:	ldr	w1, [x0, #984]
  4093d0:	cbnz	w1, 40951c <_ZdlPvm@@Base+0x280>
  4093d4:	stp	x29, x30, [sp, #-16]!
  4093d8:	mov	w1, #0x1                   	// #1
  4093dc:	mov	w3, #0x349                 	// #841
  4093e0:	mov	x29, sp
  4093e4:	mov	w2, #0x4a5                 	// #1189
  4093e8:	str	w1, [x0, #984]
  4093ec:	mov	w1, #0x0                   	// #0
  4093f0:	mov	w0, #0x61                  	// #97
  4093f4:	bl	4092a8 <_ZdlPvm@@Base+0xc>
  4093f8:	mov	w3, #0x3e8                 	// #1000
  4093fc:	mov	w2, #0x586                 	// #1414
  409400:	mov	w1, #0x8                   	// #8
  409404:	mov	w0, #0x62                  	// #98
  409408:	bl	4092a8 <_ZdlPvm@@Base+0xc>
  40940c:	mov	w3, #0x395                 	// #917
  409410:	mov	w2, #0x511                 	// #1297
  409414:	mov	w1, #0x10                  	// #16
  409418:	mov	w0, #0x63                  	// #99
  40941c:	bl	4092a8 <_ZdlPvm@@Base+0xc>
  409420:	mov	w3, #0x303                 	// #771
  409424:	mov	w2, #0x442                 	// #1090
  409428:	mov	w1, #0x18                  	// #24
  40942c:	mov	w0, #0x64                  	// #100
  409430:	bl	4092a8 <_ZdlPvm@@Base+0xc>
  409434:	fmov	d1, #8.500000000000000000e+00
  409438:	fmov	d0, #1.100000000000000000e+01
  40943c:	mov	w1, #0x20                  	// #32
  409440:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  409444:	add	x0, x0, #0x266
  409448:	bl	409354 <_ZdlPvm@@Base+0xb8>
  40944c:	fmov	d1, #8.500000000000000000e+00
  409450:	fmov	d0, #1.400000000000000000e+01
  409454:	mov	w1, #0x21                  	// #33
  409458:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40945c:	add	x0, x0, #0xd8f
  409460:	bl	409354 <_ZdlPvm@@Base+0xb8>
  409464:	fmov	d1, #1.100000000000000000e+01
  409468:	fmov	d0, #1.700000000000000000e+01
  40946c:	mov	w1, #0x22                  	// #34
  409470:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  409474:	add	x0, x0, #0xd95
  409478:	bl	409354 <_ZdlPvm@@Base+0xb8>
  40947c:	fmov	d1, #1.700000000000000000e+01
  409480:	fmov	d0, #1.100000000000000000e+01
  409484:	mov	w1, #0x23                  	// #35
  409488:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40948c:	add	x0, x0, #0xd9d
  409490:	bl	409354 <_ZdlPvm@@Base+0xb8>
  409494:	fmov	d1, #5.500000000000000000e+00
  409498:	fmov	d0, #8.500000000000000000e+00
  40949c:	mov	w1, #0x24                  	// #36
  4094a0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094a4:	add	x0, x0, #0xda4
  4094a8:	bl	409354 <_ZdlPvm@@Base+0xb8>
  4094ac:	fmov	d1, #7.500000000000000000e+00
  4094b0:	fmov	d0, #1.000000000000000000e+01
  4094b4:	mov	w1, #0x25                  	// #37
  4094b8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094bc:	add	x0, x0, #0xdae
  4094c0:	bl	409354 <_ZdlPvm@@Base+0xb8>
  4094c4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094c8:	fmov	d0, #9.500000000000000000e+00
  4094cc:	mov	w1, #0x26                  	// #38
  4094d0:	ldr	d1, [x0, #3544]
  4094d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094d8:	add	x0, x0, #0xdb8
  4094dc:	bl	409354 <_ZdlPvm@@Base+0xb8>
  4094e0:	fmov	d1, #3.875000000000000000e+00
  4094e4:	fmov	d0, #7.500000000000000000e+00
  4094e8:	mov	w1, #0x27                  	// #39
  4094ec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094f0:	add	x0, x0, #0xdbe
  4094f4:	bl	409354 <_ZdlPvm@@Base+0xb8>
  4094f8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  4094fc:	mov	w1, #0x28                  	// #40
  409500:	ldp	x29, x30, [sp], #16
  409504:	ldr	d1, [x0, #3552]
  409508:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40950c:	ldr	d0, [x0, #3560]
  409510:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  409514:	add	x0, x0, #0xdc6
  409518:	b	409354 <_ZdlPvm@@Base+0xb8>
  40951c:	ret
  409520:	stp	x29, x30, [sp, #-32]!
  409524:	mov	x29, sp
  409528:	str	x19, [sp, #16]
  40952c:	mov	x19, x0
  409530:	cbnz	x0, 409544 <_ZdlPvm@@Base+0x2a8>
  409534:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409538:	mov	w0, #0x1b                  	// #27
  40953c:	add	x1, x1, #0xdf0
  409540:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  409544:	mov	x0, #0x0                   	// #0
  409548:	ldrb	w1, [x19]
  40954c:	cbz	w1, 409570 <_ZdlPvm@@Base+0x2d4>
  409550:	and	x1, x1, #0xff
  409554:	add	x19, x19, #0x1
  409558:	add	x0, x1, x0, lsl #4
  40955c:	ands	x1, x0, #0xf0000000
  409560:	b.eq	409548 <_ZdlPvm@@Base+0x2ac>  // b.none
  409564:	and	x0, x0, #0xffffffff0fffffff
  409568:	eor	x0, x0, x1, lsr #24
  40956c:	b	409548 <_ZdlPvm@@Base+0x2ac>
  409570:	ldr	x19, [sp, #16]
  409574:	ldp	x29, x30, [sp], #32
  409578:	ret
  40957c:	stp	x29, x30, [sp, #-48]!
  409580:	mov	x29, sp
  409584:	stp	x19, x20, [sp, #16]
  409588:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x2d64>
  40958c:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409590:	add	x19, x19, #0xe24
  409594:	add	x20, x20, #0xfa8
  409598:	stp	x21, x22, [sp, #32]
  40959c:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2d64>
  4095a0:	mov	w21, w0
  4095a4:	add	x22, x22, #0xe0d
  4095a8:	ldr	w0, [x19]
  4095ac:	cmp	w0, w21
  4095b0:	b.hi	4095d4 <_ZdlPvm@@Base+0x338>  // b.pmore
  4095b4:	cbnz	w0, 4095cc <_ZdlPvm@@Base+0x330>
  4095b8:	mov	x3, x20
  4095bc:	mov	x2, x20
  4095c0:	mov	x1, x20
  4095c4:	mov	x0, x22
  4095c8:	bl	404be4 <feof@plt+0x2d64>
  4095cc:	add	x19, x19, #0x4
  4095d0:	b	4095a8 <_ZdlPvm@@Base+0x30c>
  4095d4:	ldp	x19, x20, [sp, #16]
  4095d8:	ldp	x21, x22, [sp, #32]
  4095dc:	ldp	x29, x30, [sp], #48
  4095e0:	ret
  4095e4:	stp	x29, x30, [sp, #-80]!
  4095e8:	mov	x29, sp
  4095ec:	stp	x19, x20, [sp, #16]
  4095f0:	mov	x19, x1
  4095f4:	stp	x21, x22, [sp, #32]
  4095f8:	mov	x21, x2
  4095fc:	stp	x23, x24, [sp, #48]
  409600:	mov	x23, x0
  409604:	mov	w24, w4
  409608:	str	x25, [sp, #64]
  40960c:	cbz	w3, 409630 <_ZdlPvm@@Base+0x394>
  409610:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  409614:	add	x0, x0, #0xe7c
  409618:	bl	401de0 <getenv@plt>
  40961c:	mov	x20, x0
  409620:	cbnz	x19, 409638 <_ZdlPvm@@Base+0x39c>
  409624:	mov	x22, #0x0                   	// #0
  409628:	mov	x0, #0x0                   	// #0
  40962c:	b	409658 <_ZdlPvm@@Base+0x3bc>
  409630:	mov	x20, #0x0                   	// #0
  409634:	b	409620 <_ZdlPvm@@Base+0x384>
  409638:	mov	x0, x19
  40963c:	bl	401de0 <getenv@plt>
  409640:	mov	x22, x0
  409644:	cbz	x0, 409624 <_ZdlPvm@@Base+0x388>
  409648:	ldrb	w1, [x0]
  40964c:	cbz	w1, 409628 <_ZdlPvm@@Base+0x38c>
  409650:	bl	401a50 <strlen@plt>
  409654:	add	x0, x0, #0x1
  409658:	cmp	w24, #0x0
  40965c:	add	x25, x0, #0x1
  409660:	cset	x19, ne  // ne = any
  409664:	lsl	x19, x19, #1
  409668:	cbz	x20, 40975c <_ZdlPvm@@Base+0x4c0>
  40966c:	ldrb	w0, [x20]
  409670:	cbz	w0, 40975c <_ZdlPvm@@Base+0x4c0>
  409674:	mov	x0, x20
  409678:	bl	401a50 <strlen@plt>
  40967c:	add	x0, x0, #0x1
  409680:	add	x19, x19, x0
  409684:	add	x19, x19, x25
  409688:	cbz	x21, 409764 <_ZdlPvm@@Base+0x4c8>
  40968c:	ldrb	w0, [x21]
  409690:	cbz	w0, 409764 <_ZdlPvm@@Base+0x4c8>
  409694:	mov	x0, x21
  409698:	bl	401a50 <strlen@plt>
  40969c:	add	x0, x0, x19
  4096a0:	bl	4019c0 <_Znam@plt>
  4096a4:	strb	wzr, [x0]
  4096a8:	mov	x19, x0
  4096ac:	str	x0, [x23]
  4096b0:	cbz	x22, 4096d4 <_ZdlPvm@@Base+0x438>
  4096b4:	ldrb	w1, [x22]
  4096b8:	cbz	w1, 4096d4 <_ZdlPvm@@Base+0x438>
  4096bc:	mov	x1, x22
  4096c0:	bl	401e60 <strcat@plt>
  4096c4:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4096c8:	mov	x0, x19
  4096cc:	add	x1, x1, #0x7fc
  4096d0:	bl	401e60 <strcat@plt>
  4096d4:	cbz	w24, 4096f8 <_ZdlPvm@@Base+0x45c>
  4096d8:	mov	x0, x19
  4096dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  4096e0:	add	x1, x1, #0x6be
  4096e4:	bl	401e60 <strcat@plt>
  4096e8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  4096ec:	mov	x0, x19
  4096f0:	add	x1, x1, #0x7fc
  4096f4:	bl	401e60 <strcat@plt>
  4096f8:	cbz	x20, 409720 <_ZdlPvm@@Base+0x484>
  4096fc:	ldrb	w0, [x20]
  409700:	cbz	w0, 409720 <_ZdlPvm@@Base+0x484>
  409704:	mov	x1, x20
  409708:	mov	x0, x19
  40970c:	bl	401e60 <strcat@plt>
  409710:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  409714:	mov	x0, x19
  409718:	add	x1, x1, #0x7fc
  40971c:	bl	401e60 <strcat@plt>
  409720:	cbz	x21, 409738 <_ZdlPvm@@Base+0x49c>
  409724:	ldrb	w0, [x21]
  409728:	cbz	w0, 409738 <_ZdlPvm@@Base+0x49c>
  40972c:	mov	x1, x21
  409730:	mov	x0, x19
  409734:	bl	401e60 <strcat@plt>
  409738:	mov	x0, x19
  40973c:	bl	401a50 <strlen@plt>
  409740:	ldp	x19, x20, [sp, #16]
  409744:	ldp	x21, x22, [sp, #32]
  409748:	ldr	x25, [sp, #64]
  40974c:	str	w0, [x23, #8]
  409750:	ldp	x23, x24, [sp, #48]
  409754:	ldp	x29, x30, [sp], #80
  409758:	ret
  40975c:	mov	x0, #0x0                   	// #0
  409760:	b	409680 <_ZdlPvm@@Base+0x3e4>
  409764:	mov	x0, #0x0                   	// #0
  409768:	b	40969c <_ZdlPvm@@Base+0x400>
  40976c:	ldr	x0, [x0]
  409770:	cbz	x0, 409778 <_ZdlPvm@@Base+0x4dc>
  409774:	b	401cc0 <_ZdaPv@plt>
  409778:	ret
  40977c:	stp	x29, x30, [sp, #-80]!
  409780:	mov	x29, sp
  409784:	stp	x21, x22, [sp, #32]
  409788:	mov	x21, x0
  40978c:	ldr	x22, [x0]
  409790:	stp	x19, x20, [sp, #16]
  409794:	mov	x0, x22
  409798:	stp	x23, x24, [sp, #48]
  40979c:	mov	x24, x1
  4097a0:	str	x25, [sp, #64]
  4097a4:	bl	401a50 <strlen@plt>
  4097a8:	mov	x19, x0
  4097ac:	mov	x0, x24
  4097b0:	bl	401a50 <strlen@plt>
  4097b4:	mov	x20, x0
  4097b8:	add	w0, w0, w19
  4097bc:	add	w0, w0, #0x2
  4097c0:	bl	4019c0 <_Znam@plt>
  4097c4:	str	x0, [x21]
  4097c8:	mov	x23, x0
  4097cc:	ldr	w21, [x21, #8]
  4097d0:	mov	x1, x22
  4097d4:	sub	w25, w19, w21
  4097d8:	mov	x2, x25
  4097dc:	bl	4019e0 <memcpy@plt>
  4097e0:	add	x4, x23, x25
  4097e4:	cbnz	w21, 4097f4 <_ZdlPvm@@Base+0x558>
  4097e8:	add	x4, x4, #0x1
  4097ec:	mov	w0, #0x3a                  	// #58
  4097f0:	strb	w0, [x23, x25]
  4097f4:	and	x20, x20, #0xffffffff
  4097f8:	mov	x0, x4
  4097fc:	mov	x2, x20
  409800:	mov	x1, x24
  409804:	bl	4019e0 <memcpy@plt>
  409808:	mov	x4, x0
  40980c:	add	x2, x0, x20
  409810:	cbz	w21, 409840 <_ZdlPvm@@Base+0x5a4>
  409814:	add	x3, x2, #0x1
  409818:	mov	w0, #0x3a                  	// #58
  40981c:	and	x1, x19, #0xffffffff
  409820:	strb	w0, [x4, x20]
  409824:	mov	w20, w21
  409828:	sub	x1, x1, w21, uxtw
  40982c:	mov	x2, x20
  409830:	add	x1, x22, x1
  409834:	mov	x0, x3
  409838:	bl	4019e0 <memcpy@plt>
  40983c:	add	x2, x0, x20
  409840:	strb	wzr, [x2]
  409844:	mov	x0, x22
  409848:	ldp	x19, x20, [sp, #16]
  40984c:	ldp	x21, x22, [sp, #32]
  409850:	ldp	x23, x24, [sp, #48]
  409854:	ldr	x25, [sp, #64]
  409858:	ldp	x29, x30, [sp], #80
  40985c:	b	401cc0 <_ZdaPv@plt>
  409860:	stp	x29, x30, [sp, #-112]!
  409864:	mov	x29, sp
  409868:	stp	x19, x20, [sp, #16]
  40986c:	mov	x19, x0
  409870:	stp	x21, x22, [sp, #32]
  409874:	mov	x21, x1
  409878:	mov	x22, x2
  40987c:	stp	x23, x24, [sp, #48]
  409880:	stp	x25, x26, [sp, #64]
  409884:	stp	x27, x28, [sp, #80]
  409888:	cbnz	x1, 40989c <_ZdlPvm@@Base+0x600>
  40988c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409890:	mov	w0, #0x61                  	// #97
  409894:	add	x1, x1, #0xe81
  409898:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40989c:	ldrb	w0, [x21]
  4098a0:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x2d64>
  4098a4:	add	x23, x23, #0x81e
  4098a8:	cmp	w0, #0x2f
  4098ac:	b.eq	4098bc <_ZdlPvm@@Base+0x620>  // b.none
  4098b0:	ldr	x20, [x19]
  4098b4:	ldrb	w0, [x20]
  4098b8:	cbnz	w0, 409900 <_ZdlPvm@@Base+0x664>
  4098bc:	mov	x1, x23
  4098c0:	mov	x0, x21
  4098c4:	bl	401d40 <fopen@plt>
  4098c8:	mov	x20, x0
  4098cc:	cbz	x0, 4099fc <_ZdlPvm@@Base+0x760>
  4098d0:	cbz	x22, 4098e0 <_ZdlPvm@@Base+0x644>
  4098d4:	mov	x0, x21
  4098d8:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  4098dc:	str	x0, [x22]
  4098e0:	mov	x0, x20
  4098e4:	ldp	x19, x20, [sp, #16]
  4098e8:	ldp	x21, x22, [sp, #32]
  4098ec:	ldp	x23, x24, [sp, #48]
  4098f0:	ldp	x25, x26, [sp, #64]
  4098f4:	ldp	x27, x28, [sp, #80]
  4098f8:	ldp	x29, x30, [sp], #112
  4098fc:	ret
  409900:	mov	x0, x21
  409904:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x2d64>
  409908:	bl	401a50 <strlen@plt>
  40990c:	add	x25, x25, #0x915
  409910:	mov	w24, w0
  409914:	mov	x0, x20
  409918:	mov	w1, #0x3a                  	// #58
  40991c:	bl	401af0 <strchr@plt>
  409920:	mov	x19, x0
  409924:	cbnz	x0, 409934 <_ZdlPvm@@Base+0x698>
  409928:	mov	x0, x20
  40992c:	bl	401a50 <strlen@plt>
  409930:	add	x19, x20, x0
  409934:	cmp	x20, x19
  409938:	b.cs	4099d0 <_ZdlPvm@@Base+0x734>  // b.hs, b.nlast
  40993c:	ldurb	w1, [x19, #-1]
  409940:	mov	x0, x25
  409944:	bl	401af0 <strchr@plt>
  409948:	cmp	x0, #0x0
  40994c:	cset	w3, eq  // eq = none
  409950:	and	x26, x3, #0xff
  409954:	sub	x28, x19, x20
  409958:	add	x0, x26, x28
  40995c:	str	w3, [sp, #108]
  409960:	add	x0, x0, x24
  409964:	add	x0, x0, #0x1
  409968:	bl	4019c0 <_Znam@plt>
  40996c:	mov	x2, x28
  409970:	mov	x27, x0
  409974:	mov	x1, x20
  409978:	bl	4019e0 <memcpy@plt>
  40997c:	ldr	w3, [sp, #108]
  409980:	cbz	w3, 40998c <_ZdlPvm@@Base+0x6f0>
  409984:	mov	w0, #0x2f                  	// #47
  409988:	strb	w0, [x27, x28]
  40998c:	mov	x1, x21
  409990:	add	x0, x26, x28
  409994:	add	x0, x27, x0
  409998:	bl	401b50 <strcpy@plt>
  40999c:	mov	x0, x27
  4099a0:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  4099a4:	mov	x26, x0
  4099a8:	mov	x0, x27
  4099ac:	bl	401cc0 <_ZdaPv@plt>
  4099b0:	mov	x1, x23
  4099b4:	mov	x0, x26
  4099b8:	bl	401d40 <fopen@plt>
  4099bc:	mov	x20, x0
  4099c0:	cbz	x0, 4099e4 <_ZdlPvm@@Base+0x748>
  4099c4:	cbz	x22, 4099d8 <_ZdlPvm@@Base+0x73c>
  4099c8:	str	x26, [x22]
  4099cc:	b	4098e0 <_ZdlPvm@@Base+0x644>
  4099d0:	mov	w3, #0x0                   	// #0
  4099d4:	b	409950 <_ZdlPvm@@Base+0x6b4>
  4099d8:	mov	x0, x26
  4099dc:	bl	401ae0 <free@plt>
  4099e0:	b	4098e0 <_ZdlPvm@@Base+0x644>
  4099e4:	mov	x0, x26
  4099e8:	bl	401ae0 <free@plt>
  4099ec:	ldrb	w0, [x19]
  4099f0:	cbz	w0, 4099fc <_ZdlPvm@@Base+0x760>
  4099f4:	add	x20, x19, #0x1
  4099f8:	b	409914 <_ZdlPvm@@Base+0x678>
  4099fc:	mov	x20, #0x0                   	// #0
  409a00:	b	4098e0 <_ZdlPvm@@Base+0x644>
  409a04:	stp	x29, x30, [sp, #-112]!
  409a08:	mov	x29, sp
  409a0c:	stp	x19, x20, [sp, #16]
  409a10:	mov	x19, x0
  409a14:	stp	x21, x22, [sp, #32]
  409a18:	mov	x21, x1
  409a1c:	stp	x23, x24, [sp, #48]
  409a20:	mov	x23, x2
  409a24:	stp	x25, x26, [sp, #64]
  409a28:	stp	x27, x28, [sp, #80]
  409a2c:	cbnz	x3, 409abc <_ZdlPvm@@Base+0x820>
  409a30:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2d64>
  409a34:	add	x22, x22, #0x81e
  409a38:	mov	x0, x22
  409a3c:	mov	w1, #0x72                  	// #114
  409a40:	bl	401af0 <strchr@plt>
  409a44:	mov	x20, x0
  409a48:	cbz	x21, 409a60 <_ZdlPvm@@Base+0x7c4>
  409a4c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409a50:	mov	x0, x21
  409a54:	add	x1, x1, #0x3cb
  409a58:	bl	401d70 <strcmp@plt>
  409a5c:	cbnz	w0, 409ac4 <_ZdlPvm@@Base+0x828>
  409a60:	cbz	x23, 409a84 <_ZdlPvm@@Base+0x7e8>
  409a64:	cmp	x20, #0x0
  409a68:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409a6c:	add	x1, x1, #0xea2
  409a70:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1d64>
  409a74:	add	x0, x0, #0x71b
  409a78:	csel	x0, x0, x1, ne  // ne = any
  409a7c:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  409a80:	str	x0, [x23]
  409a84:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409a88:	cmp	x20, #0x0
  409a8c:	ldr	x19, [x0, #3792]
  409a90:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409a94:	ldr	x0, [x0, #3800]
  409a98:	csel	x19, x19, x0, ne  // ne = any
  409a9c:	mov	x0, x19
  409aa0:	ldp	x19, x20, [sp, #16]
  409aa4:	ldp	x21, x22, [sp, #32]
  409aa8:	ldp	x23, x24, [sp, #48]
  409aac:	ldp	x25, x26, [sp, #64]
  409ab0:	ldp	x27, x28, [sp, #80]
  409ab4:	ldp	x29, x30, [sp], #112
  409ab8:	ret
  409abc:	mov	x22, x3
  409ac0:	b	409a38 <_ZdlPvm@@Base+0x79c>
  409ac4:	cbz	x20, 409ae0 <_ZdlPvm@@Base+0x844>
  409ac8:	ldrb	w0, [x21]
  409acc:	cmp	w0, #0x2f
  409ad0:	b.eq	409ae0 <_ZdlPvm@@Base+0x844>  // b.none
  409ad4:	ldr	x19, [x19]
  409ad8:	ldrb	w0, [x19]
  409adc:	cbnz	w0, 409b08 <_ZdlPvm@@Base+0x86c>
  409ae0:	mov	x1, x22
  409ae4:	mov	x0, x21
  409ae8:	bl	401d40 <fopen@plt>
  409aec:	mov	x19, x0
  409af0:	cbz	x0, 409a9c <_ZdlPvm@@Base+0x800>
  409af4:	cbz	x23, 409a9c <_ZdlPvm@@Base+0x800>
  409af8:	mov	x0, x21
  409afc:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  409b00:	str	x0, [x23]
  409b04:	b	409a9c <_ZdlPvm@@Base+0x800>
  409b08:	mov	x0, x21
  409b0c:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x2d64>
  409b10:	bl	401a50 <strlen@plt>
  409b14:	add	x26, x26, #0x915
  409b18:	mov	w25, w0
  409b1c:	mov	x0, x19
  409b20:	mov	w1, #0x3a                  	// #58
  409b24:	bl	401af0 <strchr@plt>
  409b28:	mov	x20, x0
  409b2c:	cbnz	x0, 409b3c <_ZdlPvm@@Base+0x8a0>
  409b30:	mov	x0, x19
  409b34:	bl	401a50 <strlen@plt>
  409b38:	add	x20, x19, x0
  409b3c:	cmp	x19, x20
  409b40:	b.cs	409bd8 <_ZdlPvm@@Base+0x93c>  // b.hs, b.nlast
  409b44:	ldurb	w1, [x20, #-1]
  409b48:	mov	x0, x26
  409b4c:	bl	401af0 <strchr@plt>
  409b50:	cmp	x0, #0x0
  409b54:	cset	w3, eq  // eq = none
  409b58:	and	x24, x3, #0xff
  409b5c:	sub	x28, x20, x19
  409b60:	add	x0, x24, x28
  409b64:	str	w3, [sp, #108]
  409b68:	add	x0, x0, x25
  409b6c:	add	x0, x0, #0x1
  409b70:	bl	4019c0 <_Znam@plt>
  409b74:	mov	x2, x28
  409b78:	mov	x27, x0
  409b7c:	mov	x1, x19
  409b80:	bl	4019e0 <memcpy@plt>
  409b84:	ldr	w3, [sp, #108]
  409b88:	cbz	w3, 409b94 <_ZdlPvm@@Base+0x8f8>
  409b8c:	mov	w0, #0x2f                  	// #47
  409b90:	strb	w0, [x27, x28]
  409b94:	mov	x1, x21
  409b98:	add	x0, x24, x28
  409b9c:	add	x0, x27, x0
  409ba0:	bl	401b50 <strcpy@plt>
  409ba4:	mov	x0, x27
  409ba8:	bl	40a6b0 <_ZdlPvm@@Base+0x1414>
  409bac:	mov	x24, x0
  409bb0:	mov	x0, x27
  409bb4:	bl	401cc0 <_ZdaPv@plt>
  409bb8:	mov	x1, x22
  409bbc:	mov	x0, x24
  409bc0:	bl	401d40 <fopen@plt>
  409bc4:	mov	x19, x0
  409bc8:	cbz	x0, 409bec <_ZdlPvm@@Base+0x950>
  409bcc:	cbz	x23, 409be0 <_ZdlPvm@@Base+0x944>
  409bd0:	str	x24, [x23]
  409bd4:	b	409a9c <_ZdlPvm@@Base+0x800>
  409bd8:	mov	w3, #0x0                   	// #0
  409bdc:	b	409b58 <_ZdlPvm@@Base+0x8bc>
  409be0:	mov	x0, x24
  409be4:	bl	401ae0 <free@plt>
  409be8:	b	409a9c <_ZdlPvm@@Base+0x800>
  409bec:	bl	401cd0 <__errno_location@plt>
  409bf0:	mov	x27, x0
  409bf4:	mov	x0, x24
  409bf8:	ldr	w28, [x27]
  409bfc:	bl	401ae0 <free@plt>
  409c00:	cmp	w28, #0x2
  409c04:	b.eq	409c10 <_ZdlPvm@@Base+0x974>  // b.none
  409c08:	str	w28, [x27]
  409c0c:	b	409a9c <_ZdlPvm@@Base+0x800>
  409c10:	ldrb	w0, [x20]
  409c14:	cbz	w0, 409c08 <_ZdlPvm@@Base+0x96c>
  409c18:	add	x19, x20, #0x1
  409c1c:	b	409b1c <_ZdlPvm@@Base+0x880>
  409c20:	cbz	w0, 409c34 <_ZdlPvm@@Base+0x998>
  409c24:	lsl	w0, w0, #1
  409c28:	str	w0, [x1]
  409c2c:	sxtw	x0, w0
  409c30:	b	4019c0 <_Znam@plt>
  409c34:	mov	x0, #0x0                   	// #0
  409c38:	str	wzr, [x1]
  409c3c:	ret
  409c40:	stp	x29, x30, [sp, #-32]!
  409c44:	mov	x4, x0
  409c48:	cmp	w1, w2
  409c4c:	mov	x29, sp
  409c50:	stp	x19, x20, [sp, #16]
  409c54:	mov	x20, x3
  409c58:	b.lt	409c70 <_ZdlPvm@@Base+0x9d4>  // b.tstop
  409c5c:	str	w1, [x3]
  409c60:	mov	x0, x4
  409c64:	ldp	x19, x20, [sp, #16]
  409c68:	ldp	x29, x30, [sp], #32
  409c6c:	ret
  409c70:	mov	w19, w2
  409c74:	cbz	x0, 409c7c <_ZdlPvm@@Base+0x9e0>
  409c78:	bl	401cc0 <_ZdaPv@plt>
  409c7c:	cbnz	w19, 409c8c <_ZdlPvm@@Base+0x9f0>
  409c80:	mov	x4, #0x0                   	// #0
  409c84:	str	wzr, [x20]
  409c88:	b	409c60 <_ZdlPvm@@Base+0x9c4>
  409c8c:	lsl	w0, w19, #1
  409c90:	str	w0, [x20]
  409c94:	ldp	x19, x20, [sp, #16]
  409c98:	sxtw	x0, w0
  409c9c:	ldp	x29, x30, [sp], #32
  409ca0:	b	4019c0 <_Znam@plt>
  409ca4:	stp	x29, x30, [sp, #-48]!
  409ca8:	cmp	w1, w3
  409cac:	mov	x29, sp
  409cb0:	stp	x19, x20, [sp, #16]
  409cb4:	mov	x19, x0
  409cb8:	stp	x21, x22, [sp, #32]
  409cbc:	mov	x21, x4
  409cc0:	b.lt	409ce0 <_ZdlPvm@@Base+0xa44>  // b.tstop
  409cc4:	mov	x21, x0
  409cc8:	str	w1, [x4]
  409ccc:	mov	x0, x21
  409cd0:	ldp	x19, x20, [sp, #16]
  409cd4:	ldp	x21, x22, [sp, #32]
  409cd8:	ldp	x29, x30, [sp], #48
  409cdc:	ret
  409ce0:	mov	w20, w3
  409ce4:	cbnz	w3, 409cfc <_ZdlPvm@@Base+0xa60>
  409ce8:	cbz	x0, 409cf0 <_ZdlPvm@@Base+0xa54>
  409cec:	bl	401cc0 <_ZdaPv@plt>
  409cf0:	str	wzr, [x21]
  409cf4:	mov	x21, #0x0                   	// #0
  409cf8:	b	409ccc <_ZdlPvm@@Base+0xa30>
  409cfc:	lsl	w0, w3, #1
  409d00:	str	w0, [x4]
  409d04:	mov	w22, w2
  409d08:	sxtw	x0, w0
  409d0c:	bl	4019c0 <_Znam@plt>
  409d10:	cmp	w22, #0x0
  409d14:	mov	x21, x0
  409d18:	ccmp	w20, w22, #0x4, ne  // ne = any
  409d1c:	b.le	409d38 <_ZdlPvm@@Base+0xa9c>
  409d20:	sxtw	x2, w22
  409d24:	mov	x1, x19
  409d28:	bl	4019e0 <memcpy@plt>
  409d2c:	mov	x0, x19
  409d30:	bl	401cc0 <_ZdaPv@plt>
  409d34:	b	409ccc <_ZdlPvm@@Base+0xa30>
  409d38:	cbz	x19, 409ccc <_ZdlPvm@@Base+0xa30>
  409d3c:	b	409d2c <_ZdlPvm@@Base+0xa90>
  409d40:	stp	x29, x30, [sp, #-32]!
  409d44:	mov	x29, sp
  409d48:	stp	x19, x20, [sp, #16]
  409d4c:	mov	x19, x0
  409d50:	mov	x20, x1
  409d54:	mov	x0, x1
  409d58:	bl	401a50 <strlen@plt>
  409d5c:	str	w0, [x19, #8]
  409d60:	add	x1, x19, #0xc
  409d64:	bl	409c20 <_ZdlPvm@@Base+0x984>
  409d68:	str	x0, [x19]
  409d6c:	ldr	w2, [x19, #8]
  409d70:	cbz	w2, 409d88 <_ZdlPvm@@Base+0xaec>
  409d74:	mov	x1, x20
  409d78:	sxtw	x2, w2
  409d7c:	ldp	x19, x20, [sp, #16]
  409d80:	ldp	x29, x30, [sp], #32
  409d84:	b	4019e0 <memcpy@plt>
  409d88:	ldp	x19, x20, [sp, #16]
  409d8c:	ldp	x29, x30, [sp], #32
  409d90:	ret
  409d94:	stp	xzr, xzr, [x0]
  409d98:	ret
  409d9c:	stp	x29, x30, [sp, #-48]!
  409da0:	mov	x29, sp
  409da4:	stp	x19, x20, [sp, #16]
  409da8:	mov	x20, x0
  409dac:	mov	w19, w2
  409db0:	str	w2, [x0, #8]
  409db4:	str	x21, [sp, #32]
  409db8:	mov	x21, x1
  409dbc:	tbz	w2, #31, 409dd0 <_ZdlPvm@@Base+0xb34>
  409dc0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  409dc4:	mov	w0, #0x57                  	// #87
  409dc8:	add	x1, x1, #0xea9
  409dcc:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  409dd0:	add	x1, x20, #0xc
  409dd4:	mov	w0, w19
  409dd8:	bl	409c20 <_ZdlPvm@@Base+0x984>
  409ddc:	str	x0, [x20]
  409de0:	cbz	w19, 409dfc <_ZdlPvm@@Base+0xb60>
  409de4:	sxtw	x2, w19
  409de8:	mov	x1, x21
  409dec:	ldp	x19, x20, [sp, #16]
  409df0:	ldr	x21, [sp, #32]
  409df4:	ldp	x29, x30, [sp], #48
  409df8:	b	4019e0 <memcpy@plt>
  409dfc:	ldp	x19, x20, [sp, #16]
  409e00:	ldr	x21, [sp, #32]
  409e04:	ldp	x29, x30, [sp], #48
  409e08:	ret
  409e0c:	cbnz	x1, 409e18 <_ZdlPvm@@Base+0xb7c>
  409e10:	stp	xzr, xzr, [x0]
  409e14:	ret
  409e18:	b	409d40 <_ZdlPvm@@Base+0xaa4>
  409e1c:	stp	x29, x30, [sp, #-32]!
  409e20:	mov	x29, sp
  409e24:	stp	x19, x20, [sp, #16]
  409e28:	mov	x19, x0
  409e2c:	mov	x0, #0x1                   	// #1
  409e30:	movk	x0, #0x2, lsl #32
  409e34:	and	w20, w1, #0xff
  409e38:	str	x0, [x19, #8]
  409e3c:	mov	x0, #0x2                   	// #2
  409e40:	bl	4019c0 <_Znam@plt>
  409e44:	strb	w20, [x0]
  409e48:	str	x0, [x19]
  409e4c:	ldp	x19, x20, [sp, #16]
  409e50:	ldp	x29, x30, [sp], #32
  409e54:	ret
  409e58:	stp	x29, x30, [sp, #-32]!
  409e5c:	mov	x29, sp
  409e60:	stp	x19, x20, [sp, #16]
  409e64:	mov	x19, x0
  409e68:	ldr	w0, [x1, #8]
  409e6c:	mov	x20, x1
  409e70:	add	x1, x19, #0xc
  409e74:	str	w0, [x19, #8]
  409e78:	bl	409c20 <_ZdlPvm@@Base+0x984>
  409e7c:	str	x0, [x19]
  409e80:	ldr	w2, [x19, #8]
  409e84:	cbz	w2, 409e9c <_ZdlPvm@@Base+0xc00>
  409e88:	ldr	x1, [x20]
  409e8c:	sxtw	x2, w2
  409e90:	ldp	x19, x20, [sp, #16]
  409e94:	ldp	x29, x30, [sp], #32
  409e98:	b	4019e0 <memcpy@plt>
  409e9c:	ldp	x19, x20, [sp, #16]
  409ea0:	ldp	x29, x30, [sp], #32
  409ea4:	ret
  409ea8:	ldr	x0, [x0]
  409eac:	cbz	x0, 409eb4 <_ZdlPvm@@Base+0xc18>
  409eb0:	b	401cc0 <_ZdaPv@plt>
  409eb4:	ret
  409eb8:	stp	x29, x30, [sp, #-32]!
  409ebc:	add	x3, x0, #0xc
  409ec0:	mov	x29, sp
  409ec4:	ldr	w2, [x1, #8]
  409ec8:	stp	x19, x20, [sp, #16]
  409ecc:	mov	x19, x0
  409ed0:	mov	x20, x1
  409ed4:	ldr	w1, [x0, #12]
  409ed8:	ldr	x0, [x0]
  409edc:	bl	409c40 <_ZdlPvm@@Base+0x9a4>
  409ee0:	ldr	w2, [x20, #8]
  409ee4:	str	x0, [x19]
  409ee8:	str	w2, [x19, #8]
  409eec:	cbz	w2, 409efc <_ZdlPvm@@Base+0xc60>
  409ef0:	ldr	x1, [x20]
  409ef4:	sxtw	x2, w2
  409ef8:	bl	4019e0 <memcpy@plt>
  409efc:	mov	x0, x19
  409f00:	ldp	x19, x20, [sp, #16]
  409f04:	ldp	x29, x30, [sp], #32
  409f08:	ret
  409f0c:	stp	x29, x30, [sp, #-48]!
  409f10:	mov	x29, sp
  409f14:	stp	x19, x20, [sp, #16]
  409f18:	mov	x19, x0
  409f1c:	str	x21, [sp, #32]
  409f20:	cbnz	x1, 409f48 <_ZdlPvm@@Base+0xcac>
  409f24:	ldr	x0, [x0]
  409f28:	cbz	x0, 409f30 <_ZdlPvm@@Base+0xc94>
  409f2c:	bl	401cc0 <_ZdaPv@plt>
  409f30:	stp	xzr, xzr, [x19]
  409f34:	mov	x0, x19
  409f38:	ldp	x19, x20, [sp, #16]
  409f3c:	ldr	x21, [sp, #32]
  409f40:	ldp	x29, x30, [sp], #48
  409f44:	ret
  409f48:	mov	x21, x1
  409f4c:	mov	x0, x1
  409f50:	bl	401a50 <strlen@plt>
  409f54:	mov	x20, x0
  409f58:	mov	w2, w0
  409f5c:	ldr	w1, [x19, #12]
  409f60:	ldr	x0, [x19]
  409f64:	add	x3, x19, #0xc
  409f68:	bl	409c40 <_ZdlPvm@@Base+0x9a4>
  409f6c:	str	x0, [x19]
  409f70:	str	w20, [x19, #8]
  409f74:	cbz	w20, 409f34 <_ZdlPvm@@Base+0xc98>
  409f78:	sxtw	x2, w20
  409f7c:	mov	x1, x21
  409f80:	bl	4019e0 <memcpy@plt>
  409f84:	b	409f34 <_ZdlPvm@@Base+0xc98>
  409f88:	stp	x29, x30, [sp, #-32]!
  409f8c:	add	x3, x0, #0xc
  409f90:	mov	w2, #0x1                   	// #1
  409f94:	mov	x29, sp
  409f98:	stp	x19, x20, [sp, #16]
  409f9c:	mov	x19, x0
  409fa0:	and	w20, w1, #0xff
  409fa4:	ldr	w1, [x0, #12]
  409fa8:	ldr	x0, [x0]
  409fac:	bl	409c40 <_ZdlPvm@@Base+0x9a4>
  409fb0:	str	x0, [x19]
  409fb4:	mov	w1, #0x1                   	// #1
  409fb8:	str	w1, [x19, #8]
  409fbc:	strb	w20, [x0]
  409fc0:	mov	x0, x19
  409fc4:	ldp	x19, x20, [sp, #16]
  409fc8:	ldp	x29, x30, [sp], #32
  409fcc:	ret
  409fd0:	stp	x29, x30, [sp, #-32]!
  409fd4:	mov	x29, sp
  409fd8:	stp	x19, x20, [sp, #16]
  409fdc:	mov	x20, x0
  409fe0:	mov	x19, x1
  409fe4:	ldr	x0, [x0]
  409fe8:	cbz	x0, 409ff0 <_ZdlPvm@@Base+0xd54>
  409fec:	bl	401cc0 <_ZdaPv@plt>
  409ff0:	ldr	x0, [x19]
  409ff4:	str	x0, [x20]
  409ff8:	ldr	w0, [x19, #8]
  409ffc:	str	w0, [x20, #8]
  40a000:	ldr	w0, [x19, #12]
  40a004:	str	w0, [x20, #12]
  40a008:	stp	xzr, xzr, [x19]
  40a00c:	ldp	x19, x20, [sp, #16]
  40a010:	ldp	x29, x30, [sp], #32
  40a014:	ret
  40a018:	stp	x29, x30, [sp, #-32]!
  40a01c:	add	x4, x0, #0xc
  40a020:	mov	x29, sp
  40a024:	ldp	w2, w1, [x0, #8]
  40a028:	str	x19, [sp, #16]
  40a02c:	mov	x19, x0
  40a030:	ldr	x0, [x0]
  40a034:	add	w3, w2, #0x1
  40a038:	bl	409ca4 <_ZdlPvm@@Base+0xa08>
  40a03c:	str	x0, [x19]
  40a040:	ldr	x19, [sp, #16]
  40a044:	ldp	x29, x30, [sp], #32
  40a048:	ret
  40a04c:	stp	x29, x30, [sp, #-48]!
  40a050:	mov	x29, sp
  40a054:	stp	x19, x20, [sp, #16]
  40a058:	mov	x19, x0
  40a05c:	stp	x21, x22, [sp, #32]
  40a060:	cbz	x1, 40a0b4 <_ZdlPvm@@Base+0xe18>
  40a064:	mov	x20, x1
  40a068:	mov	x0, x1
  40a06c:	bl	401a50 <strlen@plt>
  40a070:	mov	x21, x0
  40a074:	ldp	w2, w1, [x19, #8]
  40a078:	add	w22, w2, w0
  40a07c:	cmp	w1, w22
  40a080:	b.ge	40a098 <_ZdlPvm@@Base+0xdfc>  // b.tcont
  40a084:	ldr	x0, [x19]
  40a088:	add	x4, x19, #0xc
  40a08c:	mov	w3, w22
  40a090:	bl	409ca4 <_ZdlPvm@@Base+0xa08>
  40a094:	str	x0, [x19]
  40a098:	ldr	x3, [x19]
  40a09c:	sxtw	x2, w21
  40a0a0:	ldrsw	x0, [x19, #8]
  40a0a4:	mov	x1, x20
  40a0a8:	add	x0, x3, x0
  40a0ac:	bl	4019e0 <memcpy@plt>
  40a0b0:	str	w22, [x19, #8]
  40a0b4:	mov	x0, x19
  40a0b8:	ldp	x19, x20, [sp, #16]
  40a0bc:	ldp	x21, x22, [sp, #32]
  40a0c0:	ldp	x29, x30, [sp], #48
  40a0c4:	ret
  40a0c8:	stp	x29, x30, [sp, #-48]!
  40a0cc:	mov	x29, sp
  40a0d0:	stp	x19, x20, [sp, #16]
  40a0d4:	mov	x19, x0
  40a0d8:	ldr	w20, [x1, #8]
  40a0dc:	str	x21, [sp, #32]
  40a0e0:	cbz	w20, 40a128 <_ZdlPvm@@Base+0xe8c>
  40a0e4:	mov	x21, x1
  40a0e8:	ldp	w2, w1, [x0, #8]
  40a0ec:	add	w20, w20, w2
  40a0f0:	cmp	w1, w20
  40a0f4:	b.ge	40a10c <_ZdlPvm@@Base+0xe70>  // b.tcont
  40a0f8:	add	x4, x0, #0xc
  40a0fc:	mov	w3, w20
  40a100:	ldr	x0, [x0]
  40a104:	bl	409ca4 <_ZdlPvm@@Base+0xa08>
  40a108:	str	x0, [x19]
  40a10c:	ldrsw	x2, [x21, #8]
  40a110:	ldr	x3, [x19]
  40a114:	ldr	x1, [x21]
  40a118:	ldrsw	x0, [x19, #8]
  40a11c:	add	x0, x3, x0
  40a120:	bl	4019e0 <memcpy@plt>
  40a124:	str	w20, [x19, #8]
  40a128:	mov	x0, x19
  40a12c:	ldp	x19, x20, [sp, #16]
  40a130:	ldr	x21, [sp, #32]
  40a134:	ldp	x29, x30, [sp], #48
  40a138:	ret
  40a13c:	cmp	w2, #0x0
  40a140:	b.le	40a1b0 <_ZdlPvm@@Base+0xf14>
  40a144:	stp	x29, x30, [sp, #-48]!
  40a148:	mov	x29, sp
  40a14c:	stp	x19, x20, [sp, #16]
  40a150:	mov	w20, w2
  40a154:	mov	x19, x0
  40a158:	stp	x21, x22, [sp, #32]
  40a15c:	mov	x22, x1
  40a160:	ldp	w2, w1, [x0, #8]
  40a164:	add	w21, w2, w20
  40a168:	cmp	w1, w21
  40a16c:	b.ge	40a184 <_ZdlPvm@@Base+0xee8>  // b.tcont
  40a170:	add	x4, x0, #0xc
  40a174:	mov	w3, w21
  40a178:	ldr	x0, [x0]
  40a17c:	bl	409ca4 <_ZdlPvm@@Base+0xa08>
  40a180:	str	x0, [x19]
  40a184:	ldr	x3, [x19]
  40a188:	sxtw	x2, w20
  40a18c:	ldrsw	x0, [x19, #8]
  40a190:	mov	x1, x22
  40a194:	add	x0, x3, x0
  40a198:	bl	4019e0 <memcpy@plt>
  40a19c:	str	w21, [x19, #8]
  40a1a0:	ldp	x19, x20, [sp, #16]
  40a1a4:	ldp	x21, x22, [sp, #32]
  40a1a8:	ldp	x29, x30, [sp], #48
  40a1ac:	ret
  40a1b0:	ret
  40a1b4:	stp	x29, x30, [sp, #-64]!
  40a1b8:	mov	x29, sp
  40a1bc:	stp	x19, x20, [sp, #16]
  40a1c0:	sxtw	x19, w2
  40a1c4:	cmp	w19, #0x0
  40a1c8:	stp	x21, x22, [sp, #32]
  40a1cc:	mov	w20, w4
  40a1d0:	mov	x21, x0
  40a1d4:	stp	x23, x24, [sp, #48]
  40a1d8:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  40a1dc:	mov	x24, x1
  40a1e0:	mov	x23, x3
  40a1e4:	b.ge	40a1f8 <_ZdlPvm@@Base+0xf5c>  // b.tcont
  40a1e8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a1ec:	mov	w0, #0xd7                  	// #215
  40a1f0:	add	x1, x1, #0xea9
  40a1f4:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40a1f8:	add	w0, w19, w20
  40a1fc:	str	w0, [x21, #8]
  40a200:	cbnz	w0, 40a220 <_ZdlPvm@@Base+0xf84>
  40a204:	str	xzr, [x21]
  40a208:	str	wzr, [x21, #12]
  40a20c:	ldp	x19, x20, [sp, #16]
  40a210:	ldp	x21, x22, [sp, #32]
  40a214:	ldp	x23, x24, [sp, #48]
  40a218:	ldp	x29, x30, [sp], #64
  40a21c:	ret
  40a220:	add	x1, x21, #0xc
  40a224:	bl	409c20 <_ZdlPvm@@Base+0x984>
  40a228:	str	x0, [x21]
  40a22c:	mov	x22, x0
  40a230:	cbnz	w19, 40a250 <_ZdlPvm@@Base+0xfb4>
  40a234:	sxtw	x2, w20
  40a238:	mov	x1, x23
  40a23c:	ldp	x19, x20, [sp, #16]
  40a240:	ldp	x21, x22, [sp, #32]
  40a244:	ldp	x23, x24, [sp, #48]
  40a248:	ldp	x29, x30, [sp], #64
  40a24c:	b	4019e0 <memcpy@plt>
  40a250:	mov	x2, x19
  40a254:	mov	x1, x24
  40a258:	bl	4019e0 <memcpy@plt>
  40a25c:	cbz	w20, 40a20c <_ZdlPvm@@Base+0xf70>
  40a260:	sxtw	x2, w20
  40a264:	mov	x1, x23
  40a268:	add	x0, x22, x19
  40a26c:	b	40a23c <_ZdlPvm@@Base+0xfa0>
  40a270:	stp	x29, x30, [sp, #-16]!
  40a274:	mov	x29, sp
  40a278:	ldr	w3, [x0, #8]
  40a27c:	ldr	w2, [x1, #8]
  40a280:	cmp	w3, w2
  40a284:	b.gt	40a2b4 <_ZdlPvm@@Base+0x1018>
  40a288:	cbz	w3, 40a2ac <_ZdlPvm@@Base+0x1010>
  40a28c:	ldr	x0, [x0]
  40a290:	sxtw	x2, w3
  40a294:	ldr	x1, [x1]
  40a298:	bl	401ac0 <memcmp@plt>
  40a29c:	cmp	w0, #0x0
  40a2a0:	cset	w0, le
  40a2a4:	ldp	x29, x30, [sp], #16
  40a2a8:	ret
  40a2ac:	mov	w0, #0x1                   	// #1
  40a2b0:	b	40a2a4 <_ZdlPvm@@Base+0x1008>
  40a2b4:	cbz	w2, 40a2d0 <_ZdlPvm@@Base+0x1034>
  40a2b8:	ldr	x0, [x0]
  40a2bc:	sxtw	x2, w2
  40a2c0:	ldr	x1, [x1]
  40a2c4:	bl	401ac0 <memcmp@plt>
  40a2c8:	lsr	w0, w0, #31
  40a2cc:	b	40a2a4 <_ZdlPvm@@Base+0x1008>
  40a2d0:	mov	w0, #0x0                   	// #0
  40a2d4:	b	40a2a4 <_ZdlPvm@@Base+0x1008>
  40a2d8:	stp	x29, x30, [sp, #-16]!
  40a2dc:	mov	x29, sp
  40a2e0:	ldr	w3, [x0, #8]
  40a2e4:	ldr	w2, [x1, #8]
  40a2e8:	cmp	w3, w2
  40a2ec:	b.ge	40a31c <_ZdlPvm@@Base+0x1080>  // b.tcont
  40a2f0:	cbz	w3, 40a314 <_ZdlPvm@@Base+0x1078>
  40a2f4:	ldr	x0, [x0]
  40a2f8:	sxtw	x2, w3
  40a2fc:	ldr	x1, [x1]
  40a300:	bl	401ac0 <memcmp@plt>
  40a304:	cmp	w0, #0x0
  40a308:	cset	w0, le
  40a30c:	ldp	x29, x30, [sp], #16
  40a310:	ret
  40a314:	mov	w0, #0x1                   	// #1
  40a318:	b	40a30c <_ZdlPvm@@Base+0x1070>
  40a31c:	cbz	w2, 40a338 <_ZdlPvm@@Base+0x109c>
  40a320:	ldr	x0, [x0]
  40a324:	sxtw	x2, w2
  40a328:	ldr	x1, [x1]
  40a32c:	bl	401ac0 <memcmp@plt>
  40a330:	lsr	w0, w0, #31
  40a334:	b	40a30c <_ZdlPvm@@Base+0x1070>
  40a338:	mov	w0, #0x0                   	// #0
  40a33c:	b	40a30c <_ZdlPvm@@Base+0x1070>
  40a340:	stp	x29, x30, [sp, #-16]!
  40a344:	mov	x29, sp
  40a348:	ldr	w2, [x0, #8]
  40a34c:	ldr	w3, [x1, #8]
  40a350:	cmp	w2, w3
  40a354:	b.lt	40a384 <_ZdlPvm@@Base+0x10e8>  // b.tstop
  40a358:	cbz	w3, 40a37c <_ZdlPvm@@Base+0x10e0>
  40a35c:	ldr	x0, [x0]
  40a360:	sxtw	x2, w3
  40a364:	ldr	x1, [x1]
  40a368:	bl	401ac0 <memcmp@plt>
  40a36c:	mvn	w0, w0
  40a370:	lsr	w0, w0, #31
  40a374:	ldp	x29, x30, [sp], #16
  40a378:	ret
  40a37c:	mov	w0, #0x1                   	// #1
  40a380:	b	40a374 <_ZdlPvm@@Base+0x10d8>
  40a384:	cbz	w2, 40a3a4 <_ZdlPvm@@Base+0x1108>
  40a388:	ldr	x0, [x0]
  40a38c:	sxtw	x2, w2
  40a390:	ldr	x1, [x1]
  40a394:	bl	401ac0 <memcmp@plt>
  40a398:	cmp	w0, #0x0
  40a39c:	cset	w0, gt
  40a3a0:	b	40a374 <_ZdlPvm@@Base+0x10d8>
  40a3a4:	mov	w0, #0x0                   	// #0
  40a3a8:	b	40a374 <_ZdlPvm@@Base+0x10d8>
  40a3ac:	stp	x29, x30, [sp, #-16]!
  40a3b0:	mov	x29, sp
  40a3b4:	ldr	w2, [x0, #8]
  40a3b8:	ldr	w3, [x1, #8]
  40a3bc:	cmp	w2, w3
  40a3c0:	b.le	40a3f0 <_ZdlPvm@@Base+0x1154>
  40a3c4:	cbz	w3, 40a3e8 <_ZdlPvm@@Base+0x114c>
  40a3c8:	ldr	x0, [x0]
  40a3cc:	sxtw	x2, w3
  40a3d0:	ldr	x1, [x1]
  40a3d4:	bl	401ac0 <memcmp@plt>
  40a3d8:	mvn	w0, w0
  40a3dc:	lsr	w0, w0, #31
  40a3e0:	ldp	x29, x30, [sp], #16
  40a3e4:	ret
  40a3e8:	mov	w0, #0x1                   	// #1
  40a3ec:	b	40a3e0 <_ZdlPvm@@Base+0x1144>
  40a3f0:	cbz	w2, 40a410 <_ZdlPvm@@Base+0x1174>
  40a3f4:	ldr	x0, [x0]
  40a3f8:	sxtw	x2, w2
  40a3fc:	ldr	x1, [x1]
  40a400:	bl	401ac0 <memcmp@plt>
  40a404:	cmp	w0, #0x0
  40a408:	cset	w0, gt
  40a40c:	b	40a3e0 <_ZdlPvm@@Base+0x1144>
  40a410:	mov	w0, #0x0                   	// #0
  40a414:	b	40a3e0 <_ZdlPvm@@Base+0x1144>
  40a418:	stp	x29, x30, [sp, #-32]!
  40a41c:	mov	x29, sp
  40a420:	stp	x19, x20, [sp, #16]
  40a424:	mov	x19, x0
  40a428:	mov	w20, w1
  40a42c:	tbz	w1, #31, 40a440 <_ZdlPvm@@Base+0x11a4>
  40a430:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a434:	mov	w0, #0x107                 	// #263
  40a438:	add	x1, x1, #0xea9
  40a43c:	bl	40ab50 <_ZdlPvm@@Base+0x18b4>
  40a440:	ldr	w1, [x19, #12]
  40a444:	cmp	w1, w20
  40a448:	b.ge	40a464 <_ZdlPvm@@Base+0x11c8>  // b.tcont
  40a44c:	ldr	w2, [x19, #8]
  40a450:	add	x4, x19, #0xc
  40a454:	ldr	x0, [x19]
  40a458:	mov	w3, w20
  40a45c:	bl	409ca4 <_ZdlPvm@@Base+0xa08>
  40a460:	str	x0, [x19]
  40a464:	str	w20, [x19, #8]
  40a468:	ldp	x19, x20, [sp, #16]
  40a46c:	ldp	x29, x30, [sp], #32
  40a470:	ret
  40a474:	str	wzr, [x0, #8]
  40a478:	ret
  40a47c:	stp	x29, x30, [sp, #-32]!
  40a480:	mov	x29, sp
  40a484:	str	x19, [sp, #16]
  40a488:	ldr	x19, [x0]
  40a48c:	cbz	x19, 40a4b8 <_ZdlPvm@@Base+0x121c>
  40a490:	ldrsw	x2, [x0, #8]
  40a494:	and	w1, w1, #0xff
  40a498:	mov	x0, x19
  40a49c:	bl	401be0 <memchr@plt>
  40a4a0:	sub	x19, x0, x19
  40a4a4:	cmp	x0, #0x0
  40a4a8:	csinv	w0, w19, wzr, ne  // ne = any
  40a4ac:	ldr	x19, [sp, #16]
  40a4b0:	ldp	x29, x30, [sp], #32
  40a4b4:	ret
  40a4b8:	mov	w0, #0xffffffff            	// #-1
  40a4bc:	b	40a4ac <_ZdlPvm@@Base+0x1210>
  40a4c0:	stp	x29, x30, [sp, #-32]!
  40a4c4:	mov	x1, #0x0                   	// #0
  40a4c8:	mov	w2, #0x0                   	// #0
  40a4cc:	mov	x29, sp
  40a4d0:	stp	x19, x20, [sp, #16]
  40a4d4:	ldr	w19, [x0, #8]
  40a4d8:	ldr	x20, [x0]
  40a4dc:	cmp	w19, w1
  40a4e0:	b.le	40a4f8 <_ZdlPvm@@Base+0x125c>
  40a4e4:	ldrb	w0, [x20, x1]
  40a4e8:	add	x1, x1, #0x1
  40a4ec:	cmp	w0, #0x0
  40a4f0:	cinc	w2, w2, eq  // eq = none
  40a4f4:	b	40a4dc <_ZdlPvm@@Base+0x1240>
  40a4f8:	add	w0, w19, #0x1
  40a4fc:	sub	w0, w0, w2
  40a500:	sxtw	x0, w0
  40a504:	bl	401da0 <malloc@plt>
  40a508:	mov	x1, x0
  40a50c:	mov	x2, #0x0                   	// #0
  40a510:	cmp	w19, w2
  40a514:	b.le	40a52c <_ZdlPvm@@Base+0x1290>
  40a518:	ldrb	w3, [x20, x2]
  40a51c:	cbz	w3, 40a524 <_ZdlPvm@@Base+0x1288>
  40a520:	strb	w3, [x1], #1
  40a524:	add	x2, x2, #0x1
  40a528:	b	40a510 <_ZdlPvm@@Base+0x1274>
  40a52c:	strb	wzr, [x1]
  40a530:	ldp	x19, x20, [sp, #16]
  40a534:	ldp	x29, x30, [sp], #32
  40a538:	ret
  40a53c:	stp	x29, x30, [sp, #-48]!
  40a540:	mov	x29, sp
  40a544:	ldr	w3, [x0, #8]
  40a548:	stp	x19, x20, [sp, #16]
  40a54c:	mov	x19, x0
  40a550:	sub	w3, w3, #0x1
  40a554:	mov	w2, w3
  40a558:	sxtw	x1, w3
  40a55c:	ldr	x0, [x0]
  40a560:	str	x21, [sp, #32]
  40a564:	tbnz	w2, #31, 40a5c0 <_ZdlPvm@@Base+0x1324>
  40a568:	ldrb	w4, [x0, x1]
  40a56c:	sub	x1, x1, #0x1
  40a570:	cmp	w4, #0x20
  40a574:	b.eq	40a5b8 <_ZdlPvm@@Base+0x131c>  // b.none
  40a578:	mov	x20, x0
  40a57c:	cbz	w2, 40a5e0 <_ZdlPvm@@Base+0x1344>
  40a580:	add	w2, w2, w0
  40a584:	ldrb	w1, [x20]
  40a588:	sub	w4, w2, w20
  40a58c:	cmp	w1, #0x20
  40a590:	b.eq	40a5d8 <_ZdlPvm@@Base+0x133c>  // b.none
  40a594:	cmp	w3, w4
  40a598:	b.eq	40a5c8 <_ZdlPvm@@Base+0x132c>  // b.none
  40a59c:	tbz	w4, #31, 40a5e8 <_ZdlPvm@@Base+0x134c>
  40a5a0:	str	wzr, [x19, #8]
  40a5a4:	cbz	x0, 40a5c8 <_ZdlPvm@@Base+0x132c>
  40a5a8:	bl	401cc0 <_ZdaPv@plt>
  40a5ac:	str	xzr, [x19]
  40a5b0:	str	wzr, [x19, #12]
  40a5b4:	b	40a5c8 <_ZdlPvm@@Base+0x132c>
  40a5b8:	sub	w2, w2, #0x1
  40a5bc:	b	40a564 <_ZdlPvm@@Base+0x12c8>
  40a5c0:	cmp	w2, w3
  40a5c4:	b.ne	40a5a0 <_ZdlPvm@@Base+0x1304>  // b.any
  40a5c8:	ldp	x19, x20, [sp, #16]
  40a5cc:	ldr	x21, [sp, #32]
  40a5d0:	ldp	x29, x30, [sp], #48
  40a5d4:	ret
  40a5d8:	add	x20, x20, #0x1
  40a5dc:	b	40a584 <_ZdlPvm@@Base+0x12e8>
  40a5e0:	cbz	w3, 40a5c8 <_ZdlPvm@@Base+0x132c>
  40a5e4:	mov	w4, #0x0                   	// #0
  40a5e8:	ldrsw	x0, [x19, #12]
  40a5ec:	add	w4, w4, #0x1
  40a5f0:	str	w4, [x19, #8]
  40a5f4:	bl	4019c0 <_Znam@plt>
  40a5f8:	mov	x21, x0
  40a5fc:	ldrsw	x2, [x19, #8]
  40a600:	mov	x1, x20
  40a604:	bl	4019e0 <memcpy@plt>
  40a608:	ldr	x0, [x19]
  40a60c:	cbz	x0, 40a614 <_ZdlPvm@@Base+0x1378>
  40a610:	bl	401cc0 <_ZdaPv@plt>
  40a614:	str	x21, [x19]
  40a618:	b	40a5c8 <_ZdlPvm@@Base+0x132c>
  40a61c:	stp	x29, x30, [sp, #-48]!
  40a620:	mov	x29, sp
  40a624:	stp	x21, x22, [sp, #32]
  40a628:	ldr	w22, [x0, #8]
  40a62c:	ldr	x21, [x0]
  40a630:	stp	x19, x20, [sp, #16]
  40a634:	mov	x20, x1
  40a638:	mov	x19, #0x0                   	// #0
  40a63c:	cmp	w22, w19
  40a640:	b.le	40a658 <_ZdlPvm@@Base+0x13bc>
  40a644:	ldrb	w0, [x21, x19]
  40a648:	mov	x1, x20
  40a64c:	add	x19, x19, #0x1
  40a650:	bl	401a70 <putc@plt>
  40a654:	b	40a63c <_ZdlPvm@@Base+0x13a0>
  40a658:	ldp	x19, x20, [sp, #16]
  40a65c:	ldp	x21, x22, [sp, #32]
  40a660:	ldp	x29, x30, [sp], #48
  40a664:	ret
  40a668:	stp	x29, x30, [sp, #-32]!
  40a66c:	mov	w2, w0
  40a670:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1d64>
  40a674:	mov	x29, sp
  40a678:	stp	x19, x20, [sp, #16]
  40a67c:	adrp	x20, 423000 <stderr@@GLIBC_2.17+0x1120>
  40a680:	add	x20, x20, #0x4d0
  40a684:	mov	x19, x8
  40a688:	add	x1, x1, #0xa27
  40a68c:	mov	x0, x20
  40a690:	bl	401b70 <sprintf@plt>
  40a694:	mov	x1, x20
  40a698:	mov	x0, x19
  40a69c:	bl	409d40 <_ZdlPvm@@Base+0xaa4>
  40a6a0:	mov	x0, x19
  40a6a4:	ldp	x19, x20, [sp, #16]
  40a6a8:	ldp	x29, x30, [sp], #32
  40a6ac:	ret
  40a6b0:	stp	x29, x30, [sp, #-32]!
  40a6b4:	mov	x29, sp
  40a6b8:	stp	x19, x20, [sp, #16]
  40a6bc:	mov	x19, x0
  40a6c0:	cbz	x0, 40a6e0 <_ZdlPvm@@Base+0x1444>
  40a6c4:	bl	401a50 <strlen@plt>
  40a6c8:	add	x0, x0, #0x1
  40a6cc:	bl	401da0 <malloc@plt>
  40a6d0:	mov	x20, x0
  40a6d4:	mov	x1, x19
  40a6d8:	mov	x19, x20
  40a6dc:	bl	401b50 <strcpy@plt>
  40a6e0:	mov	x0, x19
  40a6e4:	ldp	x19, x20, [sp, #16]
  40a6e8:	ldp	x29, x30, [sp], #32
  40a6ec:	ret
  40a6f0:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40a6f4:	ldr	x0, [x0, #1248]
  40a6f8:	cbz	x0, 40a700 <_ZdlPvm@@Base+0x1464>
  40a6fc:	b	401cc0 <_ZdaPv@plt>
  40a700:	ret
  40a704:	stp	x29, x30, [sp, #-80]!
  40a708:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40a70c:	mov	x29, sp
  40a710:	stp	x19, x20, [sp, #16]
  40a714:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a718:	add	x20, x20, #0xfa8
  40a71c:	ldr	x19, [x0, #1256]
  40a720:	stp	x21, x22, [sp, #32]
  40a724:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a728:	cbz	x19, 40a790 <_ZdlPvm@@Base+0x14f4>
  40a72c:	ldr	x0, [x19]
  40a730:	bl	401ba0 <unlink@plt>
  40a734:	tbz	w0, #31, 40a770 <_ZdlPvm@@Base+0x14d4>
  40a738:	ldr	x1, [x19]
  40a73c:	add	x0, sp, #0x30
  40a740:	bl	4047d4 <feof@plt+0x2954>
  40a744:	bl	401cd0 <__errno_location@plt>
  40a748:	ldr	w0, [x0]
  40a74c:	bl	401b40 <strerror@plt>
  40a750:	mov	x1, x0
  40a754:	add	x0, sp, #0x40
  40a758:	bl	4047d4 <feof@plt+0x2954>
  40a75c:	mov	x3, x20
  40a760:	add	x2, sp, #0x40
  40a764:	add	x1, sp, #0x30
  40a768:	add	x0, x22, #0xec6
  40a76c:	bl	404bb4 <feof@plt+0x2d34>
  40a770:	ldp	x0, x21, [x19]
  40a774:	cbz	x0, 40a77c <_ZdlPvm@@Base+0x14e0>
  40a778:	bl	401cc0 <_ZdaPv@plt>
  40a77c:	mov	x0, x19
  40a780:	mov	x1, #0x10                  	// #16
  40a784:	mov	x19, x21
  40a788:	bl	40929c <_ZdlPvm@@Base>
  40a78c:	b	40a728 <_ZdlPvm@@Base+0x148c>
  40a790:	ldp	x19, x20, [sp, #16]
  40a794:	ldp	x21, x22, [sp, #32]
  40a798:	ldp	x29, x30, [sp], #80
  40a79c:	ret
  40a7a0:	stp	x29, x30, [sp, #-64]!
  40a7a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a7a8:	add	x0, x0, #0xee2
  40a7ac:	mov	x29, sp
  40a7b0:	stp	x19, x20, [sp, #16]
  40a7b4:	stp	x21, x22, [sp, #32]
  40a7b8:	str	x23, [sp, #48]
  40a7bc:	bl	401de0 <getenv@plt>
  40a7c0:	mov	x19, x0
  40a7c4:	cbnz	x0, 40a7e4 <_ZdlPvm@@Base+0x1548>
  40a7c8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a7cc:	add	x0, x0, #0xee8
  40a7d0:	bl	401de0 <getenv@plt>
  40a7d4:	mov	x19, x0
  40a7d8:	cbnz	x0, 40a7e4 <_ZdlPvm@@Base+0x1548>
  40a7dc:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a7e0:	add	x19, x19, #0xedd
  40a7e4:	mov	x0, x19
  40a7e8:	bl	401a50 <strlen@plt>
  40a7ec:	mov	x20, x0
  40a7f0:	add	x0, x19, x0
  40a7f4:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a7f8:	add	x22, x22, #0x915
  40a7fc:	ldurb	w1, [x0, #-1]
  40a800:	mov	x0, x22
  40a804:	bl	401af0 <strchr@plt>
  40a808:	cmp	x0, #0x0
  40a80c:	cinc	x20, x20, eq  // eq = none
  40a810:	mov	x23, x0
  40a814:	add	x0, x20, #0x1
  40a818:	bl	4019c0 <_Znam@plt>
  40a81c:	mov	x21, x0
  40a820:	mov	x1, x19
  40a824:	bl	401b50 <strcpy@plt>
  40a828:	cbnz	x23, 40a838 <_ZdlPvm@@Base+0x159c>
  40a82c:	mov	x1, x22
  40a830:	mov	x0, x21
  40a834:	bl	401e60 <strcat@plt>
  40a838:	mov	x0, x21
  40a83c:	adrp	x22, 423000 <stderr@@GLIBC_2.17+0x1120>
  40a840:	bl	40ae74 <_ZdlPvm@@Base+0x1bd8>
  40a844:	add	x23, x22, #0x4e0
  40a848:	cmp	x0, #0xe
  40a84c:	b.hi	40a8ac <_ZdlPvm@@Base+0x1610>  // b.pmore
  40a850:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x1d64>
  40a854:	add	x19, x19, #0x4f7
  40a858:	mov	w0, #0x1                   	// #1
  40a85c:	str	w0, [x23, #16]
  40a860:	mov	x0, x19
  40a864:	bl	401a50 <strlen@plt>
  40a868:	add	x0, x20, x0
  40a86c:	str	x0, [x23, #24]
  40a870:	add	x0, x0, #0x1
  40a874:	bl	4019c0 <_Znam@plt>
  40a878:	mov	x1, x21
  40a87c:	mov	x20, x0
  40a880:	str	x0, [x22, #1248]
  40a884:	bl	401b50 <strcpy@plt>
  40a888:	mov	x1, x19
  40a88c:	mov	x0, x20
  40a890:	bl	401e60 <strcat@plt>
  40a894:	mov	x0, x21
  40a898:	ldp	x19, x20, [sp, #16]
  40a89c:	ldp	x21, x22, [sp, #32]
  40a8a0:	ldr	x23, [sp, #48]
  40a8a4:	ldp	x29, x30, [sp], #64
  40a8a8:	b	401cc0 <_ZdaPv@plt>
  40a8ac:	adrp	x19, 40b000 <_ZdlPvm@@Base+0x1d64>
  40a8b0:	add	x19, x19, #0x22a
  40a8b4:	b	40a860 <_ZdlPvm@@Base+0x15c4>
  40a8b8:	stp	x29, x30, [sp, #-48]!
  40a8bc:	adrp	x2, 423000 <stderr@@GLIBC_2.17+0x1120>
  40a8c0:	mov	x29, sp
  40a8c4:	stp	x19, x20, [sp, #16]
  40a8c8:	add	x19, x2, #0x4e0
  40a8cc:	stp	x21, x22, [sp, #32]
  40a8d0:	mov	x22, x2
  40a8d4:	ldr	w3, [x19, #16]
  40a8d8:	cmp	w3, #0x0
  40a8dc:	csel	x20, x0, x1, eq  // eq = none
  40a8e0:	cbz	x20, 40a944 <_ZdlPvm@@Base+0x16a8>
  40a8e4:	mov	x0, x20
  40a8e8:	bl	401a50 <strlen@plt>
  40a8ec:	mov	w21, w0
  40a8f0:	ldr	x0, [x19, #24]
  40a8f4:	add	x0, x0, #0x7
  40a8f8:	add	x0, x0, w21, sxtw
  40a8fc:	bl	4019c0 <_Znam@plt>
  40a900:	ldr	x1, [x22, #1248]
  40a904:	mov	x19, x0
  40a908:	bl	401b50 <strcpy@plt>
  40a90c:	cmp	w21, #0x0
  40a910:	b.le	40a920 <_ZdlPvm@@Base+0x1684>
  40a914:	mov	x1, x20
  40a918:	mov	x0, x19
  40a91c:	bl	401e60 <strcat@plt>
  40a920:	mov	x0, x19
  40a924:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a928:	add	x1, x1, #0xeef
  40a92c:	bl	401e60 <strcat@plt>
  40a930:	mov	x0, x19
  40a934:	ldp	x19, x20, [sp, #16]
  40a938:	ldp	x21, x22, [sp, #32]
  40a93c:	ldp	x29, x30, [sp], #48
  40a940:	ret
  40a944:	mov	w21, #0x0                   	// #0
  40a948:	b	40a8f0 <_ZdlPvm@@Base+0x1654>
  40a94c:	stp	x29, x30, [sp, #-80]!
  40a950:	mov	x29, sp
  40a954:	stp	x21, x22, [sp, #32]
  40a958:	mov	x22, x0
  40a95c:	mov	x0, x1
  40a960:	mov	x1, x2
  40a964:	stp	x19, x20, [sp, #16]
  40a968:	str	x23, [sp, #48]
  40a96c:	mov	w23, w3
  40a970:	bl	40a8b8 <_ZdlPvm@@Base+0x161c>
  40a974:	mov	x19, x0
  40a978:	bl	401cd0 <__errno_location@plt>
  40a97c:	str	wzr, [x0]
  40a980:	mov	x20, x0
  40a984:	mov	x0, x19
  40a988:	bl	401bf0 <mkstemp@plt>
  40a98c:	mov	w21, w0
  40a990:	tbz	w0, #31, 40a9c4 <_ZdlPvm@@Base+0x1728>
  40a994:	ldr	w0, [x20]
  40a998:	bl	401b40 <strerror@plt>
  40a99c:	mov	x1, x0
  40a9a0:	add	x0, sp, #0x40
  40a9a4:	bl	4047d4 <feof@plt+0x2954>
  40a9a8:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a9ac:	add	x3, x3, #0xfa8
  40a9b0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a9b4:	mov	x2, x3
  40a9b8:	add	x1, sp, #0x40
  40a9bc:	add	x0, x0, #0xef6
  40a9c0:	bl	404be4 <feof@plt+0x2d64>
  40a9c4:	str	wzr, [x20]
  40a9c8:	mov	w0, w21
  40a9cc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40a9d0:	add	x1, x1, #0xf17
  40a9d4:	bl	401e40 <fdopen@plt>
  40a9d8:	mov	x21, x0
  40a9dc:	cbnz	x0, 40aa10 <_ZdlPvm@@Base+0x1774>
  40a9e0:	ldr	w0, [x20]
  40a9e4:	bl	401b40 <strerror@plt>
  40a9e8:	mov	x1, x0
  40a9ec:	add	x0, sp, #0x40
  40a9f0:	bl	4047d4 <feof@plt+0x2954>
  40a9f4:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a9f8:	add	x3, x3, #0xfa8
  40a9fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2d64>
  40aa00:	mov	x2, x3
  40aa04:	add	x1, sp, #0x40
  40aa08:	add	x0, x0, #0xf1a
  40aa0c:	bl	404be4 <feof@plt+0x2d64>
  40aa10:	cbz	w23, 40aa50 <_ZdlPvm@@Base+0x17b4>
  40aa14:	mov	x0, x19
  40aa18:	bl	401a50 <strlen@plt>
  40aa1c:	add	x0, x0, #0x1
  40aa20:	bl	4019c0 <_Znam@plt>
  40aa24:	mov	x1, x19
  40aa28:	mov	x20, x0
  40aa2c:	bl	401b50 <strcpy@plt>
  40aa30:	mov	x0, #0x10                  	// #16
  40aa34:	bl	40923c <_Znwm@@Base>
  40aa38:	mov	x1, x0
  40aa3c:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40aa40:	add	x0, x0, #0x4e0
  40aa44:	ldr	x2, [x0, #8]
  40aa48:	stp	x20, x2, [x1]
  40aa4c:	str	x1, [x0, #8]
  40aa50:	cbz	x22, 40aa70 <_ZdlPvm@@Base+0x17d4>
  40aa54:	str	x19, [x22]
  40aa58:	mov	x0, x21
  40aa5c:	ldp	x19, x20, [sp, #16]
  40aa60:	ldp	x21, x22, [sp, #32]
  40aa64:	ldr	x23, [sp, #48]
  40aa68:	ldp	x29, x30, [sp], #80
  40aa6c:	ret
  40aa70:	mov	x0, x19
  40aa74:	bl	401cc0 <_ZdaPv@plt>
  40aa78:	b	40aa58 <_ZdlPvm@@Base+0x17bc>
  40aa7c:	ldrb	w1, [x0]
  40aa80:	cmp	w1, #0x75
  40aa84:	b.ne	40ab18 <_ZdlPvm@@Base+0x187c>  // b.any
  40aa88:	add	x0, x0, #0x1
  40aa8c:	adrp	x5, 423000 <stderr@@GLIBC_2.17+0x1120>
  40aa90:	adrp	x6, 423000 <stderr@@GLIBC_2.17+0x1120>
  40aa94:	adrp	x7, 423000 <stderr@@GLIBC_2.17+0x1120>
  40aa98:	mov	x4, x0
  40aa9c:	add	x5, x5, #0x908
  40aaa0:	add	x6, x6, #0x808
  40aaa4:	add	x7, x7, #0x608
  40aaa8:	mov	w9, #0x10ffff              	// #1114111
  40aaac:	mov	w10, #0xffff2800            	// #-55296
  40aab0:	mov	w11, #0xffff                	// #65535
  40aab4:	mov	x2, x4
  40aab8:	mov	w1, #0x0                   	// #0
  40aabc:	ldrb	w8, [x2]
  40aac0:	ldrb	w3, [x2]
  40aac4:	ldrb	w12, [x5, x8]
  40aac8:	cbz	w12, 40ab18 <_ZdlPvm@@Base+0x187c>
  40aacc:	ldrb	w12, [x6, x8]
  40aad0:	cbz	w12, 40ab28 <_ZdlPvm@@Base+0x188c>
  40aad4:	sub	w3, w3, #0x30
  40aad8:	add	w1, w3, w1, lsl #4
  40aadc:	cmp	w1, w9
  40aae0:	b.gt	40ab18 <_ZdlPvm@@Base+0x187c>
  40aae4:	ldrb	w8, [x2, #1]
  40aae8:	add	x3, x2, #0x1
  40aaec:	cbz	w8, 40aaf8 <_ZdlPvm@@Base+0x185c>
  40aaf0:	cmp	w8, #0x5f
  40aaf4:	b.ne	40ab20 <_ZdlPvm@@Base+0x1884>  // b.any
  40aaf8:	add	w12, w1, w10
  40aafc:	cmp	w12, #0x7ff
  40ab00:	b.ls	40ab18 <_ZdlPvm@@Base+0x187c>  // b.plast
  40ab04:	cmp	w1, w11
  40ab08:	b.le	40ab38 <_ZdlPvm@@Base+0x189c>
  40ab0c:	ldrb	w1, [x4]
  40ab10:	cmp	w1, #0x30
  40ab14:	b.ne	40ab44 <_ZdlPvm@@Base+0x18a8>  // b.any
  40ab18:	mov	x0, #0x0                   	// #0
  40ab1c:	ret
  40ab20:	mov	x2, x3
  40ab24:	b	40aabc <_ZdlPvm@@Base+0x1820>
  40ab28:	ldrb	w8, [x7, x8]
  40ab2c:	cbz	w8, 40ab18 <_ZdlPvm@@Base+0x187c>
  40ab30:	sub	w3, w3, #0x37
  40ab34:	b	40aad8 <_ZdlPvm@@Base+0x183c>
  40ab38:	sub	x4, x3, x4
  40ab3c:	cmp	x4, #0x4
  40ab40:	b.ne	40ab18 <_ZdlPvm@@Base+0x187c>  // b.any
  40ab44:	cbz	w8, 40ab1c <_ZdlPvm@@Base+0x1880>
  40ab48:	add	x4, x2, #0x2
  40ab4c:	b	40aab4 <_ZdlPvm@@Base+0x1818>
  40ab50:	stp	x29, x30, [sp, #-48]!
  40ab54:	mov	x29, sp
  40ab58:	stp	x19, x20, [sp, #16]
  40ab5c:	mov	w20, w0
  40ab60:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40ab64:	str	x21, [sp, #32]
  40ab68:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ab6c:	ldr	x2, [x0, #1224]
  40ab70:	mov	x21, x1
  40ab74:	cbz	x2, 40ab88 <_ZdlPvm@@Base+0x18ec>
  40ab78:	ldr	x0, [x19, #3808]
  40ab7c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40ab80:	add	x1, x1, #0xf31
  40ab84:	bl	401a60 <fprintf@plt>
  40ab88:	ldr	x0, [x19, #3808]
  40ab8c:	mov	x3, x21
  40ab90:	mov	w2, w20
  40ab94:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2d64>
  40ab98:	add	x1, x1, #0xf36
  40ab9c:	bl	401a60 <fprintf@plt>
  40aba0:	ldr	x0, [x19, #3808]
  40aba4:	bl	401c90 <fflush@plt>
  40aba8:	bl	401dd0 <abort@plt>
  40abac:	mov	x1, #0x0                   	// #0
  40abb0:	strb	wzr, [x0, x1]
  40abb4:	add	x1, x1, #0x1
  40abb8:	cmp	x1, #0x100
  40abbc:	b.ne	40abb0 <_ZdlPvm@@Base+0x1914>  // b.any
  40abc0:	ret
  40abc4:	b	40abac <_ZdlPvm@@Base+0x1910>
  40abc8:	mov	x2, x1
  40abcc:	mov	x3, x0
  40abd0:	stp	x29, x30, [sp, #-16]!
  40abd4:	mov	x29, sp
  40abd8:	bl	40abac <_ZdlPvm@@Base+0x1910>
  40abdc:	mov	w1, #0x1                   	// #1
  40abe0:	ldrb	w0, [x2]
  40abe4:	cbz	w0, 40abf4 <_ZdlPvm@@Base+0x1958>
  40abe8:	add	x2, x2, #0x1
  40abec:	strb	w1, [x3, w0, sxtw]
  40abf0:	b	40abe0 <_ZdlPvm@@Base+0x1944>
  40abf4:	ldp	x29, x30, [sp], #16
  40abf8:	ret
  40abfc:	mov	x2, x1
  40ac00:	mov	x3, x0
  40ac04:	stp	x29, x30, [sp, #-16]!
  40ac08:	mov	x29, sp
  40ac0c:	bl	40abac <_ZdlPvm@@Base+0x1910>
  40ac10:	mov	w1, #0x1                   	// #1
  40ac14:	ldrb	w0, [x2]
  40ac18:	cbz	w0, 40ac28 <_ZdlPvm@@Base+0x198c>
  40ac1c:	add	x2, x2, #0x1
  40ac20:	strb	w1, [x3, w0, sxtw]
  40ac24:	b	40ac14 <_ZdlPvm@@Base+0x1978>
  40ac28:	ldp	x29, x30, [sp], #16
  40ac2c:	ret
  40ac30:	ret
  40ac34:	mov	x2, #0x0                   	// #0
  40ac38:	mov	w3, #0x1                   	// #1
  40ac3c:	ldrb	w4, [x1, x2]
  40ac40:	cbz	w4, 40ac48 <_ZdlPvm@@Base+0x19ac>
  40ac44:	strb	w3, [x0, x2]
  40ac48:	add	x2, x2, #0x1
  40ac4c:	cmp	x2, #0x100
  40ac50:	b.ne	40ac3c <_ZdlPvm@@Base+0x19a0>  // b.any
  40ac54:	ret
  40ac58:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1120>
  40ac5c:	ldr	w1, [x0, #1284]
  40ac60:	cbnz	w1, 40ae70 <_ZdlPvm@@Base+0x1bd4>
  40ac64:	stp	x29, x30, [sp, #-144]!
  40ac68:	mov	w1, #0x1                   	// #1
  40ac6c:	mov	x29, sp
  40ac70:	str	w1, [x0, #1284]
  40ac74:	add	x0, x0, #0x504
  40ac78:	add	x1, x0, #0x4
  40ac7c:	str	x1, [sp, #104]
  40ac80:	add	x1, x0, #0x104
  40ac84:	str	x1, [sp, #112]
  40ac88:	add	x1, x0, #0x204
  40ac8c:	stp	x19, x20, [sp, #16]
  40ac90:	mov	x19, #0x0                   	// #0
  40ac94:	stp	x21, x22, [sp, #32]
  40ac98:	stp	x23, x24, [sp, #48]
  40ac9c:	add	x23, x0, #0x404
  40aca0:	add	x24, x0, #0x504
  40aca4:	stp	x25, x26, [sp, #64]
  40aca8:	add	x25, x0, #0x604
  40acac:	add	x26, x0, #0x704
  40acb0:	stp	x27, x28, [sp, #80]
  40acb4:	add	x27, x0, #0x804
  40acb8:	add	x28, x0, #0x904
  40acbc:	str	x1, [sp, #120]
  40acc0:	add	x1, x0, #0x304
  40acc4:	add	x0, x0, #0xa04
  40acc8:	stp	x1, x0, [sp, #128]
  40accc:	mov	w22, w19
  40acd0:	mov	w21, w19
  40acd4:	ands	w20, w19, #0xffffff80
  40acd8:	b.ne	40ae18 <_ZdlPvm@@Base+0x1b7c>  // b.any
  40acdc:	mov	w0, w19
  40ace0:	bl	401cb0 <isalpha@plt>
  40ace4:	cmp	w0, #0x0
  40ace8:	cset	w0, ne  // ne = any
  40acec:	ldr	x1, [sp, #104]
  40acf0:	strb	w0, [x19, x1]
  40acf4:	cbnz	w20, 40ae20 <_ZdlPvm@@Base+0x1b84>
  40acf8:	mov	w0, w21
  40acfc:	bl	401c50 <isupper@plt>
  40ad00:	cmp	w0, #0x0
  40ad04:	cset	w0, ne  // ne = any
  40ad08:	ldr	x1, [sp, #112]
  40ad0c:	strb	w0, [x19, x1]
  40ad10:	cbnz	w20, 40ae28 <_ZdlPvm@@Base+0x1b8c>
  40ad14:	mov	w0, w21
  40ad18:	bl	401a90 <islower@plt>
  40ad1c:	cmp	w0, #0x0
  40ad20:	cset	w0, ne  // ne = any
  40ad24:	ldr	x1, [sp, #120]
  40ad28:	strb	w0, [x19, x1]
  40ad2c:	cbnz	w20, 40ae30 <_ZdlPvm@@Base+0x1b94>
  40ad30:	sub	w22, w22, #0x30
  40ad34:	cmp	w22, #0x9
  40ad38:	cset	w0, ls  // ls = plast
  40ad3c:	ldr	x1, [sp, #128]
  40ad40:	strb	w0, [x19, x1]
  40ad44:	cbnz	w20, 40ae38 <_ZdlPvm@@Base+0x1b9c>
  40ad48:	mov	w0, w21
  40ad4c:	bl	401b80 <isxdigit@plt>
  40ad50:	cmp	w0, #0x0
  40ad54:	cset	w0, ne  // ne = any
  40ad58:	strb	w0, [x19, x23]
  40ad5c:	cbnz	w20, 40ae40 <_ZdlPvm@@Base+0x1ba4>
  40ad60:	mov	w0, w21
  40ad64:	bl	401ab0 <isspace@plt>
  40ad68:	cmp	w0, #0x0
  40ad6c:	cset	w0, ne  // ne = any
  40ad70:	strb	w0, [x19, x24]
  40ad74:	cbnz	w20, 40ae48 <_ZdlPvm@@Base+0x1bac>
  40ad78:	mov	w0, w21
  40ad7c:	bl	401db0 <ispunct@plt>
  40ad80:	cmp	w0, #0x0
  40ad84:	cset	w0, ne  // ne = any
  40ad88:	strb	w0, [x19, x25]
  40ad8c:	cbnz	w20, 40ae50 <_ZdlPvm@@Base+0x1bb4>
  40ad90:	mov	w0, w21
  40ad94:	bl	401a40 <isalnum@plt>
  40ad98:	cmp	w0, #0x0
  40ad9c:	cset	w0, ne  // ne = any
  40ada0:	strb	w0, [x19, x26]
  40ada4:	cbnz	w20, 40ae58 <_ZdlPvm@@Base+0x1bbc>
  40ada8:	mov	w0, w21
  40adac:	bl	401c40 <isprint@plt>
  40adb0:	cmp	w0, #0x0
  40adb4:	cset	w0, ne  // ne = any
  40adb8:	strb	w0, [x19, x27]
  40adbc:	cbnz	w20, 40ae60 <_ZdlPvm@@Base+0x1bc4>
  40adc0:	mov	w0, w21
  40adc4:	bl	401c10 <isgraph@plt>
  40adc8:	cmp	w0, #0x0
  40adcc:	cset	w0, ne  // ne = any
  40add0:	strb	w0, [x19, x28]
  40add4:	cbnz	w20, 40ae68 <_ZdlPvm@@Base+0x1bcc>
  40add8:	mov	w0, w21
  40addc:	bl	401dc0 <iscntrl@plt>
  40ade0:	cmp	w0, #0x0
  40ade4:	cset	w0, ne  // ne = any
  40ade8:	ldr	x1, [sp, #136]
  40adec:	strb	w0, [x19, x1]
  40adf0:	add	x19, x19, #0x1
  40adf4:	cmp	x19, #0x100
  40adf8:	b.ne	40accc <_ZdlPvm@@Base+0x1a30>  // b.any
  40adfc:	ldp	x19, x20, [sp, #16]
  40ae00:	ldp	x21, x22, [sp, #32]
  40ae04:	ldp	x23, x24, [sp, #48]
  40ae08:	ldp	x25, x26, [sp, #64]
  40ae0c:	ldp	x27, x28, [sp, #80]
  40ae10:	ldp	x29, x30, [sp], #144
  40ae14:	ret
  40ae18:	mov	w0, #0x0                   	// #0
  40ae1c:	b	40acec <_ZdlPvm@@Base+0x1a50>
  40ae20:	mov	w0, #0x0                   	// #0
  40ae24:	b	40ad08 <_ZdlPvm@@Base+0x1a6c>
  40ae28:	mov	w0, #0x0                   	// #0
  40ae2c:	b	40ad24 <_ZdlPvm@@Base+0x1a88>
  40ae30:	mov	w0, #0x0                   	// #0
  40ae34:	b	40ad3c <_ZdlPvm@@Base+0x1aa0>
  40ae38:	mov	w0, #0x0                   	// #0
  40ae3c:	b	40ad58 <_ZdlPvm@@Base+0x1abc>
  40ae40:	mov	w0, #0x0                   	// #0
  40ae44:	b	40ad70 <_ZdlPvm@@Base+0x1ad4>
  40ae48:	mov	w0, #0x0                   	// #0
  40ae4c:	b	40ad88 <_ZdlPvm@@Base+0x1aec>
  40ae50:	mov	w0, #0x0                   	// #0
  40ae54:	b	40ada0 <_ZdlPvm@@Base+0x1b04>
  40ae58:	mov	w0, #0x0                   	// #0
  40ae5c:	b	40adb8 <_ZdlPvm@@Base+0x1b1c>
  40ae60:	mov	w0, #0x0                   	// #0
  40ae64:	b	40add0 <_ZdlPvm@@Base+0x1b34>
  40ae68:	mov	w0, #0x0                   	// #0
  40ae6c:	b	40ade8 <_ZdlPvm@@Base+0x1b4c>
  40ae70:	ret
  40ae74:	mov	w1, #0x3                   	// #3
  40ae78:	b	401ca0 <pathconf@plt>
  40ae7c:	nop
  40ae80:	stp	x29, x30, [sp, #-64]!
  40ae84:	mov	x29, sp
  40ae88:	stp	x19, x20, [sp, #16]
  40ae8c:	adrp	x20, 41f000 <_ZdlPvm@@Base+0x15d64>
  40ae90:	add	x20, x20, #0xd68
  40ae94:	stp	x21, x22, [sp, #32]
  40ae98:	adrp	x21, 41f000 <_ZdlPvm@@Base+0x15d64>
  40ae9c:	add	x21, x21, #0xd08
  40aea0:	sub	x20, x20, x21
  40aea4:	mov	w22, w0
  40aea8:	stp	x23, x24, [sp, #48]
  40aeac:	mov	x23, x1
  40aeb0:	mov	x24, x2
  40aeb4:	bl	401988 <_Znam@plt-0x38>
  40aeb8:	cmp	xzr, x20, asr #3
  40aebc:	b.eq	40aee8 <_ZdlPvm@@Base+0x1c4c>  // b.none
  40aec0:	asr	x20, x20, #3
  40aec4:	mov	x19, #0x0                   	// #0
  40aec8:	ldr	x3, [x21, x19, lsl #3]
  40aecc:	mov	x2, x24
  40aed0:	add	x19, x19, #0x1
  40aed4:	mov	x1, x23
  40aed8:	mov	w0, w22
  40aedc:	blr	x3
  40aee0:	cmp	x20, x19
  40aee4:	b.ne	40aec8 <_ZdlPvm@@Base+0x1c2c>  // b.any
  40aee8:	ldp	x19, x20, [sp, #16]
  40aeec:	ldp	x21, x22, [sp, #32]
  40aef0:	ldp	x23, x24, [sp, #48]
  40aef4:	ldp	x29, x30, [sp], #64
  40aef8:	ret
  40aefc:	nop
  40af00:	ret

Disassembly of section .fini:

000000000040af04 <.fini>:
  40af04:	stp	x29, x30, [sp, #-16]!
  40af08:	mov	x29, sp
  40af0c:	ldp	x29, x30, [sp], #16
  40af10:	ret
