$comment
	File created using the following command:
		vcd file speed_loader.msim.vcd -direction
$end
$date
	Tue May 06 03:09:03 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module speed_loader_vlg_vec_tst $end
$var reg 2 ! Addr [1:0] $end
$var reg 1 " Clock $end
$var reg 1 # Enable $end
$var reg 1 $ Reset $end
$var wire 1 % ModClock $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Clock~clkctrl_outclk $end
$var wire 1 . Reset~combout $end
$var wire 1 / Enable~combout $end
$var wire 1 0 Enable~clkctrl_outclk $end
$var wire 1 1 inst7~combout $end
$var wire 1 2 inst3~0_combout $end
$var wire 1 3 Reset~clkctrl_outclk $end
$var wire 1 4 inst3~regout $end
$var wire 1 5 inst5~0_combout $end
$var wire 1 6 inst5~regout $end
$var wire 1 7 inst4~combout $end
$var wire 1 8 Clock~combout $end
$var wire 1 9 inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 : inst|LPM_MUX_component|auto_generated|result_node[0]~1_combout $end
$var wire 1 ; Addr~combout [1] $end
$var wire 1 < Addr~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
1#
1$
0%
x&
0'
1(
x)
1*
1+
1,
0-
1.
1/
10
01
12
13
04
05
06
07
08
09
0:
0<
0;
$end
#12500
1"
18
1-
0&
19
1:
1%
#25000
0"
08
0-
1&
09
0:
0%
14
15
02
#37500
1"
18
1-
0&
19
1:
1%
#50000
0#
b1 !
0"
0/
1<
08
0-
00
1&
09
0:
0%
04
16
12
#62500
1"
18
1-
0&
19
1:
1%
#75000
0"
08
0-
1&
09
0:
0%
14
05
02
#87500
1"
18
1-
0&
19
1:
1%
#100000
b11 !
b10 !
0"
0<
1;
08
0-
1&
09
0:
0%
04
06
12
#112500
1"
18
1-
0&
19
1:
1%
#125000
0"
08
0-
1&
09
0:
0%
14
15
02
#137500
1"
18
1-
0&
19
1:
1%
#150000
b11 !
0"
1<
08
0-
1&
09
0:
0%
04
16
12
#162500
1"
18
1-
0&
19
1:
1%
#175000
0"
08
0-
1&
09
0:
0%
14
05
02
#187500
1"
18
1-
0&
19
1:
1%
#200000
b1 !
b0 !
0"
0<
0;
08
0-
1&
09
0:
0%
04
06
12
#212500
1"
18
1-
0&
19
1:
1%
#225000
0"
08
0-
1&
09
0:
0%
14
15
02
#237500
1"
18
1-
0&
19
1:
1%
#250000
b1 !
0"
1<
08
0-
1&
09
0:
0%
04
16
12
#260000
1#
1/
10
0&
17
#262500
1"
18
1-
1&
#270000
0#
0/
00
0&
#275000
0"
08
0-
1&
14
19
05
02
1:
1%
#287500
1"
18
1-
0&
#300000
b11 !
b10 !
0"
0<
1;
08
0-
1&
04
06
09
12
0:
0%
#312500
1"
18
1-
0&
#325000
0"
08
0-
1&
14
19
15
02
1:
1%
#337500
1"
18
1-
0&
#350000
b11 !
0"
1<
08
0-
1&
04
16
09
12
0:
0%
#362500
1"
18
1-
0&
#375000
0"
08
0-
1&
14
19
05
02
1:
1%
#387500
1"
18
1-
0&
#400000
b1 !
b0 !
0"
0<
0;
08
0-
1&
04
06
09
12
0:
0%
#412500
1"
18
1-
0&
#425000
0"
08
0-
1&
14
19
15
02
1:
1%
#437500
1"
18
1-
0&
#450000
b1 !
0"
1<
08
0-
1&
04
16
09
12
0:
0%
#462500
1"
18
1-
0&
#475000
0"
08
0-
1&
14
19
05
02
1:
1%
#487500
1"
18
1-
0&
#500000
b11 !
b10 !
0"
0<
1;
08
0-
1&
04
06
09
12
0:
0%
#512500
1"
18
1-
0&
#525000
0"
08
0-
1&
14
19
15
02
1:
1%
#537500
1"
18
1-
0&
#550000
b11 !
0"
1<
08
0-
1&
04
16
09
12
0:
0%
#562500
1"
18
1-
0&
#570000
1#
1/
10
1&
11
1:
1%
#575000
0"
08
0-
0&
14
05
02
#580000
0#
0/
00
1&
#587500
1"
18
1-
0&
#600000
b1 !
b0 !
0"
0<
0;
08
0-
1&
04
06
12
0:
0%
#612500
1"
18
1-
0&
#625000
0"
08
0-
1&
14
15
02
#637500
1"
18
1-
0&
#650000
b1 !
0"
1<
08
0-
1&
04
16
12
1:
1%
#662500
1"
18
1-
0&
#675000
0"
08
0-
1&
14
05
02
#687500
1"
18
1-
0&
#700000
b11 !
b10 !
0"
0<
1;
08
0-
1&
04
06
12
0:
0%
#712500
1"
18
1-
0&
#725000
0"
08
0-
1&
14
15
02
#737500
1"
18
1-
0&
#750000
b11 !
0"
1<
08
0-
1&
04
16
12
1:
1%
#762500
1"
18
1-
0&
#775000
0"
08
0-
1&
14
05
02
#787500
1"
18
1-
0&
#800000
b1 !
b0 !
0"
0<
0;
08
0-
1&
04
06
12
0:
0%
#812500
1"
18
1-
0&
#825000
0"
08
0-
1&
14
15
02
#837500
1"
18
1-
0&
#850000
b1 !
0"
1<
08
0-
1&
04
16
12
1:
1%
#862500
1"
18
1-
0&
#875000
0"
08
0-
1&
14
05
02
#887500
1"
18
1-
0&
#900000
b11 !
b10 !
0"
0<
1;
08
0-
1&
04
06
12
0:
0%
#912500
1"
18
1-
0&
#925000
0"
08
0-
1&
14
15
02
#937500
1"
18
1-
0&
#950000
b11 !
0"
1<
08
0-
1&
04
16
12
1:
1%
#962500
1"
18
1-
0&
#975000
0"
08
0-
1&
14
05
02
#987500
1"
18
1-
0&
#1000000
