{signal: [
  ['Clocks',
  {name: 'C1(CCK)', wave: 'l....h..........l..........h..........l..........h.....', "period": 1, "phase": .25},  
  {name: 'C3(CCKQ)', wave: 'l.........h..........l..........h..........l..........h', "period": 1, "phase": -.2}, 
  {name: 'CLK7', wave: 'p....', "period": 11, "phase": 0.8 },     
  {name: 'BCLK', wave: 'p...........................',  "period": 2}],
['MC68040',  
  {name: 'CLOCK', wave: 'z.....=.=.........................................=.z...',  "period": 1, data:['1', 'W', '2']},
  {name: 'R_W', wave: '1.....=.............................................1...', "period": 1},
  {name: 'A(0..31)', wave: '1.....=.............................................1...', "period": 1},
  {name: 'D(16..31) (WRITE)', wave: 'z.....=.............................................z...', "period": 1}],
['Controller',
  {name: '_AS', wave: '1.....................0...........................1.....', "period": 1},
  {name: '_RAMEN', wave: '1.....................0...........................1.....', "period": 1},
 {name: '_LDS/_UDS', wave: '1.....................=...........=...............1.....',"period": 1, data: ['READ', 'READ/WRITE']},  
  {name: '_TA', wave: 'z.....1..........................................0.1.z..', "period": 1},
  {name: '_TBI', wave: 'z.....1..........................................0.1.z..', "period": 1},
  {name: '_DBEN', wave: '1.......................................................', "period": 1},
  {name: '_DRDEN', wave: '1.......................................................', "period": 1}],
  ['Agnus',
  {name: '_DBR', wave: '1.......................................................', "period": 1}, 
  {name: '_ARAS0/1', wave: '1................................0............1..........',"period": 1, "phase": 0.8},
  {name: '_ACASL/U', wave: '1...........................................0..........1......',"period": 1, "phase": 6.25},
  {name: '_AWE', wave: '1........................0.....................1.........',"period": 1, "phase": 1}],
['SDRAM',
  {name: 'SDRAM D(0..31)', wave: 'z...............................................4...z...', "period": 1, data: ['Valid']},
  {name: '_xDQM', wave: '1.......=.............................................1.', "period": 1},
  {name: 'SDRAM A0-9,11-12', wave: 'x........................................=.=.x..........',"period": 1},
  {name: 'SDRAM A10', wave: 'x........................................=.1.x..........',"period": 1},
  {name: 'CKE', wave: '1.......................................................',"period": 1},
  {name: '_CS', wave: '1........................................0...1..........',"period": 1},
  {name: '_RAS', wave: '1........................................0.1............',"period": 1},
  {name: '_CAS', wave: '1..........................................0.1..........',"period": 1},
  {name: '_WE', wave: '1..........................................=.1..........',"period": 1},
  {name: 'SDRAM CMD', wave: '=........................................7.5.=..........', "period": 1, data: ['NOP', 'BA', 'RW', 'NOP']}]
], 
 head:{
   text:'CPU CHIPSET RAM CYCLE',
 }, foot:{
   text:'Burst Length = 1. CAS Latency = 2.'
 }, config:{skin:'narrow'}}
