\* Source Pyomo model name=Model *\

min 
objective:
+2 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
+2 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1.9607843137254901 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1.9607843137254901 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1.9223375624759707 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1.9223375624759707 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
+2 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+2 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
+1.9607843137254901 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
+1.9607843137254901 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
+1.9223375624759707 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
+1.9223375624759707 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
+2 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0)
+2 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
+1.9607843137254901 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
+1.9607843137254901 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
+1.9223375624759707 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
+1.9223375624759707 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
+2 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0)
+2 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1)
+1.9607843137254901 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
+1.9607843137254901 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
+1.9223375624759707 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
+1.9223375624759707 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)

s.t.

c_e_BusBlock_balance(bus_elec_0)_:
+1 flow(bus_elec_demand_dsm_0)
= 0

c_e_BusBlock_balance(bus_elec_1)_:
+1 flow(bus_elec_demand_dsm_1)
= 0

c_e_BusBlock_balance(bus_elec_2)_:
+1 flow(bus_elec_demand_dsm_2)
= 0

c_e_BusBlock_balance(bus_elec_3)_:
+1 flow(bus_elec_demand_dsm_3)
= 0

c_e_BusBlock_balance(bus_elec_4)_:
+1 flow(bus_elec_demand_dsm_4)
= 0

c_e_BusBlock_balance(bus_elec_5)_:
+1 flow(bus_elec_demand_dsm_5)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_0)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_1)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_2)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_3)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_4)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_1_5)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_0)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_1)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_2)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_3)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_4)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4)
= 0

c_e_SinkDSMDLRBlock_shift_shed_vars(demand_dsm_2_5)_:
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5)
= 0

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_0_0)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_0)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_0)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_0)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_0)
+1 flow(bus_elec_demand_dsm_0)
= 1

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_0_1)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_1)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_1)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_1)
+1 flow(bus_elec_demand_dsm_1)
= 1

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_1_2)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_2)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_2)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2)
+1 flow(bus_elec_demand_dsm_2)
= 1

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_1_3)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_3)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_3)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3)
+1 flow(bus_elec_demand_dsm_3)
= 1

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_2_4)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_4)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_4)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4)
+1 flow(bus_elec_demand_dsm_4)
= 1

c_e_SinkDSMDLRBlock_input_output_relation(demand_dsm_2_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_5)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_5)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5)
+1 flow(bus_elec_demand_dsm_5)
= 1

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_0)_:
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_1)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_2)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_3)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_4)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_1_5)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_2_0)_:
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_2_2)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_2_3)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_2_4)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_red(demand_dsm_2_5)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_0)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_1)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_2)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_1)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_3)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_2)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_4)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_3)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_1_5)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_4)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_2_0)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_2_2)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_0)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_2_3)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_1)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_2_4)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_2)
= 0

c_e_SinkDSMDLRBlock_capacity_balance_inc(demand_dsm_2_5)_:
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_3)
= 0

c_e_SinkDSMDLRBlock_no_comp_red(demand_dsm_1_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
= 0

c_e_SinkDSMDLRBlock_no_comp_red(demand_dsm_2_4)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
= 0

c_e_SinkDSMDLRBlock_no_comp_red(demand_dsm_2_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
= 0

c_e_SinkDSMDLRBlock_no_comp_inc(demand_dsm_1_5)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_5)
= 0

c_e_SinkDSMDLRBlock_no_comp_inc(demand_dsm_2_4)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_4)
= 0

c_e_SinkDSMDLRBlock_no_comp_inc(demand_dsm_2_5)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_5)
= 0

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_0)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0)
<= 0.5

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1)
<= 0.5

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2)
<= 0.5

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3)
<= 0.5

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4)
<= 0.5

c_u_SinkDSMDLRBlock_availability_red(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_0)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_0)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_0)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_1)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4)
<= 0.5

c_u_SinkDSMDLRBlock_availability_inc(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5)
<= 0.5

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_0)_:
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
-1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_0)
= 0

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_0)
-1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_1)
= 0

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_1)
-1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_2)
= 0

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_2)
-1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_3)
= 0

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_3)
-1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_4)
= 0

c_e_SinkDSMDLRBlock_dr_storage_red(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5)
-1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_4)
-1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_5)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_0)_:
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_0)
-1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_0)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_1)_:
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_0)
-1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_1)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_2)_:
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_1)
-1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_2)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_3)_:
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_2)
-1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_3)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_4)_:
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_3)
-1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_4)
= 0

c_e_SinkDSMDLRBlock_dr_storage_inc(demand_dsm_5)_:
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
-1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_4)
-1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_5)
= 0

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_0)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_0)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_1)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_2)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_3)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_4)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_red(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_do_level(demand_dsm_5)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_0)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_0)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_1)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_2)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_3)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_4)
<= 0.5

c_u_SinkDSMDLRBlock_dr_storage_limit_inc(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_up_level(demand_dsm_5)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_0)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_0)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_0)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_0)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_1)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_1)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_1)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_2)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_2)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_3)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_3)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_4)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_4)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_4)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4)
<= 0.5

c_u_SinkDSMDLRBlock_dr_logical_constraint(demand_dsm_5)_:
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_1_5)
+1 SinkDSMDLRBlock_dsm_up(demand_dsm_2_5)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5)
+1 SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5)
<= 0.5

bounds
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_1_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shift(demand_dsm_2_5) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_0) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_1) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_2) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_3) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_4) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_1_5) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_0) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_1) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_2) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_3) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_4) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_up(demand_dsm_2_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_shed(demand_dsm_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_1_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up(demand_dsm_2_5) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_0) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_1) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_2) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_3) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_4) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_1_5) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_0) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_1) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_2) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_3) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_4) <= +inf
   0 <= SinkDSMDLRBlock_balance_dsm_do(demand_dsm_2_5) <= +inf
   0 <= flow(bus_elec_demand_dsm_0) <= +inf
   0 <= flow(bus_elec_demand_dsm_1) <= +inf
   0 <= flow(bus_elec_demand_dsm_2) <= +inf
   0 <= flow(bus_elec_demand_dsm_3) <= +inf
   0 <= flow(bus_elec_demand_dsm_4) <= +inf
   0 <= flow(bus_elec_demand_dsm_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_do_level(demand_dsm_5) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_0) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_1) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_2) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_3) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_4) <= +inf
   0 <= SinkDSMDLRBlock_dsm_up_level(demand_dsm_5) <= +inf
end
