

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_SET_KNN_SET'
================================================================
* Date:           Fri Aug  2 01:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.180 ns|  25.180 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SET_KNN_SET  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     196|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     196|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_204_p2   |         +|   0|  0|  10|           2|           1|
    |ap_condition_86      |       and|   0|  0|   2|           1|           1|
    |icmp_ln99_fu_198_p2  |      icmp|   0|  0|  10|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           5|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    2|          4|
    |dists_0_1_fu_58       |   9|          2|   32|         64|
    |dists_1_1_fu_62       |   9|          2|   32|         64|
    |dists_2_1_fu_66       |   9|          2|   32|         64|
    |i_fu_54               |   9|          2|    2|          4|
    |labels_0_1_fu_70      |   9|          2|   32|         64|
    |labels_1_1_fu_74      |   9|          2|   32|         64|
    |labels_2_1_fu_78      |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  81|         18|  197|        394|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |dists_0_1_fu_58   |  32|   0|   32|          0|
    |dists_1_1_fu_62   |  32|   0|   32|          0|
    |dists_2_1_fu_66   |  32|   0|   32|          0|
    |i_fu_54           |   2|   0|    2|          0|
    |labels_0_1_fu_70  |  32|   0|   32|          0|
    |labels_1_1_fu_74  |  32|   0|   32|          0|
    |labels_2_1_fu_78  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 196|   0|  196|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_SET_KNN_SET|  return value|
|labels_2_0             |   in|   32|     ap_none|                     labels_2_0|        scalar|
|labels_1_0             |   in|   32|     ap_none|                     labels_1_0|        scalar|
|labels_0_0             |   in|   32|     ap_none|                     labels_0_0|        scalar|
|dists_2_0              |   in|   32|     ap_none|                      dists_2_0|        scalar|
|dists_1_0              |   in|   32|     ap_none|                      dists_1_0|        scalar|
|dists_0_0              |   in|   32|     ap_none|                      dists_0_0|        scalar|
|labels_2_1_out         |  out|   32|      ap_vld|                 labels_2_1_out|       pointer|
|labels_2_1_out_ap_vld  |  out|    1|      ap_vld|                 labels_2_1_out|       pointer|
|labels_1_1_out         |  out|   32|      ap_vld|                 labels_1_1_out|       pointer|
|labels_1_1_out_ap_vld  |  out|    1|      ap_vld|                 labels_1_1_out|       pointer|
|labels_0_1_out         |  out|   32|      ap_vld|                 labels_0_1_out|       pointer|
|labels_0_1_out_ap_vld  |  out|    1|      ap_vld|                 labels_0_1_out|       pointer|
|dists_2_1_out          |  out|   32|      ap_vld|                  dists_2_1_out|       pointer|
|dists_2_1_out_ap_vld   |  out|    1|      ap_vld|                  dists_2_1_out|       pointer|
|dists_1_1_out          |  out|   32|      ap_vld|                  dists_1_1_out|       pointer|
|dists_1_1_out_ap_vld   |  out|    1|      ap_vld|                  dists_1_1_out|       pointer|
|dists_0_1_out          |  out|   32|      ap_vld|                  dists_0_1_out|       pointer|
|dists_0_1_out_ap_vld   |  out|    1|      ap_vld|                  dists_0_1_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

