[{"DBLP title": "StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason A. Blome", "Scott A. Mahlke"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450099", "OA papers": [{"PaperId": "https://openalex.org/W2134629288", "PaperTitle": "StageNetSlice", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason Blome", "Scott Mahlke"]}]}, {"DBLP title": "A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450100", "OA papers": [{"PaperId": "https://openalex.org/W2054569285", "PaperTitle": "A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Chengmo Yang", "Alex Orailoglu"]}]}, {"DBLP title": "Non-intrusive dynamic application profiler for detailed loop execution characterization.", "DBLP authors": ["Ajay Nair", "Roman L. Lysecky"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450102", "OA papers": [{"PaperId": "https://openalex.org/W2111581833", "PaperTitle": "Non-intrusive dynamic application profiler for detailed loop execution characterization", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Ajay Nair", "Roman Lysecky"]}]}, {"DBLP title": "Exploring and predicting the architecture/optimising compiler co-design space.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. O'Boyle"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450103", "OA papers": [{"PaperId": "https://openalex.org/W2093642451", "PaperTitle": "Exploring and predicting the architecture/optimising compiler co-design space", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Christophe Dubach", "Timothy W. Jones", "Michael O'Boyle"]}]}, {"DBLP title": "Optimus: efficient realization of streaming applications on FPGAs.", "DBLP authors": ["Amir Hormati", "Manjunath Kudlur", "Scott A. Mahlke", "David F. Bacon", "Rodric M. Rabbah"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450105", "OA papers": [{"PaperId": "https://openalex.org/W2170675383", "PaperTitle": "Optimus", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "IBM (United States)": 2.0}, "Authors": ["Amir Hormati", "Manjunath Kudlur", "Scott Mahlke", "David Bacon", "Rodric Rabbah"]}]}, {"DBLP title": "Compiling custom instructions onto expression-grained reconfigurable architectures.", "DBLP authors": ["Paolo Bonzini", "Giovanni Ansaloni", "Laura Pozzi"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450106", "OA papers": [{"PaperId": "https://openalex.org/W1977020518", "PaperTitle": "Compiling custom instructions onto expression-grained reconfigurable architectures", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0}, "Authors": ["Paolo Bonzini", "Giovanni Ansaloni", "Laura Pozzi"]}]}, {"DBLP title": "VESPA: portable, scalable, and flexible FPGA-based vector processors.", "DBLP authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450107", "OA papers": [{"PaperId": "https://openalex.org/W2097959379", "PaperTitle": "VESPA", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 81, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"]}]}, {"DBLP title": "Dynamic coprocessor management for FPGA-enhanced compute platforms.", "DBLP authors": ["Chen Huang", "Frank Vahid"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450108", "OA papers": [{"PaperId": "https://openalex.org/W2164318682", "PaperTitle": "Dynamic coprocessor management for FPGA-enhanced compute platforms", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Chen Huang", "Frank Vahid"]}]}, {"DBLP title": "Efficiency and scalability of barrier synchronization on NoC based many-core architectures.", "DBLP authors": ["Oreste Villa", "Gianluca Palermo", "Cristina Silvano"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450110", "OA papers": [{"PaperId": "https://openalex.org/W2091580198", "PaperTitle": "Efficiency and scalability of barrier synchronization on NoC based many-core architectures", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Pacific Northwest National Laboratory": 1.0, "Politecnico di Milano": 2.0}, "Authors": ["Oreste Villa", "Gianluca Palermo", "Cristina Silvano"]}]}, {"DBLP title": "Decoupled root scanning in multi-processor systems.", "DBLP authors": ["Wolfgang Puffitsch"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450111", "OA papers": [{"PaperId": "https://openalex.org/W2049610114", "PaperTitle": "Decoupled root scanning in multi-processor systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 1.0}, "Authors": ["Wolfgang Puffitsch"]}]}, {"DBLP title": "SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip.", "DBLP authors": ["Alastair David Reid", "Kriszti\u00e1n Flautner", "Edmund Grimley-Evans", "Yuan Lin"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450112", "OA papers": [{"PaperId": "https://openalex.org/W2088288690", "PaperTitle": "SoC-C", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ARM (United Kingdom)": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Alastair Reid", "Krisztian Flautner", "Edmund Grimley-Evans", "Yuan Lin"]}]}, {"DBLP title": "Reducing pressure in bounded DBT code caches.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450114", "OA papers": [{"PaperId": "https://openalex.org/W2123540180", "PaperTitle": "Reducing pressure in bounded DBT code caches", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Pittsburgh": 2.0, "University of Virginia": 2.0}, "Authors": ["Jos\u00e9 A. Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason D. Hiser"]}]}, {"DBLP title": "Efficient code caching to improve performance and energy consumption for java applications.", "DBLP authors": ["Yu Sun", "Wei Zhang"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450115", "OA papers": [{"PaperId": "https://openalex.org/W2124034098", "PaperTitle": "Efficient code caching to improve performance and energy consumption for java applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Yu Sun", "Wei Zhang"]}]}, {"DBLP title": "Cache-aware cross-profiling for java processors.", "DBLP authors": ["Walter Binder", "Alex Villaz\u00f3n", "Martin Schoeberl", "Philippe Moret"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450116", "OA papers": [{"PaperId": "https://openalex.org/W2117506497", "PaperTitle": "Cache-aware cross-profiling for java processors", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0, "TU Wien": 1.0}, "Authors": ["Walter Binder", "Alex Villaz\u00f3n", "Martin Schoeberl", "Philippe Moret"]}]}, {"DBLP title": "Predictable programming on a precision timed architecture.", "DBLP authors": ["Ben Lickly", "Isaac Liu", "Sungjun Kim", "Hiren D. Patel", "Stephen A. Edwards", "Edward A. Lee"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450117", "OA papers": [{"PaperId": "https://openalex.org/W2122833539", "PaperTitle": "Predictable programming on a precision timed architecture", "Year": 2008, "CitationCount": 141, "EstimatedCitation": 141, "Affiliations": {"University of California, Berkeley": 4.0, "Columbia University": 2.0}, "Authors": ["Ben Lickly", "Isaac Desheng Liu", "Sungjun Kim", "Hiren D. Patel", "Stephen H. Edwards", "Edward A. Lee"]}]}, {"DBLP title": "Advanced conservative and optimistic register coalescing.", "DBLP authors": ["Florent Bouchez", "Alain Darte", "Fabrice Rastello"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450119", "OA papers": [{"PaperId": "https://openalex.org/W2024834274", "PaperTitle": "Advanced conservative and optimistic register coalescing", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0, "CNRS, Lyon, France.": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Florent Bouchez", "Alain Darte", "Fabrice Rastello"]}]}, {"DBLP title": "Control flow optimization in loops using interval analysis.", "DBLP authors": ["Mohammad Ali Ghodrat", "Tony Givargis", "Alex Nicolau"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450120", "OA papers": [{"PaperId": "https://openalex.org/W2044394183", "PaperTitle": "Control flow optimization in loops using interval analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Mohammad Ali Ghodrat", "Tony Givargis", "Alexandru Nicolau"]}]}, {"DBLP title": "Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware.", "DBLP authors": ["Hoseok Chang", "Wonyong Sung"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450121", "OA papers": [{"PaperId": "https://openalex.org/W2104508714", "PaperTitle": "Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 2.0}, "Authors": ["Hoseok Chang", "Wonyong Sung"]}]}, {"DBLP title": "Comprehensive isomorphic subtree enumeration.", "DBLP authors": ["Partha Biswas", "Girish Venkataramani"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450122", "OA papers": [{"PaperId": "https://openalex.org/W2030579724", "PaperTitle": "Comprehensive isomorphic subtree enumeration", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"MathWorks (United States)": 2.0}, "Authors": ["Partha S. Biswas", "Girish Venkataramani"]}]}, {"DBLP title": "Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation.", "DBLP authors": ["Lakshmi N. Chakrapani", "Kirthi Krishna Muntimadugu", "Lingamneni Avinash", "Jason George", "Krishna V. Palem"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450124", "OA papers": [{"PaperId": "https://openalex.org/W2100098458", "PaperTitle": "Highly energy and performance efficient embedded computing through approximately correct arithmetic", "Year": 2008, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Rice University": 4.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Lakshmi N. Chakrapani", "Kirthi Krishna Muntimadugu", "Avinash Lingamneni", "Jason T. George", "Krishna V. Palem"]}]}, {"DBLP title": "Multiple sleep mode leakage control for cache peripheral circuits in embedded processors.", "DBLP authors": ["Houman Homayoun", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450125", "OA papers": [{"PaperId": "https://openalex.org/W2168473468", "PaperTitle": "Multiple sleep mode leakage control for cache peripheral circuits in embedded processors", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Houman Homayoun", "Mohammad Makhzan", "Alexander V. Veidenbaum"]}]}, {"DBLP title": "Design space exploration for field programmable compressor trees.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Alessandro Cevrero", "Philip Brisk", "Chrysostomos Nicopoulos", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici", "Paolo Ienne"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450126", "OA papers": [{"PaperId": "https://openalex.org/W2055212404", "PaperTitle": "Design space exploration for field programmable compressor trees", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0, "Swiss Federal Institute of Technology Zurich, Zurich, Switzerland": 1.0}, "Authors": ["Seyed Taghi Akhavan Niaki", "Alessandro Cevrero", "Philip Brisk", "Chrysostomos Nicopoulos", "Frank K. Gurkaynak", "Yusuf Leblebici", "Paolo Ienne"]}]}, {"DBLP title": "Multi-granularity sampling for simulating concurrent heterogeneous applications.", "DBLP authors": ["Melhem Tawk", "Khaled Z. Ibrahim", "Sma\u00efl Niar"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450127", "OA papers": [{"PaperId": "https://openalex.org/W2136135885", "PaperTitle": "Multi-granularity sampling for simulating concurrent heterogeneous applications", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Valenciennes, Valenciennes, France": 1.0, "French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "Inria research centre Lille - Nord Europe": 1.0}, "Authors": ["Melhem Tawk", "Khaled Z. Ibrahim", "Smail Niar"]}]}, {"DBLP title": "Active control and digital rights management of integrated circuit IP cores.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450129", "OA papers": [{"PaperId": "https://openalex.org/W2108646684", "PaperTitle": "Active control and digital rights management of integrated circuit IP cores", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Rice University": 2.0}, "Authors": ["Yousra Alkabani", "Farinaz Koushanfar"]}]}, {"DBLP title": "A low-power parallel design of discrete wavelet transform using subthreshold voltage technology.", "DBLP authors": ["Michael B. Henry", "Syed Imtiaz Haider", "Leyla Nazhandali"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450130", "OA papers": [{"PaperId": "https://openalex.org/W2084329793", "PaperTitle": "A low-power parallel design of discrete wavelet transform using subthreshold voltage technology", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Michael R. Henry", "Syed Haider", "Leyla Nazhandali"]}]}, {"DBLP title": "Power management of MEMS-based storage devices for mobile systems.", "DBLP authors": ["Mohammed G. Khatib", "Pieter H. Hartel"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450131", "OA papers": [{"PaperId": "https://openalex.org/W2127974110", "PaperTitle": "Power management of MEMS-based storage devices for mobile systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Mohammed G. Khatib", "Pieter H. Hartel"]}]}, {"DBLP title": "Execution context optimization for disk energy.", "DBLP authors": ["Jerry Hom", "Ulrich Kremer"], "year": 2008, "doi": "https://doi.org/10.1145/1450095.1450132", "OA papers": [{"PaperId": "https://openalex.org/W2128469314", "PaperTitle": "Execution context optimization for disk energy", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Rutgers, The State University of New Jersey": 2.0}, "Authors": ["Jerry Hom", "Ulrich Kremer"]}]}]