{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 15:26:24 2022 " "Info: Processing started: Thu Feb 17 15:26:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CONTRLA -c CONTRLA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CONTRLA -c CONTRLA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register current_state.or4 register current_state.incPC 99.997 us " "Info: Slack time is 99.997 us for clock \"clock\" between source register \"current_state.or4\" and destination register \"current_state.incPC\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "327.01 MHz 3.058 ns " "Info: Fmax is 327.01 MHz (period= 3.058 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99999.788 ns + Largest register register " "Info: + Largest register to register requirement is 99999.788 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100000.000 ns + " "Info: + Setup relationship between source and destination is 100000.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100000.000 ns " "Info: + Latch edge is 100000.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns current_state.incPC 3 REG LCFF_X48_Y34_N17 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 2; REG Node = 'current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { clock~clkctrl current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns current_state.or4 3 REG LCFF_X48_Y33_N7 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X48_Y33_N7; Fanout = 1; REG Node = 'current_state.or4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { clock~clkctrl current_state.or4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl current_state.or4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.or4 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl current_state.or4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.or4 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl current_state.or4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.or4 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.846 ns - Longest register register " "Info: - Longest register to register delay is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.or4 1 REG LCFF_X48_Y33_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y33_N7; Fanout = 1; REG Node = 'current_state.or4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.or4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.398 ns) 1.178 ns Selector7~0 2 COMB LCCOMB_X48_Y34_N28 3 " "Info: 2: + IC(0.780 ns) + CELL(0.398 ns) = 1.178 ns; Loc. = LCCOMB_X48_Y34_N28; Fanout = 3; COMB Node = 'Selector7~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.178 ns" { current_state.or4 Selector7~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.388 ns) 1.825 ns WideOr11~5 3 COMB LCCOMB_X48_Y34_N22 2 " "Info: 3: + IC(0.259 ns) + CELL(0.388 ns) = 1.825 ns; Loc. = LCCOMB_X48_Y34_N22; Fanout = 2; COMB Node = 'WideOr11~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.647 ns" { Selector7~0 WideOr11~5 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.226 ns WideOr25~0 4 COMB LCCOMB_X48_Y34_N8 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.226 ns; Loc. = LCCOMB_X48_Y34_N8; Fanout = 2; COMB Node = 'WideOr25~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { WideOr11~5 WideOr25~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 2.762 ns Selector3~2 5 COMB LCCOMB_X48_Y34_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.271 ns) = 2.762 ns; Loc. = LCCOMB_X48_Y34_N16; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { WideOr25~0 Selector3~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.846 ns current_state.incPC 6 REG LCFF_X48_Y34_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.846 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 2; REG Node = 'current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~2 current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.291 ns ( 45.36 % ) " "Info: Total cell delay = 1.291 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 54.64 % ) " "Info: Total interconnect delay = 1.555 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { current_state.or4 Selector7~0 WideOr11~5 WideOr25~0 Selector3~2 current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { current_state.or4 {} Selector7~0 {} WideOr11~5 {} WideOr25~0 {} Selector3~2 {} current_state.incPC {} } { 0.000ns 0.780ns 0.259ns 0.251ns 0.265ns 0.000ns } { 0.000ns 0.398ns 0.388ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl current_state.or4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.or4 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.846 ns" { current_state.or4 Selector7~0 WideOr11~5 WideOr25~0 Selector3~2 current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.846 ns" { current_state.or4 {} Selector7~0 {} WideOr11~5 {} WideOr25~0 {} Selector3~2 {} current_state.incPC {} } { 0.000ns 0.780ns 0.259ns 0.251ns 0.265ns 0.000ns } { 0.000ns 0.398ns 0.388ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register current_state.jmp3 register current_state.jmp4 521 ps " "Info: Minimum slack time is 521 ps for clock \"clock\" between source register \"current_state.jmp3\" and destination register \"current_state.jmp4\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.537 ns + Shortest register register " "Info: + Shortest register to register delay is 0.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.jmp3 1 REG LCFF_X45_Y34_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y34_N23; Fanout = 2; REG Node = 'current_state.jmp3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.jmp3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.149 ns) 0.453 ns current_state.jmp4~feeder 2 COMB LCCOMB_X45_Y34_N6 1 " "Info: 2: + IC(0.304 ns) + CELL(0.149 ns) = 0.453 ns; Loc. = LCCOMB_X45_Y34_N6; Fanout = 1; COMB Node = 'current_state.jmp4~feeder'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.453 ns" { current_state.jmp3 current_state.jmp4~feeder } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.537 ns current_state.jmp4 3 REG LCFF_X45_Y34_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X45_Y34_N7; Fanout = 1; REG Node = 'current_state.jmp4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { current_state.jmp4~feeder current_state.jmp4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.39 % ) " "Info: Total cell delay = 0.233 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.304 ns ( 56.61 % ) " "Info: Total interconnect delay = 0.304 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { current_state.jmp3 current_state.jmp4~feeder current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.537 ns" { current_state.jmp3 {} current_state.jmp4~feeder {} current_state.jmp4 {} } { 0.000ns 0.304ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns current_state.jmp4 3 REG LCFF_X45_Y34_N7 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X45_Y34_N7; Fanout = 1; REG Node = 'current_state.jmp4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl current_state.jmp4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp4 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.683 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns current_state.jmp3 3 REG LCFF_X45_Y34_N23 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X45_Y34_N23; Fanout = 2; REG Node = 'current_state.jmp3'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl current_state.jmp3 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp3 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp4 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp3 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp4 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp3 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { current_state.jmp3 current_state.jmp4~feeder current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "0.537 ns" { current_state.jmp3 {} current_state.jmp4~feeder {} current_state.jmp4 {} } { 0.000ns 0.304ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp4 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp4 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.jmp3 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.jmp3 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_state.incPC instrReg\[13\] clock 5.073 ns register " "Info: tsu for register \"current_state.incPC\" (data pin = \"instrReg\[13\]\", clock pin = \"clock\") is 5.073 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.793 ns + Longest pin register " "Info: + Longest pin to register delay is 7.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns instrReg\[13\] 1 PIN PIN_D17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 15; PIN Node = 'instrReg\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[13] } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.905 ns) + CELL(0.438 ns) 6.183 ns Mux2~0 2 COMB LCCOMB_X47_Y34_N28 1 " "Info: 2: + IC(4.905 ns) + CELL(0.438 ns) = 6.183 ns; Loc. = LCCOMB_X47_Y34_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.343 ns" { instrReg[13] Mux2~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 6.855 ns Selector3~1 3 COMB LCCOMB_X47_Y34_N24 1 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 6.855 ns; Loc. = LCCOMB_X47_Y34_N24; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux2~0 Selector3~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.420 ns) 7.709 ns Selector3~2 4 COMB LCCOMB_X48_Y34_N16 1 " "Info: 4: + IC(0.434 ns) + CELL(0.420 ns) = 7.709 ns; Loc. = LCCOMB_X48_Y34_N16; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.854 ns" { Selector3~1 Selector3~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.793 ns current_state.incPC 5 REG LCFF_X48_Y34_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.793 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 2; REG Node = 'current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~2 current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 28.26 % ) " "Info: Total cell delay = 2.202 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 71.74 % ) " "Info: Total interconnect delay = 5.591 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.793 ns" { instrReg[13] Mux2~0 Selector3~1 Selector3~2 current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.793 ns" { instrReg[13] {} instrReg[13]~combout {} Mux2~0 {} Selector3~1 {} Selector3~2 {} current_state.incPC {} } { 0.000ns 0.000ns 4.905ns 0.252ns 0.434ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns current_state.incPC 3 REG LCFF_X48_Y34_N17 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X48_Y34_N17; Fanout = 2; REG Node = 'current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.567 ns" { clock~clkctrl current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.793 ns" { instrReg[13] Mux2~0 Selector3~1 Selector3~2 current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.793 ns" { instrReg[13] {} instrReg[13]~combout {} Mux2~0 {} Selector3~1 {} Selector3~2 {} current_state.incPC {} } { 0.000ns 0.000ns 4.905ns 0.252ns 0.434ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.420ns 0.420ns 0.084ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.684 ns" { clock clock~clkctrl current_state.incPC } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.684 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.incPC {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock aluSel\[2\] current_state.execute 13.084 ns register " "Info: tco from clock \"clock\" to destination pin \"aluSel\[2\]\" through register \"current_state.execute\" is 13.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns current_state.execute 3 REG LCFF_X45_Y34_N15 9 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X45_Y34_N15; Fanout = 9; REG Node = 'current_state.execute'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl current_state.execute } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.execute } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.execute {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.151 ns + Longest register pin " "Info: + Longest register to pin delay is 10.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.execute 1 REG LCFF_X45_Y34_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y34_N15; Fanout = 9; REG Node = 'current_state.execute'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.execute } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.438 ns) 0.949 ns Selector4~0 2 COMB LCCOMB_X46_Y34_N28 4 " "Info: 2: + IC(0.511 ns) + CELL(0.438 ns) = 0.949 ns; Loc. = LCCOMB_X46_Y34_N28; Fanout = 4; COMB Node = 'Selector4~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { current_state.execute Selector4~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.416 ns) 1.862 ns Selector4~1 3 COMB LCCOMB_X47_Y34_N0 4 " "Info: 3: + IC(0.497 ns) + CELL(0.416 ns) = 1.862 ns; Loc. = LCCOMB_X47_Y34_N0; Fanout = 4; COMB Node = 'Selector4~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.913 ns" { Selector4~0 Selector4~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.398 ns) 3.470 ns Selector0~0 4 COMB LCCOMB_X47_Y33_N10 2 " "Info: 4: + IC(1.210 ns) + CELL(0.398 ns) = 3.470 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'Selector0~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.608 ns" { Selector4~1 Selector0~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 4.187 ns Selector0~1 5 COMB LCCOMB_X47_Y33_N30 1 " "Info: 5: + IC(0.279 ns) + CELL(0.438 ns) = 4.187 ns; Loc. = LCCOMB_X47_Y33_N30; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.717 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.166 ns) + CELL(2.798 ns) 10.151 ns aluSel\[2\] 6 PIN PIN_AF18 0 " "Info: 6: + IC(3.166 ns) + CELL(2.798 ns) = 10.151 ns; Loc. = PIN_AF18; Fanout = 0; PIN Node = 'aluSel\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.964 ns" { Selector0~1 aluSel[2] } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.488 ns ( 44.21 % ) " "Info: Total cell delay = 4.488 ns ( 44.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.663 ns ( 55.79 % ) " "Info: Total interconnect delay = 5.663 ns ( 55.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.151 ns" { current_state.execute Selector4~0 Selector4~1 Selector0~0 Selector0~1 aluSel[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.151 ns" { current_state.execute {} Selector4~0 {} Selector4~1 {} Selector0~0 {} Selector0~1 {} aluSel[2] {} } { 0.000ns 0.511ns 0.497ns 1.210ns 0.279ns 3.166ns } { 0.000ns 0.438ns 0.416ns 0.398ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.execute } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.execute {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "10.151 ns" { current_state.execute Selector4~0 Selector4~1 Selector0~0 Selector0~1 aluSel[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "10.151 ns" { current_state.execute {} Selector4~0 {} Selector4~1 {} Selector0~0 {} Selector0~1 {} aluSel[2] {} } { 0.000ns 0.511ns 0.497ns 1.210ns 0.279ns 3.166ns } { 0.000ns 0.438ns 0.416ns 0.398ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "instrReg\[13\] aluSel\[2\] 15.145 ns Longest " "Info: Longest tpd from source pin \"instrReg\[13\]\" to destination pin \"aluSel\[2\]\" is 15.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns instrReg\[13\] 1 PIN PIN_D17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 15; PIN Node = 'instrReg\[13\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[13] } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.828 ns) + CELL(0.275 ns) 5.943 ns Selector4~0 2 COMB LCCOMB_X46_Y34_N28 4 " "Info: 2: + IC(4.828 ns) + CELL(0.275 ns) = 5.943 ns; Loc. = LCCOMB_X46_Y34_N28; Fanout = 4; COMB Node = 'Selector4~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.103 ns" { instrReg[13] Selector4~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.416 ns) 6.856 ns Selector4~1 3 COMB LCCOMB_X47_Y34_N0 4 " "Info: 3: + IC(0.497 ns) + CELL(0.416 ns) = 6.856 ns; Loc. = LCCOMB_X47_Y34_N0; Fanout = 4; COMB Node = 'Selector4~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.913 ns" { Selector4~0 Selector4~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.398 ns) 8.464 ns Selector0~0 4 COMB LCCOMB_X47_Y33_N10 2 " "Info: 4: + IC(1.210 ns) + CELL(0.398 ns) = 8.464 ns; Loc. = LCCOMB_X47_Y33_N10; Fanout = 2; COMB Node = 'Selector0~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.608 ns" { Selector4~1 Selector0~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 9.181 ns Selector0~1 5 COMB LCCOMB_X47_Y33_N30 1 " "Info: 5: + IC(0.279 ns) + CELL(0.438 ns) = 9.181 ns; Loc. = LCCOMB_X47_Y33_N30; Fanout = 1; COMB Node = 'Selector0~1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.717 ns" { Selector0~0 Selector0~1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.166 ns) + CELL(2.798 ns) 15.145 ns aluSel\[2\] 6 PIN PIN_AF18 0 " "Info: 6: + IC(3.166 ns) + CELL(2.798 ns) = 15.145 ns; Loc. = PIN_AF18; Fanout = 0; PIN Node = 'aluSel\[2\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.964 ns" { Selector0~1 aluSel[2] } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.165 ns ( 34.10 % ) " "Info: Total cell delay = 5.165 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.980 ns ( 65.90 % ) " "Info: Total interconnect delay = 9.980 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "15.145 ns" { instrReg[13] Selector4~0 Selector4~1 Selector0~0 Selector0~1 aluSel[2] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "15.145 ns" { instrReg[13] {} instrReg[13]~combout {} Selector4~0 {} Selector4~1 {} Selector0~0 {} Selector0~1 {} aluSel[2] {} } { 0.000ns 0.000ns 4.828ns 0.497ns 1.210ns 0.279ns 3.166ns } { 0.000ns 0.840ns 0.275ns 0.416ns 0.398ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "current_state.rotr1 instrReg\[15\] clock -2.979 ns register " "Info: th for register \"current_state.rotr1\" (data pin = \"instrReg\[15\]\", clock pin = \"clock\") is -2.979 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.683 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 77 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 77; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.683 ns current_state.rotr1 3 REG LCFF_X46_Y34_N21 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X46_Y34_N21; Fanout = 3; REG Node = 'current_state.rotr1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl current_state.rotr1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.25 % ) " "Info: Total cell delay = 1.536 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 42.75 % ) " "Info: Total interconnect delay = 1.147 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.rotr1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.rotr1 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.928 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns instrReg\[15\] 1 PIN PIN_F15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F15; Fanout = 12; PIN Node = 'instrReg\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[15] } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.864 ns) + CELL(0.150 ns) 5.844 ns next_state.rotr1~0 2 COMB LCCOMB_X46_Y34_N20 1 " "Info: 2: + IC(4.864 ns) + CELL(0.150 ns) = 5.844 ns; Loc. = LCCOMB_X46_Y34_N20; Fanout = 1; COMB Node = 'next_state.rotr1~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.014 ns" { instrReg[15] next_state.rotr1~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.928 ns current_state.rotr1 3 REG LCFF_X46_Y34_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.928 ns; Loc. = LCFF_X46_Y34_N21; Fanout = 3; REG Node = 'current_state.rotr1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { next_state.rotr1~0 current_state.rotr1 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.064 ns ( 17.95 % ) " "Info: Total cell delay = 1.064 ns ( 17.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 82.05 % ) " "Info: Total interconnect delay = 4.864 ns ( 82.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.928 ns" { instrReg[15] next_state.rotr1~0 current_state.rotr1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.928 ns" { instrReg[15] {} instrReg[15]~combout {} next_state.rotr1~0 {} current_state.rotr1 {} } { 0.000ns 0.000ns 4.864ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.683 ns" { clock clock~clkctrl current_state.rotr1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.683 ns" { clock {} clock~combout {} clock~clkctrl {} current_state.rotr1 {} } { 0.000ns 0.000ns 0.118ns 1.029ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.928 ns" { instrReg[15] next_state.rotr1~0 current_state.rotr1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.928 ns" { instrReg[15] {} instrReg[15]~combout {} next_state.rotr1~0 {} current_state.rotr1 {} } { 0.000ns 0.000ns 4.864ns 0.000ns } { 0.000ns 0.830ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 15:26:24 2022 " "Info: Processing ended: Thu Feb 17 15:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
