<root><simulation><result_generated_time />2023-05-12 16:14:47<layer><layer_spec />{'B': 1, 'K': 2048, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 1048576, 'I': 25088, 'O': 100352}<total_data_reuse />{'W': 49, 'I': 2048.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [64, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 16)], [('C', 32)]], [], []]<I />[[[('K', 16)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 16)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('K', 4)], [('K', 32), ('C', 2), ('C', 4)], []]<I />[[('OX', 7), ('OY', 7), ('K', 4), ('K', 32)], [('C', 2), ('C', 4)], []]<O />[[], [('OX', 7), ('OY', 7), ('K', 4), ('K', 32), ('C', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 128.0, 1.0, 1.0], 'O': [64.0, 1, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 8388608, 8388608], 'I': [392, 200704, 200704], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.06, 0.25, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.28, 0.0], 'I': [0.77, 0.28, 0.0], 'O': [0.02, 0.28, 0.0]}<effective_mem_size_bit />{'W': [8, 262144, 8388608], 'I': [392, 100352, 200704], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 64, 1, 1], 'O': [1024, 16, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [64, 64, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 1048576], [1048576, 1048576], [1048576, 0]]<I />[[3211264, 25088], [25088, 25088], [25088, 0]]<O />[[(702464, 802816), (802816, 702464)], [(702464, 802816), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(702464, 802816), (802816, 702464)], [(702464, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 131072], [16384, 16384], [4096, 0]]<I />[[401408, 3136], [392, 392], [98, 0]]<O />[[(87808, 100352), (100352, 87808)], [(10976, 12544), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([87808, 100352], [100352, 87808]), ([10976, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112329448.1<mem_energy_breakdown><W />[91.8, 3247.1, 5455.3]<I />[136.0, 77.7, 130.5]<O />[131.8, 2486.1, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7489<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7489<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />67001<latency_cycle_without_data_loading />50176<ideal_computing_cycle />50176<data_loading><load_cycle_total />16825<load_cycle_individual />{'W': [64, 16384, 0], 'I': [49, 392, 0]}<load_cycle_combined />{'W': 16384, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-50175], [-49980, -33660], [-50176, -50176]], 'I': [[-50175], [-301, 0], [-50176, -50176]], 'O': [[-50176], [-50176, -50176], [-48608, -49784]]}<mem_stall_cycle_shared />{'W': [[-50175], [-49980, 0], [0, 0]], 'I': [[-50175], [-301, 0], [0, 0]], 'O': [[-50176], [-50176, -50176], [-48608, -49784]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 8388608, 8388608], 'I': [392, 200704, 200704], 'O': [8, 802816, 802816], 'O_partial': [8, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [32768, 8388608, 8388608], 'I': [25088, 200704, 200704], 'O': [128, 802816, 802816]}<loop_cycles_each_level />{'W': [196, 50176, 50176], 'I': [6272, 50176, 50176], 'O': [1, 50176, 50176]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 1], 'O': [1, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.1], [4.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [128.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [512.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 8.0], [128.0, 128.0], [128.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [512.0, 4.0], [4.0, 0]], 'O': [[8.0, 8.0], [128.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [823.2, 299.2], [171.2, 16.0]], 'I': [[8.0, 8.0], [823.2, 299.2], [171.2, 16.0]], 'O': [[8.0, 8.0], [823.2, 299.2], [171.2, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 50176], [196, 196, 256], [50176, 50176, 1]], 'I': [[1, 1, 50176], [49, 6272, 8], [50176, 50176, 1]], 'O': [[1, 1, 50176], [1, 1, 50176], [50176, 50176, 1]]}<trans_time_real />{'W': [[0, 1, 50176], [[0, 196, 256], [64, 196, 256]], [[16384, 50176, 1], [4096, 50176, 1]]], 'I': [[0, 1, 50176], [[6, 6272, 8], [49, 6272, 8]], [[392, 50176, 1], [98, 50176, 1]]], 'O': [[0, 1, 50176], [[0, 1, 50176], [0, 1, 50176]], [[1568, 50176, 1], [392, 50176, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -132], [-33792, -46080]], 'I': [[-1], [-43, 0], [-49784, -50078]], 'O': [[-1], [-1, -1], [-48608, -49784]]}<single_stall_count />{'W': [50175, 255, 0], 'I': [50175, 7, 0], 'O': [50176, 50176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [16320, 0], 'I': [343, 0], 'O': [0, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-33513, -50176], [-50176, -48608]], 1: [[-50176, -50176], [-48608, -50176]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>