wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
787 4
wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
11755107 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 5
if_stage latch is empty and free
inst.fetch occurs
2298771 12
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
0 6 
ex_stage id_stage
does not fetch from prev latch
print0 6
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
238467 22
wb_stage 
mem_stage 
no mem op
0 6 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 6
no stalling
if_stage latch is empty and free
inst.fetch occurs
7504563 26
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction7504563
register values of add instr : 5 7 5
print7 0
if_stage latch is empty and free
inst.fetch occurs
1245971 30
wb_stage 
mem_stage 
to be read from mem
0 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
4271894639 34
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage some execution occurs
1
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 5
if_stage latch is empty and free
inst.fetch occurs
165139 38
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
1 6 
ex_stage id_stage
does not fetch from prev latch
print0 6
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
38
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
11755107 10
wb_stage 
mem_stage 
no mem op
38 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
2298771 14
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
1
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
7504563 24
wb_stage 
mem_stage 
no mem op
1 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction7504563
register values of add instr : 5 7 5
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
1245971 28
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
4271894639 32
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage some execution occurs
2
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 5
if_stage latch is empty and free
inst.fetch occurs
165139 36
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
2 6 
ex_stage id_stage
does not fetch from prev latch
print0 6
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
36
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
11755107 8
wb_stage 
mem_stage 
no mem op
36 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
2298771 12
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
2
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
238467 22
wb_stage 
mem_stage 
no mem op
2 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
7504563 26
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction7504563
register values of add instr : 5 7 5
print7 0
if_stage latch is empty and free
inst.fetch occurs
1245971 30
wb_stage 
mem_stage 
to be read from mem
0 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
4271894639 34
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage some execution occurs
3
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 5
if_stage latch is empty and free
inst.fetch occurs
165139 38
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
3 6 
ex_stage id_stage
does not fetch from prev latch
print0 6
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
38
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
11755107 10
wb_stage 
mem_stage 
no mem op
38 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
2298771 14
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
3
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
7504563 24
wb_stage 
mem_stage 
no mem op
3 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction7504563
register values of add instr : 5 7 5
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
1245971 28
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
4271894639 32
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage some execution occurs
4
when it returns zero as alu result : reg value 6
id_stage
id_Stage no stall
fetches from prev latch
print6 5
if_stage latch is empty and free
inst.fetch occurs
165139 36
wb_stage 
to be written
write_here from reg
mem_stage 
no mem op
4 6 
ex_stage id_stage
does not fetch from prev latch
print0 6
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
36
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
11755107 8
wb_stage 
mem_stage 
no mem op
36 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
2298771 12
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
4
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
238467 22
wb_stage 
mem_stage 
no mem op
4 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
7504563 26
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 7
id_stage
id_Stage no stall
fetches from prev latch
it's add instr
intruction7504563
register values of add instr : 5 7 5
print7 0
if_stage latch is empty and free
inst.fetch occurs
1245971 30
wb_stage 
mem_stage 
to be read from mem
0 7 
ex_stage id_stage
does not fetch from prev latch
print0 7
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from mem
mem_stage 
ex_stage id_stage
does not fetch from prev latch
print0 0
no stalling
earlier stall and free _latch set to false
if_stage wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
ADDI instruction recognized
addi  instr correctly recognised
print5 0
no stalling
if_stage latch is empty and free
inst.fetch occurs
4271894639 34

Final state of registers:
x 0:        0	x 1:        0	x 2:        0	x 3:        0
x 4:        0	x 5:        0	x 6:        4	x 7:        0
x 8:        0	x 9:        0	x10:        0	x11:        0
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x5 x0 0        |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
addi x6 x0 0        |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
bge x6 x11 28       |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |
slli x7 x6 2        |    |    |    |IF  |-   |-   |    |    |    |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |    |IF  |    |    |    |    |    |    |
add x7 x10 x7       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
lw x7 0 x7          |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |EX  |MEM |WB  |    |
add x5 x5 x7        |    |    |    |    |    |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |IF  |ID  |-   |-   |EX  |
addi x6 x6 1        |    |    |    |    |    |    |    |    |IF  |-   |-   |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |IF  |-   |-   |ID  |EX  |MEM |WB  |    |    |    |IF  |ID  |EX  |MEM |WB  |    |    |    |    |IF  |-   |-   |ID  |
jal x0 -24          |    |    |    |    |    |    |    |    |    |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |    |    |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |IF  |ID  |-   |-   |EX  |MEM |WB  |    |    |    |    |IF  |
addi x10 x5 0       |    |    |    |    |    |    |    |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |IF  |-   |-   |    |    |    |    |    |    |    |    |
jalr x0 x1 0        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
