

================================================================
== Vivado HLS Report for 'pool_2u_64u_8u_s'
================================================================
* Date:           Mon Jan  6 15:37:33 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  256|  256|         4|          -|          -|    64|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   64|   64|         2|          1|          1|    64|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    994|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   3126|
|Memory           |        -|      -|     128|    160|
|Multiplexer      |        -|      -|       -|   1005|
|Register         |        -|      -|    1341|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|    1469|   5285|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U147  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U148  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U149  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    +---------------------------+----------------------+---------+-------+---+------+
    |Total                      |                      |        0|      0|  0|  3126|
    +---------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |buf_U  |pool_2u_32u_16u_sbVr  |        0|  64|  128|   256|   32|     1|         8192|
    |acc_U  |pool_2u_64u_8u_s_cNA  |        0|  64|   32|    64|   32|     1|         2048|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+
    |Total  |                      |        0| 128|  160|   320|   64|     2|        10240|
    +-------+----------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound1_fu_1138_p2                  |     *    |      3|  0|  20|          31|          32|
    |bound2_fu_1147_p2                  |     *    |      3|  0|  20|          32|          31|
    |ch_1_fu_1258_p2                    |     +    |      0|  0|  15|           7|           1|
    |ch_2_fu_1244_p2                    |     +    |      0|  0|  39|          32|           1|
    |i_fu_1166_p2                       |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next1_fu_1177_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next2_fu_1308_p2    |     +    |      0|  0|  70|          63|           1|
    |indvar_flatten_next7_fu_1188_p2    |     +    |      0|  0|  39|          32|           1|
    |indvar_flatten_next_fu_1212_p2     |     +    |      0|  0|  40|          33|           1|
    |j_1_fu_1030_p2                     |     +    |      0|  0|  15|           7|           1|
    |outch_1_fu_1374_p2                 |     +    |      0|  0|  39|           1|          32|
    |outpix_1_fu_1314_p2                |     +    |      0|  0|  38|           1|          31|
    |tmp_13_fu_1291_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_1237_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_26_fu_1363_p2                  |     +    |      0|  0|  14|          10|          10|
    |tmp_29_fu_1281_p2                  |     +    |      0|  0|  14|          10|          10|
    |xp_1_fu_1298_p2                    |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state90_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_488                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1320_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond2_fu_1218_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond3_fu_1161_p2               |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_1172_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten2_fu_1303_p2       |   icmp   |      0|  0|  29|          63|          63|
    |exitcond_flatten8_fu_1183_p2       |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_1207_p2        |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_1194_p2                |   icmp   |      0|  0|  18|          31|          31|
    |tmp_10_fu_1252_p2                  |   icmp   |      0|  0|  11|           7|           8|
    |tmp_1_fu_1024_p2                   |   icmp   |      0|  0|  11|           7|           8|
    |tmp_5_fu_1049_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_1004_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state79_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_1068_p2                  |    or    |      0|  0|   9|           9|           2|
    |tmp_20_fu_1082_p2                  |    or    |      0|  0|   9|           9|           2|
    |tmp_8_fu_1054_p2                   |    or    |      0|  0|   9|           9|           1|
    |ch_mid2_fu_1224_p3                 |  select  |      0|  0|  32|           1|           1|
    |outch_mid2_fu_1326_p3              |  select  |      0|  0|  32|           1|           1|
    |tmp_7_mid2_v_fu_1334_p3            |  select  |      0|  0|  31|           1|          31|
    |xp_mid2_fu_1199_p3                 |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0| 994|         892|         611|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |IFMCH_curr_loc_reg_873           |    9|          2|   32|         64|
    |acc_address0                     |   15|          3|    6|         18|
    |acc_address1                     |  305|         68|    6|        408|
    |acc_d1                           |   15|          3|   32|         96|
    |ap_NS_fsm                        |  389|         89|    1|         89|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_outpix_phi_fu_986_p4  |    9|          2|   31|         62|
    |buf_address0                     |   15|          3|    8|         24|
    |buf_address1                     |   38|          7|    8|         56|
    |buf_d1                           |   15|          3|   32|         96|
    |ch2_reg_960                      |    9|          2|    7|         14|
    |ch_reg_949                       |    9|          2|   32|         64|
    |i3_reg_894                       |    9|          2|   32|         64|
    |in_V_V_blk_n                     |    9|          2|    1|          2|
    |indvar_flatten1_reg_905          |    9|          2|   63|        126|
    |indvar_flatten2_reg_971          |    9|          2|   63|        126|
    |indvar_flatten6_reg_916          |    9|          2|   32|         64|
    |indvar_flatten_reg_938           |    9|          2|   33|         66|
    |j_reg_883                        |    9|          2|    7|         14|
    |out_V_V_blk_n                    |    9|          2|    1|          2|
    |out_V_V_din                      |   15|          3|   32|         96|
    |outch_reg_993                    |    9|          2|   32|         64|
    |outpix_reg_982                   |    9|          2|   31|         62|
    |real_start                       |    9|          2|    1|          2|
    |xp_reg_927                       |    9|          2|   31|         62|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1005|        222|  558|       1752|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IFMCH_curr                     |  32|   0|   32|          0|
    |IFMCH_curr_loc_reg_873         |  32|   0|   32|          0|
    |IFMDim_curr                    |  32|   0|   32|          0|
    |KER_bound_reg_1486             |  32|   0|   32|          0|
    |KER_size_0_reg_1451            |  32|   0|   32|          0|
    |KER_size_1_reg_1481            |  32|   0|   32|          0|
    |acc_addr_3_reg_1567            |   6|   0|    6|          0|
    |acc_addr_4_reg_1536            |   6|   0|    6|          0|
    |ap_CS_fsm                      |  88|   0|   88|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |bound1_reg_1471                |  63|   0|   63|          0|
    |bound2_reg_1476                |  63|   0|   63|          0|
    |buf_addr_2_reg_1592            |   8|   0|    8|          0|
    |buf_addr_3_reg_1561            |   8|   0|    8|          0|
    |ch2_reg_960                    |   7|   0|    7|          0|
    |ch_mid2_reg_1531               |  32|   0|   32|          0|
    |ch_reg_949                     |  32|   0|   32|          0|
    |exitcond3_reg_1491             |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1578     |   1|   0|    1|          0|
    |i3_reg_894                     |  32|   0|   32|          0|
    |indvar_flatten1_reg_905        |  63|   0|   63|          0|
    |indvar_flatten2_reg_971        |  63|   0|   63|          0|
    |indvar_flatten6_reg_916        |  32|   0|   32|          0|
    |indvar_flatten_next1_reg_1503  |  63|   0|   63|          0|
    |indvar_flatten_next7_reg_1512  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_1526   |  33|   0|   33|          0|
    |indvar_flatten_reg_938         |  33|   0|   33|          0|
    |j_1_reg_1435                   |   7|   0|    7|          0|
    |j_reg_883                      |   7|   0|    7|          0|
    |outch_reg_993                  |  32|   0|   32|          0|
    |outpix_reg_982                 |  31|   0|   31|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp_10_reg_1552                |   1|   0|    1|          0|
    |tmp_22_reg_1461                |  32|   0|   33|          1|
    |tmp_23_reg_1466                |  31|   0|   32|          1|
    |tmp_27_reg_1547                |  10|   0|   10|          0|
    |tmp_2_reg_1440                 |   7|   0|    9|          2|
    |tmp_4_reg_1456                 |  31|   0|   31|          0|
    |tmp_5_reg_1447                 |   1|   0|    1|          0|
    |tmp_7_mid2_v_reg_1587          |  31|   0|   31|          0|
    |tmp_V_10_reg_1417              |  32|   0|   32|          0|
    |tmp_V_12_reg_1424              |  32|   0|   32|          0|
    |tmp_V_2_reg_1401               |  32|   0|   32|          0|
    |tmp_V_4_reg_1406               |  32|   0|   32|          0|
    |tmp_V_6_reg_1412               |  32|   0|   32|          0|
    |tmp_V_reg_1395                 |  32|   0|   32|          0|
    |xp_mid2_reg_1517               |  31|   0|   31|          0|
    |xp_reg_927                     |  31|   0|   31|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1341|   0| 1345|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|start_out       | out |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|start_write     | out |    1| ap_ctrl_hs | pool<2u, 64u, 8u> | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V      |    pointer   |
+----------------+-----+-----+------------+-------------------+--------------+

