{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653727241479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653727241480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:10:41 2022 " "Processing started: Sat May 28 13:10:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653727241480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727241480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FunctionGenerator -c FunctionGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727241480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653727242455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653727242455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "../model/DAC.v" "" { Text "D:/ava/term4/FLAT/DLD/model/DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/amplitudeselector.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/amplitudeselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeSelector " "Found entity 1: AmplitudeSelector" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/ava/term4/FLAT/DLD/model/AmplitudeSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270753 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../model/Mux.v " "Entity \"Mux\" obtained from \"../model/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../model/Mux.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1653727270757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../model/Mux.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "../model/Register.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Counter8bit.v(5) " "Verilog HDL Expression warning at Counter8bit.v(5): truncated literal to match 8 bits" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653727270814 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Counter8bit.v(7) " "Verilog HDL Expression warning at Counter8bit.v(7): truncated literal to match 8 bits" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653727270815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/counter8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/counter8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter8Bit " "Found entity 1: Counter8Bit" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../model/Adder.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ava/term4/flat/dld/model/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /ava/term4/flat/dld/model/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functiongenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functiongenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionGenerator " "Found entity 1: FunctionGenerator" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/ava/term4/FLAT/DLD/quart/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727270907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727270907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FunctionGenerator " "Elaborating entity \"FunctionGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653727271839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:dac " "Elaborating entity \"DAC\" for hierarchy \"DAC:dac\"" {  } { { "FunctionGenerator.bdf" "dac" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 232 1112 1248 344 "dac" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727272268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmplitudeSelector AmplitudeSelector:as " "Elaborating entity \"AmplitudeSelector\" for hierarchy \"AmplitudeSelector:as\"" {  } { { "FunctionGenerator.bdf" "as" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 256 816 1000 336 "as" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727272784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:multiplexer " "Elaborating entity \"Mux\" for hierarchy \"Mux:multiplexer\"" {  } { { "FunctionGenerator.bdf" "multiplexer" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 272 624 784 384 "multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen WaveformGen:funcgen " "Elaborating entity \"WaveformGen\" for hierarchy \"WaveformGen:funcgen\"" {  } { { "FunctionGenerator.bdf" "funcgen" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 80 240 400 192 "funcgen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273147 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out WaveformGen.v(10) " "Verilog HDL Always Construct warning at WaveformGen.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653727273236 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] WaveformGen.v(10) " "Inferred latch for \"out\[0\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] WaveformGen.v(10) " "Inferred latch for \"out\[1\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] WaveformGen.v(10) " "Inferred latch for \"out\[2\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] WaveformGen.v(10) " "Inferred latch for \"out\[3\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] WaveformGen.v(10) " "Inferred latch for \"out\[4\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] WaveformGen.v(10) " "Inferred latch for \"out\[5\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] WaveformGen.v(10) " "Inferred latch for \"out\[6\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] WaveformGen.v(10) " "Inferred latch for \"out\[7\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727273237 "|FunctionGenerator|WaveformGen:waveGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:flipglop " "Elaborating entity \"7476\" for hierarchy \"7476:flipglop\"" {  } { { "FunctionGenerator.bdf" "flipglop" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 240 160 280 432 "flipglop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:flipglop " "Elaborated megafunction instantiation \"7476:flipglop\"" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 240 160 280 432 "flipglop" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8Bit Counter8Bit:counter " "Elaborating entity \"Counter8Bit\" for hierarchy \"Counter8Bit:counter\"" {  } { { "FunctionGenerator.bdf" "counter" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 280 -16 120 392 "counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "FunctionGenerator.bdf" "rom" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 480 288 504 608 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727273335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/ava/term4/FLAT/DLD/quart/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727282309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/ava/term4/FLAT/DLD/quart/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727282454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file File.mif " "Parameter \"init_file\" = \"File.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727282641 ""}  } { { "ROM.v" "" { Text "D:/ava/term4/FLAT/DLD/quart/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653727282641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0191 " "Found entity 1: altsyncram_0191" {  } { { "db/altsyncram_0191.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/altsyncram_0191.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727283928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727283928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0191 ROM:rom\|altsyncram:altsyncram_component\|altsyncram_0191:auto_generated " "Elaborating entity \"altsyncram_0191\" for hierarchy \"ROM:rom\|altsyncram:altsyncram_component\|altsyncram_0191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727283929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Register8bit:register " "Elaborating entity \"Register8bit\" for hierarchy \"Register8bit:register\"" {  } { { "FunctionGenerator.bdf" "register" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 480 56 216 592 "register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727284105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder\"" {  } { { "FunctionGenerator.bdf" "adder" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 480 -152 8 560 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727284186 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveformGen:funcgen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveformGen:funcgen\|Div0\"" {  } { { "../model/WaveformGen.v" "Div0" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653727293128 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653727293128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveformGen:funcgen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"WaveformGen:funcgen\|lpm_divide:Div0\"" {  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727293427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveformGen:funcgen\|lpm_divide:Div0 " "Instantiated megafunction \"WaveformGen:funcgen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727293428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727293428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727293428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653727293428 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653727293428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727293594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727293594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727293665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727293665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727293751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727293751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727293958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727293958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ava/term4/FLAT/DLD/quart/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653727294095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727294095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[7\] " "Latch WaveformGen:funcgen\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295967 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[6\] " "Latch WaveformGen:funcgen\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295967 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[5\] " "Latch WaveformGen:funcgen\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295967 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[4\] " "Latch WaveformGen:funcgen\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295968 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[3\] " "Latch WaveformGen:funcgen\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295968 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[2\] " "Latch WaveformGen:funcgen\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295968 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[1\] " "Latch WaveformGen:funcgen\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295968 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[0\] " "Latch WaveformGen:funcgen\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/ava/term4/FLAT/DLD/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653727295969 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/ava/term4/FLAT/DLD/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653727295969 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[7\] Counter8Bit:counter\|out\[7\]~_emulated Counter8Bit:counter\|out\[7\]~1 " "Register \"Counter8Bit:counter\|out\[7\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[7\]~_emulated\" and latch \"Counter8Bit:counter\|out\[7\]~1\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[6\] Counter8Bit:counter\|out\[6\]~_emulated Counter8Bit:counter\|out\[6\]~5 " "Register \"Counter8Bit:counter\|out\[6\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[6\]~_emulated\" and latch \"Counter8Bit:counter\|out\[6\]~5\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[5\] Counter8Bit:counter\|out\[5\]~_emulated Counter8Bit:counter\|out\[5\]~9 " "Register \"Counter8Bit:counter\|out\[5\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[5\]~_emulated\" and latch \"Counter8Bit:counter\|out\[5\]~9\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[4\] Counter8Bit:counter\|out\[4\]~_emulated Counter8Bit:counter\|out\[4\]~13 " "Register \"Counter8Bit:counter\|out\[4\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[4\]~_emulated\" and latch \"Counter8Bit:counter\|out\[4\]~13\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[3\] Counter8Bit:counter\|out\[3\]~_emulated Counter8Bit:counter\|out\[3\]~17 " "Register \"Counter8Bit:counter\|out\[3\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[3\]~_emulated\" and latch \"Counter8Bit:counter\|out\[3\]~17\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[2\] Counter8Bit:counter\|out\[2\]~_emulated Counter8Bit:counter\|out\[2\]~21 " "Register \"Counter8Bit:counter\|out\[2\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[2\]~_emulated\" and latch \"Counter8Bit:counter\|out\[2\]~21\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/ava/term4/FLAT/DLD/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653727295973 "|FunctionGenerator|Counter8Bit:counter|out[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653727295973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653727298194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653727329569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653727329569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653727335089 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653727335089 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653727335089 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653727335089 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653727335089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653727335337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:12:15 2022 " "Processing ended: Sat May 28 13:12:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653727335337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653727335337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653727335337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653727335337 ""}
