// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/30/2025 12:07:08"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module semaforo (
	clk,
	rst,
	semafOut0,
	semafOut1,
	semafOut2,
	semafOut3,
	peatonOut);
input 	clk;
input 	rst;
output 	[3:0] semafOut0;
output 	[3:0] semafOut1;
output 	[3:0] semafOut2;
output 	[3:0] semafOut3;
output 	[1:0] peatonOut;

// Design Ports Information
// semafOut0[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut0[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut0[2]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut0[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut1[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut1[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut1[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut1[3]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut2[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut2[1]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut2[2]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut2[3]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut3[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut3[1]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut3[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// semafOut3[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peatonOut[0]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// peatonOut[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \semafOut0[0]~output_o ;
wire \semafOut0[1]~output_o ;
wire \semafOut0[2]~output_o ;
wire \semafOut0[3]~output_o ;
wire \semafOut1[0]~output_o ;
wire \semafOut1[1]~output_o ;
wire \semafOut1[2]~output_o ;
wire \semafOut1[3]~output_o ;
wire \semafOut2[0]~output_o ;
wire \semafOut2[1]~output_o ;
wire \semafOut2[2]~output_o ;
wire \semafOut2[3]~output_o ;
wire \semafOut3[0]~output_o ;
wire \semafOut3[1]~output_o ;
wire \semafOut3[2]~output_o ;
wire \semafOut3[3]~output_o ;
wire \peatonOut[0]~output_o ;
wire \peatonOut[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clk1_seg|counter[0]~32_combout ;
wire \rst~input_o ;
wire \clk1_seg|counter[0]~33 ;
wire \clk1_seg|counter[1]~34_combout ;
wire \clk1_seg|counter[1]~35 ;
wire \clk1_seg|counter[2]~36_combout ;
wire \clk1_seg|counter[2]~37 ;
wire \clk1_seg|counter[3]~38_combout ;
wire \clk1_seg|counter[3]~39 ;
wire \clk1_seg|counter[4]~40_combout ;
wire \clk1_seg|counter[4]~41 ;
wire \clk1_seg|counter[5]~42_combout ;
wire \clk1_seg|counter[5]~43 ;
wire \clk1_seg|counter[6]~44_combout ;
wire \clk1_seg|counter[6]~45 ;
wire \clk1_seg|counter[7]~46_combout ;
wire \clk1_seg|counter[7]~47 ;
wire \clk1_seg|counter[8]~48_combout ;
wire \clk1_seg|counter[8]~49 ;
wire \clk1_seg|counter[9]~50_combout ;
wire \clk1_seg|counter[9]~51 ;
wire \clk1_seg|counter[10]~52_combout ;
wire \clk1_seg|counter[10]~53 ;
wire \clk1_seg|counter[11]~54_combout ;
wire \clk1_seg|counter[11]~55 ;
wire \clk1_seg|counter[12]~56_combout ;
wire \clk1_seg|counter[12]~57 ;
wire \clk1_seg|counter[13]~58_combout ;
wire \clk1_seg|counter[13]~59 ;
wire \clk1_seg|counter[14]~60_combout ;
wire \clk1_seg|counter[14]~61 ;
wire \clk1_seg|counter[15]~62_combout ;
wire \clk1_seg|counter[15]~63 ;
wire \clk1_seg|counter[16]~64_combout ;
wire \clk1_seg|counter[16]~65 ;
wire \clk1_seg|counter[17]~66_combout ;
wire \clk1_seg|counter[17]~67 ;
wire \clk1_seg|counter[18]~68_combout ;
wire \clk1_seg|counter[18]~69 ;
wire \clk1_seg|counter[19]~70_combout ;
wire \clk1_seg|counter[19]~71 ;
wire \clk1_seg|counter[20]~72_combout ;
wire \clk1_seg|counter[20]~73 ;
wire \clk1_seg|counter[21]~74_combout ;
wire \clk1_seg|counter[21]~75 ;
wire \clk1_seg|counter[22]~76_combout ;
wire \clk1_seg|counter[22]~77 ;
wire \clk1_seg|counter[23]~78_combout ;
wire \clk1_seg|counter[23]~79 ;
wire \clk1_seg|counter[24]~80_combout ;
wire \clk1_seg|counter[24]~81 ;
wire \clk1_seg|counter[25]~82_combout ;
wire \clk1_seg|counter[25]~83 ;
wire \clk1_seg|counter[26]~84_combout ;
wire \clk1_seg|counter[26]~85 ;
wire \clk1_seg|counter[27]~86_combout ;
wire \clk1_seg|counter[27]~87 ;
wire \clk1_seg|counter[28]~88_combout ;
wire \clk1_seg|counter[28]~89 ;
wire \clk1_seg|counter[29]~90_combout ;
wire \clk1_seg|counter[29]~91 ;
wire \clk1_seg|counter[30]~92_combout ;
wire \clk1_seg|counter[30]~93 ;
wire \clk1_seg|counter[31]~94_combout ;
wire \clk1_seg|LessThan0~1_combout ;
wire \clk1_seg|LessThan0~0_combout ;
wire \clk1_seg|LessThan0~5_combout ;
wire \clk1_seg|LessThan0~4_combout ;
wire \clk1_seg|LessThan0~3_combout ;
wire \clk1_seg|LessThan0~2_combout ;
wire \clk1_seg|LessThan0~6_combout ;
wire \clk1_seg|LessThan0~7_combout ;
wire \clk1_seg|LessThan0~8_combout ;
wire \clk1_seg|LessThan0~9_combout ;
wire \clk1_seg|LessThan0~10_combout ;
wire \clk1_seg|LessThan0~11_combout ;
wire \clk1_seg|LessThan0~12_combout ;
wire \clk1_seg|pulse~feeder_combout ;
wire \clk1_seg|pulse~q ;
wire \clk1_seg|pulse~clkctrl_outclk ;
wire \logica_1|actual.S2~feeder_combout ;
wire \logica_1|counter[0]~32_combout ;
wire \logica_1|counter[0]~33 ;
wire \logica_1|counter[1]~34_combout ;
wire \logica_1|counter[1]~35 ;
wire \logica_1|counter[2]~36_combout ;
wire \logica_1|counter[2]~37 ;
wire \logica_1|counter[3]~38_combout ;
wire \logica_1|WideOr0~1_combout ;
wire \logica_1|WideOr0~0_combout ;
wire \logica_1|LessThan0~10_combout ;
wire \logica_1|LessThan0~11_combout ;
wire \logica_1|counter[3]~39 ;
wire \logica_1|counter[4]~40_combout ;
wire \logica_1|counter[4]~41 ;
wire \logica_1|counter[5]~42_combout ;
wire \logica_1|counter[5]~43 ;
wire \logica_1|counter[6]~44_combout ;
wire \logica_1|counter[6]~45 ;
wire \logica_1|counter[7]~46_combout ;
wire \logica_1|counter[7]~47 ;
wire \logica_1|counter[8]~48_combout ;
wire \logica_1|counter[8]~49 ;
wire \logica_1|counter[9]~50_combout ;
wire \logica_1|counter[9]~51 ;
wire \logica_1|counter[10]~52_combout ;
wire \logica_1|counter[10]~53 ;
wire \logica_1|counter[11]~54_combout ;
wire \logica_1|counter[11]~55 ;
wire \logica_1|counter[12]~56_combout ;
wire \logica_1|counter[12]~57 ;
wire \logica_1|counter[13]~58_combout ;
wire \logica_1|counter[13]~59 ;
wire \logica_1|counter[14]~60_combout ;
wire \logica_1|counter[14]~61 ;
wire \logica_1|counter[15]~62_combout ;
wire \logica_1|counter[15]~63 ;
wire \logica_1|counter[16]~64_combout ;
wire \logica_1|counter[16]~65 ;
wire \logica_1|counter[17]~66_combout ;
wire \logica_1|counter[17]~67 ;
wire \logica_1|counter[18]~68_combout ;
wire \logica_1|counter[18]~69 ;
wire \logica_1|counter[19]~70_combout ;
wire \logica_1|counter[19]~71 ;
wire \logica_1|counter[20]~72_combout ;
wire \logica_1|counter[20]~73 ;
wire \logica_1|counter[21]~74_combout ;
wire \logica_1|counter[21]~75 ;
wire \logica_1|counter[22]~76_combout ;
wire \logica_1|counter[22]~77 ;
wire \logica_1|counter[23]~78_combout ;
wire \logica_1|LessThan0~0_combout ;
wire \logica_1|LessThan0~6_combout ;
wire \logica_1|LessThan0~4_combout ;
wire \logica_1|LessThan0~5_combout ;
wire \logica_1|LessThan0~7_combout ;
wire \logica_1|LessThan0~8_combout ;
wire \logica_1|counter[23]~79 ;
wire \logica_1|counter[24]~80_combout ;
wire \logica_1|counter[24]~81 ;
wire \logica_1|counter[25]~82_combout ;
wire \logica_1|counter[25]~83 ;
wire \logica_1|counter[26]~84_combout ;
wire \logica_1|counter[26]~85 ;
wire \logica_1|counter[27]~86_combout ;
wire \logica_1|counter[27]~87 ;
wire \logica_1|counter[28]~88_combout ;
wire \logica_1|counter[28]~89 ;
wire \logica_1|counter[29]~90_combout ;
wire \logica_1|counter[29]~91 ;
wire \logica_1|counter[30]~92_combout ;
wire \logica_1|LessThan0~2_combout ;
wire \logica_1|counter[30]~93 ;
wire \logica_1|counter[31]~94_combout ;
wire \logica_1|LessThan0~1_combout ;
wire \logica_1|LessThan0~3_combout ;
wire \logica_1|LessThan0~9_combout ;
wire \logica_1|actual.S2~q ;
wire \logica_1|actual.S3~q ;
wire \logica_1|actual.S4~q ;
wire \logica_1|actual.S5~feeder_combout ;
wire \logica_1|actual.S5~q ;
wire \logica_1|actual.S6~q ;
wire \logica_1|actual.S7~q ;
wire \logica_1|actual.S8~q ;
wire \logica_1|actual.S9~feeder_combout ;
wire \logica_1|actual.S9~q ;
wire \logica_1|actual.S10~feeder_combout ;
wire \logica_1|actual.S10~q ;
wire \logica_1|actual.S11~q ;
wire \logica_1|actual.S12~q ;
wire \logica_1|actual.S13~q ;
wire \logica_1|actual.S14~q ;
wire \logica_1|actual.S15~q ;
wire \logica_1|actual.S16~feeder_combout ;
wire \logica_1|actual.S16~q ;
wire \logica_1|actual.S17~q ;
wire \logica_1|actual.S18~q ;
wire \logica_1|actual.S19~feeder_combout ;
wire \logica_1|actual.S19~q ;
wire \logica_1|actual.S0~0_combout ;
wire \logica_1|actual.S0~q ;
wire \logica_1|actual.S1~0_combout ;
wire \logica_1|actual.S1~q ;
wire \logica_1|WideOr4~0_combout ;
wire \sem_a_led_0|Decoder1~0_combout ;
wire \sem_a_led_0|Decoder0~0_combout ;
wire \logica_1|WideOr2~0_combout ;
wire \logica_1|WideOr1~combout ;
wire \logica_1|WideOr3~combout ;
wire \sem_a_led_0|blink~0_combout ;
wire \sem_a_led_0|blink~q ;
wire \sem_a_led_0|Mux1~0_combout ;
wire \sem_a_led_0|Mux0~0_combout ;
wire \sem_a_led_1|Decoder1~0_combout ;
wire \logica_1|WideOr5~combout ;
wire \sem_a_led_1|Decoder0~0_combout ;
wire \logica_1|semaforo1~0_combout ;
wire \logica_1|WideOr4~1_combout ;
wire \sem_a_led_1|Mux2~0_combout ;
wire \sem_a_led_1|blink~q ;
wire \sem_a_led_1|Mux1~0_combout ;
wire \sem_a_led_1|Mux0~0_combout ;
wire \logica_1|WideOr9~0_combout ;
wire \sem_a_led_2|Decoder1~0_combout ;
wire \sem_a_led_2|Decoder0~0_combout ;
wire \logica_1|WideOr8~combout ;
wire \logica_1|WideOr7~0_combout ;
wire \logica_1|WideOr6~combout ;
wire \sem_a_led_2|blink~0_combout ;
wire \sem_a_led_2|blink~q ;
wire \sem_a_led_2|Mux1~0_combout ;
wire \sem_a_led_2|Mux0~0_combout ;
wire \sem_a_led_3|Decoder1~0_combout ;
wire \logica_1|WideOr10~combout ;
wire \sem_a_led_3|Decoder0~0_combout ;
wire \logica_1|WideOr9~1_combout ;
wire \logica_1|semaforo3~0_combout ;
wire \sem_a_led_3|Mux2~0_combout ;
wire \sem_a_led_3|blink~q ;
wire \sem_a_led_3|Mux1~0_combout ;
wire \sem_a_led_3|Mux0~0_combout ;
wire \logica_1|WideOr11~combout ;
wire \ped_a_led|blink~0_combout ;
wire \ped_a_led|blink~q ;
wire \ped_a_led|Mux0~0_combout ;
wire [1:0] \ped_a_led|peatonalOut ;
wire [31:0] \clk1_seg|counter ;
wire [3:0] \sem_a_led_3|semafOut ;
wire [31:0] \logica_1|counter ;
wire [3:0] \sem_a_led_0|semafOut ;
wire [3:0] \sem_a_led_2|semafOut ;
wire [3:0] \sem_a_led_1|semafOut ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \semafOut0[0]~output (
	.i(\sem_a_led_0|semafOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut0[0]~output .bus_hold = "false";
defparam \semafOut0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \semafOut0[1]~output (
	.i(\sem_a_led_0|semafOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut0[1]~output .bus_hold = "false";
defparam \semafOut0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \semafOut0[2]~output (
	.i(\sem_a_led_0|semafOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut0[2]~output .bus_hold = "false";
defparam \semafOut0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \semafOut0[3]~output (
	.i(\sem_a_led_0|semafOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut0[3]~output .bus_hold = "false";
defparam \semafOut0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \semafOut1[0]~output (
	.i(\sem_a_led_1|semafOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut1[0]~output .bus_hold = "false";
defparam \semafOut1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \semafOut1[1]~output (
	.i(\sem_a_led_1|semafOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut1[1]~output .bus_hold = "false";
defparam \semafOut1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \semafOut1[2]~output (
	.i(\sem_a_led_1|semafOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut1[2]~output .bus_hold = "false";
defparam \semafOut1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \semafOut1[3]~output (
	.i(\sem_a_led_1|semafOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut1[3]~output .bus_hold = "false";
defparam \semafOut1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \semafOut2[0]~output (
	.i(\sem_a_led_2|semafOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut2[0]~output .bus_hold = "false";
defparam \semafOut2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \semafOut2[1]~output (
	.i(\sem_a_led_2|semafOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut2[1]~output .bus_hold = "false";
defparam \semafOut2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \semafOut2[2]~output (
	.i(\sem_a_led_2|semafOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut2[2]~output .bus_hold = "false";
defparam \semafOut2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \semafOut2[3]~output (
	.i(\sem_a_led_2|semafOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut2[3]~output .bus_hold = "false";
defparam \semafOut2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \semafOut3[0]~output (
	.i(\sem_a_led_3|semafOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut3[0]~output .bus_hold = "false";
defparam \semafOut3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \semafOut3[1]~output (
	.i(\sem_a_led_3|semafOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut3[1]~output .bus_hold = "false";
defparam \semafOut3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \semafOut3[2]~output (
	.i(\sem_a_led_3|semafOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut3[2]~output .bus_hold = "false";
defparam \semafOut3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \semafOut3[3]~output (
	.i(\sem_a_led_3|semafOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\semafOut3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \semafOut3[3]~output .bus_hold = "false";
defparam \semafOut3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \peatonOut[0]~output (
	.i(\ped_a_led|peatonalOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\peatonOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \peatonOut[0]~output .bus_hold = "false";
defparam \peatonOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \peatonOut[1]~output (
	.i(\ped_a_led|peatonalOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\peatonOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \peatonOut[1]~output .bus_hold = "false";
defparam \peatonOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
fiftyfivenm_lcell_comb \clk1_seg|counter[0]~32 (
// Equation(s):
// \clk1_seg|counter[0]~32_combout  = \clk1_seg|counter [0] $ (VCC)
// \clk1_seg|counter[0]~33  = CARRY(\clk1_seg|counter [0])

	.dataa(gnd),
	.datab(\clk1_seg|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk1_seg|counter[0]~32_combout ),
	.cout(\clk1_seg|counter[0]~33 ));
// synopsys translate_off
defparam \clk1_seg|counter[0]~32 .lut_mask = 16'h33CC;
defparam \clk1_seg|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y52_N1
dffeas \clk1_seg|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[0] .is_wysiwyg = "true";
defparam \clk1_seg|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
fiftyfivenm_lcell_comb \clk1_seg|counter[1]~34 (
// Equation(s):
// \clk1_seg|counter[1]~34_combout  = (\clk1_seg|counter [1] & (!\clk1_seg|counter[0]~33 )) # (!\clk1_seg|counter [1] & ((\clk1_seg|counter[0]~33 ) # (GND)))
// \clk1_seg|counter[1]~35  = CARRY((!\clk1_seg|counter[0]~33 ) # (!\clk1_seg|counter [1]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[0]~33 ),
	.combout(\clk1_seg|counter[1]~34_combout ),
	.cout(\clk1_seg|counter[1]~35 ));
// synopsys translate_off
defparam \clk1_seg|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N3
dffeas \clk1_seg|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[1] .is_wysiwyg = "true";
defparam \clk1_seg|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
fiftyfivenm_lcell_comb \clk1_seg|counter[2]~36 (
// Equation(s):
// \clk1_seg|counter[2]~36_combout  = (\clk1_seg|counter [2] & (\clk1_seg|counter[1]~35  $ (GND))) # (!\clk1_seg|counter [2] & (!\clk1_seg|counter[1]~35  & VCC))
// \clk1_seg|counter[2]~37  = CARRY((\clk1_seg|counter [2] & !\clk1_seg|counter[1]~35 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[1]~35 ),
	.combout(\clk1_seg|counter[2]~36_combout ),
	.cout(\clk1_seg|counter[2]~37 ));
// synopsys translate_off
defparam \clk1_seg|counter[2]~36 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N5
dffeas \clk1_seg|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[2] .is_wysiwyg = "true";
defparam \clk1_seg|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
fiftyfivenm_lcell_comb \clk1_seg|counter[3]~38 (
// Equation(s):
// \clk1_seg|counter[3]~38_combout  = (\clk1_seg|counter [3] & (!\clk1_seg|counter[2]~37 )) # (!\clk1_seg|counter [3] & ((\clk1_seg|counter[2]~37 ) # (GND)))
// \clk1_seg|counter[3]~39  = CARRY((!\clk1_seg|counter[2]~37 ) # (!\clk1_seg|counter [3]))

	.dataa(\clk1_seg|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[2]~37 ),
	.combout(\clk1_seg|counter[3]~38_combout ),
	.cout(\clk1_seg|counter[3]~39 ));
// synopsys translate_off
defparam \clk1_seg|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \clk1_seg|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[3] .is_wysiwyg = "true";
defparam \clk1_seg|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
fiftyfivenm_lcell_comb \clk1_seg|counter[4]~40 (
// Equation(s):
// \clk1_seg|counter[4]~40_combout  = (\clk1_seg|counter [4] & (\clk1_seg|counter[3]~39  $ (GND))) # (!\clk1_seg|counter [4] & (!\clk1_seg|counter[3]~39  & VCC))
// \clk1_seg|counter[4]~41  = CARRY((\clk1_seg|counter [4] & !\clk1_seg|counter[3]~39 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[3]~39 ),
	.combout(\clk1_seg|counter[4]~40_combout ),
	.cout(\clk1_seg|counter[4]~41 ));
// synopsys translate_off
defparam \clk1_seg|counter[4]~40 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \clk1_seg|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[4] .is_wysiwyg = "true";
defparam \clk1_seg|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
fiftyfivenm_lcell_comb \clk1_seg|counter[5]~42 (
// Equation(s):
// \clk1_seg|counter[5]~42_combout  = (\clk1_seg|counter [5] & (!\clk1_seg|counter[4]~41 )) # (!\clk1_seg|counter [5] & ((\clk1_seg|counter[4]~41 ) # (GND)))
// \clk1_seg|counter[5]~43  = CARRY((!\clk1_seg|counter[4]~41 ) # (!\clk1_seg|counter [5]))

	.dataa(\clk1_seg|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[4]~41 ),
	.combout(\clk1_seg|counter[5]~42_combout ),
	.cout(\clk1_seg|counter[5]~43 ));
// synopsys translate_off
defparam \clk1_seg|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N11
dffeas \clk1_seg|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[5] .is_wysiwyg = "true";
defparam \clk1_seg|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
fiftyfivenm_lcell_comb \clk1_seg|counter[6]~44 (
// Equation(s):
// \clk1_seg|counter[6]~44_combout  = (\clk1_seg|counter [6] & (\clk1_seg|counter[5]~43  $ (GND))) # (!\clk1_seg|counter [6] & (!\clk1_seg|counter[5]~43  & VCC))
// \clk1_seg|counter[6]~45  = CARRY((\clk1_seg|counter [6] & !\clk1_seg|counter[5]~43 ))

	.dataa(\clk1_seg|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[5]~43 ),
	.combout(\clk1_seg|counter[6]~44_combout ),
	.cout(\clk1_seg|counter[6]~45 ));
// synopsys translate_off
defparam \clk1_seg|counter[6]~44 .lut_mask = 16'hA50A;
defparam \clk1_seg|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \clk1_seg|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[6] .is_wysiwyg = "true";
defparam \clk1_seg|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
fiftyfivenm_lcell_comb \clk1_seg|counter[7]~46 (
// Equation(s):
// \clk1_seg|counter[7]~46_combout  = (\clk1_seg|counter [7] & (!\clk1_seg|counter[6]~45 )) # (!\clk1_seg|counter [7] & ((\clk1_seg|counter[6]~45 ) # (GND)))
// \clk1_seg|counter[7]~47  = CARRY((!\clk1_seg|counter[6]~45 ) # (!\clk1_seg|counter [7]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[6]~45 ),
	.combout(\clk1_seg|counter[7]~46_combout ),
	.cout(\clk1_seg|counter[7]~47 ));
// synopsys translate_off
defparam \clk1_seg|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N15
dffeas \clk1_seg|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[7] .is_wysiwyg = "true";
defparam \clk1_seg|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
fiftyfivenm_lcell_comb \clk1_seg|counter[8]~48 (
// Equation(s):
// \clk1_seg|counter[8]~48_combout  = (\clk1_seg|counter [8] & (\clk1_seg|counter[7]~47  $ (GND))) # (!\clk1_seg|counter [8] & (!\clk1_seg|counter[7]~47  & VCC))
// \clk1_seg|counter[8]~49  = CARRY((\clk1_seg|counter [8] & !\clk1_seg|counter[7]~47 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[7]~47 ),
	.combout(\clk1_seg|counter[8]~48_combout ),
	.cout(\clk1_seg|counter[8]~49 ));
// synopsys translate_off
defparam \clk1_seg|counter[8]~48 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \clk1_seg|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[8] .is_wysiwyg = "true";
defparam \clk1_seg|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
fiftyfivenm_lcell_comb \clk1_seg|counter[9]~50 (
// Equation(s):
// \clk1_seg|counter[9]~50_combout  = (\clk1_seg|counter [9] & (!\clk1_seg|counter[8]~49 )) # (!\clk1_seg|counter [9] & ((\clk1_seg|counter[8]~49 ) # (GND)))
// \clk1_seg|counter[9]~51  = CARRY((!\clk1_seg|counter[8]~49 ) # (!\clk1_seg|counter [9]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[8]~49 ),
	.combout(\clk1_seg|counter[9]~50_combout ),
	.cout(\clk1_seg|counter[9]~51 ));
// synopsys translate_off
defparam \clk1_seg|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \clk1_seg|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[9] .is_wysiwyg = "true";
defparam \clk1_seg|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
fiftyfivenm_lcell_comb \clk1_seg|counter[10]~52 (
// Equation(s):
// \clk1_seg|counter[10]~52_combout  = (\clk1_seg|counter [10] & (\clk1_seg|counter[9]~51  $ (GND))) # (!\clk1_seg|counter [10] & (!\clk1_seg|counter[9]~51  & VCC))
// \clk1_seg|counter[10]~53  = CARRY((\clk1_seg|counter [10] & !\clk1_seg|counter[9]~51 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[9]~51 ),
	.combout(\clk1_seg|counter[10]~52_combout ),
	.cout(\clk1_seg|counter[10]~53 ));
// synopsys translate_off
defparam \clk1_seg|counter[10]~52 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N21
dffeas \clk1_seg|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[10] .is_wysiwyg = "true";
defparam \clk1_seg|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
fiftyfivenm_lcell_comb \clk1_seg|counter[11]~54 (
// Equation(s):
// \clk1_seg|counter[11]~54_combout  = (\clk1_seg|counter [11] & (!\clk1_seg|counter[10]~53 )) # (!\clk1_seg|counter [11] & ((\clk1_seg|counter[10]~53 ) # (GND)))
// \clk1_seg|counter[11]~55  = CARRY((!\clk1_seg|counter[10]~53 ) # (!\clk1_seg|counter [11]))

	.dataa(\clk1_seg|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[10]~53 ),
	.combout(\clk1_seg|counter[11]~54_combout ),
	.cout(\clk1_seg|counter[11]~55 ));
// synopsys translate_off
defparam \clk1_seg|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \clk1_seg|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[11] .is_wysiwyg = "true";
defparam \clk1_seg|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
fiftyfivenm_lcell_comb \clk1_seg|counter[12]~56 (
// Equation(s):
// \clk1_seg|counter[12]~56_combout  = (\clk1_seg|counter [12] & (\clk1_seg|counter[11]~55  $ (GND))) # (!\clk1_seg|counter [12] & (!\clk1_seg|counter[11]~55  & VCC))
// \clk1_seg|counter[12]~57  = CARRY((\clk1_seg|counter [12] & !\clk1_seg|counter[11]~55 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[11]~55 ),
	.combout(\clk1_seg|counter[12]~56_combout ),
	.cout(\clk1_seg|counter[12]~57 ));
// synopsys translate_off
defparam \clk1_seg|counter[12]~56 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \clk1_seg|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[12] .is_wysiwyg = "true";
defparam \clk1_seg|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
fiftyfivenm_lcell_comb \clk1_seg|counter[13]~58 (
// Equation(s):
// \clk1_seg|counter[13]~58_combout  = (\clk1_seg|counter [13] & (!\clk1_seg|counter[12]~57 )) # (!\clk1_seg|counter [13] & ((\clk1_seg|counter[12]~57 ) # (GND)))
// \clk1_seg|counter[13]~59  = CARRY((!\clk1_seg|counter[12]~57 ) # (!\clk1_seg|counter [13]))

	.dataa(\clk1_seg|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[12]~57 ),
	.combout(\clk1_seg|counter[13]~58_combout ),
	.cout(\clk1_seg|counter[13]~59 ));
// synopsys translate_off
defparam \clk1_seg|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N27
dffeas \clk1_seg|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[13] .is_wysiwyg = "true";
defparam \clk1_seg|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
fiftyfivenm_lcell_comb \clk1_seg|counter[14]~60 (
// Equation(s):
// \clk1_seg|counter[14]~60_combout  = (\clk1_seg|counter [14] & (\clk1_seg|counter[13]~59  $ (GND))) # (!\clk1_seg|counter [14] & (!\clk1_seg|counter[13]~59  & VCC))
// \clk1_seg|counter[14]~61  = CARRY((\clk1_seg|counter [14] & !\clk1_seg|counter[13]~59 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[13]~59 ),
	.combout(\clk1_seg|counter[14]~60_combout ),
	.cout(\clk1_seg|counter[14]~61 ));
// synopsys translate_off
defparam \clk1_seg|counter[14]~60 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \clk1_seg|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[14] .is_wysiwyg = "true";
defparam \clk1_seg|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
fiftyfivenm_lcell_comb \clk1_seg|counter[15]~62 (
// Equation(s):
// \clk1_seg|counter[15]~62_combout  = (\clk1_seg|counter [15] & (!\clk1_seg|counter[14]~61 )) # (!\clk1_seg|counter [15] & ((\clk1_seg|counter[14]~61 ) # (GND)))
// \clk1_seg|counter[15]~63  = CARRY((!\clk1_seg|counter[14]~61 ) # (!\clk1_seg|counter [15]))

	.dataa(\clk1_seg|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[14]~61 ),
	.combout(\clk1_seg|counter[15]~62_combout ),
	.cout(\clk1_seg|counter[15]~63 ));
// synopsys translate_off
defparam \clk1_seg|counter[15]~62 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y52_N31
dffeas \clk1_seg|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[15]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[15] .is_wysiwyg = "true";
defparam \clk1_seg|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
fiftyfivenm_lcell_comb \clk1_seg|counter[16]~64 (
// Equation(s):
// \clk1_seg|counter[16]~64_combout  = (\clk1_seg|counter [16] & (\clk1_seg|counter[15]~63  $ (GND))) # (!\clk1_seg|counter [16] & (!\clk1_seg|counter[15]~63  & VCC))
// \clk1_seg|counter[16]~65  = CARRY((\clk1_seg|counter [16] & !\clk1_seg|counter[15]~63 ))

	.dataa(\clk1_seg|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[15]~63 ),
	.combout(\clk1_seg|counter[16]~64_combout ),
	.cout(\clk1_seg|counter[16]~65 ));
// synopsys translate_off
defparam \clk1_seg|counter[16]~64 .lut_mask = 16'hA50A;
defparam \clk1_seg|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y52_N21
dffeas \clk1_seg|counter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk1_seg|counter[16]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[16] .is_wysiwyg = "true";
defparam \clk1_seg|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
fiftyfivenm_lcell_comb \clk1_seg|counter[17]~66 (
// Equation(s):
// \clk1_seg|counter[17]~66_combout  = (\clk1_seg|counter [17] & (!\clk1_seg|counter[16]~65 )) # (!\clk1_seg|counter [17] & ((\clk1_seg|counter[16]~65 ) # (GND)))
// \clk1_seg|counter[17]~67  = CARRY((!\clk1_seg|counter[16]~65 ) # (!\clk1_seg|counter [17]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[16]~65 ),
	.combout(\clk1_seg|counter[17]~66_combout ),
	.cout(\clk1_seg|counter[17]~67 ));
// synopsys translate_off
defparam \clk1_seg|counter[17]~66 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N3
dffeas \clk1_seg|counter[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[17]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[17] .is_wysiwyg = "true";
defparam \clk1_seg|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
fiftyfivenm_lcell_comb \clk1_seg|counter[18]~68 (
// Equation(s):
// \clk1_seg|counter[18]~68_combout  = (\clk1_seg|counter [18] & (\clk1_seg|counter[17]~67  $ (GND))) # (!\clk1_seg|counter [18] & (!\clk1_seg|counter[17]~67  & VCC))
// \clk1_seg|counter[18]~69  = CARRY((\clk1_seg|counter [18] & !\clk1_seg|counter[17]~67 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[17]~67 ),
	.combout(\clk1_seg|counter[18]~68_combout ),
	.cout(\clk1_seg|counter[18]~69 ));
// synopsys translate_off
defparam \clk1_seg|counter[18]~68 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N5
dffeas \clk1_seg|counter[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[18] .is_wysiwyg = "true";
defparam \clk1_seg|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
fiftyfivenm_lcell_comb \clk1_seg|counter[19]~70 (
// Equation(s):
// \clk1_seg|counter[19]~70_combout  = (\clk1_seg|counter [19] & (!\clk1_seg|counter[18]~69 )) # (!\clk1_seg|counter [19] & ((\clk1_seg|counter[18]~69 ) # (GND)))
// \clk1_seg|counter[19]~71  = CARRY((!\clk1_seg|counter[18]~69 ) # (!\clk1_seg|counter [19]))

	.dataa(\clk1_seg|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[18]~69 ),
	.combout(\clk1_seg|counter[19]~70_combout ),
	.cout(\clk1_seg|counter[19]~71 ));
// synopsys translate_off
defparam \clk1_seg|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N7
dffeas \clk1_seg|counter[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[19] .is_wysiwyg = "true";
defparam \clk1_seg|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
fiftyfivenm_lcell_comb \clk1_seg|counter[20]~72 (
// Equation(s):
// \clk1_seg|counter[20]~72_combout  = (\clk1_seg|counter [20] & (\clk1_seg|counter[19]~71  $ (GND))) # (!\clk1_seg|counter [20] & (!\clk1_seg|counter[19]~71  & VCC))
// \clk1_seg|counter[20]~73  = CARRY((\clk1_seg|counter [20] & !\clk1_seg|counter[19]~71 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[19]~71 ),
	.combout(\clk1_seg|counter[20]~72_combout ),
	.cout(\clk1_seg|counter[20]~73 ));
// synopsys translate_off
defparam \clk1_seg|counter[20]~72 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N9
dffeas \clk1_seg|counter[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[20] .is_wysiwyg = "true";
defparam \clk1_seg|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N10
fiftyfivenm_lcell_comb \clk1_seg|counter[21]~74 (
// Equation(s):
// \clk1_seg|counter[21]~74_combout  = (\clk1_seg|counter [21] & (!\clk1_seg|counter[20]~73 )) # (!\clk1_seg|counter [21] & ((\clk1_seg|counter[20]~73 ) # (GND)))
// \clk1_seg|counter[21]~75  = CARRY((!\clk1_seg|counter[20]~73 ) # (!\clk1_seg|counter [21]))

	.dataa(\clk1_seg|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[20]~73 ),
	.combout(\clk1_seg|counter[21]~74_combout ),
	.cout(\clk1_seg|counter[21]~75 ));
// synopsys translate_off
defparam \clk1_seg|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N11
dffeas \clk1_seg|counter[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[21] .is_wysiwyg = "true";
defparam \clk1_seg|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
fiftyfivenm_lcell_comb \clk1_seg|counter[22]~76 (
// Equation(s):
// \clk1_seg|counter[22]~76_combout  = (\clk1_seg|counter [22] & (\clk1_seg|counter[21]~75  $ (GND))) # (!\clk1_seg|counter [22] & (!\clk1_seg|counter[21]~75  & VCC))
// \clk1_seg|counter[22]~77  = CARRY((\clk1_seg|counter [22] & !\clk1_seg|counter[21]~75 ))

	.dataa(\clk1_seg|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[21]~75 ),
	.combout(\clk1_seg|counter[22]~76_combout ),
	.cout(\clk1_seg|counter[22]~77 ));
// synopsys translate_off
defparam \clk1_seg|counter[22]~76 .lut_mask = 16'hA50A;
defparam \clk1_seg|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N13
dffeas \clk1_seg|counter[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[22] .is_wysiwyg = "true";
defparam \clk1_seg|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
fiftyfivenm_lcell_comb \clk1_seg|counter[23]~78 (
// Equation(s):
// \clk1_seg|counter[23]~78_combout  = (\clk1_seg|counter [23] & (!\clk1_seg|counter[22]~77 )) # (!\clk1_seg|counter [23] & ((\clk1_seg|counter[22]~77 ) # (GND)))
// \clk1_seg|counter[23]~79  = CARRY((!\clk1_seg|counter[22]~77 ) # (!\clk1_seg|counter [23]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[22]~77 ),
	.combout(\clk1_seg|counter[23]~78_combout ),
	.cout(\clk1_seg|counter[23]~79 ));
// synopsys translate_off
defparam \clk1_seg|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N15
dffeas \clk1_seg|counter[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[23] .is_wysiwyg = "true";
defparam \clk1_seg|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
fiftyfivenm_lcell_comb \clk1_seg|counter[24]~80 (
// Equation(s):
// \clk1_seg|counter[24]~80_combout  = (\clk1_seg|counter [24] & (\clk1_seg|counter[23]~79  $ (GND))) # (!\clk1_seg|counter [24] & (!\clk1_seg|counter[23]~79  & VCC))
// \clk1_seg|counter[24]~81  = CARRY((\clk1_seg|counter [24] & !\clk1_seg|counter[23]~79 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[23]~79 ),
	.combout(\clk1_seg|counter[24]~80_combout ),
	.cout(\clk1_seg|counter[24]~81 ));
// synopsys translate_off
defparam \clk1_seg|counter[24]~80 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N17
dffeas \clk1_seg|counter[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[24] .is_wysiwyg = "true";
defparam \clk1_seg|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
fiftyfivenm_lcell_comb \clk1_seg|counter[25]~82 (
// Equation(s):
// \clk1_seg|counter[25]~82_combout  = (\clk1_seg|counter [25] & (!\clk1_seg|counter[24]~81 )) # (!\clk1_seg|counter [25] & ((\clk1_seg|counter[24]~81 ) # (GND)))
// \clk1_seg|counter[25]~83  = CARRY((!\clk1_seg|counter[24]~81 ) # (!\clk1_seg|counter [25]))

	.dataa(gnd),
	.datab(\clk1_seg|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[24]~81 ),
	.combout(\clk1_seg|counter[25]~82_combout ),
	.cout(\clk1_seg|counter[25]~83 ));
// synopsys translate_off
defparam \clk1_seg|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \clk1_seg|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N19
dffeas \clk1_seg|counter[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[25] .is_wysiwyg = "true";
defparam \clk1_seg|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
fiftyfivenm_lcell_comb \clk1_seg|counter[26]~84 (
// Equation(s):
// \clk1_seg|counter[26]~84_combout  = (\clk1_seg|counter [26] & (\clk1_seg|counter[25]~83  $ (GND))) # (!\clk1_seg|counter [26] & (!\clk1_seg|counter[25]~83  & VCC))
// \clk1_seg|counter[26]~85  = CARRY((\clk1_seg|counter [26] & !\clk1_seg|counter[25]~83 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[25]~83 ),
	.combout(\clk1_seg|counter[26]~84_combout ),
	.cout(\clk1_seg|counter[26]~85 ));
// synopsys translate_off
defparam \clk1_seg|counter[26]~84 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N21
dffeas \clk1_seg|counter[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[26] .is_wysiwyg = "true";
defparam \clk1_seg|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
fiftyfivenm_lcell_comb \clk1_seg|counter[27]~86 (
// Equation(s):
// \clk1_seg|counter[27]~86_combout  = (\clk1_seg|counter [27] & (!\clk1_seg|counter[26]~85 )) # (!\clk1_seg|counter [27] & ((\clk1_seg|counter[26]~85 ) # (GND)))
// \clk1_seg|counter[27]~87  = CARRY((!\clk1_seg|counter[26]~85 ) # (!\clk1_seg|counter [27]))

	.dataa(\clk1_seg|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[26]~85 ),
	.combout(\clk1_seg|counter[27]~86_combout ),
	.cout(\clk1_seg|counter[27]~87 ));
// synopsys translate_off
defparam \clk1_seg|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N23
dffeas \clk1_seg|counter[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[27] .is_wysiwyg = "true";
defparam \clk1_seg|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
fiftyfivenm_lcell_comb \clk1_seg|counter[28]~88 (
// Equation(s):
// \clk1_seg|counter[28]~88_combout  = (\clk1_seg|counter [28] & (\clk1_seg|counter[27]~87  $ (GND))) # (!\clk1_seg|counter [28] & (!\clk1_seg|counter[27]~87  & VCC))
// \clk1_seg|counter[28]~89  = CARRY((\clk1_seg|counter [28] & !\clk1_seg|counter[27]~87 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[27]~87 ),
	.combout(\clk1_seg|counter[28]~88_combout ),
	.cout(\clk1_seg|counter[28]~89 ));
// synopsys translate_off
defparam \clk1_seg|counter[28]~88 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N25
dffeas \clk1_seg|counter[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[28] .is_wysiwyg = "true";
defparam \clk1_seg|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N26
fiftyfivenm_lcell_comb \clk1_seg|counter[29]~90 (
// Equation(s):
// \clk1_seg|counter[29]~90_combout  = (\clk1_seg|counter [29] & (!\clk1_seg|counter[28]~89 )) # (!\clk1_seg|counter [29] & ((\clk1_seg|counter[28]~89 ) # (GND)))
// \clk1_seg|counter[29]~91  = CARRY((!\clk1_seg|counter[28]~89 ) # (!\clk1_seg|counter [29]))

	.dataa(\clk1_seg|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[28]~89 ),
	.combout(\clk1_seg|counter[29]~90_combout ),
	.cout(\clk1_seg|counter[29]~91 ));
// synopsys translate_off
defparam \clk1_seg|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \clk1_seg|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N27
dffeas \clk1_seg|counter[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[29] .is_wysiwyg = "true";
defparam \clk1_seg|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
fiftyfivenm_lcell_comb \clk1_seg|counter[30]~92 (
// Equation(s):
// \clk1_seg|counter[30]~92_combout  = (\clk1_seg|counter [30] & (\clk1_seg|counter[29]~91  $ (GND))) # (!\clk1_seg|counter [30] & (!\clk1_seg|counter[29]~91  & VCC))
// \clk1_seg|counter[30]~93  = CARRY((\clk1_seg|counter [30] & !\clk1_seg|counter[29]~91 ))

	.dataa(gnd),
	.datab(\clk1_seg|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk1_seg|counter[29]~91 ),
	.combout(\clk1_seg|counter[30]~92_combout ),
	.cout(\clk1_seg|counter[30]~93 ));
// synopsys translate_off
defparam \clk1_seg|counter[30]~92 .lut_mask = 16'hC30C;
defparam \clk1_seg|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N29
dffeas \clk1_seg|counter[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[30] .is_wysiwyg = "true";
defparam \clk1_seg|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
fiftyfivenm_lcell_comb \clk1_seg|counter[31]~94 (
// Equation(s):
// \clk1_seg|counter[31]~94_combout  = \clk1_seg|counter [31] $ (\clk1_seg|counter[30]~93 )

	.dataa(\clk1_seg|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk1_seg|counter[30]~93 ),
	.combout(\clk1_seg|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \clk1_seg|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y51_N31
dffeas \clk1_seg|counter[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\clk1_seg|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|counter[31] .is_wysiwyg = "true";
defparam \clk1_seg|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~1 (
// Equation(s):
// \clk1_seg|LessThan0~1_combout  = (!\clk1_seg|counter [31] & !\clk1_seg|counter [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk1_seg|counter [31]),
	.datad(\clk1_seg|counter [30]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~1 .lut_mask = 16'h000F;
defparam \clk1_seg|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~0 (
// Equation(s):
// \clk1_seg|LessThan0~0_combout  = (!\clk1_seg|counter [26] & (!\clk1_seg|counter [28] & (!\clk1_seg|counter [29] & !\clk1_seg|counter [27])))

	.dataa(\clk1_seg|counter [26]),
	.datab(\clk1_seg|counter [28]),
	.datac(\clk1_seg|counter [29]),
	.datad(\clk1_seg|counter [27]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~0 .lut_mask = 16'h0001;
defparam \clk1_seg|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~5 (
// Equation(s):
// \clk1_seg|LessThan0~5_combout  = ((!\clk1_seg|counter [4]) # (!\clk1_seg|counter [5])) # (!\clk1_seg|counter [6])

	.dataa(\clk1_seg|counter [6]),
	.datab(gnd),
	.datac(\clk1_seg|counter [5]),
	.datad(\clk1_seg|counter [4]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~5 .lut_mask = 16'h5FFF;
defparam \clk1_seg|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~4 (
// Equation(s):
// \clk1_seg|LessThan0~4_combout  = (((!\clk1_seg|counter [3]) # (!\clk1_seg|counter [1])) # (!\clk1_seg|counter [2])) # (!\clk1_seg|counter [0])

	.dataa(\clk1_seg|counter [0]),
	.datab(\clk1_seg|counter [2]),
	.datac(\clk1_seg|counter [1]),
	.datad(\clk1_seg|counter [3]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~4 .lut_mask = 16'h7FFF;
defparam \clk1_seg|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~3 (
// Equation(s):
// \clk1_seg|LessThan0~3_combout  = (!\clk1_seg|counter [8] & (!\clk1_seg|counter [10] & (!\clk1_seg|counter [9] & !\clk1_seg|counter [11])))

	.dataa(\clk1_seg|counter [8]),
	.datab(\clk1_seg|counter [10]),
	.datac(\clk1_seg|counter [9]),
	.datad(\clk1_seg|counter [11]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~3 .lut_mask = 16'h0001;
defparam \clk1_seg|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~2 (
// Equation(s):
// \clk1_seg|LessThan0~2_combout  = (!\clk1_seg|counter [18] & (!\clk1_seg|counter [16] & (!\clk1_seg|counter [7] & !\clk1_seg|counter [24])))

	.dataa(\clk1_seg|counter [18]),
	.datab(\clk1_seg|counter [16]),
	.datac(\clk1_seg|counter [7]),
	.datad(\clk1_seg|counter [24]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~2 .lut_mask = 16'h0001;
defparam \clk1_seg|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~6 (
// Equation(s):
// \clk1_seg|LessThan0~6_combout  = (\clk1_seg|LessThan0~3_combout  & (\clk1_seg|LessThan0~2_combout  & ((\clk1_seg|LessThan0~5_combout ) # (\clk1_seg|LessThan0~4_combout ))))

	.dataa(\clk1_seg|LessThan0~5_combout ),
	.datab(\clk1_seg|LessThan0~4_combout ),
	.datac(\clk1_seg|LessThan0~3_combout ),
	.datad(\clk1_seg|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~6 .lut_mask = 16'hE000;
defparam \clk1_seg|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~7 (
// Equation(s):
// \clk1_seg|LessThan0~7_combout  = (((!\clk1_seg|counter [14]) # (!\clk1_seg|counter [12])) # (!\clk1_seg|counter [15])) # (!\clk1_seg|counter [13])

	.dataa(\clk1_seg|counter [13]),
	.datab(\clk1_seg|counter [15]),
	.datac(\clk1_seg|counter [12]),
	.datad(\clk1_seg|counter [14]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~7 .lut_mask = 16'h7FFF;
defparam \clk1_seg|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~8 (
// Equation(s):
// \clk1_seg|LessThan0~8_combout  = (!\clk1_seg|counter [18] & (!\clk1_seg|counter [16] & (\clk1_seg|LessThan0~7_combout  & !\clk1_seg|counter [24])))

	.dataa(\clk1_seg|counter [18]),
	.datab(\clk1_seg|counter [16]),
	.datac(\clk1_seg|LessThan0~7_combout ),
	.datad(\clk1_seg|counter [24]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~8 .lut_mask = 16'h0010;
defparam \clk1_seg|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~9 (
// Equation(s):
// \clk1_seg|LessThan0~9_combout  = (((!\clk1_seg|counter [18] & !\clk1_seg|counter [17])) # (!\clk1_seg|counter [20])) # (!\clk1_seg|counter [19])

	.dataa(\clk1_seg|counter [18]),
	.datab(\clk1_seg|counter [19]),
	.datac(\clk1_seg|counter [17]),
	.datad(\clk1_seg|counter [20]),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~9 .lut_mask = 16'h37FF;
defparam \clk1_seg|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~10 (
// Equation(s):
// \clk1_seg|LessThan0~10_combout  = (((\clk1_seg|LessThan0~9_combout ) # (!\clk1_seg|counter [22])) # (!\clk1_seg|counter [21])) # (!\clk1_seg|counter [23])

	.dataa(\clk1_seg|counter [23]),
	.datab(\clk1_seg|counter [21]),
	.datac(\clk1_seg|counter [22]),
	.datad(\clk1_seg|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~10 .lut_mask = 16'hFF7F;
defparam \clk1_seg|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~11 (
// Equation(s):
// \clk1_seg|LessThan0~11_combout  = ((\clk1_seg|LessThan0~8_combout ) # ((!\clk1_seg|counter [24] & \clk1_seg|LessThan0~10_combout ))) # (!\clk1_seg|counter [25])

	.dataa(\clk1_seg|counter [24]),
	.datab(\clk1_seg|counter [25]),
	.datac(\clk1_seg|LessThan0~8_combout ),
	.datad(\clk1_seg|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~11 .lut_mask = 16'hF7F3;
defparam \clk1_seg|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
fiftyfivenm_lcell_comb \clk1_seg|LessThan0~12 (
// Equation(s):
// \clk1_seg|LessThan0~12_combout  = (((!\clk1_seg|LessThan0~6_combout  & !\clk1_seg|LessThan0~11_combout )) # (!\clk1_seg|LessThan0~0_combout )) # (!\clk1_seg|LessThan0~1_combout )

	.dataa(\clk1_seg|LessThan0~1_combout ),
	.datab(\clk1_seg|LessThan0~0_combout ),
	.datac(\clk1_seg|LessThan0~6_combout ),
	.datad(\clk1_seg|LessThan0~11_combout ),
	.cin(gnd),
	.combout(\clk1_seg|LessThan0~12_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|LessThan0~12 .lut_mask = 16'h777F;
defparam \clk1_seg|LessThan0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
fiftyfivenm_lcell_comb \clk1_seg|pulse~feeder (
// Equation(s):
// \clk1_seg|pulse~feeder_combout  = \clk1_seg|LessThan0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk1_seg|LessThan0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk1_seg|pulse~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk1_seg|pulse~feeder .lut_mask = 16'hF0F0;
defparam \clk1_seg|pulse~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N25
dffeas \clk1_seg|pulse (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk1_seg|pulse~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk1_seg|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk1_seg|pulse .is_wysiwyg = "true";
defparam \clk1_seg|pulse .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \clk1_seg|pulse~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk1_seg|pulse~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk1_seg|pulse~clkctrl_outclk ));
// synopsys translate_off
defparam \clk1_seg|pulse~clkctrl .clock_type = "global clock";
defparam \clk1_seg|pulse~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N14
fiftyfivenm_lcell_comb \logica_1|actual.S2~feeder (
// Equation(s):
// \logica_1|actual.S2~feeder_combout  = \logica_1|actual.S1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|actual.S1~q ),
	.cin(gnd),
	.combout(\logica_1|actual.S2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S2~feeder .lut_mask = 16'hFF00;
defparam \logica_1|actual.S2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
fiftyfivenm_lcell_comb \logica_1|counter[0]~32 (
// Equation(s):
// \logica_1|counter[0]~32_combout  = \logica_1|counter [0] $ (VCC)
// \logica_1|counter[0]~33  = CARRY(\logica_1|counter [0])

	.dataa(gnd),
	.datab(\logica_1|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\logica_1|counter[0]~32_combout ),
	.cout(\logica_1|counter[0]~33 ));
// synopsys translate_off
defparam \logica_1|counter[0]~32 .lut_mask = 16'h33CC;
defparam \logica_1|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \logica_1|counter[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[0] .is_wysiwyg = "true";
defparam \logica_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N2
fiftyfivenm_lcell_comb \logica_1|counter[1]~34 (
// Equation(s):
// \logica_1|counter[1]~34_combout  = (\logica_1|counter [1] & (!\logica_1|counter[0]~33 )) # (!\logica_1|counter [1] & ((\logica_1|counter[0]~33 ) # (GND)))
// \logica_1|counter[1]~35  = CARRY((!\logica_1|counter[0]~33 ) # (!\logica_1|counter [1]))

	.dataa(gnd),
	.datab(\logica_1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[0]~33 ),
	.combout(\logica_1|counter[1]~34_combout ),
	.cout(\logica_1|counter[1]~35 ));
// synopsys translate_off
defparam \logica_1|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N3
dffeas \logica_1|counter[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[1] .is_wysiwyg = "true";
defparam \logica_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N4
fiftyfivenm_lcell_comb \logica_1|counter[2]~36 (
// Equation(s):
// \logica_1|counter[2]~36_combout  = (\logica_1|counter [2] & (\logica_1|counter[1]~35  $ (GND))) # (!\logica_1|counter [2] & (!\logica_1|counter[1]~35  & VCC))
// \logica_1|counter[2]~37  = CARRY((\logica_1|counter [2] & !\logica_1|counter[1]~35 ))

	.dataa(gnd),
	.datab(\logica_1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[1]~35 ),
	.combout(\logica_1|counter[2]~36_combout ),
	.cout(\logica_1|counter[2]~37 ));
// synopsys translate_off
defparam \logica_1|counter[2]~36 .lut_mask = 16'hC30C;
defparam \logica_1|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \logica_1|counter[2] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[2] .is_wysiwyg = "true";
defparam \logica_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N6
fiftyfivenm_lcell_comb \logica_1|counter[3]~38 (
// Equation(s):
// \logica_1|counter[3]~38_combout  = (\logica_1|counter [3] & (!\logica_1|counter[2]~37 )) # (!\logica_1|counter [3] & ((\logica_1|counter[2]~37 ) # (GND)))
// \logica_1|counter[3]~39  = CARRY((!\logica_1|counter[2]~37 ) # (!\logica_1|counter [3]))

	.dataa(\logica_1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[2]~37 ),
	.combout(\logica_1|counter[3]~38_combout ),
	.cout(\logica_1|counter[3]~39 ));
// synopsys translate_off
defparam \logica_1|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \logica_1|counter[3] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[3] .is_wysiwyg = "true";
defparam \logica_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N8
fiftyfivenm_lcell_comb \logica_1|WideOr0~1 (
// Equation(s):
// \logica_1|WideOr0~1_combout  = (\logica_1|actual.S15~q ) # ((\logica_1|actual.S10~q ) # ((\logica_1|actual.S5~q ) # (\logica_1|actual.S12~q )))

	.dataa(\logica_1|actual.S15~q ),
	.datab(\logica_1|actual.S10~q ),
	.datac(\logica_1|actual.S5~q ),
	.datad(\logica_1|actual.S12~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \logica_1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N4
fiftyfivenm_lcell_comb \logica_1|WideOr0~0 (
// Equation(s):
// \logica_1|WideOr0~0_combout  = (\logica_1|actual.S8~q ) # (((\logica_1|actual.S2~q ) # (\logica_1|actual.S18~q )) # (!\logica_1|actual.S0~q ))

	.dataa(\logica_1|actual.S8~q ),
	.datab(\logica_1|actual.S0~q ),
	.datac(\logica_1|actual.S2~q ),
	.datad(\logica_1|actual.S18~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr0~0 .lut_mask = 16'hFFFB;
defparam \logica_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N16
fiftyfivenm_lcell_comb \logica_1|LessThan0~10 (
// Equation(s):
// \logica_1|LessThan0~10_combout  = (\logica_1|counter [3] & (!\logica_1|counter [2] & ((\logica_1|WideOr0~1_combout ) # (\logica_1|WideOr0~0_combout )))) # (!\logica_1|counter [3] & (((\logica_1|WideOr0~1_combout ) # (\logica_1|WideOr0~0_combout )) # 
// (!\logica_1|counter [2])))

	.dataa(\logica_1|counter [3]),
	.datab(\logica_1|counter [2]),
	.datac(\logica_1|WideOr0~1_combout ),
	.datad(\logica_1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\logica_1|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~10 .lut_mask = 16'h7771;
defparam \logica_1|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N26
fiftyfivenm_lcell_comb \logica_1|LessThan0~11 (
// Equation(s):
// \logica_1|LessThan0~11_combout  = (\logica_1|counter [1] & (!\logica_1|counter [3] & ((\logica_1|LessThan0~10_combout )))) # (!\logica_1|counter [1] & ((\logica_1|LessThan0~10_combout ) # ((!\logica_1|counter [3] & !\logica_1|counter [0]))))

	.dataa(\logica_1|counter [1]),
	.datab(\logica_1|counter [3]),
	.datac(\logica_1|counter [0]),
	.datad(\logica_1|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\logica_1|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~11 .lut_mask = 16'h7701;
defparam \logica_1|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
fiftyfivenm_lcell_comb \logica_1|counter[4]~40 (
// Equation(s):
// \logica_1|counter[4]~40_combout  = (\logica_1|counter [4] & (\logica_1|counter[3]~39  $ (GND))) # (!\logica_1|counter [4] & (!\logica_1|counter[3]~39  & VCC))
// \logica_1|counter[4]~41  = CARRY((\logica_1|counter [4] & !\logica_1|counter[3]~39 ))

	.dataa(gnd),
	.datab(\logica_1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[3]~39 ),
	.combout(\logica_1|counter[4]~40_combout ),
	.cout(\logica_1|counter[4]~41 ));
// synopsys translate_off
defparam \logica_1|counter[4]~40 .lut_mask = 16'hC30C;
defparam \logica_1|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N9
dffeas \logica_1|counter[4] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[4] .is_wysiwyg = "true";
defparam \logica_1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
fiftyfivenm_lcell_comb \logica_1|counter[5]~42 (
// Equation(s):
// \logica_1|counter[5]~42_combout  = (\logica_1|counter [5] & (!\logica_1|counter[4]~41 )) # (!\logica_1|counter [5] & ((\logica_1|counter[4]~41 ) # (GND)))
// \logica_1|counter[5]~43  = CARRY((!\logica_1|counter[4]~41 ) # (!\logica_1|counter [5]))

	.dataa(\logica_1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[4]~41 ),
	.combout(\logica_1|counter[5]~42_combout ),
	.cout(\logica_1|counter[5]~43 ));
// synopsys translate_off
defparam \logica_1|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N11
dffeas \logica_1|counter[5] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[5] .is_wysiwyg = "true";
defparam \logica_1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
fiftyfivenm_lcell_comb \logica_1|counter[6]~44 (
// Equation(s):
// \logica_1|counter[6]~44_combout  = (\logica_1|counter [6] & (\logica_1|counter[5]~43  $ (GND))) # (!\logica_1|counter [6] & (!\logica_1|counter[5]~43  & VCC))
// \logica_1|counter[6]~45  = CARRY((\logica_1|counter [6] & !\logica_1|counter[5]~43 ))

	.dataa(\logica_1|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[5]~43 ),
	.combout(\logica_1|counter[6]~44_combout ),
	.cout(\logica_1|counter[6]~45 ));
// synopsys translate_off
defparam \logica_1|counter[6]~44 .lut_mask = 16'hA50A;
defparam \logica_1|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \logica_1|counter[6] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[6] .is_wysiwyg = "true";
defparam \logica_1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
fiftyfivenm_lcell_comb \logica_1|counter[7]~46 (
// Equation(s):
// \logica_1|counter[7]~46_combout  = (\logica_1|counter [7] & (!\logica_1|counter[6]~45 )) # (!\logica_1|counter [7] & ((\logica_1|counter[6]~45 ) # (GND)))
// \logica_1|counter[7]~47  = CARRY((!\logica_1|counter[6]~45 ) # (!\logica_1|counter [7]))

	.dataa(gnd),
	.datab(\logica_1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[6]~45 ),
	.combout(\logica_1|counter[7]~46_combout ),
	.cout(\logica_1|counter[7]~47 ));
// synopsys translate_off
defparam \logica_1|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N15
dffeas \logica_1|counter[7] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[7] .is_wysiwyg = "true";
defparam \logica_1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
fiftyfivenm_lcell_comb \logica_1|counter[8]~48 (
// Equation(s):
// \logica_1|counter[8]~48_combout  = (\logica_1|counter [8] & (\logica_1|counter[7]~47  $ (GND))) # (!\logica_1|counter [8] & (!\logica_1|counter[7]~47  & VCC))
// \logica_1|counter[8]~49  = CARRY((\logica_1|counter [8] & !\logica_1|counter[7]~47 ))

	.dataa(gnd),
	.datab(\logica_1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[7]~47 ),
	.combout(\logica_1|counter[8]~48_combout ),
	.cout(\logica_1|counter[8]~49 ));
// synopsys translate_off
defparam \logica_1|counter[8]~48 .lut_mask = 16'hC30C;
defparam \logica_1|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \logica_1|counter[8] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[8] .is_wysiwyg = "true";
defparam \logica_1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
fiftyfivenm_lcell_comb \logica_1|counter[9]~50 (
// Equation(s):
// \logica_1|counter[9]~50_combout  = (\logica_1|counter [9] & (!\logica_1|counter[8]~49 )) # (!\logica_1|counter [9] & ((\logica_1|counter[8]~49 ) # (GND)))
// \logica_1|counter[9]~51  = CARRY((!\logica_1|counter[8]~49 ) # (!\logica_1|counter [9]))

	.dataa(gnd),
	.datab(\logica_1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[8]~49 ),
	.combout(\logica_1|counter[9]~50_combout ),
	.cout(\logica_1|counter[9]~51 ));
// synopsys translate_off
defparam \logica_1|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \logica_1|counter[9] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[9] .is_wysiwyg = "true";
defparam \logica_1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
fiftyfivenm_lcell_comb \logica_1|counter[10]~52 (
// Equation(s):
// \logica_1|counter[10]~52_combout  = (\logica_1|counter [10] & (\logica_1|counter[9]~51  $ (GND))) # (!\logica_1|counter [10] & (!\logica_1|counter[9]~51  & VCC))
// \logica_1|counter[10]~53  = CARRY((\logica_1|counter [10] & !\logica_1|counter[9]~51 ))

	.dataa(gnd),
	.datab(\logica_1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[9]~51 ),
	.combout(\logica_1|counter[10]~52_combout ),
	.cout(\logica_1|counter[10]~53 ));
// synopsys translate_off
defparam \logica_1|counter[10]~52 .lut_mask = 16'hC30C;
defparam \logica_1|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N21
dffeas \logica_1|counter[10] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[10] .is_wysiwyg = "true";
defparam \logica_1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
fiftyfivenm_lcell_comb \logica_1|counter[11]~54 (
// Equation(s):
// \logica_1|counter[11]~54_combout  = (\logica_1|counter [11] & (!\logica_1|counter[10]~53 )) # (!\logica_1|counter [11] & ((\logica_1|counter[10]~53 ) # (GND)))
// \logica_1|counter[11]~55  = CARRY((!\logica_1|counter[10]~53 ) # (!\logica_1|counter [11]))

	.dataa(\logica_1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[10]~53 ),
	.combout(\logica_1|counter[11]~54_combout ),
	.cout(\logica_1|counter[11]~55 ));
// synopsys translate_off
defparam \logica_1|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \logica_1|counter[11] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[11] .is_wysiwyg = "true";
defparam \logica_1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N24
fiftyfivenm_lcell_comb \logica_1|counter[12]~56 (
// Equation(s):
// \logica_1|counter[12]~56_combout  = (\logica_1|counter [12] & (\logica_1|counter[11]~55  $ (GND))) # (!\logica_1|counter [12] & (!\logica_1|counter[11]~55  & VCC))
// \logica_1|counter[12]~57  = CARRY((\logica_1|counter [12] & !\logica_1|counter[11]~55 ))

	.dataa(gnd),
	.datab(\logica_1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[11]~55 ),
	.combout(\logica_1|counter[12]~56_combout ),
	.cout(\logica_1|counter[12]~57 ));
// synopsys translate_off
defparam \logica_1|counter[12]~56 .lut_mask = 16'hC30C;
defparam \logica_1|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \logica_1|counter[12] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[12] .is_wysiwyg = "true";
defparam \logica_1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
fiftyfivenm_lcell_comb \logica_1|counter[13]~58 (
// Equation(s):
// \logica_1|counter[13]~58_combout  = (\logica_1|counter [13] & (!\logica_1|counter[12]~57 )) # (!\logica_1|counter [13] & ((\logica_1|counter[12]~57 ) # (GND)))
// \logica_1|counter[13]~59  = CARRY((!\logica_1|counter[12]~57 ) # (!\logica_1|counter [13]))

	.dataa(\logica_1|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[12]~57 ),
	.combout(\logica_1|counter[13]~58_combout ),
	.cout(\logica_1|counter[13]~59 ));
// synopsys translate_off
defparam \logica_1|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N27
dffeas \logica_1|counter[13] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[13] .is_wysiwyg = "true";
defparam \logica_1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
fiftyfivenm_lcell_comb \logica_1|counter[14]~60 (
// Equation(s):
// \logica_1|counter[14]~60_combout  = (\logica_1|counter [14] & (\logica_1|counter[13]~59  $ (GND))) # (!\logica_1|counter [14] & (!\logica_1|counter[13]~59  & VCC))
// \logica_1|counter[14]~61  = CARRY((\logica_1|counter [14] & !\logica_1|counter[13]~59 ))

	.dataa(gnd),
	.datab(\logica_1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[13]~59 ),
	.combout(\logica_1|counter[14]~60_combout ),
	.cout(\logica_1|counter[14]~61 ));
// synopsys translate_off
defparam \logica_1|counter[14]~60 .lut_mask = 16'hC30C;
defparam \logica_1|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \logica_1|counter[14] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[14] .is_wysiwyg = "true";
defparam \logica_1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N30
fiftyfivenm_lcell_comb \logica_1|counter[15]~62 (
// Equation(s):
// \logica_1|counter[15]~62_combout  = (\logica_1|counter [15] & (!\logica_1|counter[14]~61 )) # (!\logica_1|counter [15] & ((\logica_1|counter[14]~61 ) # (GND)))
// \logica_1|counter[15]~63  = CARRY((!\logica_1|counter[14]~61 ) # (!\logica_1|counter [15]))

	.dataa(\logica_1|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[14]~61 ),
	.combout(\logica_1|counter[15]~62_combout ),
	.cout(\logica_1|counter[15]~63 ));
// synopsys translate_off
defparam \logica_1|counter[15]~62 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \logica_1|counter[15] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[15]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[15] .is_wysiwyg = "true";
defparam \logica_1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N0
fiftyfivenm_lcell_comb \logica_1|counter[16]~64 (
// Equation(s):
// \logica_1|counter[16]~64_combout  = (\logica_1|counter [16] & (\logica_1|counter[15]~63  $ (GND))) # (!\logica_1|counter [16] & (!\logica_1|counter[15]~63  & VCC))
// \logica_1|counter[16]~65  = CARRY((\logica_1|counter [16] & !\logica_1|counter[15]~63 ))

	.dataa(\logica_1|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[15]~63 ),
	.combout(\logica_1|counter[16]~64_combout ),
	.cout(\logica_1|counter[16]~65 ));
// synopsys translate_off
defparam \logica_1|counter[16]~64 .lut_mask = 16'hA50A;
defparam \logica_1|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N21
dffeas \logica_1|counter[16] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|counter[16]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[16] .is_wysiwyg = "true";
defparam \logica_1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N2
fiftyfivenm_lcell_comb \logica_1|counter[17]~66 (
// Equation(s):
// \logica_1|counter[17]~66_combout  = (\logica_1|counter [17] & (!\logica_1|counter[16]~65 )) # (!\logica_1|counter [17] & ((\logica_1|counter[16]~65 ) # (GND)))
// \logica_1|counter[17]~67  = CARRY((!\logica_1|counter[16]~65 ) # (!\logica_1|counter [17]))

	.dataa(gnd),
	.datab(\logica_1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[16]~65 ),
	.combout(\logica_1|counter[17]~66_combout ),
	.cout(\logica_1|counter[17]~67 ));
// synopsys translate_off
defparam \logica_1|counter[17]~66 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N19
dffeas \logica_1|counter[17] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|counter[17]~66_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[17] .is_wysiwyg = "true";
defparam \logica_1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N4
fiftyfivenm_lcell_comb \logica_1|counter[18]~68 (
// Equation(s):
// \logica_1|counter[18]~68_combout  = (\logica_1|counter [18] & (\logica_1|counter[17]~67  $ (GND))) # (!\logica_1|counter [18] & (!\logica_1|counter[17]~67  & VCC))
// \logica_1|counter[18]~69  = CARRY((\logica_1|counter [18] & !\logica_1|counter[17]~67 ))

	.dataa(gnd),
	.datab(\logica_1|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[17]~67 ),
	.combout(\logica_1|counter[18]~68_combout ),
	.cout(\logica_1|counter[18]~69 ));
// synopsys translate_off
defparam \logica_1|counter[18]~68 .lut_mask = 16'hC30C;
defparam \logica_1|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \logica_1|counter[18] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[18] .is_wysiwyg = "true";
defparam \logica_1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N6
fiftyfivenm_lcell_comb \logica_1|counter[19]~70 (
// Equation(s):
// \logica_1|counter[19]~70_combout  = (\logica_1|counter [19] & (!\logica_1|counter[18]~69 )) # (!\logica_1|counter [19] & ((\logica_1|counter[18]~69 ) # (GND)))
// \logica_1|counter[19]~71  = CARRY((!\logica_1|counter[18]~69 ) # (!\logica_1|counter [19]))

	.dataa(\logica_1|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[18]~69 ),
	.combout(\logica_1|counter[19]~70_combout ),
	.cout(\logica_1|counter[19]~71 ));
// synopsys translate_off
defparam \logica_1|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N7
dffeas \logica_1|counter[19] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[19] .is_wysiwyg = "true";
defparam \logica_1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N8
fiftyfivenm_lcell_comb \logica_1|counter[20]~72 (
// Equation(s):
// \logica_1|counter[20]~72_combout  = (\logica_1|counter [20] & (\logica_1|counter[19]~71  $ (GND))) # (!\logica_1|counter [20] & (!\logica_1|counter[19]~71  & VCC))
// \logica_1|counter[20]~73  = CARRY((\logica_1|counter [20] & !\logica_1|counter[19]~71 ))

	.dataa(gnd),
	.datab(\logica_1|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[19]~71 ),
	.combout(\logica_1|counter[20]~72_combout ),
	.cout(\logica_1|counter[20]~73 ));
// synopsys translate_off
defparam \logica_1|counter[20]~72 .lut_mask = 16'hC30C;
defparam \logica_1|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N9
dffeas \logica_1|counter[20] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[20] .is_wysiwyg = "true";
defparam \logica_1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N10
fiftyfivenm_lcell_comb \logica_1|counter[21]~74 (
// Equation(s):
// \logica_1|counter[21]~74_combout  = (\logica_1|counter [21] & (!\logica_1|counter[20]~73 )) # (!\logica_1|counter [21] & ((\logica_1|counter[20]~73 ) # (GND)))
// \logica_1|counter[21]~75  = CARRY((!\logica_1|counter[20]~73 ) # (!\logica_1|counter [21]))

	.dataa(\logica_1|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[20]~73 ),
	.combout(\logica_1|counter[21]~74_combout ),
	.cout(\logica_1|counter[21]~75 ));
// synopsys translate_off
defparam \logica_1|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \logica_1|counter[21] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[21] .is_wysiwyg = "true";
defparam \logica_1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N12
fiftyfivenm_lcell_comb \logica_1|counter[22]~76 (
// Equation(s):
// \logica_1|counter[22]~76_combout  = (\logica_1|counter [22] & (\logica_1|counter[21]~75  $ (GND))) # (!\logica_1|counter [22] & (!\logica_1|counter[21]~75  & VCC))
// \logica_1|counter[22]~77  = CARRY((\logica_1|counter [22] & !\logica_1|counter[21]~75 ))

	.dataa(\logica_1|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[21]~75 ),
	.combout(\logica_1|counter[22]~76_combout ),
	.cout(\logica_1|counter[22]~77 ));
// synopsys translate_off
defparam \logica_1|counter[22]~76 .lut_mask = 16'hA50A;
defparam \logica_1|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N13
dffeas \logica_1|counter[22] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[22] .is_wysiwyg = "true";
defparam \logica_1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N14
fiftyfivenm_lcell_comb \logica_1|counter[23]~78 (
// Equation(s):
// \logica_1|counter[23]~78_combout  = (\logica_1|counter [23] & (!\logica_1|counter[22]~77 )) # (!\logica_1|counter [23] & ((\logica_1|counter[22]~77 ) # (GND)))
// \logica_1|counter[23]~79  = CARRY((!\logica_1|counter[22]~77 ) # (!\logica_1|counter [23]))

	.dataa(gnd),
	.datab(\logica_1|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[22]~77 ),
	.combout(\logica_1|counter[23]~78_combout ),
	.cout(\logica_1|counter[23]~79 ));
// synopsys translate_off
defparam \logica_1|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N15
dffeas \logica_1|counter[23] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[23] .is_wysiwyg = "true";
defparam \logica_1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N16
fiftyfivenm_lcell_comb \logica_1|LessThan0~0 (
// Equation(s):
// \logica_1|LessThan0~0_combout  = (!\logica_1|counter [22] & (!\logica_1|counter [21] & (!\logica_1|counter [23] & !\logica_1|counter [20])))

	.dataa(\logica_1|counter [22]),
	.datab(\logica_1|counter [21]),
	.datac(\logica_1|counter [23]),
	.datad(\logica_1|counter [20]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~0 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N10
fiftyfivenm_lcell_comb \logica_1|LessThan0~6 (
// Equation(s):
// \logica_1|LessThan0~6_combout  = (!\logica_1|counter [13] & (!\logica_1|counter [14] & (!\logica_1|counter [15] & !\logica_1|counter [12])))

	.dataa(\logica_1|counter [13]),
	.datab(\logica_1|counter [14]),
	.datac(\logica_1|counter [15]),
	.datad(\logica_1|counter [12]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~6 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N0
fiftyfivenm_lcell_comb \logica_1|LessThan0~4 (
// Equation(s):
// \logica_1|LessThan0~4_combout  = (!\logica_1|counter [7] & (!\logica_1|counter [4] & (!\logica_1|counter [6] & !\logica_1|counter [5])))

	.dataa(\logica_1|counter [7]),
	.datab(\logica_1|counter [4]),
	.datac(\logica_1|counter [6]),
	.datad(\logica_1|counter [5]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~4 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
fiftyfivenm_lcell_comb \logica_1|LessThan0~5 (
// Equation(s):
// \logica_1|LessThan0~5_combout  = (!\logica_1|counter [10] & (!\logica_1|counter [8] & (!\logica_1|counter [11] & !\logica_1|counter [9])))

	.dataa(\logica_1|counter [10]),
	.datab(\logica_1|counter [8]),
	.datac(\logica_1|counter [11]),
	.datad(\logica_1|counter [9]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~5 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N0
fiftyfivenm_lcell_comb \logica_1|LessThan0~7 (
// Equation(s):
// \logica_1|LessThan0~7_combout  = (!\logica_1|counter [16] & (!\logica_1|counter [19] & (!\logica_1|counter [18] & !\logica_1|counter [17])))

	.dataa(\logica_1|counter [16]),
	.datab(\logica_1|counter [19]),
	.datac(\logica_1|counter [18]),
	.datad(\logica_1|counter [17]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~7 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N22
fiftyfivenm_lcell_comb \logica_1|LessThan0~8 (
// Equation(s):
// \logica_1|LessThan0~8_combout  = (\logica_1|LessThan0~6_combout  & (\logica_1|LessThan0~4_combout  & (\logica_1|LessThan0~5_combout  & \logica_1|LessThan0~7_combout )))

	.dataa(\logica_1|LessThan0~6_combout ),
	.datab(\logica_1|LessThan0~4_combout ),
	.datac(\logica_1|LessThan0~5_combout ),
	.datad(\logica_1|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\logica_1|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~8 .lut_mask = 16'h8000;
defparam \logica_1|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N16
fiftyfivenm_lcell_comb \logica_1|counter[24]~80 (
// Equation(s):
// \logica_1|counter[24]~80_combout  = (\logica_1|counter [24] & (\logica_1|counter[23]~79  $ (GND))) # (!\logica_1|counter [24] & (!\logica_1|counter[23]~79  & VCC))
// \logica_1|counter[24]~81  = CARRY((\logica_1|counter [24] & !\logica_1|counter[23]~79 ))

	.dataa(gnd),
	.datab(\logica_1|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[23]~79 ),
	.combout(\logica_1|counter[24]~80_combout ),
	.cout(\logica_1|counter[24]~81 ));
// synopsys translate_off
defparam \logica_1|counter[24]~80 .lut_mask = 16'hC30C;
defparam \logica_1|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \logica_1|counter[24] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[24] .is_wysiwyg = "true";
defparam \logica_1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N18
fiftyfivenm_lcell_comb \logica_1|counter[25]~82 (
// Equation(s):
// \logica_1|counter[25]~82_combout  = (\logica_1|counter [25] & (!\logica_1|counter[24]~81 )) # (!\logica_1|counter [25] & ((\logica_1|counter[24]~81 ) # (GND)))
// \logica_1|counter[25]~83  = CARRY((!\logica_1|counter[24]~81 ) # (!\logica_1|counter [25]))

	.dataa(gnd),
	.datab(\logica_1|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[24]~81 ),
	.combout(\logica_1|counter[25]~82_combout ),
	.cout(\logica_1|counter[25]~83 ));
// synopsys translate_off
defparam \logica_1|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \logica_1|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \logica_1|counter[25] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[25] .is_wysiwyg = "true";
defparam \logica_1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N20
fiftyfivenm_lcell_comb \logica_1|counter[26]~84 (
// Equation(s):
// \logica_1|counter[26]~84_combout  = (\logica_1|counter [26] & (\logica_1|counter[25]~83  $ (GND))) # (!\logica_1|counter [26] & (!\logica_1|counter[25]~83  & VCC))
// \logica_1|counter[26]~85  = CARRY((\logica_1|counter [26] & !\logica_1|counter[25]~83 ))

	.dataa(gnd),
	.datab(\logica_1|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[25]~83 ),
	.combout(\logica_1|counter[26]~84_combout ),
	.cout(\logica_1|counter[26]~85 ));
// synopsys translate_off
defparam \logica_1|counter[26]~84 .lut_mask = 16'hC30C;
defparam \logica_1|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N21
dffeas \logica_1|counter[26] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[26] .is_wysiwyg = "true";
defparam \logica_1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N22
fiftyfivenm_lcell_comb \logica_1|counter[27]~86 (
// Equation(s):
// \logica_1|counter[27]~86_combout  = (\logica_1|counter [27] & (!\logica_1|counter[26]~85 )) # (!\logica_1|counter [27] & ((\logica_1|counter[26]~85 ) # (GND)))
// \logica_1|counter[27]~87  = CARRY((!\logica_1|counter[26]~85 ) # (!\logica_1|counter [27]))

	.dataa(\logica_1|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[26]~85 ),
	.combout(\logica_1|counter[27]~86_combout ),
	.cout(\logica_1|counter[27]~87 ));
// synopsys translate_off
defparam \logica_1|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N23
dffeas \logica_1|counter[27] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[27] .is_wysiwyg = "true";
defparam \logica_1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N24
fiftyfivenm_lcell_comb \logica_1|counter[28]~88 (
// Equation(s):
// \logica_1|counter[28]~88_combout  = (\logica_1|counter [28] & (\logica_1|counter[27]~87  $ (GND))) # (!\logica_1|counter [28] & (!\logica_1|counter[27]~87  & VCC))
// \logica_1|counter[28]~89  = CARRY((\logica_1|counter [28] & !\logica_1|counter[27]~87 ))

	.dataa(gnd),
	.datab(\logica_1|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[27]~87 ),
	.combout(\logica_1|counter[28]~88_combout ),
	.cout(\logica_1|counter[28]~89 ));
// synopsys translate_off
defparam \logica_1|counter[28]~88 .lut_mask = 16'hC30C;
defparam \logica_1|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \logica_1|counter[28] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[28] .is_wysiwyg = "true";
defparam \logica_1|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N26
fiftyfivenm_lcell_comb \logica_1|counter[29]~90 (
// Equation(s):
// \logica_1|counter[29]~90_combout  = (\logica_1|counter [29] & (!\logica_1|counter[28]~89 )) # (!\logica_1|counter [29] & ((\logica_1|counter[28]~89 ) # (GND)))
// \logica_1|counter[29]~91  = CARRY((!\logica_1|counter[28]~89 ) # (!\logica_1|counter [29]))

	.dataa(\logica_1|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[28]~89 ),
	.combout(\logica_1|counter[29]~90_combout ),
	.cout(\logica_1|counter[29]~91 ));
// synopsys translate_off
defparam \logica_1|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \logica_1|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N27
dffeas \logica_1|counter[29] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[29] .is_wysiwyg = "true";
defparam \logica_1|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N28
fiftyfivenm_lcell_comb \logica_1|counter[30]~92 (
// Equation(s):
// \logica_1|counter[30]~92_combout  = (\logica_1|counter [30] & (\logica_1|counter[29]~91  $ (GND))) # (!\logica_1|counter [30] & (!\logica_1|counter[29]~91  & VCC))
// \logica_1|counter[30]~93  = CARRY((\logica_1|counter [30] & !\logica_1|counter[29]~91 ))

	.dataa(gnd),
	.datab(\logica_1|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\logica_1|counter[29]~91 ),
	.combout(\logica_1|counter[30]~92_combout ),
	.cout(\logica_1|counter[30]~93 ));
// synopsys translate_off
defparam \logica_1|counter[30]~92 .lut_mask = 16'hC30C;
defparam \logica_1|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N29
dffeas \logica_1|counter[30] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[30] .is_wysiwyg = "true";
defparam \logica_1|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N18
fiftyfivenm_lcell_comb \logica_1|LessThan0~2 (
// Equation(s):
// \logica_1|LessThan0~2_combout  = (!\logica_1|counter [28] & !\logica_1|counter [29])

	.dataa(\logica_1|counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|counter [29]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~2 .lut_mask = 16'h0055;
defparam \logica_1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y3_N30
fiftyfivenm_lcell_comb \logica_1|counter[31]~94 (
// Equation(s):
// \logica_1|counter[31]~94_combout  = \logica_1|counter [31] $ (\logica_1|counter[30]~93 )

	.dataa(\logica_1|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\logica_1|counter[30]~93 ),
	.combout(\logica_1|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \logica_1|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y3_N31
dffeas \logica_1|counter[31] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\logica_1|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|counter[31] .is_wysiwyg = "true";
defparam \logica_1|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N6
fiftyfivenm_lcell_comb \logica_1|LessThan0~1 (
// Equation(s):
// \logica_1|LessThan0~1_combout  = (!\logica_1|counter [24] & (!\logica_1|counter [26] & (!\logica_1|counter [27] & !\logica_1|counter [25])))

	.dataa(\logica_1|counter [24]),
	.datab(\logica_1|counter [26]),
	.datac(\logica_1|counter [27]),
	.datad(\logica_1|counter [25]),
	.cin(gnd),
	.combout(\logica_1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~1 .lut_mask = 16'h0001;
defparam \logica_1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N6
fiftyfivenm_lcell_comb \logica_1|LessThan0~3 (
// Equation(s):
// \logica_1|LessThan0~3_combout  = (!\logica_1|counter [30] & (\logica_1|LessThan0~2_combout  & (!\logica_1|counter [31] & \logica_1|LessThan0~1_combout )))

	.dataa(\logica_1|counter [30]),
	.datab(\logica_1|LessThan0~2_combout ),
	.datac(\logica_1|counter [31]),
	.datad(\logica_1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\logica_1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~3 .lut_mask = 16'h0400;
defparam \logica_1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N30
fiftyfivenm_lcell_comb \logica_1|LessThan0~9 (
// Equation(s):
// \logica_1|LessThan0~9_combout  = (((!\logica_1|LessThan0~3_combout ) # (!\logica_1|LessThan0~8_combout )) # (!\logica_1|LessThan0~0_combout )) # (!\logica_1|LessThan0~11_combout )

	.dataa(\logica_1|LessThan0~11_combout ),
	.datab(\logica_1|LessThan0~0_combout ),
	.datac(\logica_1|LessThan0~8_combout ),
	.datad(\logica_1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\logica_1|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|LessThan0~9 .lut_mask = 16'h7FFF;
defparam \logica_1|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N15
dffeas \logica_1|actual.S2 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S2 .is_wysiwyg = "true";
defparam \logica_1|actual.S2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \logica_1|actual.S3 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S2~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S3 .is_wysiwyg = "true";
defparam \logica_1|actual.S3 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N3
dffeas \logica_1|actual.S4 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S3~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S4 .is_wysiwyg = "true";
defparam \logica_1|actual.S4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N8
fiftyfivenm_lcell_comb \logica_1|actual.S5~feeder (
// Equation(s):
// \logica_1|actual.S5~feeder_combout  = \logica_1|actual.S4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|actual.S4~q ),
	.cin(gnd),
	.combout(\logica_1|actual.S5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S5~feeder .lut_mask = 16'hFF00;
defparam \logica_1|actual.S5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N9
dffeas \logica_1|actual.S5 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S5~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S5 .is_wysiwyg = "true";
defparam \logica_1|actual.S5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N9
dffeas \logica_1|actual.S6 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S5~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S6 .is_wysiwyg = "true";
defparam \logica_1|actual.S6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \logica_1|actual.S7 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S6~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S7 .is_wysiwyg = "true";
defparam \logica_1|actual.S7 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N21
dffeas \logica_1|actual.S8 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S7~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S8 .is_wysiwyg = "true";
defparam \logica_1|actual.S8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N0
fiftyfivenm_lcell_comb \logica_1|actual.S9~feeder (
// Equation(s):
// \logica_1|actual.S9~feeder_combout  = \logica_1|actual.S8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\logica_1|actual.S8~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\logica_1|actual.S9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S9~feeder .lut_mask = 16'hF0F0;
defparam \logica_1|actual.S9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \logica_1|actual.S9 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S9~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S9 .is_wysiwyg = "true";
defparam \logica_1|actual.S9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N28
fiftyfivenm_lcell_comb \logica_1|actual.S10~feeder (
// Equation(s):
// \logica_1|actual.S10~feeder_combout  = \logica_1|actual.S9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\logica_1|actual.S9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\logica_1|actual.S10~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S10~feeder .lut_mask = 16'hF0F0;
defparam \logica_1|actual.S10~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \logica_1|actual.S10 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S10~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S10 .is_wysiwyg = "true";
defparam \logica_1|actual.S10 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N15
dffeas \logica_1|actual.S11 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S10~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S11 .is_wysiwyg = "true";
defparam \logica_1|actual.S11 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N27
dffeas \logica_1|actual.S12 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S11~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S12 .is_wysiwyg = "true";
defparam \logica_1|actual.S12 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \logica_1|actual.S13 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S12~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S13 .is_wysiwyg = "true";
defparam \logica_1|actual.S13 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \logica_1|actual.S14 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S13~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S14 .is_wysiwyg = "true";
defparam \logica_1|actual.S14 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \logica_1|actual.S15 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S14~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S15 .is_wysiwyg = "true";
defparam \logica_1|actual.S15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N6
fiftyfivenm_lcell_comb \logica_1|actual.S16~feeder (
// Equation(s):
// \logica_1|actual.S16~feeder_combout  = \logica_1|actual.S15~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\logica_1|actual.S15~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\logica_1|actual.S16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S16~feeder .lut_mask = 16'hF0F0;
defparam \logica_1|actual.S16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \logica_1|actual.S16 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S16~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S16 .is_wysiwyg = "true";
defparam \logica_1|actual.S16 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \logica_1|actual.S17 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S16~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S17 .is_wysiwyg = "true";
defparam \logica_1|actual.S17 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \logica_1|actual.S18 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\logica_1|actual.S17~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S18 .is_wysiwyg = "true";
defparam \logica_1|actual.S18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N24
fiftyfivenm_lcell_comb \logica_1|actual.S19~feeder (
// Equation(s):
// \logica_1|actual.S19~feeder_combout  = \logica_1|actual.S18~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|actual.S18~q ),
	.cin(gnd),
	.combout(\logica_1|actual.S19~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S19~feeder .lut_mask = 16'hFF00;
defparam \logica_1|actual.S19~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \logica_1|actual.S19 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S19~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S19 .is_wysiwyg = "true";
defparam \logica_1|actual.S19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N20
fiftyfivenm_lcell_comb \logica_1|actual.S0~0 (
// Equation(s):
// \logica_1|actual.S0~0_combout  = !\logica_1|actual.S19~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|actual.S19~q ),
	.cin(gnd),
	.combout(\logica_1|actual.S0~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S0~0 .lut_mask = 16'h00FF;
defparam \logica_1|actual.S0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N21
dffeas \logica_1|actual.S0 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S0 .is_wysiwyg = "true";
defparam \logica_1|actual.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N12
fiftyfivenm_lcell_comb \logica_1|actual.S1~0 (
// Equation(s):
// \logica_1|actual.S1~0_combout  = !\logica_1|actual.S0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\logica_1|actual.S0~q ),
	.cin(gnd),
	.combout(\logica_1|actual.S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|actual.S1~0 .lut_mask = 16'h00FF;
defparam \logica_1|actual.S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \logica_1|actual.S1 (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|actual.S1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\logica_1|LessThan0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\logica_1|actual.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \logica_1|actual.S1 .is_wysiwyg = "true";
defparam \logica_1|actual.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N12
fiftyfivenm_lcell_comb \logica_1|WideOr4~0 (
// Equation(s):
// \logica_1|WideOr4~0_combout  = (!\logica_1|actual.S2~q  & (!\logica_1|actual.S3~q  & !\logica_1|actual.S4~q ))

	.dataa(\logica_1|actual.S2~q ),
	.datab(\logica_1|actual.S3~q ),
	.datac(gnd),
	.datad(\logica_1|actual.S4~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr4~0 .lut_mask = 16'h0011;
defparam \logica_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
fiftyfivenm_lcell_comb \sem_a_led_0|Decoder1~0 (
// Equation(s):
// \sem_a_led_0|Decoder1~0_combout  = (!\logica_1|actual.S1~q  & (\logica_1|actual.S0~q  & \logica_1|WideOr4~0_combout ))

	.dataa(gnd),
	.datab(\logica_1|actual.S1~q ),
	.datac(\logica_1|actual.S0~q ),
	.datad(\logica_1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\sem_a_led_0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_0|Decoder1~0 .lut_mask = 16'h3000;
defparam \sem_a_led_0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \sem_a_led_0|semafOut[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_0|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_0|semafOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_0|semafOut[0] .is_wysiwyg = "true";
defparam \sem_a_led_0|semafOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
fiftyfivenm_lcell_comb \sem_a_led_0|Decoder0~0 (
// Equation(s):
// \sem_a_led_0|Decoder0~0_combout  = (\logica_1|actual.S0~q  & (!\logica_1|actual.S1~q  & (\logica_1|actual.S4~q  & !\logica_1|actual.S2~q )))

	.dataa(\logica_1|actual.S0~q ),
	.datab(\logica_1|actual.S1~q ),
	.datac(\logica_1|actual.S4~q ),
	.datad(\logica_1|actual.S2~q ),
	.cin(gnd),
	.combout(\sem_a_led_0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_0|Decoder0~0 .lut_mask = 16'h0020;
defparam \sem_a_led_0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \sem_a_led_0|semafOut[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_0|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_0|semafOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_0|semafOut[1] .is_wysiwyg = "true";
defparam \sem_a_led_0|semafOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
fiftyfivenm_lcell_comb \logica_1|WideOr2~0 (
// Equation(s):
// \logica_1|WideOr2~0_combout  = (\logica_1|actual.S3~q ) # ((\logica_1|actual.S4~q ) # ((\logica_1|actual.S1~q ) # (!\logica_1|actual.S0~q )))

	.dataa(\logica_1|actual.S3~q ),
	.datab(\logica_1|actual.S4~q ),
	.datac(\logica_1|actual.S1~q ),
	.datad(\logica_1|actual.S0~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr2~0 .lut_mask = 16'hFEFF;
defparam \logica_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
fiftyfivenm_lcell_comb \logica_1|WideOr1 (
// Equation(s):
// \logica_1|WideOr1~combout  = (\logica_1|actual.S1~q ) # ((\logica_1|actual.S2~q ) # (!\logica_1|actual.S0~q ))

	.dataa(gnd),
	.datab(\logica_1|actual.S1~q ),
	.datac(\logica_1|actual.S0~q ),
	.datad(\logica_1|actual.S2~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr1 .lut_mask = 16'hFFCF;
defparam \logica_1|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
fiftyfivenm_lcell_comb \logica_1|WideOr3 (
// Equation(s):
// \logica_1|WideOr3~combout  = (\logica_1|actual.S4~q ) # ((\logica_1|actual.S1~q ) # (\logica_1|actual.S2~q ))

	.dataa(gnd),
	.datab(\logica_1|actual.S4~q ),
	.datac(\logica_1|actual.S1~q ),
	.datad(\logica_1|actual.S2~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr3 .lut_mask = 16'hFFFC;
defparam \logica_1|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
fiftyfivenm_lcell_comb \sem_a_led_0|blink~0 (
// Equation(s):
// \sem_a_led_0|blink~0_combout  = \sem_a_led_0|blink~q  $ (((\logica_1|WideOr2~0_combout  & (\logica_1|WideOr1~combout  $ (!\logica_1|WideOr3~combout )))))

	.dataa(\logica_1|WideOr2~0_combout ),
	.datab(\logica_1|WideOr1~combout ),
	.datac(\sem_a_led_0|blink~q ),
	.datad(\logica_1|WideOr3~combout ),
	.cin(gnd),
	.combout(\sem_a_led_0|blink~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_0|blink~0 .lut_mask = 16'h78D2;
defparam \sem_a_led_0|blink~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \sem_a_led_0|blink (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_0|blink~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_0|blink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_0|blink .is_wysiwyg = "true";
defparam \sem_a_led_0|blink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
fiftyfivenm_lcell_comb \sem_a_led_0|Mux1~0 (
// Equation(s):
// \sem_a_led_0|Mux1~0_combout  = (\logica_1|WideOr1~combout ) # ((\logica_1|WideOr2~0_combout  & (!\sem_a_led_0|blink~q  & !\logica_1|WideOr3~combout )))

	.dataa(\logica_1|WideOr2~0_combout ),
	.datab(\logica_1|WideOr1~combout ),
	.datac(\sem_a_led_0|blink~q ),
	.datad(\logica_1|WideOr3~combout ),
	.cin(gnd),
	.combout(\sem_a_led_0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_0|Mux1~0 .lut_mask = 16'hCCCE;
defparam \sem_a_led_0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \sem_a_led_0|semafOut[2] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_0|semafOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_0|semafOut[2] .is_wysiwyg = "true";
defparam \sem_a_led_0|semafOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
fiftyfivenm_lcell_comb \sem_a_led_0|Mux0~0 (
// Equation(s):
// \sem_a_led_0|Mux0~0_combout  = (\logica_1|WideOr1~combout  & (((\logica_1|WideOr2~0_combout  & !\sem_a_led_0|blink~q )) # (!\logica_1|WideOr3~combout )))

	.dataa(\logica_1|WideOr2~0_combout ),
	.datab(\logica_1|WideOr1~combout ),
	.datac(\sem_a_led_0|blink~q ),
	.datad(\logica_1|WideOr3~combout ),
	.cin(gnd),
	.combout(\sem_a_led_0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_0|Mux0~0 .lut_mask = 16'h08CC;
defparam \sem_a_led_0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \sem_a_led_0|semafOut[3] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_0|semafOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_0|semafOut[3] .is_wysiwyg = "true";
defparam \sem_a_led_0|semafOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
fiftyfivenm_lcell_comb \sem_a_led_1|Decoder1~0 (
// Equation(s):
// \sem_a_led_1|Decoder1~0_combout  = (!\logica_1|actual.S6~q  & (\logica_1|WideOr4~0_combout  & (!\logica_1|actual.S5~q  & !\logica_1|actual.S7~q )))

	.dataa(\logica_1|actual.S6~q ),
	.datab(\logica_1|WideOr4~0_combout ),
	.datac(\logica_1|actual.S5~q ),
	.datad(\logica_1|actual.S7~q ),
	.cin(gnd),
	.combout(\sem_a_led_1|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_1|Decoder1~0 .lut_mask = 16'h0004;
defparam \sem_a_led_1|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \sem_a_led_1|semafOut[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_1|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_1|semafOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_1|semafOut[0] .is_wysiwyg = "true";
defparam \sem_a_led_1|semafOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N2
fiftyfivenm_lcell_comb \logica_1|WideOr5 (
// Equation(s):
// \logica_1|WideOr5~combout  = (\logica_1|actual.S2~q ) # ((\logica_1|actual.S3~q ) # ((\logica_1|actual.S4~q ) # (\logica_1|actual.S7~q )))

	.dataa(\logica_1|actual.S2~q ),
	.datab(\logica_1|actual.S3~q ),
	.datac(\logica_1|actual.S4~q ),
	.datad(\logica_1|actual.S7~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr5 .lut_mask = 16'hFFFE;
defparam \logica_1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
fiftyfivenm_lcell_comb \sem_a_led_1|Decoder0~0 (
// Equation(s):
// \sem_a_led_1|Decoder0~0_combout  = (!\logica_1|actual.S6~q  & (\logica_1|WideOr4~0_combout  & (\logica_1|WideOr5~combout  & !\logica_1|actual.S5~q )))

	.dataa(\logica_1|actual.S6~q ),
	.datab(\logica_1|WideOr4~0_combout ),
	.datac(\logica_1|WideOr5~combout ),
	.datad(\logica_1|actual.S5~q ),
	.cin(gnd),
	.combout(\sem_a_led_1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_1|Decoder0~0 .lut_mask = 16'h0040;
defparam \sem_a_led_1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \sem_a_led_1|semafOut[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_1|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_1|semafOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_1|semafOut[1] .is_wysiwyg = "true";
defparam \sem_a_led_1|semafOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
fiftyfivenm_lcell_comb \logica_1|semaforo1~0 (
// Equation(s):
// \logica_1|semaforo1~0_combout  = (\logica_1|actual.S5~q ) # (\logica_1|actual.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\logica_1|actual.S5~q ),
	.datad(\logica_1|actual.S7~q ),
	.cin(gnd),
	.combout(\logica_1|semaforo1~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|semaforo1~0 .lut_mask = 16'hFFF0;
defparam \logica_1|semaforo1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
fiftyfivenm_lcell_comb \logica_1|WideOr4~1 (
// Equation(s):
// \logica_1|WideOr4~1_combout  = (!\logica_1|actual.S6~q  & (!\logica_1|actual.S5~q  & \logica_1|WideOr4~0_combout ))

	.dataa(\logica_1|actual.S6~q ),
	.datab(gnd),
	.datac(\logica_1|actual.S5~q ),
	.datad(\logica_1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\logica_1|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr4~1 .lut_mask = 16'h0500;
defparam \logica_1|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
fiftyfivenm_lcell_comb \sem_a_led_1|Mux2~0 (
// Equation(s):
// \sem_a_led_1|Mux2~0_combout  = \sem_a_led_1|blink~q  $ (((\logica_1|semaforo1~0_combout  & (\logica_1|WideOr5~combout  $ (\logica_1|WideOr4~1_combout ))) # (!\logica_1|semaforo1~0_combout  & (!\logica_1|WideOr5~combout  & !\logica_1|WideOr4~1_combout ))))

	.dataa(\logica_1|semaforo1~0_combout ),
	.datab(\logica_1|WideOr5~combout ),
	.datac(\sem_a_led_1|blink~q ),
	.datad(\logica_1|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\sem_a_led_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_1|Mux2~0 .lut_mask = 16'hD269;
defparam \sem_a_led_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \sem_a_led_1|blink (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_1|blink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_1|blink .is_wysiwyg = "true";
defparam \sem_a_led_1|blink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
fiftyfivenm_lcell_comb \sem_a_led_1|Mux1~0 (
// Equation(s):
// \sem_a_led_1|Mux1~0_combout  = (!\logica_1|WideOr4~1_combout  & (((\logica_1|semaforo1~0_combout ) # (\logica_1|WideOr5~combout )) # (!\sem_a_led_1|blink~q )))

	.dataa(\sem_a_led_1|blink~q ),
	.datab(\logica_1|semaforo1~0_combout ),
	.datac(\logica_1|WideOr5~combout ),
	.datad(\logica_1|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\sem_a_led_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_1|Mux1~0 .lut_mask = 16'h00FD;
defparam \sem_a_led_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \sem_a_led_1|semafOut[2] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_1|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_1|semafOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_1|semafOut[2] .is_wysiwyg = "true";
defparam \sem_a_led_1|semafOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
fiftyfivenm_lcell_comb \sem_a_led_1|Mux0~0 (
// Equation(s):
// \sem_a_led_1|Mux0~0_combout  = (!\logica_1|WideOr4~1_combout  & ((\sem_a_led_1|blink~q  & (\logica_1|semaforo1~0_combout  & !\logica_1|WideOr5~combout )) # (!\sem_a_led_1|blink~q  & ((\logica_1|semaforo1~0_combout ) # (!\logica_1|WideOr5~combout )))))

	.dataa(\sem_a_led_1|blink~q ),
	.datab(\logica_1|semaforo1~0_combout ),
	.datac(\logica_1|WideOr5~combout ),
	.datad(\logica_1|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\sem_a_led_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_1|Mux0~0 .lut_mask = 16'h004D;
defparam \sem_a_led_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \sem_a_led_1|semafOut[3] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_1|semafOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_1|semafOut[3] .is_wysiwyg = "true";
defparam \sem_a_led_1|semafOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N28
fiftyfivenm_lcell_comb \logica_1|WideOr9~0 (
// Equation(s):
// \logica_1|WideOr9~0_combout  = (!\logica_1|actual.S12~q  & (!\logica_1|actual.S13~q  & !\logica_1|actual.S14~q ))

	.dataa(\logica_1|actual.S12~q ),
	.datab(gnd),
	.datac(\logica_1|actual.S13~q ),
	.datad(\logica_1|actual.S14~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr9~0 .lut_mask = 16'h0005;
defparam \logica_1|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N24
fiftyfivenm_lcell_comb \sem_a_led_2|Decoder1~0 (
// Equation(s):
// \sem_a_led_2|Decoder1~0_combout  = (!\logica_1|actual.S11~q  & (!\logica_1|actual.S10~q  & \logica_1|WideOr9~0_combout ))

	.dataa(gnd),
	.datab(\logica_1|actual.S11~q ),
	.datac(\logica_1|actual.S10~q ),
	.datad(\logica_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\sem_a_led_2|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_2|Decoder1~0 .lut_mask = 16'h0300;
defparam \sem_a_led_2|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \sem_a_led_2|semafOut[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_2|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_2|semafOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_2|semafOut[0] .is_wysiwyg = "true";
defparam \sem_a_led_2|semafOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N2
fiftyfivenm_lcell_comb \sem_a_led_2|Decoder0~0 (
// Equation(s):
// \sem_a_led_2|Decoder0~0_combout  = (!\logica_1|actual.S12~q  & (!\logica_1|actual.S11~q  & (!\logica_1|actual.S10~q  & \logica_1|actual.S14~q )))

	.dataa(\logica_1|actual.S12~q ),
	.datab(\logica_1|actual.S11~q ),
	.datac(\logica_1|actual.S10~q ),
	.datad(\logica_1|actual.S14~q ),
	.cin(gnd),
	.combout(\sem_a_led_2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_2|Decoder0~0 .lut_mask = 16'h0100;
defparam \sem_a_led_2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N3
dffeas \sem_a_led_2|semafOut[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_2|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_2|semafOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_2|semafOut[1] .is_wysiwyg = "true";
defparam \sem_a_led_2|semafOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
fiftyfivenm_lcell_comb \logica_1|WideOr8 (
// Equation(s):
// \logica_1|WideOr8~combout  = (\logica_1|actual.S11~q ) # ((\logica_1|actual.S12~q ) # (\logica_1|actual.S14~q ))

	.dataa(gnd),
	.datab(\logica_1|actual.S11~q ),
	.datac(\logica_1|actual.S12~q ),
	.datad(\logica_1|actual.S14~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr8 .lut_mask = 16'hFFFC;
defparam \logica_1|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
fiftyfivenm_lcell_comb \logica_1|WideOr7~0 (
// Equation(s):
// \logica_1|WideOr7~0_combout  = (\logica_1|actual.S13~q ) # ((\logica_1|actual.S11~q ) # ((\logica_1|actual.S14~q ) # (\logica_1|actual.S10~q )))

	.dataa(\logica_1|actual.S13~q ),
	.datab(\logica_1|actual.S11~q ),
	.datac(\logica_1|actual.S14~q ),
	.datad(\logica_1|actual.S10~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \logica_1|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N14
fiftyfivenm_lcell_comb \logica_1|WideOr6 (
// Equation(s):
// \logica_1|WideOr6~combout  = (\logica_1|actual.S10~q ) # ((\logica_1|actual.S11~q ) # (\logica_1|actual.S12~q ))

	.dataa(\logica_1|actual.S10~q ),
	.datab(gnd),
	.datac(\logica_1|actual.S11~q ),
	.datad(\logica_1|actual.S12~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr6 .lut_mask = 16'hFFFA;
defparam \logica_1|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
fiftyfivenm_lcell_comb \sem_a_led_2|blink~0 (
// Equation(s):
// \sem_a_led_2|blink~0_combout  = \sem_a_led_2|blink~q  $ (((\logica_1|WideOr7~0_combout  & (\logica_1|WideOr8~combout  $ (!\logica_1|WideOr6~combout )))))

	.dataa(\logica_1|WideOr8~combout ),
	.datab(\logica_1|WideOr7~0_combout ),
	.datac(\sem_a_led_2|blink~q ),
	.datad(\logica_1|WideOr6~combout ),
	.cin(gnd),
	.combout(\sem_a_led_2|blink~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_2|blink~0 .lut_mask = 16'h78B4;
defparam \sem_a_led_2|blink~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N9
dffeas \sem_a_led_2|blink (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_2|blink~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_2|blink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_2|blink .is_wysiwyg = "true";
defparam \sem_a_led_2|blink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N20
fiftyfivenm_lcell_comb \sem_a_led_2|Mux1~0 (
// Equation(s):
// \sem_a_led_2|Mux1~0_combout  = (\logica_1|WideOr6~combout ) # ((!\logica_1|WideOr8~combout  & (\logica_1|WideOr7~0_combout  & !\sem_a_led_2|blink~q )))

	.dataa(\logica_1|WideOr8~combout ),
	.datab(\logica_1|WideOr7~0_combout ),
	.datac(\sem_a_led_2|blink~q ),
	.datad(\logica_1|WideOr6~combout ),
	.cin(gnd),
	.combout(\sem_a_led_2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_2|Mux1~0 .lut_mask = 16'hFF04;
defparam \sem_a_led_2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N21
dffeas \sem_a_led_2|semafOut[2] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_2|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_2|semafOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_2|semafOut[2] .is_wysiwyg = "true";
defparam \sem_a_led_2|semafOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N18
fiftyfivenm_lcell_comb \sem_a_led_2|Mux0~0 (
// Equation(s):
// \sem_a_led_2|Mux0~0_combout  = (\logica_1|WideOr6~combout  & (((\logica_1|WideOr7~0_combout  & !\sem_a_led_2|blink~q )) # (!\logica_1|WideOr8~combout )))

	.dataa(\logica_1|WideOr8~combout ),
	.datab(\logica_1|WideOr7~0_combout ),
	.datac(\sem_a_led_2|blink~q ),
	.datad(\logica_1|WideOr6~combout ),
	.cin(gnd),
	.combout(\sem_a_led_2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_2|Mux0~0 .lut_mask = 16'h5D00;
defparam \sem_a_led_2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N19
dffeas \sem_a_led_2|semafOut[3] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_2|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_2|semafOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_2|semafOut[3] .is_wysiwyg = "true";
defparam \sem_a_led_2|semafOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
fiftyfivenm_lcell_comb \sem_a_led_3|Decoder1~0 (
// Equation(s):
// \sem_a_led_3|Decoder1~0_combout  = (!\logica_1|actual.S16~q  & (!\logica_1|actual.S15~q  & (!\logica_1|actual.S17~q  & \logica_1|WideOr9~0_combout )))

	.dataa(\logica_1|actual.S16~q ),
	.datab(\logica_1|actual.S15~q ),
	.datac(\logica_1|actual.S17~q ),
	.datad(\logica_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\sem_a_led_3|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_3|Decoder1~0 .lut_mask = 16'h0100;
defparam \sem_a_led_3|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \sem_a_led_3|semafOut[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_3|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_3|semafOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_3|semafOut[0] .is_wysiwyg = "true";
defparam \sem_a_led_3|semafOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N30
fiftyfivenm_lcell_comb \logica_1|WideOr10 (
// Equation(s):
// \logica_1|WideOr10~combout  = (\logica_1|actual.S13~q ) # ((\logica_1|actual.S12~q ) # ((\logica_1|actual.S17~q ) # (\logica_1|actual.S14~q )))

	.dataa(\logica_1|actual.S13~q ),
	.datab(\logica_1|actual.S12~q ),
	.datac(\logica_1|actual.S17~q ),
	.datad(\logica_1|actual.S14~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr10 .lut_mask = 16'hFFFE;
defparam \logica_1|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N16
fiftyfivenm_lcell_comb \sem_a_led_3|Decoder0~0 (
// Equation(s):
// \sem_a_led_3|Decoder0~0_combout  = (\logica_1|WideOr10~combout  & (\logica_1|WideOr9~0_combout  & (!\logica_1|actual.S15~q  & !\logica_1|actual.S16~q )))

	.dataa(\logica_1|WideOr10~combout ),
	.datab(\logica_1|WideOr9~0_combout ),
	.datac(\logica_1|actual.S15~q ),
	.datad(\logica_1|actual.S16~q ),
	.cin(gnd),
	.combout(\sem_a_led_3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_3|Decoder0~0 .lut_mask = 16'h0008;
defparam \sem_a_led_3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \sem_a_led_3|semafOut[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_3|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_3|semafOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_3|semafOut[1] .is_wysiwyg = "true";
defparam \sem_a_led_3|semafOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N4
fiftyfivenm_lcell_comb \logica_1|WideOr9~1 (
// Equation(s):
// \logica_1|WideOr9~1_combout  = (!\logica_1|actual.S16~q  & (!\logica_1|actual.S15~q  & \logica_1|WideOr9~0_combout ))

	.dataa(\logica_1|actual.S16~q ),
	.datab(gnd),
	.datac(\logica_1|actual.S15~q ),
	.datad(\logica_1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\logica_1|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr9~1 .lut_mask = 16'h0500;
defparam \logica_1|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N20
fiftyfivenm_lcell_comb \logica_1|semaforo3~0 (
// Equation(s):
// \logica_1|semaforo3~0_combout  = (\logica_1|actual.S17~q ) # (\logica_1|actual.S15~q )

	.dataa(\logica_1|actual.S17~q ),
	.datab(\logica_1|actual.S15~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\logica_1|semaforo3~0_combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|semaforo3~0 .lut_mask = 16'hEEEE;
defparam \logica_1|semaforo3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N30
fiftyfivenm_lcell_comb \sem_a_led_3|Mux2~0 (
// Equation(s):
// \sem_a_led_3|Mux2~0_combout  = \sem_a_led_3|blink~q  $ (((\logica_1|WideOr10~combout  & (!\logica_1|WideOr9~1_combout  & \logica_1|semaforo3~0_combout )) # (!\logica_1|WideOr10~combout  & (\logica_1|WideOr9~1_combout  $ (!\logica_1|semaforo3~0_combout 
// )))))

	.dataa(\logica_1|WideOr10~combout ),
	.datab(\logica_1|WideOr9~1_combout ),
	.datac(\sem_a_led_3|blink~q ),
	.datad(\logica_1|semaforo3~0_combout ),
	.cin(gnd),
	.combout(\sem_a_led_3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_3|Mux2~0 .lut_mask = 16'h96E1;
defparam \sem_a_led_3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N31
dffeas \sem_a_led_3|blink (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_3|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_3|blink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_3|blink .is_wysiwyg = "true";
defparam \sem_a_led_3|blink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N16
fiftyfivenm_lcell_comb \sem_a_led_3|Mux1~0 (
// Equation(s):
// \sem_a_led_3|Mux1~0_combout  = (!\logica_1|WideOr9~1_combout  & (((\logica_1|semaforo3~0_combout ) # (\logica_1|WideOr10~combout )) # (!\sem_a_led_3|blink~q )))

	.dataa(\sem_a_led_3|blink~q ),
	.datab(\logica_1|semaforo3~0_combout ),
	.datac(\logica_1|WideOr9~1_combout ),
	.datad(\logica_1|WideOr10~combout ),
	.cin(gnd),
	.combout(\sem_a_led_3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_3|Mux1~0 .lut_mask = 16'h0F0D;
defparam \sem_a_led_3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N17
dffeas \sem_a_led_3|semafOut[2] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_3|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_3|semafOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_3|semafOut[2] .is_wysiwyg = "true";
defparam \sem_a_led_3|semafOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
fiftyfivenm_lcell_comb \sem_a_led_3|Mux0~0 (
// Equation(s):
// \sem_a_led_3|Mux0~0_combout  = (!\logica_1|WideOr9~1_combout  & ((\sem_a_led_3|blink~q  & (\logica_1|semaforo3~0_combout  & !\logica_1|WideOr10~combout )) # (!\sem_a_led_3|blink~q  & ((\logica_1|semaforo3~0_combout ) # (!\logica_1|WideOr10~combout )))))

	.dataa(\sem_a_led_3|blink~q ),
	.datab(\logica_1|semaforo3~0_combout ),
	.datac(\logica_1|WideOr9~1_combout ),
	.datad(\logica_1|WideOr10~combout ),
	.cin(gnd),
	.combout(\sem_a_led_3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sem_a_led_3|Mux0~0 .lut_mask = 16'h040D;
defparam \sem_a_led_3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N23
dffeas \sem_a_led_3|semafOut[3] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\sem_a_led_3|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sem_a_led_3|semafOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sem_a_led_3|semafOut[3] .is_wysiwyg = "true";
defparam \sem_a_led_3|semafOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N10
fiftyfivenm_lcell_comb \logica_1|WideOr11 (
// Equation(s):
// \logica_1|WideOr11~combout  = (!\logica_1|actual.S18~q  & (!\logica_1|actual.S9~q  & (!\logica_1|actual.S8~q  & !\logica_1|actual.S19~q )))

	.dataa(\logica_1|actual.S18~q ),
	.datab(\logica_1|actual.S9~q ),
	.datac(\logica_1|actual.S8~q ),
	.datad(\logica_1|actual.S19~q ),
	.cin(gnd),
	.combout(\logica_1|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \logica_1|WideOr11 .lut_mask = 16'h0001;
defparam \logica_1|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \ped_a_led|peatonalOut[0] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\logica_1|WideOr11~combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ped_a_led|peatonalOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ped_a_led|peatonalOut[0] .is_wysiwyg = "true";
defparam \ped_a_led|peatonalOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
fiftyfivenm_lcell_comb \ped_a_led|blink~0 (
// Equation(s):
// \ped_a_led|blink~0_combout  = \ped_a_led|blink~q  $ (((\logica_1|actual.S19~q ) # (\logica_1|actual.S9~q )))

	.dataa(\logica_1|actual.S19~q ),
	.datab(gnd),
	.datac(\ped_a_led|blink~q ),
	.datad(\logica_1|actual.S9~q ),
	.cin(gnd),
	.combout(\ped_a_led|blink~0_combout ),
	.cout());
// synopsys translate_off
defparam \ped_a_led|blink~0 .lut_mask = 16'h0F5A;
defparam \ped_a_led|blink~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \ped_a_led|blink (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\ped_a_led|blink~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ped_a_led|blink~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ped_a_led|blink .is_wysiwyg = "true";
defparam \ped_a_led|blink .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
fiftyfivenm_lcell_comb \ped_a_led|Mux0~0 (
// Equation(s):
// \ped_a_led|Mux0~0_combout  = (\logica_1|actual.S9~q  & (((!\ped_a_led|blink~q )))) # (!\logica_1|actual.S9~q  & ((\logica_1|actual.S19~q  & ((!\ped_a_led|blink~q ))) # (!\logica_1|actual.S19~q  & (!\logica_1|WideOr11~combout ))))

	.dataa(\logica_1|actual.S9~q ),
	.datab(\logica_1|WideOr11~combout ),
	.datac(\logica_1|actual.S19~q ),
	.datad(\ped_a_led|blink~q ),
	.cin(gnd),
	.combout(\ped_a_led|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ped_a_led|Mux0~0 .lut_mask = 16'h01FB;
defparam \ped_a_led|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N9
dffeas \ped_a_led|peatonalOut[1] (
	.clk(\clk1_seg|pulse~clkctrl_outclk ),
	.d(\ped_a_led|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ped_a_led|peatonalOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ped_a_led|peatonalOut[1] .is_wysiwyg = "true";
defparam \ped_a_led|peatonalOut[1] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign semafOut0[0] = \semafOut0[0]~output_o ;

assign semafOut0[1] = \semafOut0[1]~output_o ;

assign semafOut0[2] = \semafOut0[2]~output_o ;

assign semafOut0[3] = \semafOut0[3]~output_o ;

assign semafOut1[0] = \semafOut1[0]~output_o ;

assign semafOut1[1] = \semafOut1[1]~output_o ;

assign semafOut1[2] = \semafOut1[2]~output_o ;

assign semafOut1[3] = \semafOut1[3]~output_o ;

assign semafOut2[0] = \semafOut2[0]~output_o ;

assign semafOut2[1] = \semafOut2[1]~output_o ;

assign semafOut2[2] = \semafOut2[2]~output_o ;

assign semafOut2[3] = \semafOut2[3]~output_o ;

assign semafOut3[0] = \semafOut3[0]~output_o ;

assign semafOut3[1] = \semafOut3[1]~output_o ;

assign semafOut3[2] = \semafOut3[2]~output_o ;

assign semafOut3[3] = \semafOut3[3]~output_o ;

assign peatonOut[0] = \peatonOut[0]~output_o ;

assign peatonOut[1] = \peatonOut[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
