# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Register_file.vhd" \
"../../../../project_1.srcs/sources_1/new/top_level.vhd" \
"../../../../../top_level_tb.vhdl" \

# Do not sort compile order
nosort
