strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f42c9737090>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c9723d10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c96cecd0>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f42c973dc50>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c9398d10>",
		fillcolor=turquoise,
		label="31:BL
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42c9398350>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"31:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f42cb2a8ad0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "31:BL"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=28];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c97a0f90>",
		fillcolor=turquoise,
		label="28:BL
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42c9746510>]",
		style=filled,
		typ=Block];
	"28:IF" -> "28:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=28];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f42c9723ed0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c9723790>",
		fillcolor=turquoise,
		label="18:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42c9723210>]",
		style=filled,
		typ=Block];
	"18:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f42c9726150>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "28:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=25];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c9726450>",
		fillcolor=turquoise,
		label="25:BL
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42c9b41610>]",
		style=filled,
		typ=Block];
	"25:IF" -> "25:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=25];
	"22:IF" -> "25:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=22];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f42c9731650>",
		fillcolor=turquoise,
		label="22:BL
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42c973dd10>]",
		style=filled,
		typ=Block];
	"22:IF" -> "22:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=22];
	"18:IF" -> "18:BL"	[cond="['load']",
		label=load,
		lineno=18];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f42c96ce550>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:IF" -> "21:IF"	[cond="['load']",
		label="!(load)",
		lineno=18];
	"21:IF" -> "21:BL"	[cond="['ena']",
		label=ena,
		lineno=21];
	"22:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
	"28:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
