# VGA ë””ìŠ¤í”Œë ˆì´ ì‹œìŠ¤í…œ - íƒ€ì´ë°ê³¼ ì¶œë ¥

## ğŸ“‹ ê°œìš”
VGA ë””ìŠ¤í”Œë ˆì´ ì‹œìŠ¤í…œì€ AI Fourcut í”„ë¡œì íŠ¸ì˜ ìµœì¢… ì¶œë ¥ ë‹¨ê³„ë¡œ, ë©”ëª¨ë¦¬ì—ì„œ ì½ì€ ì´ë¯¸ì§€ ë°ì´í„°ë¥¼ VGA ëª¨ë‹ˆí„°ì— í‘œì‹œí•©ë‹ˆë‹¤.

## ğŸ—ï¸ VGA ì‹œìŠ¤í…œ êµ¬ì¡°

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Frame_Buffer  â”‚    â”‚   VGA_          â”‚    â”‚   VGA_          â”‚
â”‚   (Memory)      â”‚â”€â”€â”€â–¶â”‚   MemController â”‚â”€â”€â”€â–¶â”‚   Decoder       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                       â”‚                       â”‚
         â”‚                       â”‚                       â–¼
         â”‚                       â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚                       â”‚              â”‚   VGA ì¶œë ¥      â”‚
         â”‚                       â”‚              â”‚   (RGB444)      â”‚
         â”‚                       â”‚              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â–¼                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ë©”ëª¨ë¦¬        â”‚    â”‚   í”½ì…€          â”‚
â”‚   ì½ê¸°          â”‚    â”‚   ë°ì´í„°        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ”§ VGA_Decoder ëª¨ë“ˆ

### **ì¸í„°í˜ì´ìŠ¤ ì •ì˜**
```systemverilog
module VGA_Decoder (
    input  logic       clk,        // ì‹œìŠ¤í…œ í´ëŸ­
    input  logic       reset,      // ë¦¬ì…‹ ì‹ í˜¸
    output logic       pclk,       // í”½ì…€ í´ëŸ­
    output logic       h_sync,     // ìˆ˜í‰ ë™ê¸°
    output logic       v_sync,     // ìˆ˜ì§ ë™ê¸°
    output logic [9:0] x_pixel,    // X ì¢Œí‘œ
    output logic [9:0] y_pixel,    // Y ì¢Œí‘œ
    output logic       DE          // Data Enable
);
```

### **í”½ì…€ í´ëŸ­ ìƒì„±ê¸°**
```systemverilog
module Pixel_clk_gen (
    input  logic clk,      // 100MHz ì‹œìŠ¤í…œ í´ëŸ­
    input  logic reset,
    output logic pclk      // 25MHz í”½ì…€ í´ëŸ­
);

logic [1:0] p_counter;

always_ff @(posedge clk, posedge reset) begin
    if (reset) begin
        p_counter <= 0;
    end else begin
        if (p_counter == 3) begin
            p_counter <= 0;
            pclk <= 1'b1;
        end else begin
            p_counter <= p_counter + 1;
            pclk <= 1'b0;
        end
    end
end
```

### **í”½ì…€ ì¹´ìš´í„°**
```systemverilog
module pixel_counter (
    input  logic       pclk,       // í”½ì…€ í´ëŸ­
    input  logic       reset,
    output logic [9:0] h_counter,  // ìˆ˜í‰ ì¹´ìš´í„°
    output logic [9:0] v_counter   // ìˆ˜ì§ ì¹´ìš´í„°
);

localparam H_MAX = 800, V_MAX = 525;  // VGA í‘œì¤€

// ìˆ˜í‰ ì¹´ìš´í„°
always_ff @(negedge pclk, posedge reset) begin
    if (reset) begin
        h_counter <= 0;
    end else begin
        if (h_counter == H_MAX) begin
            h_counter <= 0;
        end else begin
            h_counter <= h_counter + 1;
        end
    end
end

// ìˆ˜ì§ ì¹´ìš´í„°
always_ff @(negedge pclk, posedge reset) begin
    if (reset) begin
        v_counter <= 0;
    end else begin
        if (h_counter == H_MAX - 1) begin
            if (v_counter == V_MAX - 1) begin
                v_counter <= 0;
            end else begin
                v_counter <= v_counter + 1;
            end
        end
    end
end
```

## ğŸ“Š VGA íƒ€ì´ë° íŠ¹ì„±

### **VGA í‘œì¤€ (640Ã—480@60Hz)**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ìˆ˜í‰ íƒ€ì´ë°                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Visible â”‚ Front   â”‚ Sync    â”‚ Back    â”‚ Total           â”‚
â”‚ 640     â”‚ 16      â”‚ 96      â”‚ 48      â”‚ 800             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ìˆ˜ì§ íƒ€ì´ë°                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Visible â”‚ Front   â”‚ Sync    â”‚ Back    â”‚ Total           â”‚
â”‚ 480     â”‚ 10      â”‚ 2       â”‚ 33      â”‚ 525             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **ë™ê¸° ì‹ í˜¸ ìƒì„±**
```systemverilog
module vga_counter (
    input  logic [9:0] h_counter,
    input  logic [9:0] v_counter,
    output logic       h_sync,
    output logic       v_sync,
    output logic [9:0] x_pixel,
    output logic [9:0] y_pixel,
    output logic       DE
);

// VGA íƒ€ì´ë° íŒŒë¼ë¯¸í„°
localparam H_Visible_area = 640;
localparam H_Front_porch = 14;
localparam H_Sync_pulse = 96;
localparam H_Back_porch = 48;
localparam H_whole_line = 800;

localparam V_Visible_area = 480;
localparam V_Front_porch = 10;
localparam V_Sync_pulse = 2;
localparam V_Back_porch = 33;
localparam V_whole_frame = 525;

// ë™ê¸° ì‹ í˜¸ ìƒì„±
assign h_sync = !((h_counter >= (H_Visible_area + H_Front_porch)) && 
                  (h_counter < (H_Visible_area + H_Front_porch + H_Sync_pulse)));
assign v_sync = !((v_counter >= (V_Visible_area + V_Front_porch)) && 
                  (v_counter < (V_Visible_area + V_Front_porch + V_Sync_pulse)));

// Data Enable ì‹ í˜¸
assign DE = ((h_counter < H_Visible_area) && (v_counter < V_Visible_area));

// í”½ì…€ ì¢Œí‘œ
assign x_pixel = h_counter;
assign y_pixel = v_counter;
```

## ğŸ¨ VGA_MemController ë¶„ì„

### **3ê°€ì§€ ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ**

#### **ëª¨ë“œ 0: ì›ë³¸ (320Ã—240)**
```systemverilog
module VGA_MemController_Original (
    // VGA side
    input  logic        DE,
    input  logic [ 9:0] x_pixel,
    input  logic [ 9:0] y_pixel,
    // frame buffer side
    output logic        den,
    output logic [16:0] rAddr,
    input  logic [15:0] rData,
    // export side
    output logic [ 3:0] r_port,
    output logic [ 3:0] g_port,
    output logic [ 3:0] b_port
);

// ì›ë³¸ í¬ê¸° í‘œì‹œ
assign den = DE && x_pixel < 320 && y_pixel < 240;
assign rAddr = den ? (y_pixel * 320 + x_pixel) : 17'bz;

// RGB565 â†’ RGB444 ë³€í™˜
assign {r_port, g_port, b_port} = den ? 
    {rData[15:12], rData[10:7], rData[4:1]} : 12'b0;
```

#### **ëª¨ë“œ 1: í’€ìŠ¤í¬ë¦° (640Ã—480)**
```systemverilog
module VGA_MemController_FullScreen #(
    parameter int IMG_W = 320,
    parameter int IMG_H = 240
) (
    // ... ì¸í„°í˜ì´ìŠ¤ ...
);

localparam int OUT_W = IMG_W * 2;  // 640
localparam int OUT_H = IMG_H * 2;  // 480

wire in_active = (x_pixel < OUT_W) && (y_pixel < OUT_H);
assign den = DE && in_active;

// 2ë°° ìŠ¤ì¼€ì¼ë§
wire [8:0] src_x = x_pixel[9:1];  // >>1
wire [7:0] src_y = y_pixel[8:1];  // >>1

wire [16:0] base = ({9'd0, src_y} << 8)  // *256
                 + ({11'd0, src_y} << 6);  // *64
assign rAddr = den ? (base + src_x) : 17'd0;

// RGB565 â†’ RGB444 ë³€í™˜
wire [3:0] R4 = rData[15:12];
wire [3:0] G4 = rData[10:7];
wire [3:0] B4 = rData[4:1];

assign {r_port, g_port, b_port} = den ? {R4, G4, B4} : 12'h000;
```

#### **ëª¨ë“œ 2: 4ì»· (640Ã—480)**
```systemverilog
module VGA_MemController_SplitScreen #(
    parameter int IMG_W = 320,
    parameter int IMG_H = 240
) (
    // ... ì¸í„°í˜ì´ìŠ¤ ...
);

localparam int ACT_W = IMG_W * 2;  // 640
localparam int ACT_H = IMG_H * 2;  // 480

wire in_active = (x_pixel < ACT_W) && (y_pixel < ACT_H);
assign den = DE && in_active;

// 2x2 íƒ€ì¼ë§
logic [8:0] src_x;  // 0..319
logic [7:0] src_y;  // 0..239

always_comb begin
    // x mod 320
    if (x_pixel < IMG_W) src_x = x_pixel[8:0];
    else src_x = (x_pixel - IMG_W);
    
    // y mod 240
    if (y_pixel < IMG_H) src_y = y_pixel[7:0];
    else src_y = (y_pixel - IMG_H);
end

assign rAddr = (den) ? (src_y * IMG_W + src_x) : 17'd0;
```

## âš¡ ì„±ëŠ¥ íŠ¹ì„±

### **í´ëŸ­ ë„ë©”ì¸**
- **ì‹œìŠ¤í…œ í´ëŸ­**: 100MHz
- **í”½ì…€ í´ëŸ­**: 25MHz
- **VGA ì£¼íŒŒìˆ˜**: 60Hz

### **ë©”ëª¨ë¦¬ ëŒ€ì—­í­**
- **ì½ê¸° ì†ë„**: 640Ã—480Ã—60fps = 18.4M í”½ì…€/ì´ˆ
- **ë©”ëª¨ë¦¬ ì ‘ê·¼**: ìˆœì°¨ì , ì—°ì†ì 
- **ì§€ì—° ì‹œê°„**: 1í´ëŸ­

### **ë””ìŠ¤í”Œë ˆì´ í’ˆì§ˆ**
- **í•´ìƒë„**: 640Ã—480
- **ìƒ‰ìƒ ê¹Šì´**: 12ë¹„íŠ¸ (RGB444)
- **í”„ë ˆì„ìœ¨**: 60fps
- **ë™ê¸°í™”**: í•˜ë“œì›¨ì–´ ê¸°ë°˜

## ğŸ”§ ìµœì í™” ê¸°ë²•

### **1. ë©”ëª¨ë¦¬ ì ‘ê·¼ ìµœì í™”**
```systemverilog
// ìˆœì°¨ì  ë©”ëª¨ë¦¬ ì ‘ê·¼
// ìºì‹œ ì¹œí™”ì  íŒ¨í„´
// ë²„ìŠ¤íŠ¸ ì „ì†¡ í™œìš©
```

### **2. íƒ€ì´ë° ìµœì í™”**
```systemverilog
// ì •í™•í•œ í´ëŸ­ ìƒì„±
// ë™ê¸°í™” ì²˜ë¦¬
// ì§€ì—° ì‹œê°„ ìµœì†Œí™”
```

### **3. ë””ìŠ¤í”Œë ˆì´ ìµœì í™”**
```systemverilog
// ë‹¤ì–‘í•œ í•´ìƒë„ ì§€ì›
// ìŠ¤ì¼€ì¼ë§ ìµœì í™”
// ìƒ‰ìƒ ë³€í™˜ ìµœì í™”
```

## ğŸ¯ í•™ìŠµ í¬ì¸íŠ¸

1. **VGA íƒ€ì´ë°**: í‘œì¤€ VGA íƒ€ì´ë° ì´í•´
2. **í´ëŸ­ ìƒì„±**: ì •í™•í•œ í”½ì…€ í´ëŸ­ ìƒì„±
3. **ë©”ëª¨ë¦¬ ì ‘ê·¼**: íš¨ìœ¨ì ì¸ ë©”ëª¨ë¦¬ ì‚¬ìš©
4. **ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ**: ë‹¤ì–‘í•œ í•´ìƒë„ ì§€ì›
5. **ìƒ‰ìƒ ë³€í™˜**: RGB565 â†’ RGB444 ë³€í™˜

## ğŸ”§ êµ¬í˜„ ë„ì „ê³¼ì œ

### **1. íƒ€ì´ë° ì •í™•ì„±**
- **ì œì•½**: ì •í™•í•œ VGA íƒ€ì´ë°
- **í•´ê²°**: í•˜ë“œì›¨ì–´ ê¸°ë°˜ í´ëŸ­ ìƒì„±
- **ìµœì í™”**: ì •ë°€í•œ íƒ€ì´ë° ì œì–´

### **2. ë©”ëª¨ë¦¬ ëŒ€ì—­í­**
- **ì œì•½**: ì œí•œëœ ë©”ëª¨ë¦¬ ëŒ€ì—­í­
- **í•´ê²°**: íš¨ìœ¨ì ì¸ ë©”ëª¨ë¦¬ ì ‘ê·¼
- **ìµœì í™”**: ìˆœì°¨ì  ì ‘ê·¼ íŒ¨í„´

### **3. ë””ìŠ¤í”Œë ˆì´ í’ˆì§ˆ**
- **ì œì•½**: ë†’ì€ í’ˆì§ˆ ìš”êµ¬
- **í•´ê²°**: í•˜ë“œì›¨ì–´ ê¸°ë°˜ ì²˜ë¦¬
- **ìµœì í™”**: ì‹¤ì‹œê°„ ì²˜ë¦¬

## ğŸ“ ë‹¤ìŒ ë‹¨ê³„
- `12_Display_Modes.md`: ë‹¤ì–‘í•œ ë””ìŠ¤í”Œë ˆì´ ëª¨ë“œ
- `01_ISP_Top_Overview.md`: ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜
- `02_Filter_Top_Architecture.md`: í•„í„° ì‹œìŠ¤í…œ êµ¬ì¡°
