- 👋 Hi, I’m Deepanjali Mishra, Electronics Engineering Undergrad at Visveswaraya Technological University (VTU) Belgaum.
- 👀 I’m interested in VLSI, Computer Hardware and Architecture.
- 🌱 I’m currently learning RTL Coding using Verilog
- 💞️ I’m looking to collaborate on AI in hardware using Verilog
- 📫 reach me @ deepanjalimishraa@gmail.com

<!---
deepanjalimishra99/deepanjalimishra99 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
