Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct  7 15:50:56 2024
| Host         : leegwongho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.rpt -pb micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.pb -rpx micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_blaze_AMBA_BUS_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.348        0.000                      0                19032        0.014        0.000                      0                19032        3.000        0.000                       0                  6291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                   ------------       ----------      --------------
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.612        0.000                      0                  222        0.138        0.000                      0                  222       15.686        0.000                       0                   233  
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.113        0.000                      0                   46        0.262        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0                                   1.348        0.000                      0                18764        0.014        0.000                      0                18764        3.750        0.000                       0                  6014  
  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.612ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.766ns (27.404%)  route 2.029ns (72.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 19.899 - 16.667 ) 
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908     1.908    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.004 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617     3.621    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     4.139 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.184     5.323    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.294     5.741    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.551     6.417    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    18.306    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.397 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.501    19.899    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.266    
                         clock uncertainty           -0.035    20.231    
    SLICE_X61Y24         FDRE (Setup_fdre_C_CE)      -0.202    20.029    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.029    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 13.612    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.200ns  (logic 0.707ns (32.133%)  route 1.493ns (67.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 36.572 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.151    22.364    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124    22.488 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.488    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.572    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.353    36.925    
                         clock uncertainty           -0.035    36.890    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.029    36.919    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.919    
                         arrival time                         -22.488    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.449ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.228ns  (logic 0.735ns (32.986%)  route 1.493ns (67.014%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 36.572 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.151    22.364    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.152    22.516 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.516    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.572    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.353    36.925    
                         clock uncertainty           -0.035    36.890    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.075    36.965    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.965    
                         arrival time                         -22.516    
  -------------------------------------------------------------------
                         slack                                 14.449    

Slack (MET) :             14.561ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.067ns  (logic 0.707ns (34.200%)  route 1.360ns (65.800%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.018    22.231    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.124    22.355 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.355    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X62Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.505    36.569    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.353    36.922    
                         clock uncertainty           -0.035    36.887    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.029    36.916    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.916    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 14.561    

Slack (MET) :             14.568ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.059ns  (logic 0.707ns (34.337%)  route 1.352ns (65.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.518    21.265    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124    21.389 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.834    22.223    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124    22.347 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.347    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504    36.568    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.353    36.921    
                         clock uncertainty           -0.035    36.886    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.029    36.915    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                         -22.347    
  -------------------------------------------------------------------
                         slack                                 14.568    

Slack (MET) :             14.577ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.052ns  (logic 0.707ns (34.458%)  route 1.345ns (65.542%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 36.568 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.518    21.265    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.124    21.389 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.826    22.216    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124    22.340 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.340    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X62Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.504    36.568    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.353    36.921    
                         clock uncertainty           -0.035    36.886    
    SLICE_X62Y23         FDCE (Setup_fdce_C_D)        0.031    36.917    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.917    
                         arrival time                         -22.340    
  -------------------------------------------------------------------
                         slack                                 14.577    

Slack (MET) :             14.579ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.095ns  (logic 0.735ns (35.079%)  route 1.360ns (64.921%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 36.569 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.018    22.231    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.152    22.383 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.383    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X62Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.505    36.569    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.353    36.922    
                         clock uncertainty           -0.035    36.887    
    SLICE_X62Y27         FDCE (Setup_fdce_C_D)        0.075    36.962    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.962    
                         arrival time                         -22.383    
  -------------------------------------------------------------------
                         slack                                 14.579    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.987ns  (logic 0.707ns (35.581%)  route 1.280ns (64.419%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.571 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.938    22.151    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124    22.275 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.275    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.571    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y28         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.353    36.924    
                         clock uncertainty           -0.035    36.889    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029    36.918    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -22.275    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.663ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.013ns  (logic 0.733ns (36.413%)  route 1.280ns (63.587%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 36.571 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.938    22.151    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.150    22.301 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.301    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X62Y28         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.571    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X62Y28         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.353    36.924    
                         clock uncertainty           -0.035    36.889    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.075    36.964    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -22.301    
  -------------------------------------------------------------------
                         slack                                 14.663    

Slack (MET) :             14.799ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.834ns  (logic 0.707ns (38.550%)  route 1.127ns (61.450%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 36.572 - 33.333 ) 
    Source Clock Delay      (SCD):    3.621ns = ( 20.288 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.617    20.288    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X61Y24         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    20.747 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    21.089    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.785    21.998    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124    22.122 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.122    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.572    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.353    36.925    
                         clock uncertainty           -0.035    36.890    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.031    36.921    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.921    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 14.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.585     1.380    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X63Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.057     1.578    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.623 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.623    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X62Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.853     1.770    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.377     1.393    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.485    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.953%)  route 0.109ns (37.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X51Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17/Q
                         net (fo=2, routed)           0.109     1.601    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_17_n_0
    SLICE_X52Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.646 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.646    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X52Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.741    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X52Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.377     1.364    
    SLICE_X52Y22         FDCE (Hold_fdce_C_D)         0.120     1.484    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.356    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y39         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.110     1.607    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X43Y38         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.748    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y38         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.376     1.372    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.070     1.442    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.583     1.378    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X63Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.519 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.127     1.645    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/unchanged
    SLICE_X61Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.849     1.766    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X61Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.356     1.410    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.070     1.480    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.584     1.379    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.520 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/Q
                         net (fo=4, routed)           0.114     1.634    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.679 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.679    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X60Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.852     1.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.377     1.392    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.513    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.349    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.128     1.477 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.075     1.552    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.738    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.376     1.362    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.016     1.378    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.356    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y39         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141     1.497 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.121     1.618    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X43Y38         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.748    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y38         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.376     1.372    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.066     1.438    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.349    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.122     1.612    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.738    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.376     1.362    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.070     1.432    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.349    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.121     1.611    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.738    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.376     1.362    
    SLICE_X48Y26         FDCE (Hold_fdce_C_D)         0.066     1.428    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X50Y21         FDPE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.515 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.153     1.668    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X52Y21         SRL16E                                       r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.742    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X52Y21         SRL16E                                       r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.377     1.365    
    SLICE_X52Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.482    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X61Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y28   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X54Y28   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y34   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y26   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y26   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y27   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y25   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y25   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y25   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y25   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y26   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y26   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y27   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.003ns  (logic 1.062ns (26.528%)  route 2.941ns (73.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 36.514 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.652    24.309    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X55Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.437    36.514    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.356    36.870    
                         clock uncertainty           -0.035    36.835    
    SLICE_X55Y26         FDCE (Setup_fdce_C_CE)      -0.413    36.422    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.422    
                         arrival time                         -24.309    
  -------------------------------------------------------------------
                         slack                                 12.113    

Slack (MET) :             12.120ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.066ns  (logic 1.062ns (26.117%)  route 3.004ns (73.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.715    24.372    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X61Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.507    36.584    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X61Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.356    36.940    
                         clock uncertainty           -0.035    36.905    
    SLICE_X61Y30         FDCE (Setup_fdce_C_CE)      -0.413    36.492    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.492    
                         arrival time                         -24.372    
  -------------------------------------------------------------------
                         slack                                 12.120    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.032ns  (logic 1.062ns (26.336%)  route 2.970ns (73.664%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 36.585 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.681    24.338    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.508    36.585    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.356    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.413    36.493    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -24.338    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.093ns  (logic 1.067ns (26.066%)  route 3.026ns (73.934%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.512 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.662 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737    24.399    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X55Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.435    36.512    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.356    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    36.628    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -24.399    
  -------------------------------------------------------------------
                         slack                                 12.229    

Slack (MET) :             12.229ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.093ns  (logic 1.067ns (26.066%)  route 3.026ns (73.934%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 36.512 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124    23.662 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737    24.399    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X55Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.435    36.512    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X55Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.356    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    36.628    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.628    
                         arrival time                         -24.399    
  -------------------------------------------------------------------
                         slack                                 12.229    

Slack (MET) :             12.286ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.901ns  (logic 1.062ns (27.220%)  route 2.839ns (72.780%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 36.585 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.550    24.207    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.508    36.585    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.356    36.941    
                         clock uncertainty           -0.035    36.906    
    SLICE_X62Y29         FDCE (Setup_fdce_C_CE)      -0.413    36.493    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.493    
                         arrival time                         -24.207    
  -------------------------------------------------------------------
                         slack                                 12.286    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.880ns  (logic 1.062ns (27.373%)  route 2.818ns (72.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.580 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.529    24.185    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.503    36.580    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.356    36.936    
                         clock uncertainty           -0.035    36.901    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.413    36.488    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.880ns  (logic 1.062ns (27.373%)  route 2.818ns (72.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.580 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.529    24.185    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.503    36.580    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.356    36.936    
                         clock uncertainty           -0.035    36.901    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.413    36.488    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.880ns  (logic 1.062ns (27.373%)  route 2.818ns (72.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 36.580 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.529    24.185    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.503    36.580    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X59Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.356    36.936    
                         clock uncertainty           -0.035    36.901    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.413    36.488    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.488    
                         arrival time                         -24.185    
  -------------------------------------------------------------------
                         slack                                 12.302    

Slack (MET) :             12.395ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.788ns  (logic 1.062ns (28.037%)  route 2.726ns (71.963%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 36.581 - 33.333 ) 
    Source Clock Delay      (SCD):    3.639ns = ( 20.305 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.923    18.590    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.619    20.305    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.459    20.764 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.965    21.729    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.152    21.881 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.013    22.895    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.332    23.227 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.311    23.538    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.119    23.657 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.437    24.093    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X62Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.652    34.985    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          1.504    36.581    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X62Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.356    36.937    
                         clock uncertainty           -0.035    36.902    
    SLICE_X62Y26         FDCE (Setup_fdce_C_CE)      -0.413    36.489    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                 12.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766     0.766    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.792 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.374    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.515 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.682    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.727 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.727    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886     0.886    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.915 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.765    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.374    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.091     1.465    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766     0.766    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.792 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.374    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.515 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.232     1.747    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.792    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886     0.886    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.915 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.765    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.374    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.092     1.466    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.225ns (48.311%)  route 0.241ns (51.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766     0.766    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.792 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.374    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.502 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.241     1.743    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.097     1.840 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886     0.886    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.915 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.850     1.765    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.374    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.107     1.481    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.625%)  route 0.433ns (69.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 18.433 - 16.667 ) 
    Source Clock Delay      (SCD):    1.376ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.584    18.043    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X61Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.146    18.189 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.306    18.495    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.045    18.540 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.127    18.666    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X61Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.851    18.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X61Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.390    18.043    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.077    18.120    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.120    
                         arrival time                          18.666    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.838%)  route 0.550ns (72.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 18.431 - 16.667 ) 
    Source Clock Delay      (SCD):    1.350ns = ( 18.017 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.766    17.433    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.459 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.558    18.017    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.167    18.184 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.167    18.351    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.045    18.396 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.382    18.778    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.886    17.553    micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.582 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=38, routed)          0.849    18.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.074    
    SLICE_X59Y23         FDCE (Hold_fdce_C_CE)       -0.032    18.042    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          18.778    
  -------------------------------------------------------------------
                         slack                                  0.737    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I    n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  micro_blaze_AMBA_BUS_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X63Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X63Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X61Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X59Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X62Y30   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X63Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X63Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X58Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X58Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X61Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y24   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X59Y23   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X59Y22   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  To Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[86][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.609ns (7.861%)  route 7.138ns (92.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        6.032     6.869    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X55Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[86][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.436     8.440    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X55Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[86][19]/C
                         clock pessimism              0.484     8.924    
                         clock uncertainty           -0.074     8.849    
    SLICE_X55Y84         FDRE (Setup_fdre_C_R)       -0.632     8.217    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[86][19]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[87][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.609ns (7.998%)  route 7.005ns (92.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.899     6.737    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X54Y83         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[87][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.435     8.439    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[87][18]/C
                         clock pessimism              0.484     8.923    
                         clock uncertainty           -0.074     8.848    
    SLICE_X54Y83         FDRE (Setup_fdre_C_R)       -0.727     8.121    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[87][18]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[92][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.579ns  (logic 0.609ns (8.035%)  route 6.970ns (91.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.864     6.701    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X50Y86         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[92][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.437     8.441    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X50Y86         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[92][18]/C
                         clock pessimism              0.484     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X50Y86         FDRE (Setup_fdre_C_R)       -0.727     8.123    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[92][18]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[122][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.609ns (7.937%)  route 7.064ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.958     6.795    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X53Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[122][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.436     8.440    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X53Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[122][19]/C
                         clock pessimism              0.484     8.924    
                         clock uncertainty           -0.074     8.849    
    SLICE_X53Y84         FDRE (Setup_fdre_C_R)       -0.632     8.217    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[122][19]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.609ns (7.941%)  route 7.060ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.954     6.792    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X53Y85         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.437     8.441    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X53Y85         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][23]/C
                         clock pessimism              0.484     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X53Y85         FDRE (Setup_fdre_C_R)       -0.632     8.218    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][23]
  -------------------------------------------------------------------
                         required time                          8.218    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[91][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.456ns (5.485%)  route 7.858ns (94.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.568    -0.944    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X47Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/Q
                         net (fo=127, routed)         7.858     7.371    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata[17]
    SLICE_X46Y85         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[91][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.433     8.437    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[91][17]/C
                         clock pessimism              0.484     8.921    
                         clock uncertainty           -0.074     8.846    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)       -0.045     8.801    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[91][17]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 0.609ns (7.945%)  route 7.056ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.950     6.788    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X55Y87         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.438     8.442    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X55Y87         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][19]/C
                         clock pessimism              0.484     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.632     8.219    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][19]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 0.609ns (7.945%)  route 7.056ns (92.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.950     6.788    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X55Y87         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.438     8.442    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X55Y87         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][20]/C
                         clock pessimism              0.484     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y87         FDRE (Setup_fdre_C_R)       -0.632     8.219    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[81][20]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 0.609ns (7.948%)  route 7.053ns (92.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.947     6.785    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X51Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.436     8.440    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X51Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][18]/C
                         clock pessimism              0.484     8.924    
                         clock uncertainty           -0.074     8.849    
    SLICE_X51Y84         FDRE (Setup_fdre_C_R)       -0.632     8.217    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][18]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 0.609ns (7.948%)  route 7.053ns (92.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.634    -0.878    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X62Y37         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.106     0.684    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aresetn
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.153     0.837 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/led[15]_i_1/O
                         net (fo=4814, routed)        5.947     6.785    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/SR[0]
    SLICE_X51Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        1.436     8.440    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X51Y84         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][19]/C
                         clock pessimism              0.484     8.924    
                         clock uncertainty           -0.074     8.849    
    SLICE_X51Y84         FDRE (Setup_fdre_C_R)       -0.632     8.217    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[88][19]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  1.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.015%)  route 0.193ns (47.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.569    -0.612    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y48         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q
                         net (fo=2, routed)           0.193    -0.256    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr_reg[31]_0[27]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr[27]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/p_1_in[27]
    SLICE_X56Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.835    -0.854    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr_reg[27]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.121    -0.224    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/waddr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.609%)  route 0.204ns (47.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X55Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/Q
                         net (fo=1, routed)           0.204    -0.285    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[31]_0[26]
    SLICE_X52Y49         LUT2 (Prop_lut2_I1_O)        0.098    -0.187 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata__0[26]
    SLICE_X52Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.838    -0.852    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[26]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.120    -0.223    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.465%)  route 0.214ns (53.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X49Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[14]/Q
                         net (fo=1, routed)           0.214    -0.261    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata[14]
    SLICE_X48Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[14]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.837    -0.853    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X48Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[14]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091    -0.253    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[20][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.315%)  route 0.224ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X46Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[6]/Q
                         net (fo=127, routed)         0.224    -0.229    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata[6]
    SLICE_X40Y51         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X40Y51         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[20][6]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.066    -0.283    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[20][6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.729%)  route 0.254ns (64.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X47Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata_reg[17]/Q
                         net (fo=127, routed)         0.254    -0.222    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/wdata[17]
    SLICE_X39Y53         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.829    -0.860    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/s00_axi_aclk
    SLICE_X39Y53         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[0][17]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.070    -0.281    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/s_dut/mem_reg[0][17]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.244ns (51.809%)  route 0.227ns (48.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[25]/Q
                         net (fo=1, routed)           0.227    -0.241    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata[25]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.096    -0.145 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[25]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.838    -0.852    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[25]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.131    -0.212    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.895%)  route 0.257ns (55.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[20]/Q
                         net (fo=1, routed)           0.257    -0.196    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata[20]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.151 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[20]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.838    -0.852    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[20]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.121    -0.222    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.224ns (49.973%)  route 0.224ns (50.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.567    -0.614    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X55Y48         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[26]/Q
                         net (fo=1, routed)           0.224    -0.262    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata[26]
    SLICE_X55Y50         LUT3 (Prop_lut3_I2_O)        0.096    -0.166 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata[26]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.835    -0.854    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X55Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.107    -0.238    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/m_axi_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.247ns (51.459%)  route 0.233ns (48.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.565    -0.616    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata_reg[19]/Q
                         net (fo=1, routed)           0.233    -0.235    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/rdata[19]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.099    -0.136 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata[19]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.838    -0.852    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X50Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[19]/C
                         clock pessimism              0.508    -0.343    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.131    -0.212    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/user_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.211ns (44.360%)  route 0.265ns (55.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.569    -0.612    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=2, routed)           0.265    -0.184    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[31]_0[27]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.047    -0.137 r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata[27]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata[27]_i_1__0_n_0
    SLICE_X56Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6012, routed)        0.835    -0.854    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[27]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.131    -0.214    micro_blaze_AMBA_BUS_i/myip_test_axi_1_0/inst/myip_test_axi_1_v1_0_S00_AXI_inst/DUT_AXI/m_dut/wdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y33     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y38     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y34     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0
  To Clock:  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



