INFO: [VRFC 10-163] Analyzing VHDL file "F:/digital-electronics-1/labs/04-segment/display/display.sim/sim_1/synth/func/xsim/tb_hex_7seg_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'hex_7seg' [F:/digital-electronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "F:/digital-electronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
